Analysis & Synthesis report for ki4_v2
Tue Jul 27 14:38:24 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ki4_v2|s_FSM
 11. State Machine - |ki4_v2|spi:spi_unit|s_FSM
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: spi:spi_unit
 19. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 20. Signal Tap Logic Analyzer Settings
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Connections to In-System Debugging Instance "auto_signaltap_0"
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 27 14:38:24 2021       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; ki4_v2                                      ;
; Top-level Entity Name              ; ki4_v2                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,158                                       ;
;     Total combinational functions  ; 1,646                                       ;
;     Dedicated logic registers      ; 1,315                                       ;
; Total registers                    ; 1315                                        ;
; Total pins                         ; 20                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 40,960                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C7       ;                    ;
; Top-level entity name                                                      ; ki4_v2             ; ki4_v2             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                 ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+
; spi.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/Budkova/Documents/Quartus/ki4_v2/spi.vhd                                                            ;             ;
; parameters.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/Budkova/Documents/Quartus/ki4_v2/parameters.vhd                                                     ;             ;
; ki4_v2.vhd                                                         ; yes             ; Auto-Found VHDL File                         ; C:/Users/Budkova/Documents/Quartus/ki4_v2/ki4_v2.vhd                                                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                     ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                   ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                      ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                      ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                            ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                         ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                          ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                          ;             ;
; db/altsyncram_c824.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Budkova/Documents/Quartus/ki4_v2/db/altsyncram_c824.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                          ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                        ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                           ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                   ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                        ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                           ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                            ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                          ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                          ;             ;
; db/mux_vsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Budkova/Documents/Quartus/ki4_v2/db/mux_vsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                        ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                            ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                       ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Budkova/Documents/Quartus/ki4_v2/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                       ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                       ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                          ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                       ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                               ;             ;
; db/cntr_sei.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Budkova/Documents/Quartus/ki4_v2/db/cntr_sei.tdf                                                    ;             ;
; db/cmpr_pgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Budkova/Documents/Quartus/ki4_v2/db/cmpr_pgc.tdf                                                    ;             ;
; db/cntr_o9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Budkova/Documents/Quartus/ki4_v2/db/cntr_o9j.tdf                                                    ;             ;
; db/cntr_igi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Budkova/Documents/Quartus/ki4_v2/db/cntr_igi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Budkova/Documents/Quartus/ki4_v2/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Budkova/Documents/Quartus/ki4_v2/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Budkova/Documents/Quartus/ki4_v2/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                           ; altera_sld  ;
; db/ip/sld8c7b9b8e/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Budkova/Documents/Quartus/ki4_v2/db/ip/sld8c7b9b8e/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld8c7b9b8e/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Budkova/Documents/Quartus/ki4_v2/db/ip/sld8c7b9b8e/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld8c7b9b8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Budkova/Documents/Quartus/ki4_v2/db/ip/sld8c7b9b8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld8c7b9b8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Budkova/Documents/Quartus/ki4_v2/db/ip/sld8c7b9b8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld8c7b9b8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Budkova/Documents/Quartus/ki4_v2/db/ip/sld8c7b9b8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld8c7b9b8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Budkova/Documents/Quartus/ki4_v2/db/ip/sld8c7b9b8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                      ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 2,158         ;
;                                             ;               ;
; Total combinational functions               ; 1646          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 761           ;
;     -- 3 input functions                    ; 469           ;
;     -- <=2 input functions                  ; 416           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1264          ;
;     -- arithmetic mode                      ; 382           ;
;                                             ;               ;
; Total registers                             ; 1315          ;
;     -- Dedicated logic registers            ; 1315          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 20            ;
; Total memory bits                           ; 40960         ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; p_i_clk~input ;
; Maximum fan-out                             ; 990           ;
; Total fan-out                               ; 9310          ;
; Average fan-out                             ; 3.09          ;
+---------------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ki4_v2                                                                                                                                 ; 1646 (971)          ; 1315 (651)                ; 40960       ; 0            ; 0       ; 0         ; 20   ; 0            ; |ki4_v2                                                                                                                                                                                                                                                                                                                                            ; ki4_v2                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 386 (2)             ; 445 (10)                  ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 384 (0)             ; 435 (0)                   ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 384 (88)            ; 435 (106)                 ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 29 (0)              ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_vsc:auto_generated|                                                                                              ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                              ; mux_vsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_c824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c824:auto_generated                                                                                                                                                 ; altsyncram_c824                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 97 (97)             ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 13 (1)              ; 41 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 10 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 2 (2)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 96 (9)              ; 81 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_sei:auto_generated|                                                                                             ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sei:auto_generated                                                             ; cntr_sei                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_o9j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated                                                                                      ; cntr_o9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                            ; cntr_igi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |spi:spi_unit|                                                                                                                       ; 163 (163)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ki4_v2|spi:spi_unit                                                                                                                                                                                                                                                                                                                               ; spi                               ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 5            ; 8192         ; 5            ; 40960 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ki4_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ki4_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ki4_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ki4_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ki4_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ki4_v2|s_FSM                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-----------------+-------------------+-----------------------+-----------------------+---------------------+-------------------------+----------------------+-----------------------+-------------------------+----------------------------+-----------------------------+----------------------+-----------------------+---------------------+---------------+
; Name                        ; s_FSM.st_wait_1 ; s_FSM.st_res_diap ; s_FSM.st_send_command ; s_FSM.st_set_new_freq ; s_FSM.st_check_diap ; s_FSM.st_check_end_diap ; s_FSM.st_check_zone2 ; s_FSM.st_res_end_freq ; s_FSM.st_res_begin_freq ; s_FSM.st_check_freq_scoupe ; s_FSM.st_calculate_new_freq ; s_FSM.st_check_zone1 ; s_FSM.st_wait_end_out ; s_FSM.st_check_tick ; s_FSM.st_idle ;
+-----------------------------+-----------------+-------------------+-----------------------+-----------------------+---------------------+-------------------------+----------------------+-----------------------+-------------------------+----------------------------+-----------------------------+----------------------+-----------------------+---------------------+---------------+
; s_FSM.st_idle               ; 0               ; 0                 ; 0                     ; 0                     ; 0                   ; 0                       ; 0                    ; 0                     ; 0                       ; 0                          ; 0                           ; 0                    ; 0                     ; 0                   ; 0             ;
; s_FSM.st_check_tick         ; 0               ; 0                 ; 0                     ; 0                     ; 0                   ; 0                       ; 0                    ; 0                     ; 0                       ; 0                          ; 0                           ; 0                    ; 0                     ; 1                   ; 1             ;
; s_FSM.st_wait_end_out       ; 0               ; 0                 ; 0                     ; 0                     ; 0                   ; 0                       ; 0                    ; 0                     ; 0                       ; 0                          ; 0                           ; 0                    ; 1                     ; 0                   ; 1             ;
; s_FSM.st_check_zone1        ; 0               ; 0                 ; 0                     ; 0                     ; 0                   ; 0                       ; 0                    ; 0                     ; 0                       ; 0                          ; 0                           ; 1                    ; 0                     ; 0                   ; 1             ;
; s_FSM.st_calculate_new_freq ; 0               ; 0                 ; 0                     ; 0                     ; 0                   ; 0                       ; 0                    ; 0                     ; 0                       ; 0                          ; 1                           ; 0                    ; 0                     ; 0                   ; 1             ;
; s_FSM.st_check_freq_scoupe  ; 0               ; 0                 ; 0                     ; 0                     ; 0                   ; 0                       ; 0                    ; 0                     ; 0                       ; 1                          ; 0                           ; 0                    ; 0                     ; 0                   ; 1             ;
; s_FSM.st_res_begin_freq     ; 0               ; 0                 ; 0                     ; 0                     ; 0                   ; 0                       ; 0                    ; 0                     ; 1                       ; 0                          ; 0                           ; 0                    ; 0                     ; 0                   ; 1             ;
; s_FSM.st_res_end_freq       ; 0               ; 0                 ; 0                     ; 0                     ; 0                   ; 0                       ; 0                    ; 1                     ; 0                       ; 0                          ; 0                           ; 0                    ; 0                     ; 0                   ; 1             ;
; s_FSM.st_check_zone2        ; 0               ; 0                 ; 0                     ; 0                     ; 0                   ; 0                       ; 1                    ; 0                     ; 0                       ; 0                          ; 0                           ; 0                    ; 0                     ; 0                   ; 1             ;
; s_FSM.st_check_end_diap     ; 0               ; 0                 ; 0                     ; 0                     ; 0                   ; 1                       ; 0                    ; 0                     ; 0                       ; 0                          ; 0                           ; 0                    ; 0                     ; 0                   ; 1             ;
; s_FSM.st_check_diap         ; 0               ; 0                 ; 0                     ; 0                     ; 1                   ; 0                       ; 0                    ; 0                     ; 0                       ; 0                          ; 0                           ; 0                    ; 0                     ; 0                   ; 1             ;
; s_FSM.st_set_new_freq       ; 0               ; 0                 ; 0                     ; 1                     ; 0                   ; 0                       ; 0                    ; 0                     ; 0                       ; 0                          ; 0                           ; 0                    ; 0                     ; 0                   ; 1             ;
; s_FSM.st_send_command       ; 0               ; 0                 ; 1                     ; 0                     ; 0                   ; 0                       ; 0                    ; 0                     ; 0                       ; 0                          ; 0                           ; 0                    ; 0                     ; 0                   ; 1             ;
; s_FSM.st_res_diap           ; 0               ; 1                 ; 0                     ; 0                     ; 0                   ; 0                       ; 0                    ; 0                     ; 0                       ; 0                          ; 0                           ; 0                    ; 0                     ; 0                   ; 1             ;
; s_FSM.st_wait_1             ; 1               ; 0                 ; 0                     ; 0                     ; 0                   ; 0                       ; 0                    ; 0                     ; 0                       ; 0                          ; 0                           ; 0                    ; 0                     ; 0                   ; 1             ;
+-----------------------------+-----------------+-------------------+-----------------------+-----------------------+---------------------+-------------------------+----------------------+-----------------------+-------------------------+----------------------------+-----------------------------+----------------------+-----------------------+---------------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |ki4_v2|spi:spi_unit|s_FSM                                                               ;
+-----------------------+-----------------------+----------------------+-------------------+---------------+
; Name                  ; s_FSM.st_second_front ; s_FSM.st_first_front ; s_FSM.st_set_data ; s_FSM.st_idle ;
+-----------------------+-----------------------+----------------------+-------------------+---------------+
; s_FSM.st_idle         ; 0                     ; 0                    ; 0                 ; 0             ;
; s_FSM.st_set_data     ; 0                     ; 0                    ; 1                 ; 1             ;
; s_FSM.st_first_front  ; 0                     ; 1                    ; 0                 ; 1             ;
; s_FSM.st_second_front ; 1                     ; 0                    ; 0                 ; 1             ;
+-----------------------+-----------------------+----------------------+-------------------+---------------+


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+----------------------------------------------------------+----------------------------------------+
; Register name                                            ; Reason for Removal                     ;
+----------------------------------------------------------+----------------------------------------+
; s_SPI_DATA[1..71]                                        ; Merged with s_SPI_DATA[0]              ;
; s_CURR_FREQ_INC_1_2[2,4,5,8,10,13,18,23,26,27,31,35..47] ; Merged with s_CURR_FREQ_INC_1_2[0]     ;
; s_CURR_FREQ_INC_3_4[0..9,11,13,14,19,22,27,32,36..47]    ; Merged with s_CURR_FREQ_INC_1_2[0]     ;
; s_CURR_FREQ_INC_1_2[22,24,25,28..30,32..34]              ; Merged with s_CURR_FREQ_INC_1_2[14]    ;
; s_CURR_FREQ_INC_3_4[17,23,31,33..35]                     ; Merged with s_CURR_FREQ_INC_1_2[14]    ;
; s_CURR_FREQ_INC_1_2[19,20]                               ; Merged with s_CURR_FREQ_INC_1_2[16]    ;
; s_CURR_FREQ_INC_3_4[15,20,21,25,26,29,30]                ; Merged with s_CURR_FREQ_INC_1_2[16]    ;
; s_CURR_FREQ_INC_1_2[1,3,6,7,9,12,15,17,21]               ; Merged with s_CURR_FREQ_INC_1_2[11]    ;
; s_CURR_FREQ_INC_3_4[10,12,16,18,24,28]                   ; Merged with s_CURR_FREQ_INC_1_2[11]    ;
; s_SPI_DATA[123..127]                                     ; Merged with s_SPI_DATA[121]            ;
; s_SPI_DATA_LEN[0..2,6..31]                               ; Merged with s_SPI_DATA[121]            ;
; s_SPI_DATA_LEN[5]                                        ; Merged with s_SPI_DATA_LEN[4]          ;
; s_SPI_DATA[0]                                            ; Stuck at GND due to stuck port data_in ;
; s_CURR_FREQ_INC_1_2[0]                                   ; Stuck at GND due to stuck port data_in ;
; s_SPI_DATA[121]                                          ; Stuck at GND due to stuck port data_in ;
; spi:spi_unit|s_BUFFER[0..71]                             ; Stuck at GND due to stuck port data_in ;
; s_SP_RST                                                 ; Merged with s_SET_DATA                 ;
; Total Number of Removed Registers = 274                  ;                                        ;
+----------------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                  ;
+---------------+---------------------------+----------------------------------------------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+---------------+---------------------------+----------------------------------------------------------------------------------+
; s_SPI_DATA[0] ; Stuck at GND              ; spi:spi_unit|s_BUFFER[0], spi:spi_unit|s_BUFFER[1], spi:spi_unit|s_BUFFER[2],    ;
;               ; due to stuck port data_in ; spi:spi_unit|s_BUFFER[3], spi:spi_unit|s_BUFFER[4], spi:spi_unit|s_BUFFER[5],    ;
;               ;                           ; spi:spi_unit|s_BUFFER[6], spi:spi_unit|s_BUFFER[7], spi:spi_unit|s_BUFFER[8],    ;
;               ;                           ; spi:spi_unit|s_BUFFER[9], spi:spi_unit|s_BUFFER[10], spi:spi_unit|s_BUFFER[11],  ;
;               ;                           ; spi:spi_unit|s_BUFFER[12], spi:spi_unit|s_BUFFER[13], spi:spi_unit|s_BUFFER[14], ;
;               ;                           ; spi:spi_unit|s_BUFFER[15], spi:spi_unit|s_BUFFER[16], spi:spi_unit|s_BUFFER[17], ;
;               ;                           ; spi:spi_unit|s_BUFFER[18], spi:spi_unit|s_BUFFER[19], spi:spi_unit|s_BUFFER[20], ;
;               ;                           ; spi:spi_unit|s_BUFFER[21], spi:spi_unit|s_BUFFER[22], spi:spi_unit|s_BUFFER[23], ;
;               ;                           ; spi:spi_unit|s_BUFFER[24], spi:spi_unit|s_BUFFER[25], spi:spi_unit|s_BUFFER[26], ;
;               ;                           ; spi:spi_unit|s_BUFFER[27], spi:spi_unit|s_BUFFER[28], spi:spi_unit|s_BUFFER[29], ;
;               ;                           ; spi:spi_unit|s_BUFFER[30], spi:spi_unit|s_BUFFER[31], spi:spi_unit|s_BUFFER[32], ;
;               ;                           ; spi:spi_unit|s_BUFFER[33], spi:spi_unit|s_BUFFER[34], spi:spi_unit|s_BUFFER[35], ;
;               ;                           ; spi:spi_unit|s_BUFFER[36], spi:spi_unit|s_BUFFER[37], spi:spi_unit|s_BUFFER[38], ;
;               ;                           ; spi:spi_unit|s_BUFFER[39], spi:spi_unit|s_BUFFER[40], spi:spi_unit|s_BUFFER[41], ;
;               ;                           ; spi:spi_unit|s_BUFFER[42], spi:spi_unit|s_BUFFER[43], spi:spi_unit|s_BUFFER[44], ;
;               ;                           ; spi:spi_unit|s_BUFFER[45], spi:spi_unit|s_BUFFER[46], spi:spi_unit|s_BUFFER[47], ;
;               ;                           ; spi:spi_unit|s_BUFFER[48], spi:spi_unit|s_BUFFER[49], spi:spi_unit|s_BUFFER[50], ;
;               ;                           ; spi:spi_unit|s_BUFFER[51], spi:spi_unit|s_BUFFER[52], spi:spi_unit|s_BUFFER[53], ;
;               ;                           ; spi:spi_unit|s_BUFFER[54], spi:spi_unit|s_BUFFER[55], spi:spi_unit|s_BUFFER[56], ;
;               ;                           ; spi:spi_unit|s_BUFFER[57], spi:spi_unit|s_BUFFER[58], spi:spi_unit|s_BUFFER[59], ;
;               ;                           ; spi:spi_unit|s_BUFFER[60], spi:spi_unit|s_BUFFER[61], spi:spi_unit|s_BUFFER[62], ;
;               ;                           ; spi:spi_unit|s_BUFFER[63], spi:spi_unit|s_BUFFER[64], spi:spi_unit|s_BUFFER[65], ;
;               ;                           ; spi:spi_unit|s_BUFFER[66], spi:spi_unit|s_BUFFER[67], spi:spi_unit|s_BUFFER[68], ;
;               ;                           ; spi:spi_unit|s_BUFFER[69], spi:spi_unit|s_BUFFER[70], spi:spi_unit|s_BUFFER[71]  ;
+---------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1315  ;
; Number of registers using Synchronous Clear  ; 99    ;
; Number of registers using Synchronous Load   ; 142   ;
; Number of registers using Asynchronous Clear ; 203   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 686   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; spi:spi_unit|s_SPI_CS                                                                                                                                                                                                                                                                                                           ; 3       ;
; s_END_DIAP                                                                                                                                                                                                                                                                                                                      ; 3       ;
; s_FIRST_RES_ZONE_2                                                                                                                                                                                                                                                                                                              ; 3       ;
; s_FREQ_COUNT_4[42]                                                                                                                                                                                                                                                                                                              ; 6       ;
; s_FREQ_COUNT_4[37]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_4[35]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_4[27]                                                                                                                                                                                                                                                                                                              ; 5       ;
; s_FREQ_COUNT_4[24]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_4[17]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_4[10]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_4[19]                                                                                                                                                                                                                                                                                                              ; 3       ;
; s_FREQ_COUNT_4[20]                                                                                                                                                                                                                                                                                                              ; 3       ;
; s_FREQ_COUNT_4[21]                                                                                                                                                                                                                                                                                                              ; 3       ;
; s_FREQ_COUNT_1[33]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_1[29]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_1[27]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_1[10]                                                                                                                                                                                                                                                                                                              ; 3       ;
; s_FREQ_COUNT_1[11]                                                                                                                                                                                                                                                                                                              ; 3       ;
; s_FREQ_COUNT_1[14]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_1[18]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_1[26]                                                                                                                                                                                                                                                                                                              ; 5       ;
; s_FREQ_COUNT_1[15]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_1[16]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_1[17]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_1[12]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_1[13]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_1[22]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_1[41]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_1[42]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_1[36]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_1[38]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_3[41]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_3[42]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_3[27]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_3[29]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_3[22]                                                                                                                                                                                                                                                                                                              ; 5       ;
; s_FREQ_COUNT_3[16]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_3[18]                                                                                                                                                                                                                                                                                                              ; 5       ;
; s_FREQ_COUNT_3[11]                                                                                                                                                                                                                                                                                                              ; 3       ;
; s_FREQ_COUNT_3[13]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_3[10]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_3[12]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_3[14]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_3[15]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_3[26]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_3[17]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_3[33]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_3[36]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_3[38]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_2[42]                                                                                                                                                                                                                                                                                                              ; 5       ;
; s_FREQ_COUNT_2[39]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_2[35]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_2[37]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_2[34]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_2[21]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_2[22]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_2[23]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_2[27]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_2[32]                                                                                                                                                                                                                                                                                                              ; 5       ;
; s_FREQ_COUNT_2[11]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_2[12]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_2[9]                                                                                                                                                                                                                                                                                                               ; 4       ;
; s_FREQ_COUNT_2[29]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_2[30]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_2[31]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_2[13]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_2[15]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_2[16]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_2[24]                                                                                                                                                                                                                                                                                                              ; 4       ;
; s_FREQ_COUNT_2[18]                                                                                                                                                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 86                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; Yes        ; |ki4_v2|s_FREQ_COUNT_2[41]         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |ki4_v2|spi:spi_unit|s_BUF_CNT[17] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |ki4_v2|s_SET_DATA                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ki4_v2|s_CURR_FREQ_INC_1_2[11]    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ki4_v2|s_SPI_DATA_LEN[4]          ;
; 6:1                ; 48 bits   ; 192 LEs       ; 48 LEs               ; 144 LEs                ; Yes        ; |ki4_v2|s_SPI_DATA[107]            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |ki4_v2|spi:spi_unit|s_COUNTER[2]  ;
; 7:1                ; 71 bits   ; 284 LEs       ; 71 LEs               ; 213 LEs                ; Yes        ; |ki4_v2|spi:spi_unit|s_BUFFER[71]  ;
; 7:1                ; 56 bits   ; 224 LEs       ; 112 LEs              ; 112 LEs                ; Yes        ; |ki4_v2|spi:spi_unit|s_BUFFER[102] ;
; 11:1               ; 48 bits   ; 336 LEs       ; 144 LEs              ; 192 LEs                ; Yes        ; |ki4_v2|s_CURR_FREQ[21]            ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |ki4_v2|s_FREQ_COUNT_1[14]         ;
; 4:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; Yes        ; |ki4_v2|s_FREQ_COUNT_3[26]         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ki4_v2|Selector1                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ki4_v2|Selector3                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi:spi_unit ;
+----------------+----------+-------------------------------+
; Parameter Name ; Value    ; Type                          ;
+----------------+----------+-------------------------------+
; c_clk          ; 50000000 ; Signed Integer                ;
; c_speed        ; 2000000  ; Signed Integer                ;
+----------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                               ;
+-------------------------------------------------+--------------------------------------------+----------------+
; Parameter Name                                  ; Value                                      ; Type           ;
+-------------------------------------------------+--------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                              ; String         ;
; sld_node_info                                   ; 805334528                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                          ; Signed Integer ;
; sld_data_bits                                   ; 5                                          ; Untyped        ;
; sld_trigger_bits                                ; 5                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                          ; Untyped        ;
; sld_sample_depth                                ; 8192                                       ; Untyped        ;
; sld_segment_size                                ; 8192                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                          ; Untyped        ;
; sld_ram_pipeline                                ; 0                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                       ; String         ;
; sld_inversion_mask_length                       ; 42                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 5                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                          ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 5                   ; 5                ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 20                          ;
; cycloneiii_ff         ; 779                         ;
;     ENA               ; 234                         ;
;     ENA SCLR          ; 49                          ;
;     ENA SLD           ; 42                          ;
;     SCLR              ; 2                           ;
;     SLD               ; 32                          ;
;     plain             ; 420                         ;
; cycloneiii_lcell_comb ; 1134                        ;
;     arith             ; 285                         ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 188                         ;
;     normal            ; 849                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 151                         ;
;         3 data inputs ; 120                         ;
;         4 data inputs ; 566                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 4.30                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; p_i_clk              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; p_i_clk                             ; N/A     ;
; p_i_diap_1           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; p_i_diap_1                          ; N/A     ;
; p_i_diap_1           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; p_i_diap_1                          ; N/A     ;
; p_i_diap_2           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; p_i_diap_2                          ; N/A     ;
; p_i_diap_2           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; p_i_diap_2                          ; N/A     ;
; p_o_spi_clk          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:spi_unit|s_SPI_CLK              ; N/A     ;
; p_o_spi_clk          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:spi_unit|s_SPI_CLK              ; N/A     ;
; p_o_spi_cs           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:spi_unit|s_SPI_CS~_wirecell     ; N/A     ;
; p_o_spi_cs           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:spi_unit|s_SPI_CS~_wirecell     ; N/A     ;
; p_o_spi_mosi         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:spi_unit|s_SPI_DATA             ; N/A     ;
; p_o_spi_mosi         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:spi_unit|s_SPI_DATA             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Jul 27 14:37:55 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ki4_v2 -c ki4_v2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file uart1.vhd
    Info (12022): Found design unit 1: uart1-logic File: C:/Users/Budkova/Documents/Quartus/ki4_v2/uart1.vhd Line: 27
    Info (12023): Found entity 1: uart1 File: C:/Users/Budkova/Documents/Quartus/ki4_v2/uart1.vhd Line: 4
Info (12021): Found 2 design units, including 0 entities, in source file my_convert_p.vhd
    Info (12022): Found design unit 1: my_convert_p File: C:/Users/Budkova/Documents/Quartus/ki4_v2/my_convert_p.vhd Line: 13
    Info (12022): Found design unit 2: my_convert_p-body File: C:/Users/Budkova/Documents/Quartus/ki4_v2/my_convert_p.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file spi.vhd
    Info (12022): Found design unit 1: spi-spi_behav File: C:/Users/Budkova/Documents/Quartus/ki4_v2/spi.vhd Line: 33
    Info (12023): Found entity 1: spi File: C:/Users/Budkova/Documents/Quartus/ki4_v2/spi.vhd Line: 10
Info (12021): Found 1 design units, including 0 entities, in source file parameters.vhd
    Info (12022): Found design unit 1: parameters File: C:/Users/Budkova/Documents/Quartus/ki4_v2/parameters.vhd Line: 7
Warning (12125): Using design file ki4_v2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ki4_v2-ki4_upr_behav File: C:/Users/Budkova/Documents/Quartus/ki4_v2/ki4_v2.vhd Line: 46
    Info (12023): Found entity 1: ki4_v2 File: C:/Users/Budkova/Documents/Quartus/ki4_v2/ki4_v2.vhd Line: 16
Info (12127): Elaborating entity "ki4_v2" for the top level hierarchy
Info (12128): Elaborating entity "spi" for hierarchy "spi:spi_unit" File: C:/Users/Budkova/Documents/Quartus/ki4_v2/ki4_v2.vhd Line: 102
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c824.tdf
    Info (12023): Found entity 1: altsyncram_c824 File: C:/Users/Budkova/Documents/Quartus/ki4_v2/db/altsyncram_c824.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf
    Info (12023): Found entity 1: mux_vsc File: C:/Users/Budkova/Documents/Quartus/ki4_v2/db/mux_vsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/Budkova/Documents/Quartus/ki4_v2/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sei.tdf
    Info (12023): Found entity 1: cntr_sei File: C:/Users/Budkova/Documents/Quartus/ki4_v2/db/cntr_sei.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf
    Info (12023): Found entity 1: cmpr_pgc File: C:/Users/Budkova/Documents/Quartus/ki4_v2/db/cmpr_pgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf
    Info (12023): Found entity 1: cntr_o9j File: C:/Users/Budkova/Documents/Quartus/ki4_v2/db/cntr_o9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: C:/Users/Budkova/Documents/Quartus/ki4_v2/db/cntr_igi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/Budkova/Documents/Quartus/ki4_v2/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/Budkova/Documents/Quartus/ki4_v2/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/Budkova/Documents/Quartus/ki4_v2/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.07.27.15:38:13 Progress: Loading sld8c7b9b8e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c7b9b8e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Budkova/Documents/Quartus/ki4_v2/db/ip/sld8c7b9b8e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c7b9b8e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Budkova/Documents/Quartus/ki4_v2/db/ip/sld8c7b9b8e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c7b9b8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Budkova/Documents/Quartus/ki4_v2/db/ip/sld8c7b9b8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c7b9b8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Budkova/Documents/Quartus/ki4_v2/db/ip/sld8c7b9b8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8c7b9b8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Budkova/Documents/Quartus/ki4_v2/db/ip/sld8c7b9b8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Budkova/Documents/Quartus/ki4_v2/db/ip/sld8c7b9b8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c7b9b8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Budkova/Documents/Quartus/ki4_v2/db/ip/sld8c7b9b8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 43 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2211 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 2181 logic cells
    Info (21064): Implemented 5 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 699 megabytes
    Info: Processing ended: Tue Jul 27 14:38:24 2021
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:56


