output_layout ADC_SAR4BIT ARRAY_CMP_T1 layout_skill
inst I_SL3A_17 ADC_SAR4BIT CU1F layout 3.57 0 R0
inst I_SL3A_4 ADC_SAR4BIT CU1F layout 0.84 0 R0
inst I_SL3A_16 ADC_SAR4BIT CU1F layout 3.36 0 R0
inst I_SL3A_5 ADC_SAR4BIT CU1F layout 1.05 0 R0
inst I_SL3B_15 ADC_SAR4BIT CU1F layout 3.15 0 R0
inst I_SL3B_6 ADC_SAR4BIT CU1F layout 1.26 0 R0
inst I_SL3B_14 ADC_SAR4BIT CU1F layout 2.94 0 R0
inst I_SL3B_7 ADC_SAR4BIT CU1F layout 1.47 0 R0
inst I_SL2A_13 ADC_SAR4BIT CU1F layout 2.73 0 R0
inst I_SL2A_8 ADC_SAR4BIT CU1F layout 1.68 0 R0
inst I_SL2B_12 ADC_SAR4BIT CU1F layout 2.52 0 R0
inst I_SL2B_9 ADC_SAR4BIT CU1F layout 1.89 0 R0
inst I_SL1A_11 ADC_SAR4BIT CU1F layout 2.31 0 R0
inst I_SL1B_10 ADC_SAR4BIT CU1F layout 2.1 0 R0
inst I_dummy1_0 ADC_SAR4BIT CU1F layout 0 0 R0
inst I_dummy1_1 ADC_SAR4BIT CU1F layout 0.21 0 R0
inst I_dummy1_2 ADC_SAR4BIT CU1F layout 0.42 0 R0
inst I_dummy1_3 ADC_SAR4BIT CU1F layout 0.63 0 R0
inst I_dummy1_18 ADC_SAR4BIT CU1F layout 3.78 0 R0
inst I_dummy2_19 ADC_SAR4BIT CU1F layout 4.1 0 R0
inst I_dummy2_20 ADC_SAR4BIT CU1F layout 4.31 0 R0
inst I_dummy2_21 ADC_SAR4BIT CU1F layout 4.52 0 R0
path M3 -0.055 -1.325 3.725 -1.325 0.11 SL3A
path M4 0.94 -1.38 0.94 0.16 0.11 SL3A
path M3 0.885 0.105 1.205 0.105 0.11 SL3A
path M3 3.405 0.105 3.725 0.105 0.11 SL3A
path M6 3.67 -1.38 3.67 0.16 0.11 SL3A
via M2_M1 0 -1.325 SL3A
via M3_M2 0 -1.325 SL3A
via M4_M3 0.94 0.105 SL3A
via M4_M3 1.15 0.105 SL3A
via M4_M3 3.46 0.105 SL3A
via M4_M3 3.67 0.105 SL3A
via M5_M4 3.67 0.105 SL3A
via M6_M5 3.67 0.105 SL3A
via M4_M3 0.94 -1.325 SL3A
via M4_M3 3.67 -1.325 SL3A
via M5_M4 3.67 -1.325 SL3A
via M6_M5 3.67 -1.325 SL3A
path M5 -0.055 -1.105 3.305 -1.105 0.11 SL3B
path M6 1.36 -1.16 1.36 0.16 0.11 SL3B
path M3 1.305 0.105 1.625 0.105 0.11 SL3B
path M3 2.985 0.105 3.305 0.105 0.11 SL3B
path M4 3.25 -1.16 3.25 0.16 0.11 SL3B
via M2_M1 0 -1.105 SL3B
via M3_M2 0 -1.105 SL3B
via M4_M3 0 -1.105 SL3B
via M5_M4 0 -1.105 SL3B
via M4_M3 1.36 0.105 SL3B
via M5_M4 1.36 0.105 SL3B
via M6_M5 1.36 0.105 SL3B
via M4_M3 1.57 0.105 SL3B
via M4_M3 3.04 0.105 SL3B
via M4_M3 3.25 0.105 SL3B
via M5_M4 1.36 -1.105 SL3B
via M6_M5 1.36 -1.105 SL3B
via M5_M4 3.25 -1.105 SL3B
path M3 -0.055 -0.885 2.885 -0.885 0.11 SL2A
path M4 1.78 -0.94 1.78 0.16 0.11 SL2A
path M6 2.83 -0.94 2.83 0.16 0.11 SL2A
via M2_M1 0 -0.885 SL2A
via M3_M2 0 -0.885 SL2A
via M5_M4 2.83 0.105 SL2A
via M6_M5 2.83 0.105 SL2A
via M4_M3 1.78 -0.885 SL2A
via M4_M3 2.83 -0.885 SL2A
via M5_M4 2.83 -0.885 SL2A
via M6_M5 2.83 -0.885 SL2A
path M5 -0.055 -0.665 2.675 -0.665 0.11 SL2B
path M6 1.99 -0.72 1.99 0.16 0.11 SL2B
path M4 2.62 -0.72 2.62 0.16 0.11 SL2B
via M2_M1 0 -0.665 SL2B
via M3_M2 0 -0.665 SL2B
via M4_M3 0 -0.665 SL2B
via M5_M4 0 -0.665 SL2B
via M5_M4 1.99 0.105 SL2B
via M6_M5 1.99 0.105 SL2B
via M5_M4 1.99 -0.665 SL2B
via M6_M5 1.99 -0.665 SL2B
via M5_M4 2.62 -0.665 SL2B
path M3 -0.055 -0.445 2.465 -0.445 0.11 SL1A
path M6 2.41 -0.5 2.41 0.16 0.11 SL1A
via M2_M1 0 -0.445 SL1A
via M3_M2 0 -0.445 SL1A
via M5_M4 2.41 0.105 SL1A
via M6_M5 2.41 0.105 SL1A
via M4_M3 2.41 -0.445 SL1A
via M5_M4 2.41 -0.445 SL1A
via M6_M5 2.41 -0.445 SL1A
path M5 -0.055 -0.225 2.255 -0.225 0.11 SL1B
path M4 2.2 -0.28 2.2 0.16 0.11 SL1B
via M2_M1 0 -0.225 SL1B
via M3_M2 0 -0.225 SL1B
via M4_M3 0 -0.225 SL1B
via M5_M4 0 -0.225 SL1B
via M5_M4 2.2 -0.225 SL1B
path M1 0.045 2.565 3.935 2.565 0.11 TOP_ARRAY
path M3 0.045 2.565 0.155 2.565 0.11 TOP_ARRAY
path M3 0.045 2.565 0.365 2.565 0.11 TOP_ARRAY
path M3 0.255 2.565 0.575 2.565 0.11 TOP_ARRAY
path M3 0.465 2.565 0.785 2.565 0.11 TOP_ARRAY
path M3 0.675 2.565 0.995 2.565 0.11 TOP_ARRAY
path M3 0.885 2.565 1.205 2.565 0.11 TOP_ARRAY
path M3 1.095 2.565 1.415 2.565 0.11 TOP_ARRAY
path M3 1.305 2.565 1.625 2.565 0.11 TOP_ARRAY
path M3 1.515 2.565 1.835 2.565 0.11 TOP_ARRAY
path M3 1.725 2.565 2.045 2.565 0.11 TOP_ARRAY
path M3 1.935 2.565 2.255 2.565 0.11 TOP_ARRAY
path M3 2.355 2.565 2.675 2.565 0.11 TOP_ARRAY
path M3 2.565 2.565 2.885 2.565 0.11 TOP_ARRAY
path M3 2.775 2.565 3.095 2.565 0.11 TOP_ARRAY
path M3 2.985 2.565 3.305 2.565 0.11 TOP_ARRAY
path M3 3.195 2.565 3.515 2.565 0.11 TOP_ARRAY
path M3 3.405 2.565 3.725 2.565 0.11 TOP_ARRAY
path M3 3.615 2.565 3.935 2.565 0.11 TOP_ARRAY
path M3 3.825 2.565 3.935 2.565 0.11 TOP_ARRAY
via M4_M3 0.1 2.565 TOP_ARRAY
via M4_M3 0.31 2.565 TOP_ARRAY
via M4_M3 0.52 2.565 TOP_ARRAY
via M4_M3 0.73 2.565 TOP_ARRAY
via M4_M3 0.94 2.565 TOP_ARRAY
via M4_M3 1.15 2.565 TOP_ARRAY
via M4_M3 1.36 2.565 TOP_ARRAY
via M4_M3 1.57 2.565 TOP_ARRAY
via M4_M3 1.78 2.565 TOP_ARRAY
via M4_M3 1.99 2.565 TOP_ARRAY
via M4_M3 2.2 2.565 TOP_ARRAY
via M4_M3 2.41 2.565 TOP_ARRAY
via M4_M3 2.62 2.565 TOP_ARRAY
via M4_M3 2.83 2.565 TOP_ARRAY
via M4_M3 3.04 2.565 TOP_ARRAY
via M4_M3 3.25 2.565 TOP_ARRAY
via M4_M3 3.46 2.565 TOP_ARRAY
via M4_M3 3.67 2.565 TOP_ARRAY
via M4_M3 3.88 2.565 TOP_ARRAY
via M2_M1 0.1 2.565 TOP_ARRAY
via M3_M2 0.1 2.565 TOP_ARRAY
via M4_M3 0.1 2.565 TOP_ARRAY
via M2_M1 3.88 2.565 TOP_ARRAY
via M3_M2 3.88 2.565 TOP_ARRAY
via M4_M3 3.88 2.565 TOP_ARRAY
path M1 4.145 0.105 4.675 0.105 0.11 VDD09A
path M3 4.145 2.565 4.465 2.565 0.11 VDD09A
path M3 4.145 0.105 4.465 0.105 0.11 VDD09A
path M3 4.355 2.565 4.675 2.565 0.11 VDD09A
path M3 4.355 0.105 4.675 0.105 0.11 VDD09A
path M2 4.62 0.05 4.62 2.62 0.11 VDD09A
path M3 4.565 0.105 4.675 0.105 0.11 VDD09A
via M4_M3 4.2 2.565 VDD09A
via M4_M3 4.2 0.105 VDD09A
via M4_M3 4.41 2.565 VDD09A
via M4_M3 4.41 0.105 VDD09A
via M3_M2 4.62 2.565 VDD09A
via M4_M3 4.62 2.565 VDD09A
via M4_M3 4.62 0.105 VDD09A
via M2_M1 4.62 0.105 VDD09A
via M3_M2 4.62 0.105 VDD09A
via M4_M3 4.62 0.105 VDD09A
via M2_M1 4.62 0.105 VDD09A
via M3_M2 4.62 0.105 VDD09A
via M4_M3 4.62 0.105 VDD09A
path M1 0.045 0.105 3.935 0.105 0.11 VSS09A
path M3 0.045 0.105 0.155 0.105 0.11 VSS09A
path M3 0.045 0.105 0.365 0.105 0.11 VSS09A
path M3 0.255 0.105 0.575 0.105 0.11 VSS09A
path M3 0.465 0.105 0.785 0.105 0.11 VSS09A
path M3 3.825 0.105 3.935 0.105 0.11 VSS09A
via M4_M3 0.1 0.105 VSS09A
via M4_M3 0.31 0.105 VSS09A
via M4_M3 0.52 0.105 VSS09A
via M4_M3 0.73 0.105 VSS09A
via M4_M3 3.88 0.105 VSS09A
via M2_M1 0.1 0.105 VSS09A
via M3_M2 0.1 0.105 VSS09A
via M4_M3 0.1 0.105 VSS09A
via M2_M1 3.88 0.105 VSS09A
via M3_M2 3.88 0.105 VSS09A
via M4_M3 3.88 0.105 VSS09A
pin M1 0 -0.445 SL1A
pin M1 0 -0.225 SL1B
pin M1 0 -0.885 SL2A
pin M1 0 -0.665 SL2B
pin M1 0 -1.325 SL3A
pin M1 0 -1.105 SL3B
pin M1 0.1 2.565 TOP_ARRAY
pin M1 4.2 0.105 VDD09A
pin M1 0.1 0.105 VSS09A
