Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date             : Thu Dec  4 15:16:25 2025
| Host             : Karim running 64-bit Ubuntu 24.04.3 LTS
| Command          : report_power -file nexys4ddr_power.rpt
| Design           : nexys4ddr
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.781        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.672        |
| Device Static (W)        | 0.109        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 81.4         |
| Junction Temperature (C) | 28.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.048 |       13 |       --- |             --- |
| Slice Logic              |     0.020 |    31478 |       --- |             --- |
|   LUT as Logic           |     0.017 |    12966 |     63400 |           20.45 |
|   CARRY4                 |     0.001 |      732 |     15850 |            4.62 |
|   Register               |    <0.001 |    12845 |    126800 |           10.13 |
|   LUT as Distributed RAM |    <0.001 |     1150 |     19000 |            6.05 |
|   F7/F8 Muxes            |    <0.001 |      197 |     63400 |            0.31 |
|   LUT as Shift Register  |    <0.001 |        6 |     19000 |            0.03 |
|   Others                 |     0.000 |      104 |       --- |             --- |
| Signals                  |     0.030 |    25835 |       --- |             --- |
| Block RAM                |     0.067 |     52.5 |       135 |           38.89 |
| MMCM                     |     0.118 |        1 |         6 |           16.67 |
| DSPs                     |    <0.001 |        8 |       240 |            3.33 |
| I/O                      |     0.388 |      103 |       210 |           49.05 |
| Static Power             |     0.109 |          |           |                 |
| Total                    |     0.781 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.185 |       0.167 |      0.018 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.120 |       0.102 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.177 |       0.173 |      0.004 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.006 |       0.005 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------+------------------+-----------------+
| Clock            | Domain           | Constraint (ns) |
+------------------+------------------+-----------------+
| clk100           | clk100           |            10.0 |
| eth_rx_clk       | eth_rx_clk       |            20.0 |
| eth_tx_clk       | eth_tx_clk       |            20.0 |
| main_crg_clkout0 | main_crg_clkout0 |            13.3 |
| main_crg_clkout1 | main_crg_clkout1 |             6.7 |
| main_crg_clkout2 | main_crg_clkout2 |             6.7 |
| main_crg_clkout3 | main_crg_clkout3 |             5.0 |
| main_crg_clkout4 | main_crg_clkout4 |            20.0 |
| main_crg_clkout5 | main_crg_clkout5 |            25.0 |
| mmcm_fb          | mmcm_fb          |            10.0 |
+------------------+------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------+-----------+
| Name                                                                                  | Power (W) |
+---------------------------------------------------------------------------------------+-----------+
| nexys4ddr                                                                             |     0.672 |
|   IOBUF                                                                               |     0.008 |
|   IOBUFDS                                                                             |     0.005 |
|     OBUFTDS                                                                           |     0.005 |
|   IOBUFDS_1                                                                           |     0.005 |
|     OBUFTDS                                                                           |     0.005 |
|   IOBUF_1                                                                             |     0.008 |
|   IOBUF_10                                                                            |     0.008 |
|   IOBUF_11                                                                            |     0.008 |
|   IOBUF_12                                                                            |     0.008 |
|   IOBUF_13                                                                            |     0.008 |
|   IOBUF_14                                                                            |     0.008 |
|   IOBUF_15                                                                            |     0.008 |
|   IOBUF_2                                                                             |     0.008 |
|   IOBUF_3                                                                             |     0.008 |
|   IOBUF_4                                                                             |     0.008 |
|   IOBUF_5                                                                             |     0.008 |
|   IOBUF_6                                                                             |     0.007 |
|   IOBUF_7                                                                             |     0.008 |
|   IOBUF_8                                                                             |     0.008 |
|   IOBUF_9                                                                             |     0.008 |
|   OBUFDS                                                                              |     0.008 |
|   VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1 |     0.074 |
|     cores_0_cpu_logic_cpu                                                             |     0.028 |
|       IBusCachedPlugin_cache                                                          |     0.005 |
|       dataCache_2                                                                     |     0.012 |
|     cores_1_cpu_logic_cpu                                                             |     0.027 |
|       IBusCachedPlugin_cache                                                          |     0.005 |
|       dataCache_2                                                                     |     0.011 |
|     dBridge_logic                                                                     |     0.002 |
|     dBusNonCoherent_bmb_decoder                                                       |     0.003 |
|       portsLogic_1_rspFifo                                                            |     0.001 |
|     iBridge_logic                                                                     |     0.001 |
|     peripheralBridge_logic                                                            |     0.003 |
+---------------------------------------------------------------------------------------+-----------+


