{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1433788645429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1433788645431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  8 19:37:25 2015 " "Processing started: Mon Jun  8 19:37:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1433788645431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1433788645431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dunna -c Dunna " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dunna -c Dunna" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1433788645432 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1433788645896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 adio_codec " "Found entity 1: adio_codec" {  } { { "../NUESTROMUNDOESDIFERENTE/adio_codec.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788646033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "../NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788646036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "../NUESTROMUNDOESDIFERENTE/uc.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788646039 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "palaplaca.v(20) " "Verilog HDL information at palaplaca.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1433788646041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" { { "Info" "ISGN_ENTITY_NAME" "1 palaplaca " "Found entity 1: palaplaca" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788646042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788646044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModuloSonido " "Found entity 1: ModuloSonido" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788646046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" { { "Info" "ISGN_ENTITY_NAME" "1 microc " "Found entity 1: microc" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788646048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "../NUESTROMUNDOESDIFERENTE/memprog.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788646050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788646052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788646053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v 13 13 " "Found 13 design units, including 13 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 deco4a7 " "Found entity 1: deco4a7" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646058 ""} { "Info" "ISGN_ENTITY_NAME" "2 registro10 " "Found entity 2: registro10" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646058 ""} { "Info" "ISGN_ENTITY_NAME" "3 regfile " "Found entity 3: regfile" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646058 ""} { "Info" "ISGN_ENTITY_NAME" "4 descompose " "Found entity 4: descompose" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646058 ""} { "Info" "ISGN_ENTITY_NAME" "5 sum " "Found entity 5: sum" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646058 ""} { "Info" "ISGN_ENTITY_NAME" "6 sumrest " "Found entity 6: sumrest" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 249 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646058 ""} { "Info" "ISGN_ENTITY_NAME" "7 selectordepuerto " "Found entity 7: selectordepuerto" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646058 ""} { "Info" "ISGN_ENTITY_NAME" "8 complementoa2 " "Found entity 8: complementoa2" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646058 ""} { "Info" "ISGN_ENTITY_NAME" "9 registro " "Found entity 9: registro" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646058 ""} { "Info" "ISGN_ENTITY_NAME" "10 registroconenable " "Found entity 10: registroconenable" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646058 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux2 " "Found entity 11: mux2" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646058 ""} { "Info" "ISGN_ENTITY_NAME" "12 mux4 " "Found entity 12: mux4" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646058 ""} { "Info" "ISGN_ENTITY_NAME" "13 dmux4 " "Found entity 13: dmux4" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788646058 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(20) " "Verilog HDL warning at alu.v(20): extended using \"x\" or \"z\"" {  } { { "../NUESTROMUNDOESDIFERENTE/alu.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/alu.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1433788646060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../NUESTROMUNDOESDIFERENTE/alu.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788646061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788646061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "palaplaca " "Elaborating entity \"palaplaca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1433788646179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 palaplaca.v(30) " "Verilog HDL assignment warning at palaplaca.v(30): truncated value with size 9 to match size of target (8)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788646185 "|palaplaca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 palaplaca.v(31) " "Verilog HDL assignment warning at palaplaca.v(31): truncated value with size 9 to match size of target (8)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788646185 "|palaplaca"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rellenooperando palaplaca.v(20) " "Verilog HDL Always Construct warning at palaplaca.v(20): inferring latch(es) for variable \"rellenooperando\", which holds its previous value in one or more paths through the always construct" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433788646185 "|palaplaca"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rellenooperacion palaplaca.v(20) " "Verilog HDL Always Construct warning at palaplaca.v(20): inferring latch(es) for variable \"rellenooperacion\", which holds its previous value in one or more paths through the always construct" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433788646185 "|palaplaca"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e3 palaplaca.v(20) " "Verilog HDL Always Construct warning at palaplaca.v(20): inferring latch(es) for variable \"e3\", which holds its previous value in one or more paths through the always construct" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433788646185 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[0\] palaplaca.v(20) " "Inferred latch for \"e3\[0\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788646185 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[1\] palaplaca.v(20) " "Inferred latch for \"e3\[1\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788646186 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[2\] palaplaca.v(20) " "Inferred latch for \"e3\[2\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788646186 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[3\] palaplaca.v(20) " "Inferred latch for \"e3\[3\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788646186 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[4\] palaplaca.v(20) " "Inferred latch for \"e3\[4\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788646186 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[5\] palaplaca.v(20) " "Inferred latch for \"e3\[5\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788646186 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[6\] palaplaca.v(20) " "Inferred latch for \"e3\[6\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788646186 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[7\] palaplaca.v(20) " "Inferred latch for \"e3\[7\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788646186 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[0\] palaplaca.v(20) " "Inferred latch for \"rellenooperacion\[0\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788646186 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[1\] palaplaca.v(20) " "Inferred latch for \"rellenooperacion\[1\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788646186 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[2\] palaplaca.v(20) " "Inferred latch for \"rellenooperacion\[2\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788646186 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[3\] palaplaca.v(20) " "Inferred latch for \"rellenooperacion\[3\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788646186 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[4\] palaplaca.v(20) " "Inferred latch for \"rellenooperacion\[4\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788646186 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperando\[0\] palaplaca.v(20) " "Inferred latch for \"rellenooperando\[0\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788646187 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperando\[1\] palaplaca.v(20) " "Inferred latch for \"rellenooperando\[1\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788646187 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperando\[2\] palaplaca.v(20) " "Inferred latch for \"rellenooperando\[2\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788646187 "|palaplaca"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monociclo monociclo:mono " "Elaborating entity \"monociclo\" for hierarchy \"monociclo:mono\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "mono" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646191 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AUD_ADCLRCK monociclo.v(20) " "Verilog HDL or VHDL warning at monociclo.v(20): object \"AUD_ADCLRCK\" assigned a value but never read" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1433788646193 "|palaplaca|monociclo:mono"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microc monociclo:mono\|microc:micro1 " "Elaborating entity \"microc\" for hierarchy \"monociclo:mono\|microc:micro1\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "micro1" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum monociclo:mono\|microc:micro1\|sum:sum_pc " "Elaborating entity \"sum\" for hierarchy \"monociclo:mono\|microc:micro1\|sum:sum_pc\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "sum_pc" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complementoa2 monociclo:mono\|microc:micro1\|complementoa2:compsalto " "Elaborating entity \"complementoa2\" for hierarchy \"monociclo:mono\|microc:micro1\|complementoa2:compsalto\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "compsalto" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 monociclo:mono\|microc:micro1\|mux2:mux_srel " "Elaborating entity \"mux2\" for hierarchy \"monociclo:mono\|microc:micro1\|mux2:mux_srel\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "mux_srel" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registroconenable monociclo:mono\|microc:micro1\|registroconenable:pcbackup " "Elaborating entity \"registroconenable\" for hierarchy \"monociclo:mono\|microc:micro1\|registroconenable:pcbackup\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "pcbackup" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro monociclo:mono\|microc:micro1\|registro:pc " "Elaborating entity \"registro\" for hierarchy \"monociclo:mono\|microc:micro1\|registro:pc\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "pc" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog monociclo:mono\|microc:micro1\|memprog:memoria " "Elaborating entity \"memprog\" for hierarchy \"monociclo:mono\|microc:micro1\|memprog:memoria\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "memoria" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646219 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2 0 1023 memprog.v(11) " "Verilog HDL warning at memprog.v(11): number of words (2) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "../NUESTROMUNDOESDIFERENTE/memprog.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1433788646220 "|palaplaca|monociclo:mono|microc:micro1|memprog:memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(7) " "Net \"mem.data_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../NUESTROMUNDOESDIFERENTE/memprog.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1433788646220 "|palaplaca|monociclo:mono|microc:micro1|memprog:memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(7) " "Net \"mem.waddr_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../NUESTROMUNDOESDIFERENTE/memprog.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1433788646220 "|palaplaca|monociclo:mono|microc:micro1|memprog:memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(7) " "Net \"mem.we_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../NUESTROMUNDOESDIFERENTE/memprog.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1433788646220 "|palaplaca|monociclo:mono|microc:micro1|memprog:memoria"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile monociclo:mono\|microc:micro1\|regfile:registros " "Elaborating entity \"regfile\" for hierarchy \"monociclo:mono\|microc:micro1\|regfile:registros\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "registros" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu monociclo:mono\|microc:micro1\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"monociclo:mono\|microc:micro1\|alu:alu1\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "alu1" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646227 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(20) " "Verilog HDL assignment warning at alu.v(20): truncated value with size 32 to match size of target (8)" {  } { { "../NUESTROMUNDOESDIFERENTE/alu.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/alu.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788646229 "|palaplaca|monociclo:mono|microc:micro1|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 monociclo:mono\|microc:micro1\|mux2:mux_banco " "Elaborating entity \"mux2\" for hierarchy \"monociclo:mono\|microc:micro1\|mux2:mux_banco\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "mux_banco" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro monociclo:mono\|microc:micro1\|registro:regzero " "Elaborating entity \"registro\" for hierarchy \"monociclo:mono\|microc:micro1\|registro:regzero\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "regzero" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 monociclo:mono\|microc:micro1\|mux4:muxentrada " "Elaborating entity \"mux4\" for hierarchy \"monociclo:mono\|microc:micro1\|mux4:muxentrada\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "muxentrada" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registroconenable monociclo:mono\|microc:micro1\|registroconenable:salida0 " "Elaborating entity \"registroconenable\" for hierarchy \"monociclo:mono\|microc:micro1\|registroconenable:salida0\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "salida0" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc monociclo:mono\|uc:uc1 " "Elaborating entity \"uc\" for hierarchy \"monociclo:mono\|uc:uc1\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "uc1" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro10 monociclo:mono\|registro10:salvaaudio " "Elaborating entity \"registro10\" for hierarchy \"monociclo:mono\|registro10:salvaaudio\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "salvaaudio" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descompose monociclo:mono\|descompose:descomponer " "Elaborating entity \"descompose\" for hierarchy \"monociclo:mono\|descompose:descomponer\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "descomponer" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 componentes.v(228) " "Verilog HDL assignment warning at componentes.v(228): truncated value with size 32 to match size of target (25)" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788646258 "|palaplaca|monociclo:mono|descompose:descomponer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModuloSonido monociclo:mono\|ModuloSonido:modsonido " "Elaborating entity \"ModuloSonido\" for hierarchy \"monociclo:mono\|ModuloSonido:modsonido\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "modsonido" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646260 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable ModuloSonido.v(11) " "Verilog HDL Always Construct warning at ModuloSonido.v(11): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1433788646261 "|palaplaca|monociclo:mono|ModuloSonido:modsonido"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "long ModuloSonido.v(13) " "Verilog HDL Always Construct warning at ModuloSonido.v(13): variable \"long\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1433788646261 "|palaplaca|monociclo:mono|ModuloSonido:modsonido"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "short ModuloSonido.v(19) " "Verilog HDL Always Construct warning at ModuloSonido.v(19): variable \"short\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1433788646262 "|palaplaca|monociclo:mono|ModuloSonido:modsonido"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_enable ModuloSonido.v(9) " "Verilog HDL Always Construct warning at ModuloSonido.v(9): inferring latch(es) for variable \"s_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433788646262 "|palaplaca|monociclo:mono|ModuloSonido:modsonido"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_enable ModuloSonido.v(9) " "Inferred latch for \"s_enable\" at ModuloSonido.v(9)" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788646262 "|palaplaca|monociclo:mono|ModuloSonido:modsonido"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL monociclo:mono\|VGA_Audio_PLL:aud1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"monociclo:mono\|VGA_Audio_PLL:aud1\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "aud1" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component\"" {  } { { "../NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" "altpll_component" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component " "Elaborated megafunction instantiation \"monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component\"" {  } { { "../NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1433788646433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component " "Instantiated megafunction \"monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788646435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788646435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788646435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788646435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788646435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788646435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788646435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788646435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788646435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788646435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788646435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788646435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788646435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788646435 ""}  } { { "../NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1433788646435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config monociclo:mono\|I2C_AV_Config:aud2 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"monociclo:mono\|I2C_AV_Config:aud2\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "aud2" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(53) " "Verilog HDL assignment warning at I2C_AV_Config.v(53): truncated value with size 32 to match size of target (16)" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788646442 "|palaplaca|monociclo:mono|I2C_AV_Config:aud2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2C_AV_Config.v(101) " "Verilog HDL assignment warning at I2C_AV_Config.v(101): truncated value with size 32 to match size of target (4)" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788646442 "|palaplaca|monociclo:mono|I2C_AV_Config:aud2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller monociclo:mono\|I2C_AV_Config:aud2\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"monociclo:mono\|I2C_AV_Config:aud2\|I2C_Controller:u0\"" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" "u0" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646443 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788646445 "|palaplaca|monociclo:mono|I2C_AV_Config:aud2|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788646445 "|palaplaca|monociclo:mono|I2C_AV_Config:aud2|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788646445 "|palaplaca|monociclo:mono|I2C_AV_Config:aud2|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adio_codec monociclo:mono\|adio_codec:aud3 " "Elaborating entity \"adio_codec\" for hierarchy \"monociclo:mono\|adio_codec:aud3\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "aud3" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646447 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(53) " "Verilog HDL assignment warning at adio_codec.v(53): truncated value with size 32 to match size of target (4)" {  } { { "../NUESTROMUNDOESDIFERENTE/adio_codec.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788646450 "|palaplaca|monociclo:mono|adio_codec:aud3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 adio_codec.v(80) " "Verilog HDL assignment warning at adio_codec.v(80): truncated value with size 32 to match size of target (9)" {  } { { "../NUESTROMUNDOESDIFERENTE/adio_codec.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788646450 "|palaplaca|monociclo:mono|adio_codec:aud3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adio_codec.v(88) " "Verilog HDL assignment warning at adio_codec.v(88): truncated value with size 32 to match size of target (8)" {  } { { "../NUESTROMUNDOESDIFERENTE/adio_codec.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788646450 "|palaplaca|monociclo:mono|adio_codec:aud3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 adio_codec.v(96) " "Verilog HDL assignment warning at adio_codec.v(96): truncated value with size 32 to match size of target (7)" {  } { { "../NUESTROMUNDOESDIFERENTE/adio_codec.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788646451 "|palaplaca|monociclo:mono|adio_codec:aud3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adio_codec.v(109) " "Verilog HDL assignment warning at adio_codec.v(109): truncated value with size 32 to match size of target (8)" {  } { { "../NUESTROMUNDOESDIFERENTE/adio_codec.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788646451 "|palaplaca|monociclo:mono|adio_codec:aud3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(122) " "Verilog HDL assignment warning at adio_codec.v(122): truncated value with size 32 to match size of target (4)" {  } { { "../NUESTROMUNDOESDIFERENTE/adio_codec.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788646451 "|palaplaca|monociclo:mono|adio_codec:aud3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco4a7 deco4a7:deco1 " "Elaborating entity \"deco4a7\" for hierarchy \"deco4a7:deco1\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "deco1" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788646453 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "monociclo:mono\|microc:micro1\|regfile:registros\|regb " "RAM logic \"monociclo:mono\|microc:micro1\|regfile:registros\|regb\" is uninferred due to asynchronous read logic" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "regb" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 135 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1433788647123 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1433788647123 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/db/Dunna.ram0_memprog_5f24dd89.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/db/Dunna.ram0_memprog_5f24dd89.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1433788647152 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1433788648024 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1433788648062 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1433788648062 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "monociclo:mono\|I2C_SDAT I2C_SDAT " "Removed fan-out from the always-disabled I/O buffer \"monociclo:mono\|I2C_SDAT\" to the node \"I2C_SDAT\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1433788648080 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1 1433788648080 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 72 -1 0 } } { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 63 -1 0 } } { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1433788648113 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1433788648114 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monociclo:mono\|descompose:descomponer\|morse\[8\] monociclo:mono\|descompose:descomponer\|morse\[8\]~_emulated monociclo:mono\|descompose:descomponer\|morse\[8\]~latch " "Register \"monociclo:mono\|descompose:descomponer\|morse\[8\]\" is converted into an equivalent circuit using register \"monociclo:mono\|descompose:descomponer\|morse\[8\]~_emulated\" and latch \"monociclo:mono\|descompose:descomponer\|morse\[8\]~latch\"" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1433788648116 "|palaplaca|monociclo:mono|descompose:descomponer|morse[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monociclo:mono\|descompose:descomponer\|morse\[9\] monociclo:mono\|descompose:descomponer\|morse\[9\]~_emulated monociclo:mono\|descompose:descomponer\|morse\[9\]~latch " "Register \"monociclo:mono\|descompose:descomponer\|morse\[9\]\" is converted into an equivalent circuit using register \"monociclo:mono\|descompose:descomponer\|morse\[9\]~_emulated\" and latch \"monociclo:mono\|descompose:descomponer\|morse\[9\]~latch\"" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1433788648116 "|palaplaca|monociclo:mono|descompose:descomponer|morse[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monociclo:mono\|descompose:descomponer\|morse\[7\] monociclo:mono\|descompose:descomponer\|morse\[7\]~_emulated monociclo:mono\|descompose:descomponer\|morse\[7\]~latch " "Register \"monociclo:mono\|descompose:descomponer\|morse\[7\]\" is converted into an equivalent circuit using register \"monociclo:mono\|descompose:descomponer\|morse\[7\]~_emulated\" and latch \"monociclo:mono\|descompose:descomponer\|morse\[7\]~latch\"" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1433788648116 "|palaplaca|monociclo:mono|descompose:descomponer|morse[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monociclo:mono\|descompose:descomponer\|morse\[6\] monociclo:mono\|descompose:descomponer\|morse\[6\]~_emulated monociclo:mono\|descompose:descomponer\|morse\[6\]~latch " "Register \"monociclo:mono\|descompose:descomponer\|morse\[6\]\" is converted into an equivalent circuit using register \"monociclo:mono\|descompose:descomponer\|morse\[6\]~_emulated\" and latch \"monociclo:mono\|descompose:descomponer\|morse\[6\]~latch\"" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1433788648116 "|palaplaca|monociclo:mono|descompose:descomponer|morse[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monociclo:mono\|descompose:descomponer\|morse\[5\] monociclo:mono\|descompose:descomponer\|morse\[5\]~_emulated monociclo:mono\|descompose:descomponer\|morse\[5\]~latch " "Register \"monociclo:mono\|descompose:descomponer\|morse\[5\]\" is converted into an equivalent circuit using register \"monociclo:mono\|descompose:descomponer\|morse\[5\]~_emulated\" and latch \"monociclo:mono\|descompose:descomponer\|morse\[5\]~latch\"" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1433788648116 "|palaplaca|monociclo:mono|descompose:descomponer|morse[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monociclo:mono\|descompose:descomponer\|morse\[4\] monociclo:mono\|descompose:descomponer\|morse\[4\]~_emulated monociclo:mono\|descompose:descomponer\|morse\[4\]~latch " "Register \"monociclo:mono\|descompose:descomponer\|morse\[4\]\" is converted into an equivalent circuit using register \"monociclo:mono\|descompose:descomponer\|morse\[4\]~_emulated\" and latch \"monociclo:mono\|descompose:descomponer\|morse\[4\]~latch\"" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1433788648116 "|palaplaca|monociclo:mono|descompose:descomponer|morse[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monociclo:mono\|descompose:descomponer\|morse\[3\] monociclo:mono\|descompose:descomponer\|morse\[3\]~_emulated monociclo:mono\|descompose:descomponer\|morse\[3\]~latch " "Register \"monociclo:mono\|descompose:descomponer\|morse\[3\]\" is converted into an equivalent circuit using register \"monociclo:mono\|descompose:descomponer\|morse\[3\]~_emulated\" and latch \"monociclo:mono\|descompose:descomponer\|morse\[3\]~latch\"" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1433788648116 "|palaplaca|monociclo:mono|descompose:descomponer|morse[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monociclo:mono\|descompose:descomponer\|morse\[2\] monociclo:mono\|descompose:descomponer\|morse\[2\]~_emulated monociclo:mono\|descompose:descomponer\|morse\[2\]~latch " "Register \"monociclo:mono\|descompose:descomponer\|morse\[2\]\" is converted into an equivalent circuit using register \"monociclo:mono\|descompose:descomponer\|morse\[2\]~_emulated\" and latch \"monociclo:mono\|descompose:descomponer\|morse\[2\]~latch\"" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1433788648116 "|palaplaca|monociclo:mono|descompose:descomponer|morse[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monociclo:mono\|descompose:descomponer\|morse\[1\] monociclo:mono\|descompose:descomponer\|morse\[1\]~_emulated monociclo:mono\|descompose:descomponer\|morse\[1\]~latch " "Register \"monociclo:mono\|descompose:descomponer\|morse\[1\]\" is converted into an equivalent circuit using register \"monociclo:mono\|descompose:descomponer\|morse\[1\]~_emulated\" and latch \"monociclo:mono\|descompose:descomponer\|morse\[1\]~latch\"" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1433788648116 "|palaplaca|monociclo:mono|descompose:descomponer|morse[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monociclo:mono\|descompose:descomponer\|morse\[0\] monociclo:mono\|descompose:descomponer\|morse\[0\]~_emulated monociclo:mono\|descompose:descomponer\|morse\[0\]~latch " "Register \"monociclo:mono\|descompose:descomponer\|morse\[0\]\" is converted into an equivalent circuit using register \"monociclo:mono\|descompose:descomponer\|morse\[0\]~_emulated\" and latch \"monociclo:mono\|descompose:descomponer\|morse\[0\]~latch\"" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1433788648116 "|palaplaca|monociclo:mono|descompose:descomponer|morse[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1 1433788648116 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1433788648339 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1433788648339 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[0\] VCC " "Pin \"display2\[0\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|display2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[3\] VCC " "Pin \"display2\[3\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|display2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[4\] VCC " "Pin \"display2\[4\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|display2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[5\] VCC " "Pin \"display2\[5\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|display2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[6\] VCC " "Pin \"display2\[6\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|display2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[0\] VCC " "Pin \"display4\[0\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|display4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[3\] VCC " "Pin \"display4\[3\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|display4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[4\] VCC " "Pin \"display4\[4\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|display4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[5\] VCC " "Pin \"display4\[5\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|display4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[6\] VCC " "Pin \"display4\[6\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|display4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[0\] GND " "Pin \"s0\[0\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[1\] GND " "Pin \"s0\[1\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[2\] GND " "Pin \"s0\[2\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[3\] GND " "Pin \"s0\[3\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[4\] GND " "Pin \"s0\[4\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[5\] GND " "Pin \"s0\[5\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[6\] GND " "Pin \"s0\[6\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[7\] GND " "Pin \"s0\[7\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[0\] GND " "Pin \"s1\[0\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[1\] GND " "Pin \"s1\[1\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[2\] GND " "Pin \"s1\[2\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[3\] GND " "Pin \"s1\[3\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[4\] GND " "Pin \"s1\[4\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[5\] GND " "Pin \"s1\[5\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[6\] GND " "Pin \"s1\[6\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[7\] GND " "Pin \"s1\[7\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[0\] GND " "Pin \"s2\[0\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[1\] GND " "Pin \"s2\[1\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[2\] GND " "Pin \"s2\[2\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[3\] GND " "Pin \"s2\[3\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[4\] GND " "Pin \"s2\[4\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[5\] GND " "Pin \"s2\[5\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[6\] GND " "Pin \"s2\[6\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[7\] GND " "Pin \"s2\[7\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[0\] GND " "Pin \"s3\[0\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[1\] GND " "Pin \"s3\[1\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[2\] GND " "Pin \"s3\[2\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[3\] GND " "Pin \"s3\[3\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[4\] GND " "Pin \"s3\[4\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[5\] GND " "Pin \"s3\[5\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[6\] GND " "Pin \"s3\[6\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[7\] GND " "Pin \"s3\[7\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788648345 "|palaplaca|s3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1433788648345 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1433788652007 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/output_files/Dunna.map.smsg " "Generated suppressed messages file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/output_files/Dunna.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1433788652111 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1433788652325 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1433788652325 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enciendete " "No output dependent on input pin \"enciendete\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433788652427 "|palaplaca|enciendete"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433788652427 "|palaplaca|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op\[0\] " "No output dependent on input pin \"op\[0\]\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433788652427 "|palaplaca|op[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op\[1\] " "No output dependent on input pin \"op\[1\]\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433788652427 "|palaplaca|op[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op\[2\] " "No output dependent on input pin \"op\[2\]\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433788652427 "|palaplaca|op[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1433788652427 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "463 " "Implemented 463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1433788652429 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1433788652429 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1433788652429 ""} { "Info" "ICUT_CUT_TM_LCELLS" "365 " "Implemented 365 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1433788652429 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1433788652429 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1433788652429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1433788652472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  8 19:37:32 2015 " "Processing ended: Mon Jun  8 19:37:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1433788652472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1433788652472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1433788652472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433788652472 ""}
