#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Oct 19 21:05:10 2017
# Process ID: 20184
# Current directory: /home/mihir/PRLab
# Command line: vivado
# Log file: /home/mihir/PRLab/vivado.log
# Journal file: /home/mihir/PRLab/vivado.jou
#-----------------------------------------------------------
start_gui
create_project Matrix /home/mihir/PRLab/Matrix -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
create_bd_design "matrix_design"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
set_property  ip_repo_paths  /home/mihir/PRLab/Sources/ip_repo [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix:1.0 matrix_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins matrix_0/S00_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
set_property location {3 693 229} [get_bd_cells blk_mem_gen_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
set_property location {3 716 217} [get_bd_cells blk_mem_gen_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_timer_0/S_AXI]
validate_bd_design
set_property synth_checkpoint_mode None [get_files  /home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/matrix_design.bd]
generate_target all [get_files  /home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/matrix_design.bd]
export_ip_user_files -of_objects [get_files /home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/matrix_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/matrix_design.bd] -directory /home/mihir/PRLab/Matrix/Matrix.ip_user_files/sim_scripts -ip_user_files_dir /home/mihir/PRLab/Matrix/Matrix.ip_user_files -ipstatic_source_dir /home/mihir/PRLab/Matrix/Matrix.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/mihir/PRLab/Matrix/Matrix.cache/compile_simlib/modelsim} {questa=/home/mihir/PRLab/Matrix/Matrix.cache/compile_simlib/questa} {ies=/home/mihir/PRLab/Matrix/Matrix.cache/compile_simlib/ies} {vcs=/home/mihir/PRLab/Matrix/Matrix.cache/compile_simlib/vcs} {riviera=/home/mihir/PRLab/Matrix/Matrix.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/matrix_design.bd] -top
add_files -norecurse /home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/hdl/matrix_design_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
launch_runs synth_1
wait_on_run synth_1
close_project
ls
pwd
source synth_reconfig_modules.tcl
open_checkpoint Synth/reconfig_modules/matrix_addition/matrix_addition.dcp
report_utilization -name utilization_1
close_project
open_checkpoint Synth/reconfig_modules/matrix_multiplication/matrix_multiplication.dcp
report_utilization -name utilization_1
close_project
open_checkpoint Synth/Static/matrix_design_wrapper.dcp
report_utilization -name utilization_1
read_checkpoint -cell matrix_design_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix0 Synth/reconfig_modules/matrix_addition/matrix_addition.dcp
set_property top matrix [get_filesets {structural netlist}]
set_property HD.RECONFIGURABLE 1 [get_cells matrix_design_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix0]
write_checkpoint /home/mihir/PRLab/Checkpoint/top_link_add.dcp
read_xdc Sources/xdc/fplan.xdc
opt_design
place_design
route_design
report_utilization -name utilization_1
write_checkpoint -force Implement/Config_addition/top_route_design.dcp
write_checkpoint -force -cell matrix_design_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix0 Checkpoint/matrix0_addition_route_design.dcp
update_design -cell matrix_design_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix0 -black_box
lock_design -level routing
report_utilization -name utilization_1
write_checkpoint -force Checkpoint/static_route_design.dcp
read_checkpoint -cell matrix_design_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix0 Synth/reconfig_modules/matrix_multiplication/matrix_multiplication.dcp
set_property top matrix [get_filesets {structural netlist}]
opt_design
place_design
route_design
report_utilization -name utilization_1
write_checkpoint -force Implement/Config_multiplication/top_route_design.dcp
write_checkpoint -force -cell matrix_design_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix0 Checkpoint/matrix0_multiplication_route_design.dcp
close_project
open_checkpoint Checkpoint/static_route_design.dcp
update_design -buffer_ports -cell matrix_design_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix0
place_design
route_design
write_checkpoint -force Implement/Config_blank/top_route_design.dcp
close_project
pr_verify -initial Implement/Config_addition/top_route_design.dcp -additional {Implement/Config_multiplication/top_route_design.dcp Implement/Config_blank/top_route_design.dcp}
close_project
open_checkpoint Implement/Config_addition/top_route_design.dcp
write_bitstream -file Bitstreams/Config_addition.bit
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -loadbit "up 0 Bitstreams/Config_addition_pblock_filter0_partial.bit" Bitstreams/addition.bin
close_project
open_checkpoint Implement/Config_multiplication/top_route_design.dcp
write_bitstream -file Bitstreams/Config_multiplication.bit
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -loadbit "up 0 Bitstreams/Config_multiplication_pblock_filter0_partial.bit" Bitstreams/multiplication.bin
close_project
open_checkpoint Implement/Config_blank/top_route_design.dcp
write_bitstream -file Bitstreams/blanking.bit
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -loadbit "up 0 Bitstreams/blanking_pblock_filter0_partial.bit" Bitstreams/blank.bin
close_project
