vhdl xil_defaultlib  \
"../../../../DELAYLINE_TEST.srcs/sources_1/ip/DSCH_TIMER/sim/DSCH_TIMER.vhd" \

nosort
