ARM GAS  /tmp/ccTowvMa.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_TIM1_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_TIM1_Init
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_TIM1_Init:
  25              	.LFB327:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** 
  31:Core/Src/tim.c **** /* TIM1 init function */
  32:Core/Src/tim.c **** void MX_TIM1_Init(void)
ARM GAS  /tmp/ccTowvMa.s 			page 2


  33:Core/Src/tim.c **** {
  27              		.loc 1 33 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 89B0     		sub	sp, sp, #36
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 40
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  38              		.loc 1 39 3 view .LVU1
  39              		.loc 1 39 27 is_stmt 0 view .LVU2
  40 0004 0C22     		movs	r2, #12
  41 0006 0021     		movs	r1, #0
  42 0008 05A8     		add	r0, sp, #20
  43 000a FFF7FEFF 		bl	memset
  44              	.LVL0:
  40:Core/Src/tim.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
  45              		.loc 1 40 3 is_stmt 1 view .LVU3
  46              		.loc 1 40 22 is_stmt 0 view .LVU4
  47 000e 1022     		movs	r2, #16
  48 0010 0021     		movs	r1, #0
  49 0012 01A8     		add	r0, sp, #4
  50 0014 FFF7FEFF 		bl	memset
  51              	.LVL1:
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  45:Core/Src/tim.c ****   htim1.Instance = TIM1;
  52              		.loc 1 45 3 is_stmt 1 view .LVU5
  53              		.loc 1 45 18 is_stmt 0 view .LVU6
  54 0018 2748     		ldr	r0, .L14
  55 001a 284B     		ldr	r3, .L14+4
  56 001c 0360     		str	r3, [r0]
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 64-1;
  57              		.loc 1 46 3 is_stmt 1 view .LVU7
  58              		.loc 1 46 24 is_stmt 0 view .LVU8
  59 001e 3F23     		movs	r3, #63
  60 0020 4360     		str	r3, [r0, #4]
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  61              		.loc 1 47 3 is_stmt 1 view .LVU9
  62              		.loc 1 47 26 is_stmt 0 view .LVU10
  63 0022 0023     		movs	r3, #0
  64 0024 8360     		str	r3, [r0, #8]
  48:Core/Src/tim.c ****   htim1.Init.Period = 0xffff-1;
  65              		.loc 1 48 3 is_stmt 1 view .LVU11
  66              		.loc 1 48 21 is_stmt 0 view .LVU12
  67 0026 264A     		ldr	r2, .L14+8
ARM GAS  /tmp/ccTowvMa.s 			page 3


  68 0028 C260     		str	r2, [r0, #12]
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  69              		.loc 1 49 3 is_stmt 1 view .LVU13
  70              		.loc 1 49 28 is_stmt 0 view .LVU14
  71 002a 0361     		str	r3, [r0, #16]
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  72              		.loc 1 50 3 is_stmt 1 view .LVU15
  73              		.loc 1 50 32 is_stmt 0 view .LVU16
  74 002c 4361     		str	r3, [r0, #20]
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  75              		.loc 1 51 3 is_stmt 1 view .LVU17
  76              		.loc 1 51 32 is_stmt 0 view .LVU18
  77 002e 8361     		str	r3, [r0, #24]
  52:Core/Src/tim.c ****   if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
  78              		.loc 1 52 3 is_stmt 1 view .LVU19
  79              		.loc 1 52 7 is_stmt 0 view .LVU20
  80 0030 FFF7FEFF 		bl	HAL_TIM_IC_Init
  81              	.LVL2:
  82              		.loc 1 52 6 view .LVU21
  83 0034 0028     		cmp	r0, #0
  84 0036 2DD1     		bne	.L8
  85              	.L2:
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  86              		.loc 1 56 3 is_stmt 1 view .LVU22
  87              		.loc 1 56 37 is_stmt 0 view .LVU23
  88 0038 0023     		movs	r3, #0
  89 003a 0593     		str	r3, [sp, #20]
  57:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  90              		.loc 1 57 3 is_stmt 1 view .LVU24
  91              		.loc 1 57 38 is_stmt 0 view .LVU25
  92 003c 0693     		str	r3, [sp, #24]
  58:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  93              		.loc 1 58 3 is_stmt 1 view .LVU26
  94              		.loc 1 58 33 is_stmt 0 view .LVU27
  95 003e 0793     		str	r3, [sp, #28]
  59:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  96              		.loc 1 59 3 is_stmt 1 view .LVU28
  97              		.loc 1 59 7 is_stmt 0 view .LVU29
  98 0040 05A9     		add	r1, sp, #20
  99 0042 1D48     		ldr	r0, .L14
 100 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 101              	.LVL3:
 102              		.loc 1 59 6 view .LVU30
 103 0048 0028     		cmp	r0, #0
 104 004a 26D1     		bne	.L9
 105              	.L3:
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 106              		.loc 1 63 3 is_stmt 1 view .LVU31
 107              		.loc 1 63 24 is_stmt 0 view .LVU32
 108 004c 0023     		movs	r3, #0
 109 004e 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/ccTowvMa.s 			page 4


  64:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 110              		.loc 1 64 3 is_stmt 1 view .LVU33
 111              		.loc 1 64 25 is_stmt 0 view .LVU34
 112 0050 0122     		movs	r2, #1
 113 0052 0292     		str	r2, [sp, #8]
  65:Core/Src/tim.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 114              		.loc 1 65 3 is_stmt 1 view .LVU35
 115              		.loc 1 65 25 is_stmt 0 view .LVU36
 116 0054 0393     		str	r3, [sp, #12]
  66:Core/Src/tim.c ****   sConfigIC.ICFilter = 0;
 117              		.loc 1 66 3 is_stmt 1 view .LVU37
 118              		.loc 1 66 22 is_stmt 0 view .LVU38
 119 0056 0493     		str	r3, [sp, #16]
  67:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 120              		.loc 1 67 3 is_stmt 1 view .LVU39
 121              		.loc 1 67 7 is_stmt 0 view .LVU40
 122 0058 0022     		movs	r2, #0
 123 005a 01A9     		add	r1, sp, #4
 124 005c 1648     		ldr	r0, .L14
 125 005e FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 126              	.LVL4:
 127              		.loc 1 67 6 view .LVU41
 128 0062 0028     		cmp	r0, #0
 129 0064 1CD1     		bne	.L10
 130              	.L4:
  68:Core/Src/tim.c ****   {
  69:Core/Src/tim.c ****     Error_Handler();
  70:Core/Src/tim.c ****   }
  71:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 131              		.loc 1 71 3 is_stmt 1 view .LVU42
 132              		.loc 1 71 7 is_stmt 0 view .LVU43
 133 0066 0422     		movs	r2, #4
 134 0068 01A9     		add	r1, sp, #4
 135 006a 1348     		ldr	r0, .L14
 136 006c FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 137              	.LVL5:
 138              		.loc 1 71 6 view .LVU44
 139 0070 0028     		cmp	r0, #0
 140 0072 18D1     		bne	.L11
 141              	.L5:
  72:Core/Src/tim.c ****   {
  73:Core/Src/tim.c ****     Error_Handler();
  74:Core/Src/tim.c ****   }
  75:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 142              		.loc 1 75 3 is_stmt 1 view .LVU45
 143              		.loc 1 75 7 is_stmt 0 view .LVU46
 144 0074 0822     		movs	r2, #8
 145 0076 01A9     		add	r1, sp, #4
 146 0078 0F48     		ldr	r0, .L14
 147 007a FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 148              	.LVL6:
 149              		.loc 1 75 6 view .LVU47
 150 007e 0028     		cmp	r0, #0
 151 0080 14D1     		bne	.L12
 152              	.L6:
  76:Core/Src/tim.c ****   {
  77:Core/Src/tim.c ****     Error_Handler();
ARM GAS  /tmp/ccTowvMa.s 			page 5


  78:Core/Src/tim.c ****   }
  79:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 153              		.loc 1 79 3 is_stmt 1 view .LVU48
 154              		.loc 1 79 7 is_stmt 0 view .LVU49
 155 0082 0C22     		movs	r2, #12
 156 0084 01A9     		add	r1, sp, #4
 157 0086 0C48     		ldr	r0, .L14
 158 0088 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 159              	.LVL7:
 160              		.loc 1 79 6 view .LVU50
 161 008c 0028     		cmp	r0, #0
 162 008e 10D1     		bne	.L13
 163              	.L1:
  80:Core/Src/tim.c ****   {
  81:Core/Src/tim.c ****     Error_Handler();
  82:Core/Src/tim.c ****   }
  83:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  86:Core/Src/tim.c **** 
  87:Core/Src/tim.c **** }
 164              		.loc 1 87 1 view .LVU51
 165 0090 09B0     		add	sp, sp, #36
 166              		@ sp needed
 167 0092 00BD     		pop	{pc}
 168              	.L8:
  54:Core/Src/tim.c ****   }
 169              		.loc 1 54 5 is_stmt 1 view .LVU52
 170 0094 FFF7FEFF 		bl	Error_Handler
 171              	.LVL8:
 172 0098 CEE7     		b	.L2
 173              	.L9:
  61:Core/Src/tim.c ****   }
 174              		.loc 1 61 5 view .LVU53
 175 009a FFF7FEFF 		bl	Error_Handler
 176              	.LVL9:
 177 009e D5E7     		b	.L3
 178              	.L10:
  69:Core/Src/tim.c ****   }
 179              		.loc 1 69 5 view .LVU54
 180 00a0 FFF7FEFF 		bl	Error_Handler
 181              	.LVL10:
 182 00a4 DFE7     		b	.L4
 183              	.L11:
  73:Core/Src/tim.c ****   }
 184              		.loc 1 73 5 view .LVU55
 185 00a6 FFF7FEFF 		bl	Error_Handler
 186              	.LVL11:
 187 00aa E3E7     		b	.L5
 188              	.L12:
  77:Core/Src/tim.c ****   }
 189              		.loc 1 77 5 view .LVU56
 190 00ac FFF7FEFF 		bl	Error_Handler
 191              	.LVL12:
 192 00b0 E7E7     		b	.L6
 193              	.L13:
  81:Core/Src/tim.c ****   }
ARM GAS  /tmp/ccTowvMa.s 			page 6


 194              		.loc 1 81 5 view .LVU57
 195 00b2 FFF7FEFF 		bl	Error_Handler
 196              	.LVL13:
 197              		.loc 1 87 1 is_stmt 0 view .LVU58
 198 00b6 EBE7     		b	.L1
 199              	.L15:
 200              		.align	2
 201              	.L14:
 202 00b8 00000000 		.word	.LANCHOR0
 203 00bc 002C0140 		.word	1073818624
 204 00c0 FEFF0000 		.word	65534
 205              		.cfi_endproc
 206              	.LFE327:
 208              		.section	.text.MX_TIM2_Init,"ax",%progbits
 209              		.align	1
 210              		.global	MX_TIM2_Init
 211              		.syntax unified
 212              		.code	16
 213              		.thumb_func
 214              		.fpu softvfp
 216              	MX_TIM2_Init:
 217              	.LFB328:
  88:Core/Src/tim.c **** /* TIM2 init function */
  89:Core/Src/tim.c **** void MX_TIM2_Init(void)
  90:Core/Src/tim.c **** {
 218              		.loc 1 90 1 is_stmt 1 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 32
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222 0000 00B5     		push	{lr}
 223              	.LCFI2:
 224              		.cfi_def_cfa_offset 4
 225              		.cfi_offset 14, -4
 226 0002 89B0     		sub	sp, sp, #36
 227              	.LCFI3:
 228              		.cfi_def_cfa_offset 40
  91:Core/Src/tim.c **** 
  92:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  93:Core/Src/tim.c **** 
  94:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 229              		.loc 1 96 3 view .LVU60
 230              		.loc 1 96 27 is_stmt 0 view .LVU61
 231 0004 0C22     		movs	r2, #12
 232 0006 0021     		movs	r1, #0
 233 0008 05A8     		add	r0, sp, #20
 234 000a FFF7FEFF 		bl	memset
 235              	.LVL14:
  97:Core/Src/tim.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 236              		.loc 1 97 3 is_stmt 1 view .LVU62
 237              		.loc 1 97 22 is_stmt 0 view .LVU63
 238 000e 1022     		movs	r2, #16
 239 0010 0021     		movs	r1, #0
 240 0012 01A8     		add	r0, sp, #4
 241 0014 FFF7FEFF 		bl	memset
 242              	.LVL15:
ARM GAS  /tmp/ccTowvMa.s 			page 7


  98:Core/Src/tim.c **** 
  99:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 100:Core/Src/tim.c **** 
 101:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 102:Core/Src/tim.c ****   htim2.Instance = TIM2;
 243              		.loc 1 102 3 is_stmt 1 view .LVU64
 244              		.loc 1 102 18 is_stmt 0 view .LVU65
 245 0018 2748     		ldr	r0, .L29
 246 001a 8023     		movs	r3, #128
 247 001c DB05     		lsls	r3, r3, #23
 248 001e 0360     		str	r3, [r0]
 103:Core/Src/tim.c ****   htim2.Init.Prescaler = 64-1;
 249              		.loc 1 103 3 is_stmt 1 view .LVU66
 250              		.loc 1 103 24 is_stmt 0 view .LVU67
 251 0020 3F23     		movs	r3, #63
 252 0022 4360     		str	r3, [r0, #4]
 104:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 253              		.loc 1 104 3 is_stmt 1 view .LVU68
 254              		.loc 1 104 26 is_stmt 0 view .LVU69
 255 0024 0023     		movs	r3, #0
 256 0026 8360     		str	r3, [r0, #8]
 105:Core/Src/tim.c ****   htim2.Init.Period = 0xffffffff-1;
 257              		.loc 1 105 3 is_stmt 1 view .LVU70
 258              		.loc 1 105 21 is_stmt 0 view .LVU71
 259 0028 0222     		movs	r2, #2
 260 002a 5242     		rsbs	r2, r2, #0
 261 002c C260     		str	r2, [r0, #12]
 106:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 262              		.loc 1 106 3 is_stmt 1 view .LVU72
 263              		.loc 1 106 28 is_stmt 0 view .LVU73
 264 002e 0361     		str	r3, [r0, #16]
 107:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 265              		.loc 1 107 3 is_stmt 1 view .LVU74
 266              		.loc 1 107 32 is_stmt 0 view .LVU75
 267 0030 8361     		str	r3, [r0, #24]
 108:Core/Src/tim.c ****   if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 268              		.loc 1 108 3 is_stmt 1 view .LVU76
 269              		.loc 1 108 7 is_stmt 0 view .LVU77
 270 0032 FFF7FEFF 		bl	HAL_TIM_IC_Init
 271              	.LVL16:
 272              		.loc 1 108 6 view .LVU78
 273 0036 0028     		cmp	r0, #0
 274 0038 2CD1     		bne	.L23
 275              	.L17:
 109:Core/Src/tim.c ****   {
 110:Core/Src/tim.c ****     Error_Handler();
 111:Core/Src/tim.c ****   }
 112:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 276              		.loc 1 112 3 is_stmt 1 view .LVU79
 277              		.loc 1 112 37 is_stmt 0 view .LVU80
 278 003a 0023     		movs	r3, #0
 279 003c 0593     		str	r3, [sp, #20]
 113:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 280              		.loc 1 113 3 is_stmt 1 view .LVU81
 281              		.loc 1 113 33 is_stmt 0 view .LVU82
 282 003e 0793     		str	r3, [sp, #28]
 114:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
ARM GAS  /tmp/ccTowvMa.s 			page 8


 283              		.loc 1 114 3 is_stmt 1 view .LVU83
 284              		.loc 1 114 7 is_stmt 0 view .LVU84
 285 0040 05A9     		add	r1, sp, #20
 286 0042 1D48     		ldr	r0, .L29
 287 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 288              	.LVL17:
 289              		.loc 1 114 6 view .LVU85
 290 0048 0028     		cmp	r0, #0
 291 004a 26D1     		bne	.L24
 292              	.L18:
 115:Core/Src/tim.c ****   {
 116:Core/Src/tim.c ****     Error_Handler();
 117:Core/Src/tim.c ****   }
 118:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 293              		.loc 1 118 3 is_stmt 1 view .LVU86
 294              		.loc 1 118 24 is_stmt 0 view .LVU87
 295 004c 0023     		movs	r3, #0
 296 004e 0193     		str	r3, [sp, #4]
 119:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 297              		.loc 1 119 3 is_stmt 1 view .LVU88
 298              		.loc 1 119 25 is_stmt 0 view .LVU89
 299 0050 0122     		movs	r2, #1
 300 0052 0292     		str	r2, [sp, #8]
 120:Core/Src/tim.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 301              		.loc 1 120 3 is_stmt 1 view .LVU90
 302              		.loc 1 120 25 is_stmt 0 view .LVU91
 303 0054 0393     		str	r3, [sp, #12]
 121:Core/Src/tim.c ****   sConfigIC.ICFilter = 0;
 304              		.loc 1 121 3 is_stmt 1 view .LVU92
 305              		.loc 1 121 22 is_stmt 0 view .LVU93
 306 0056 0493     		str	r3, [sp, #16]
 122:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 307              		.loc 1 122 3 is_stmt 1 view .LVU94
 308              		.loc 1 122 7 is_stmt 0 view .LVU95
 309 0058 0022     		movs	r2, #0
 310 005a 01A9     		add	r1, sp, #4
 311 005c 1648     		ldr	r0, .L29
 312 005e FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 313              	.LVL18:
 314              		.loc 1 122 6 view .LVU96
 315 0062 0028     		cmp	r0, #0
 316 0064 1CD1     		bne	.L25
 317              	.L19:
 123:Core/Src/tim.c ****   {
 124:Core/Src/tim.c ****     Error_Handler();
 125:Core/Src/tim.c ****   }
 126:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 318              		.loc 1 126 3 is_stmt 1 view .LVU97
 319              		.loc 1 126 7 is_stmt 0 view .LVU98
 320 0066 0422     		movs	r2, #4
 321 0068 01A9     		add	r1, sp, #4
 322 006a 1348     		ldr	r0, .L29
 323 006c FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 324              	.LVL19:
 325              		.loc 1 126 6 view .LVU99
 326 0070 0028     		cmp	r0, #0
 327 0072 18D1     		bne	.L26
ARM GAS  /tmp/ccTowvMa.s 			page 9


 328              	.L20:
 127:Core/Src/tim.c ****   {
 128:Core/Src/tim.c ****     Error_Handler();
 129:Core/Src/tim.c ****   }
 130:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 329              		.loc 1 130 3 is_stmt 1 view .LVU100
 330              		.loc 1 130 7 is_stmt 0 view .LVU101
 331 0074 0822     		movs	r2, #8
 332 0076 01A9     		add	r1, sp, #4
 333 0078 0F48     		ldr	r0, .L29
 334 007a FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 335              	.LVL20:
 336              		.loc 1 130 6 view .LVU102
 337 007e 0028     		cmp	r0, #0
 338 0080 14D1     		bne	.L27
 339              	.L21:
 131:Core/Src/tim.c ****   {
 132:Core/Src/tim.c ****     Error_Handler();
 133:Core/Src/tim.c ****   }
 134:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 340              		.loc 1 134 3 is_stmt 1 view .LVU103
 341              		.loc 1 134 7 is_stmt 0 view .LVU104
 342 0082 0C22     		movs	r2, #12
 343 0084 01A9     		add	r1, sp, #4
 344 0086 0C48     		ldr	r0, .L29
 345 0088 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 346              	.LVL21:
 347              		.loc 1 134 6 view .LVU105
 348 008c 0028     		cmp	r0, #0
 349 008e 10D1     		bne	.L28
 350              	.L16:
 135:Core/Src/tim.c ****   {
 136:Core/Src/tim.c ****     Error_Handler();
 137:Core/Src/tim.c ****   }
 138:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 139:Core/Src/tim.c **** 
 140:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c **** }
 351              		.loc 1 142 1 view .LVU106
 352 0090 09B0     		add	sp, sp, #36
 353              		@ sp needed
 354 0092 00BD     		pop	{pc}
 355              	.L23:
 110:Core/Src/tim.c ****   }
 356              		.loc 1 110 5 is_stmt 1 view .LVU107
 357 0094 FFF7FEFF 		bl	Error_Handler
 358              	.LVL22:
 359 0098 CFE7     		b	.L17
 360              	.L24:
 116:Core/Src/tim.c ****   }
 361              		.loc 1 116 5 view .LVU108
 362 009a FFF7FEFF 		bl	Error_Handler
 363              	.LVL23:
 364 009e D5E7     		b	.L18
 365              	.L25:
 124:Core/Src/tim.c ****   }
ARM GAS  /tmp/ccTowvMa.s 			page 10


 366              		.loc 1 124 5 view .LVU109
 367 00a0 FFF7FEFF 		bl	Error_Handler
 368              	.LVL24:
 369 00a4 DFE7     		b	.L19
 370              	.L26:
 128:Core/Src/tim.c ****   }
 371              		.loc 1 128 5 view .LVU110
 372 00a6 FFF7FEFF 		bl	Error_Handler
 373              	.LVL25:
 374 00aa E3E7     		b	.L20
 375              	.L27:
 132:Core/Src/tim.c ****   }
 376              		.loc 1 132 5 view .LVU111
 377 00ac FFF7FEFF 		bl	Error_Handler
 378              	.LVL26:
 379 00b0 E7E7     		b	.L21
 380              	.L28:
 136:Core/Src/tim.c ****   }
 381              		.loc 1 136 5 view .LVU112
 382 00b2 FFF7FEFF 		bl	Error_Handler
 383              	.LVL27:
 384              		.loc 1 142 1 is_stmt 0 view .LVU113
 385 00b6 EBE7     		b	.L16
 386              	.L30:
 387              		.align	2
 388              	.L29:
 389 00b8 00000000 		.word	.LANCHOR1
 390              		.cfi_endproc
 391              	.LFE328:
 393              		.section	.text.MX_TIM3_Init,"ax",%progbits
 394              		.align	1
 395              		.global	MX_TIM3_Init
 396              		.syntax unified
 397              		.code	16
 398              		.thumb_func
 399              		.fpu softvfp
 401              	MX_TIM3_Init:
 402              	.LFB329:
 143:Core/Src/tim.c **** /* TIM3 init function */
 144:Core/Src/tim.c **** void MX_TIM3_Init(void)
 145:Core/Src/tim.c **** {
 403              		.loc 1 145 1 is_stmt 1 view -0
 404              		.cfi_startproc
 405              		@ args = 0, pretend = 0, frame = 32
 406              		@ frame_needed = 0, uses_anonymous_args = 0
 407 0000 00B5     		push	{lr}
 408              	.LCFI4:
 409              		.cfi_def_cfa_offset 4
 410              		.cfi_offset 14, -4
 411 0002 89B0     		sub	sp, sp, #36
 412              	.LCFI5:
 413              		.cfi_def_cfa_offset 40
 146:Core/Src/tim.c **** 
 147:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 148:Core/Src/tim.c **** 
 149:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 150:Core/Src/tim.c **** 
ARM GAS  /tmp/ccTowvMa.s 			page 11


 151:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 414              		.loc 1 151 3 view .LVU115
 415              		.loc 1 151 27 is_stmt 0 view .LVU116
 416 0004 0C22     		movs	r2, #12
 417 0006 0021     		movs	r1, #0
 418 0008 05A8     		add	r0, sp, #20
 419 000a FFF7FEFF 		bl	memset
 420              	.LVL28:
 152:Core/Src/tim.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 421              		.loc 1 152 3 is_stmt 1 view .LVU117
 422              		.loc 1 152 22 is_stmt 0 view .LVU118
 423 000e 1022     		movs	r2, #16
 424 0010 0021     		movs	r1, #0
 425 0012 01A8     		add	r0, sp, #4
 426 0014 FFF7FEFF 		bl	memset
 427              	.LVL29:
 153:Core/Src/tim.c **** 
 154:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 155:Core/Src/tim.c **** 
 156:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 157:Core/Src/tim.c ****   htim3.Instance = TIM3;
 428              		.loc 1 157 3 is_stmt 1 view .LVU119
 429              		.loc 1 157 18 is_stmt 0 view .LVU120
 430 0018 2648     		ldr	r0, .L44
 431 001a 274B     		ldr	r3, .L44+4
 432 001c 0360     		str	r3, [r0]
 158:Core/Src/tim.c ****   htim3.Init.Prescaler = 64-1;
 433              		.loc 1 158 3 is_stmt 1 view .LVU121
 434              		.loc 1 158 24 is_stmt 0 view .LVU122
 435 001e 3F23     		movs	r3, #63
 436 0020 4360     		str	r3, [r0, #4]
 159:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 437              		.loc 1 159 3 is_stmt 1 view .LVU123
 438              		.loc 1 159 26 is_stmt 0 view .LVU124
 439 0022 0023     		movs	r3, #0
 440 0024 8360     		str	r3, [r0, #8]
 160:Core/Src/tim.c ****   htim3.Init.Period = 0xffff-1;
 441              		.loc 1 160 3 is_stmt 1 view .LVU125
 442              		.loc 1 160 21 is_stmt 0 view .LVU126
 443 0026 254A     		ldr	r2, .L44+8
 444 0028 C260     		str	r2, [r0, #12]
 161:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 445              		.loc 1 161 3 is_stmt 1 view .LVU127
 446              		.loc 1 161 28 is_stmt 0 view .LVU128
 447 002a 0361     		str	r3, [r0, #16]
 162:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 448              		.loc 1 162 3 is_stmt 1 view .LVU129
 449              		.loc 1 162 32 is_stmt 0 view .LVU130
 450 002c 8361     		str	r3, [r0, #24]
 163:Core/Src/tim.c ****   if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 451              		.loc 1 163 3 is_stmt 1 view .LVU131
 452              		.loc 1 163 7 is_stmt 0 view .LVU132
 453 002e FFF7FEFF 		bl	HAL_TIM_IC_Init
 454              	.LVL30:
 455              		.loc 1 163 6 view .LVU133
 456 0032 0028     		cmp	r0, #0
 457 0034 2CD1     		bne	.L38
ARM GAS  /tmp/ccTowvMa.s 			page 12


 458              	.L32:
 164:Core/Src/tim.c ****   {
 165:Core/Src/tim.c ****     Error_Handler();
 166:Core/Src/tim.c ****   }
 167:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 459              		.loc 1 167 3 is_stmt 1 view .LVU134
 460              		.loc 1 167 37 is_stmt 0 view .LVU135
 461 0036 0023     		movs	r3, #0
 462 0038 0593     		str	r3, [sp, #20]
 168:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 463              		.loc 1 168 3 is_stmt 1 view .LVU136
 464              		.loc 1 168 33 is_stmt 0 view .LVU137
 465 003a 0793     		str	r3, [sp, #28]
 169:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 466              		.loc 1 169 3 is_stmt 1 view .LVU138
 467              		.loc 1 169 7 is_stmt 0 view .LVU139
 468 003c 05A9     		add	r1, sp, #20
 469 003e 1D48     		ldr	r0, .L44
 470 0040 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 471              	.LVL31:
 472              		.loc 1 169 6 view .LVU140
 473 0044 0028     		cmp	r0, #0
 474 0046 26D1     		bne	.L39
 475              	.L33:
 170:Core/Src/tim.c ****   {
 171:Core/Src/tim.c ****     Error_Handler();
 172:Core/Src/tim.c ****   }
 173:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 476              		.loc 1 173 3 is_stmt 1 view .LVU141
 477              		.loc 1 173 24 is_stmt 0 view .LVU142
 478 0048 0023     		movs	r3, #0
 479 004a 0193     		str	r3, [sp, #4]
 174:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 480              		.loc 1 174 3 is_stmt 1 view .LVU143
 481              		.loc 1 174 25 is_stmt 0 view .LVU144
 482 004c 0122     		movs	r2, #1
 483 004e 0292     		str	r2, [sp, #8]
 175:Core/Src/tim.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 484              		.loc 1 175 3 is_stmt 1 view .LVU145
 485              		.loc 1 175 25 is_stmt 0 view .LVU146
 486 0050 0393     		str	r3, [sp, #12]
 176:Core/Src/tim.c ****   sConfigIC.ICFilter = 0;
 487              		.loc 1 176 3 is_stmt 1 view .LVU147
 488              		.loc 1 176 22 is_stmt 0 view .LVU148
 489 0052 0493     		str	r3, [sp, #16]
 177:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 490              		.loc 1 177 3 is_stmt 1 view .LVU149
 491              		.loc 1 177 7 is_stmt 0 view .LVU150
 492 0054 0022     		movs	r2, #0
 493 0056 01A9     		add	r1, sp, #4
 494 0058 1648     		ldr	r0, .L44
 495 005a FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 496              	.LVL32:
 497              		.loc 1 177 6 view .LVU151
 498 005e 0028     		cmp	r0, #0
 499 0060 1CD1     		bne	.L40
 500              	.L34:
ARM GAS  /tmp/ccTowvMa.s 			page 13


 178:Core/Src/tim.c ****   {
 179:Core/Src/tim.c ****     Error_Handler();
 180:Core/Src/tim.c ****   }
 181:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 501              		.loc 1 181 3 is_stmt 1 view .LVU152
 502              		.loc 1 181 7 is_stmt 0 view .LVU153
 503 0062 0422     		movs	r2, #4
 504 0064 01A9     		add	r1, sp, #4
 505 0066 1348     		ldr	r0, .L44
 506 0068 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 507              	.LVL33:
 508              		.loc 1 181 6 view .LVU154
 509 006c 0028     		cmp	r0, #0
 510 006e 18D1     		bne	.L41
 511              	.L35:
 182:Core/Src/tim.c ****   {
 183:Core/Src/tim.c ****     Error_Handler();
 184:Core/Src/tim.c ****   }
 185:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 512              		.loc 1 185 3 is_stmt 1 view .LVU155
 513              		.loc 1 185 7 is_stmt 0 view .LVU156
 514 0070 0822     		movs	r2, #8
 515 0072 01A9     		add	r1, sp, #4
 516 0074 0F48     		ldr	r0, .L44
 517 0076 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 518              	.LVL34:
 519              		.loc 1 185 6 view .LVU157
 520 007a 0028     		cmp	r0, #0
 521 007c 14D1     		bne	.L42
 522              	.L36:
 186:Core/Src/tim.c ****   {
 187:Core/Src/tim.c ****     Error_Handler();
 188:Core/Src/tim.c ****   }
 189:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 523              		.loc 1 189 3 is_stmt 1 view .LVU158
 524              		.loc 1 189 7 is_stmt 0 view .LVU159
 525 007e 0C22     		movs	r2, #12
 526 0080 01A9     		add	r1, sp, #4
 527 0082 0C48     		ldr	r0, .L44
 528 0084 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 529              	.LVL35:
 530              		.loc 1 189 6 view .LVU160
 531 0088 0028     		cmp	r0, #0
 532 008a 10D1     		bne	.L43
 533              	.L31:
 190:Core/Src/tim.c ****   {
 191:Core/Src/tim.c ****     Error_Handler();
 192:Core/Src/tim.c ****   }
 193:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 194:Core/Src/tim.c **** 
 195:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 196:Core/Src/tim.c **** 
 197:Core/Src/tim.c **** }
 534              		.loc 1 197 1 view .LVU161
 535 008c 09B0     		add	sp, sp, #36
 536              		@ sp needed
 537 008e 00BD     		pop	{pc}
ARM GAS  /tmp/ccTowvMa.s 			page 14


 538              	.L38:
 165:Core/Src/tim.c ****   }
 539              		.loc 1 165 5 is_stmt 1 view .LVU162
 540 0090 FFF7FEFF 		bl	Error_Handler
 541              	.LVL36:
 542 0094 CFE7     		b	.L32
 543              	.L39:
 171:Core/Src/tim.c ****   }
 544              		.loc 1 171 5 view .LVU163
 545 0096 FFF7FEFF 		bl	Error_Handler
 546              	.LVL37:
 547 009a D5E7     		b	.L33
 548              	.L40:
 179:Core/Src/tim.c ****   }
 549              		.loc 1 179 5 view .LVU164
 550 009c FFF7FEFF 		bl	Error_Handler
 551              	.LVL38:
 552 00a0 DFE7     		b	.L34
 553              	.L41:
 183:Core/Src/tim.c ****   }
 554              		.loc 1 183 5 view .LVU165
 555 00a2 FFF7FEFF 		bl	Error_Handler
 556              	.LVL39:
 557 00a6 E3E7     		b	.L35
 558              	.L42:
 187:Core/Src/tim.c ****   }
 559              		.loc 1 187 5 view .LVU166
 560 00a8 FFF7FEFF 		bl	Error_Handler
 561              	.LVL40:
 562 00ac E7E7     		b	.L36
 563              	.L43:
 191:Core/Src/tim.c ****   }
 564              		.loc 1 191 5 view .LVU167
 565 00ae FFF7FEFF 		bl	Error_Handler
 566              	.LVL41:
 567              		.loc 1 197 1 is_stmt 0 view .LVU168
 568 00b2 EBE7     		b	.L31
 569              	.L45:
 570              		.align	2
 571              	.L44:
 572 00b4 00000000 		.word	.LANCHOR2
 573 00b8 00040040 		.word	1073742848
 574 00bc FEFF0000 		.word	65534
 575              		.cfi_endproc
 576              	.LFE329:
 578              		.section	.text.HAL_TIM_IC_MspInit,"ax",%progbits
 579              		.align	1
 580              		.global	HAL_TIM_IC_MspInit
 581              		.syntax unified
 582              		.code	16
 583              		.thumb_func
 584              		.fpu softvfp
 586              	HAL_TIM_IC_MspInit:
 587              	.LVL42:
 588              	.LFB330:
 198:Core/Src/tim.c **** 
 199:Core/Src/tim.c **** void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
ARM GAS  /tmp/ccTowvMa.s 			page 15


 200:Core/Src/tim.c **** {
 589              		.loc 1 200 1 is_stmt 1 view -0
 590              		.cfi_startproc
 591              		@ args = 0, pretend = 0, frame = 112
 592              		@ frame_needed = 0, uses_anonymous_args = 0
 593              		.loc 1 200 1 is_stmt 0 view .LVU170
 594 0000 30B5     		push	{r4, r5, lr}
 595              	.LCFI6:
 596              		.cfi_def_cfa_offset 12
 597              		.cfi_offset 4, -12
 598              		.cfi_offset 5, -8
 599              		.cfi_offset 14, -4
 600 0002 9DB0     		sub	sp, sp, #116
 601              	.LCFI7:
 602              		.cfi_def_cfa_offset 128
 603 0004 0400     		movs	r4, r0
 201:Core/Src/tim.c **** 
 202:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 604              		.loc 1 202 3 is_stmt 1 view .LVU171
 605              		.loc 1 202 20 is_stmt 0 view .LVU172
 606 0006 1422     		movs	r2, #20
 607 0008 0021     		movs	r1, #0
 608 000a 17A8     		add	r0, sp, #92
 609              	.LVL43:
 610              		.loc 1 202 20 view .LVU173
 611 000c FFF7FEFF 		bl	memset
 612              	.LVL44:
 203:Core/Src/tim.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 613              		.loc 1 203 3 is_stmt 1 view .LVU174
 614              		.loc 1 203 28 is_stmt 0 view .LVU175
 615 0010 3422     		movs	r2, #52
 616 0012 0021     		movs	r1, #0
 617 0014 0AA8     		add	r0, sp, #40
 618 0016 FFF7FEFF 		bl	memset
 619              	.LVL45:
 204:Core/Src/tim.c ****   if(tim_icHandle->Instance==TIM1)
 620              		.loc 1 204 3 is_stmt 1 view .LVU176
 621              		.loc 1 204 18 is_stmt 0 view .LVU177
 622 001a 2368     		ldr	r3, [r4]
 623              		.loc 1 204 5 view .LVU178
 624 001c 5E4A     		ldr	r2, .L55
 625 001e 9342     		cmp	r3, r2
 626 0020 09D0     		beq	.L51
 205:Core/Src/tim.c ****   {
 206:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 207:Core/Src/tim.c **** 
 208:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 209:Core/Src/tim.c **** 
 210:Core/Src/tim.c ****   /** Initializes the peripherals clocks
 211:Core/Src/tim.c ****   */
 212:Core/Src/tim.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 213:Core/Src/tim.c ****     PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 214:Core/Src/tim.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 215:Core/Src/tim.c ****     {
 216:Core/Src/tim.c ****       Error_Handler();
 217:Core/Src/tim.c ****     }
 218:Core/Src/tim.c **** 
ARM GAS  /tmp/ccTowvMa.s 			page 16


 219:Core/Src/tim.c ****     /* TIM1 clock enable */
 220:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 221:Core/Src/tim.c **** 
 222:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 223:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 224:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 225:Core/Src/tim.c ****     PC11     ------> TIM1_CH4
 226:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 227:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 228:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 229:Core/Src/tim.c ****     */
 230:Core/Src/tim.c ****     GPIO_InitStruct.Pin = U4_Pin;
 231:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 232:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 233:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 234:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 235:Core/Src/tim.c ****     HAL_GPIO_Init(U4_GPIO_Port, &GPIO_InitStruct);
 236:Core/Src/tim.c **** 
 237:Core/Src/tim.c ****     GPIO_InitStruct.Pin = U3_Pin|U2_Pin|U1_Pin;
 238:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 239:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 240:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 241:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 242:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 243:Core/Src/tim.c **** 
 244:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 245:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 3, 0);
 246:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 247:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 248:Core/Src/tim.c **** 
 249:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 250:Core/Src/tim.c ****   }
 251:Core/Src/tim.c ****   else if(tim_icHandle->Instance==TIM2)
 627              		.loc 1 251 8 is_stmt 1 view .LVU179
 628              		.loc 1 251 10 is_stmt 0 view .LVU180
 629 0022 8022     		movs	r2, #128
 630 0024 D205     		lsls	r2, r2, #23
 631 0026 9342     		cmp	r3, r2
 632 0028 4AD0     		beq	.L52
 252:Core/Src/tim.c ****   {
 253:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 254:Core/Src/tim.c **** 
 255:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 256:Core/Src/tim.c **** 
 257:Core/Src/tim.c ****     /* TIM2 clock enable */
 258:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 259:Core/Src/tim.c **** 
 260:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 261:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 262:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 263:Core/Src/tim.c ****     PA0     ------> TIM2_CH1
 264:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 265:Core/Src/tim.c ****     PB10     ------> TIM2_CH3
 266:Core/Src/tim.c ****     PB11     ------> TIM2_CH4
 267:Core/Src/tim.c ****     */
 268:Core/Src/tim.c ****     GPIO_InitStruct.Pin = U5_Pin|U6_Pin;
 269:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccTowvMa.s 			page 17


 270:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 271:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 272:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 273:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 274:Core/Src/tim.c **** 
 275:Core/Src/tim.c ****     GPIO_InitStruct.Pin = U7_Pin|U8_Pin;
 276:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 277:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 278:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 279:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 280:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 281:Core/Src/tim.c **** 
 282:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 283:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 284:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 285:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 286:Core/Src/tim.c **** 
 287:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 288:Core/Src/tim.c ****   }
 289:Core/Src/tim.c ****   else if(tim_icHandle->Instance==TIM3)
 633              		.loc 1 289 8 is_stmt 1 view .LVU181
 634              		.loc 1 289 10 is_stmt 0 view .LVU182
 635 002a 5C4A     		ldr	r2, .L55+4
 636 002c 9342     		cmp	r3, r2
 637 002e 00D1     		bne	.LCB511
 638 0030 7CE0     		b	.L53	@long jump
 639              	.LCB511:
 640              	.LVL46:
 641              	.L46:
 290:Core/Src/tim.c ****   {
 291:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 292:Core/Src/tim.c **** 
 293:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 294:Core/Src/tim.c **** 
 295:Core/Src/tim.c ****     /* TIM3 clock enable */
 296:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 297:Core/Src/tim.c **** 
 298:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 299:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 300:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 301:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 302:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 303:Core/Src/tim.c ****     PB0     ------> TIM3_CH3
 304:Core/Src/tim.c ****     PB1     ------> TIM3_CH4
 305:Core/Src/tim.c ****     */
 306:Core/Src/tim.c ****     GPIO_InitStruct.Pin = U9_Pin|U10_Pin;
 307:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 308:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 309:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 310:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 311:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 312:Core/Src/tim.c **** 
 313:Core/Src/tim.c ****     GPIO_InitStruct.Pin = U11_Pin|U12_Pin;
 314:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 315:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 316:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 317:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
ARM GAS  /tmp/ccTowvMa.s 			page 18


 318:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 319:Core/Src/tim.c **** 
 320:Core/Src/tim.c ****     /* TIM3 interrupt Init */
 321:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 322:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 323:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 324:Core/Src/tim.c **** 
 325:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 326:Core/Src/tim.c ****   }
 327:Core/Src/tim.c **** }
 642              		.loc 1 327 1 view .LVU183
 643 0032 1DB0     		add	sp, sp, #116
 644              		@ sp needed
 645 0034 30BD     		pop	{r4, r5, pc}
 646              	.LVL47:
 647              	.L51:
 212:Core/Src/tim.c ****     PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 648              		.loc 1 212 5 is_stmt 1 view .LVU184
 212:Core/Src/tim.c ****     PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 649              		.loc 1 212 40 is_stmt 0 view .LVU185
 650 0036 8023     		movs	r3, #128
 651 0038 9B03     		lsls	r3, r3, #14
 652 003a 0A93     		str	r3, [sp, #40]
 213:Core/Src/tim.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 653              		.loc 1 213 5 is_stmt 1 view .LVU186
 214:Core/Src/tim.c ****     {
 654              		.loc 1 214 5 view .LVU187
 214:Core/Src/tim.c ****     {
 655              		.loc 1 214 9 is_stmt 0 view .LVU188
 656 003c 0AA8     		add	r0, sp, #40
 657 003e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 658              	.LVL48:
 214:Core/Src/tim.c ****     {
 659              		.loc 1 214 8 view .LVU189
 660 0042 0028     		cmp	r0, #0
 661 0044 39D1     		bne	.L54
 662              	.L48:
 220:Core/Src/tim.c **** 
 663              		.loc 1 220 5 is_stmt 1 view .LVU190
 664              	.LBB2:
 220:Core/Src/tim.c **** 
 665              		.loc 1 220 5 view .LVU191
 220:Core/Src/tim.c **** 
 666              		.loc 1 220 5 view .LVU192
 667 0046 564B     		ldr	r3, .L55+8
 668 0048 1A6C     		ldr	r2, [r3, #64]
 669 004a 8021     		movs	r1, #128
 670 004c 0901     		lsls	r1, r1, #4
 671 004e 0A43     		orrs	r2, r1
 672 0050 1A64     		str	r2, [r3, #64]
 220:Core/Src/tim.c **** 
 673              		.loc 1 220 5 view .LVU193
 674 0052 1A6C     		ldr	r2, [r3, #64]
 675 0054 0A40     		ands	r2, r1
 676 0056 0192     		str	r2, [sp, #4]
 220:Core/Src/tim.c **** 
 677              		.loc 1 220 5 view .LVU194
ARM GAS  /tmp/ccTowvMa.s 			page 19


 678 0058 019A     		ldr	r2, [sp, #4]
 679              	.LBE2:
 220:Core/Src/tim.c **** 
 680              		.loc 1 220 5 view .LVU195
 222:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 681              		.loc 1 222 5 view .LVU196
 682              	.LBB3:
 222:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 683              		.loc 1 222 5 view .LVU197
 222:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 684              		.loc 1 222 5 view .LVU198
 685 005a 586B     		ldr	r0, [r3, #52]
 686 005c 0422     		movs	r2, #4
 687 005e 1043     		orrs	r0, r2
 688 0060 5863     		str	r0, [r3, #52]
 222:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 689              		.loc 1 222 5 view .LVU199
 690 0062 586B     		ldr	r0, [r3, #52]
 691 0064 0240     		ands	r2, r0
 692 0066 0292     		str	r2, [sp, #8]
 222:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 693              		.loc 1 222 5 view .LVU200
 694 0068 029A     		ldr	r2, [sp, #8]
 695              	.LBE3:
 222:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 696              		.loc 1 222 5 view .LVU201
 223:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 697              		.loc 1 223 5 view .LVU202
 698              	.LBB4:
 223:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 699              		.loc 1 223 5 view .LVU203
 223:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 700              		.loc 1 223 5 view .LVU204
 701 006a 586B     		ldr	r0, [r3, #52]
 702 006c 0122     		movs	r2, #1
 703 006e 1043     		orrs	r0, r2
 704 0070 5863     		str	r0, [r3, #52]
 223:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 705              		.loc 1 223 5 view .LVU205
 706 0072 5B6B     		ldr	r3, [r3, #52]
 707 0074 1A40     		ands	r2, r3
 708 0076 0392     		str	r2, [sp, #12]
 223:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 709              		.loc 1 223 5 view .LVU206
 710 0078 039B     		ldr	r3, [sp, #12]
 711              	.LBE4:
 223:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 712              		.loc 1 223 5 view .LVU207
 230:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 713              		.loc 1 230 5 view .LVU208
 230:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 714              		.loc 1 230 25 is_stmt 0 view .LVU209
 715 007a 1791     		str	r1, [sp, #92]
 231:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 716              		.loc 1 231 5 is_stmt 1 view .LVU210
 231:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 717              		.loc 1 231 26 is_stmt 0 view .LVU211
ARM GAS  /tmp/ccTowvMa.s 			page 20


 718 007c 0224     		movs	r4, #2
 719              	.LVL49:
 231:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 720              		.loc 1 231 26 view .LVU212
 721 007e 1894     		str	r4, [sp, #96]
 232:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 722              		.loc 1 232 5 is_stmt 1 view .LVU213
 232:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 723              		.loc 1 232 26 is_stmt 0 view .LVU214
 724 0080 0025     		movs	r5, #0
 725 0082 1995     		str	r5, [sp, #100]
 233:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 726              		.loc 1 233 5 is_stmt 1 view .LVU215
 233:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 727              		.loc 1 233 27 is_stmt 0 view .LVU216
 728 0084 1A95     		str	r5, [sp, #104]
 234:Core/Src/tim.c ****     HAL_GPIO_Init(U4_GPIO_Port, &GPIO_InitStruct);
 729              		.loc 1 234 5 is_stmt 1 view .LVU217
 234:Core/Src/tim.c ****     HAL_GPIO_Init(U4_GPIO_Port, &GPIO_InitStruct);
 730              		.loc 1 234 31 is_stmt 0 view .LVU218
 731 0086 1B94     		str	r4, [sp, #108]
 235:Core/Src/tim.c **** 
 732              		.loc 1 235 5 is_stmt 1 view .LVU219
 733 0088 17A9     		add	r1, sp, #92
 734 008a 4648     		ldr	r0, .L55+12
 735 008c FFF7FEFF 		bl	HAL_GPIO_Init
 736              	.LVL50:
 237:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 737              		.loc 1 237 5 view .LVU220
 237:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 738              		.loc 1 237 25 is_stmt 0 view .LVU221
 739 0090 E023     		movs	r3, #224
 740 0092 DB00     		lsls	r3, r3, #3
 741 0094 1793     		str	r3, [sp, #92]
 238:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 742              		.loc 1 238 5 is_stmt 1 view .LVU222
 238:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 743              		.loc 1 238 26 is_stmt 0 view .LVU223
 744 0096 1894     		str	r4, [sp, #96]
 239:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 745              		.loc 1 239 5 is_stmt 1 view .LVU224
 239:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 746              		.loc 1 239 26 is_stmt 0 view .LVU225
 747 0098 1995     		str	r5, [sp, #100]
 240:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 748              		.loc 1 240 5 is_stmt 1 view .LVU226
 240:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 749              		.loc 1 240 27 is_stmt 0 view .LVU227
 750 009a 1A95     		str	r5, [sp, #104]
 241:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 751              		.loc 1 241 5 is_stmt 1 view .LVU228
 241:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 752              		.loc 1 241 31 is_stmt 0 view .LVU229
 753 009c 1B94     		str	r4, [sp, #108]
 242:Core/Src/tim.c **** 
 754              		.loc 1 242 5 is_stmt 1 view .LVU230
 755 009e A020     		movs	r0, #160
ARM GAS  /tmp/ccTowvMa.s 			page 21


 756 00a0 17A9     		add	r1, sp, #92
 757 00a2 C005     		lsls	r0, r0, #23
 758 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 759              	.LVL51:
 245:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 760              		.loc 1 245 5 view .LVU231
 761 00a8 0022     		movs	r2, #0
 762 00aa 0321     		movs	r1, #3
 763 00ac 0E20     		movs	r0, #14
 764 00ae FFF7FEFF 		bl	HAL_NVIC_SetPriority
 765              	.LVL52:
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 766              		.loc 1 246 5 view .LVU232
 767 00b2 0E20     		movs	r0, #14
 768 00b4 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 769              	.LVL53:
 770 00b8 BBE7     		b	.L46
 771              	.LVL54:
 772              	.L54:
 216:Core/Src/tim.c ****     }
 773              		.loc 1 216 7 view .LVU233
 774 00ba FFF7FEFF 		bl	Error_Handler
 775              	.LVL55:
 776 00be C2E7     		b	.L48
 777              	.L52:
 258:Core/Src/tim.c **** 
 778              		.loc 1 258 5 view .LVU234
 779              	.LBB5:
 258:Core/Src/tim.c **** 
 780              		.loc 1 258 5 view .LVU235
 258:Core/Src/tim.c **** 
 781              		.loc 1 258 5 view .LVU236
 782 00c0 374B     		ldr	r3, .L55+8
 783 00c2 D96B     		ldr	r1, [r3, #60]
 784 00c4 0122     		movs	r2, #1
 785 00c6 1143     		orrs	r1, r2
 786 00c8 D963     		str	r1, [r3, #60]
 258:Core/Src/tim.c **** 
 787              		.loc 1 258 5 view .LVU237
 788 00ca D96B     		ldr	r1, [r3, #60]
 789 00cc 1140     		ands	r1, r2
 790 00ce 0491     		str	r1, [sp, #16]
 258:Core/Src/tim.c **** 
 791              		.loc 1 258 5 view .LVU238
 792 00d0 0499     		ldr	r1, [sp, #16]
 793              	.LBE5:
 258:Core/Src/tim.c **** 
 794              		.loc 1 258 5 view .LVU239
 260:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 795              		.loc 1 260 5 view .LVU240
 796              	.LBB6:
 260:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 797              		.loc 1 260 5 view .LVU241
 260:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 798              		.loc 1 260 5 view .LVU242
 799 00d2 596B     		ldr	r1, [r3, #52]
 800 00d4 1143     		orrs	r1, r2
ARM GAS  /tmp/ccTowvMa.s 			page 22


 801 00d6 5963     		str	r1, [r3, #52]
 260:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 802              		.loc 1 260 5 view .LVU243
 803 00d8 596B     		ldr	r1, [r3, #52]
 804 00da 0A40     		ands	r2, r1
 805 00dc 0592     		str	r2, [sp, #20]
 260:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 806              		.loc 1 260 5 view .LVU244
 807 00de 059A     		ldr	r2, [sp, #20]
 808              	.LBE6:
 260:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 809              		.loc 1 260 5 view .LVU245
 261:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 810              		.loc 1 261 5 view .LVU246
 811              	.LBB7:
 261:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 812              		.loc 1 261 5 view .LVU247
 261:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 813              		.loc 1 261 5 view .LVU248
 814 00e0 5A6B     		ldr	r2, [r3, #52]
 815 00e2 0224     		movs	r4, #2
 816              	.LVL56:
 261:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 817              		.loc 1 261 5 is_stmt 0 view .LVU249
 818 00e4 2243     		orrs	r2, r4
 819 00e6 5A63     		str	r2, [r3, #52]
 261:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 820              		.loc 1 261 5 is_stmt 1 view .LVU250
 821 00e8 5B6B     		ldr	r3, [r3, #52]
 822 00ea 2340     		ands	r3, r4
 823 00ec 0693     		str	r3, [sp, #24]
 261:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 824              		.loc 1 261 5 view .LVU251
 825 00ee 069B     		ldr	r3, [sp, #24]
 826              	.LBE7:
 261:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 827              		.loc 1 261 5 view .LVU252
 268:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 828              		.loc 1 268 5 view .LVU253
 268:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 829              		.loc 1 268 25 is_stmt 0 view .LVU254
 830 00f0 0323     		movs	r3, #3
 831 00f2 1793     		str	r3, [sp, #92]
 269:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 832              		.loc 1 269 5 is_stmt 1 view .LVU255
 269:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 833              		.loc 1 269 26 is_stmt 0 view .LVU256
 834 00f4 1894     		str	r4, [sp, #96]
 270:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 835              		.loc 1 270 5 is_stmt 1 view .LVU257
 271:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 836              		.loc 1 271 5 view .LVU258
 272:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 837              		.loc 1 272 5 view .LVU259
 272:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 838              		.loc 1 272 31 is_stmt 0 view .LVU260
 839 00f6 1B94     		str	r4, [sp, #108]
ARM GAS  /tmp/ccTowvMa.s 			page 23


 273:Core/Src/tim.c **** 
 840              		.loc 1 273 5 is_stmt 1 view .LVU261
 841 00f8 A020     		movs	r0, #160
 842 00fa 17A9     		add	r1, sp, #92
 843 00fc C005     		lsls	r0, r0, #23
 844 00fe FFF7FEFF 		bl	HAL_GPIO_Init
 845              	.LVL57:
 275:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 846              		.loc 1 275 5 view .LVU262
 275:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 847              		.loc 1 275 25 is_stmt 0 view .LVU263
 848 0102 C023     		movs	r3, #192
 849 0104 1B01     		lsls	r3, r3, #4
 850 0106 1793     		str	r3, [sp, #92]
 276:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 851              		.loc 1 276 5 is_stmt 1 view .LVU264
 276:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 852              		.loc 1 276 26 is_stmt 0 view .LVU265
 853 0108 1894     		str	r4, [sp, #96]
 277:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 854              		.loc 1 277 5 is_stmt 1 view .LVU266
 277:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 855              		.loc 1 277 26 is_stmt 0 view .LVU267
 856 010a 0023     		movs	r3, #0
 857 010c 1993     		str	r3, [sp, #100]
 278:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 858              		.loc 1 278 5 is_stmt 1 view .LVU268
 278:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 859              		.loc 1 278 27 is_stmt 0 view .LVU269
 860 010e 1A93     		str	r3, [sp, #104]
 279:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 861              		.loc 1 279 5 is_stmt 1 view .LVU270
 279:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 862              		.loc 1 279 31 is_stmt 0 view .LVU271
 863 0110 1B94     		str	r4, [sp, #108]
 280:Core/Src/tim.c **** 
 864              		.loc 1 280 5 is_stmt 1 view .LVU272
 865 0112 17A9     		add	r1, sp, #92
 866 0114 2448     		ldr	r0, .L55+16
 867 0116 FFF7FEFF 		bl	HAL_GPIO_Init
 868              	.LVL58:
 283:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 869              		.loc 1 283 5 view .LVU273
 870 011a 0022     		movs	r2, #0
 871 011c 0321     		movs	r1, #3
 872 011e 0F20     		movs	r0, #15
 873 0120 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 874              	.LVL59:
 284:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 875              		.loc 1 284 5 view .LVU274
 876 0124 0F20     		movs	r0, #15
 877 0126 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 878              	.LVL60:
 879 012a 82E7     		b	.L46
 880              	.LVL61:
 881              	.L53:
 296:Core/Src/tim.c **** 
ARM GAS  /tmp/ccTowvMa.s 			page 24


 882              		.loc 1 296 5 view .LVU275
 883              	.LBB8:
 296:Core/Src/tim.c **** 
 884              		.loc 1 296 5 view .LVU276
 296:Core/Src/tim.c **** 
 885              		.loc 1 296 5 view .LVU277
 886 012c 1C4B     		ldr	r3, .L55+8
 887 012e DA6B     		ldr	r2, [r3, #60]
 888 0130 0224     		movs	r4, #2
 889              	.LVL62:
 296:Core/Src/tim.c **** 
 890              		.loc 1 296 5 is_stmt 0 view .LVU278
 891 0132 2243     		orrs	r2, r4
 892 0134 DA63     		str	r2, [r3, #60]
 296:Core/Src/tim.c **** 
 893              		.loc 1 296 5 is_stmt 1 view .LVU279
 894 0136 DA6B     		ldr	r2, [r3, #60]
 895 0138 2240     		ands	r2, r4
 896 013a 0792     		str	r2, [sp, #28]
 296:Core/Src/tim.c **** 
 897              		.loc 1 296 5 view .LVU280
 898 013c 079A     		ldr	r2, [sp, #28]
 899              	.LBE8:
 296:Core/Src/tim.c **** 
 900              		.loc 1 296 5 view .LVU281
 298:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 901              		.loc 1 298 5 view .LVU282
 902              	.LBB9:
 298:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 903              		.loc 1 298 5 view .LVU283
 298:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 904              		.loc 1 298 5 view .LVU284
 905 013e 5A6B     		ldr	r2, [r3, #52]
 906 0140 0125     		movs	r5, #1
 907 0142 2A43     		orrs	r2, r5
 908 0144 5A63     		str	r2, [r3, #52]
 298:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 909              		.loc 1 298 5 view .LVU285
 910 0146 5A6B     		ldr	r2, [r3, #52]
 911 0148 2A40     		ands	r2, r5
 912 014a 0892     		str	r2, [sp, #32]
 298:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 913              		.loc 1 298 5 view .LVU286
 914 014c 089A     		ldr	r2, [sp, #32]
 915              	.LBE9:
 298:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 916              		.loc 1 298 5 view .LVU287
 299:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 917              		.loc 1 299 5 view .LVU288
 918              	.LBB10:
 299:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 919              		.loc 1 299 5 view .LVU289
 299:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 920              		.loc 1 299 5 view .LVU290
 921 014e 5A6B     		ldr	r2, [r3, #52]
 922 0150 2243     		orrs	r2, r4
 923 0152 5A63     		str	r2, [r3, #52]
ARM GAS  /tmp/ccTowvMa.s 			page 25


 299:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 924              		.loc 1 299 5 view .LVU291
 925 0154 5B6B     		ldr	r3, [r3, #52]
 926 0156 2340     		ands	r3, r4
 927 0158 0993     		str	r3, [sp, #36]
 299:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 928              		.loc 1 299 5 view .LVU292
 929 015a 099B     		ldr	r3, [sp, #36]
 930              	.LBE10:
 299:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 931              		.loc 1 299 5 view .LVU293
 306:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 932              		.loc 1 306 5 view .LVU294
 306:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 933              		.loc 1 306 25 is_stmt 0 view .LVU295
 934 015c C023     		movs	r3, #192
 935 015e 1793     		str	r3, [sp, #92]
 307:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 936              		.loc 1 307 5 is_stmt 1 view .LVU296
 307:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 937              		.loc 1 307 26 is_stmt 0 view .LVU297
 938 0160 1894     		str	r4, [sp, #96]
 308:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 939              		.loc 1 308 5 is_stmt 1 view .LVU298
 309:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 940              		.loc 1 309 5 view .LVU299
 310:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 941              		.loc 1 310 5 view .LVU300
 310:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 942              		.loc 1 310 31 is_stmt 0 view .LVU301
 943 0162 1B95     		str	r5, [sp, #108]
 311:Core/Src/tim.c **** 
 944              		.loc 1 311 5 is_stmt 1 view .LVU302
 945 0164 A020     		movs	r0, #160
 946 0166 17A9     		add	r1, sp, #92
 947 0168 C005     		lsls	r0, r0, #23
 948 016a FFF7FEFF 		bl	HAL_GPIO_Init
 949              	.LVL63:
 313:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 950              		.loc 1 313 5 view .LVU303
 313:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 951              		.loc 1 313 25 is_stmt 0 view .LVU304
 952 016e 0323     		movs	r3, #3
 953 0170 1793     		str	r3, [sp, #92]
 314:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 954              		.loc 1 314 5 is_stmt 1 view .LVU305
 314:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 955              		.loc 1 314 26 is_stmt 0 view .LVU306
 956 0172 1894     		str	r4, [sp, #96]
 315:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 957              		.loc 1 315 5 is_stmt 1 view .LVU307
 315:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 958              		.loc 1 315 26 is_stmt 0 view .LVU308
 959 0174 0023     		movs	r3, #0
 960 0176 1993     		str	r3, [sp, #100]
 316:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 961              		.loc 1 316 5 is_stmt 1 view .LVU309
ARM GAS  /tmp/ccTowvMa.s 			page 26


 316:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 962              		.loc 1 316 27 is_stmt 0 view .LVU310
 963 0178 1A93     		str	r3, [sp, #104]
 317:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 964              		.loc 1 317 5 is_stmt 1 view .LVU311
 317:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 965              		.loc 1 317 31 is_stmt 0 view .LVU312
 966 017a 1B95     		str	r5, [sp, #108]
 318:Core/Src/tim.c **** 
 967              		.loc 1 318 5 is_stmt 1 view .LVU313
 968 017c 17A9     		add	r1, sp, #92
 969 017e 0A48     		ldr	r0, .L55+16
 970 0180 FFF7FEFF 		bl	HAL_GPIO_Init
 971              	.LVL64:
 321:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 972              		.loc 1 321 5 view .LVU314
 973 0184 0022     		movs	r2, #0
 974 0186 0321     		movs	r1, #3
 975 0188 1020     		movs	r0, #16
 976 018a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 977              	.LVL65:
 322:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 978              		.loc 1 322 5 view .LVU315
 979 018e 1020     		movs	r0, #16
 980 0190 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 981              	.LVL66:
 982              		.loc 1 327 1 is_stmt 0 view .LVU316
 983 0194 4DE7     		b	.L46
 984              	.L56:
 985 0196 C046     		.align	2
 986              	.L55:
 987 0198 002C0140 		.word	1073818624
 988 019c 00040040 		.word	1073742848
 989 01a0 00100240 		.word	1073876992
 990 01a4 00080050 		.word	1342179328
 991 01a8 00040050 		.word	1342178304
 992              		.cfi_endproc
 993              	.LFE330:
 995              		.section	.text.HAL_TIM_IC_MspDeInit,"ax",%progbits
 996              		.align	1
 997              		.global	HAL_TIM_IC_MspDeInit
 998              		.syntax unified
 999              		.code	16
 1000              		.thumb_func
 1001              		.fpu softvfp
 1003              	HAL_TIM_IC_MspDeInit:
 1004              	.LVL67:
 1005              	.LFB331:
 328:Core/Src/tim.c **** 
 329:Core/Src/tim.c **** void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef* tim_icHandle)
 330:Core/Src/tim.c **** {
 1006              		.loc 1 330 1 is_stmt 1 view -0
 1007              		.cfi_startproc
 1008              		@ args = 0, pretend = 0, frame = 0
 1009              		@ frame_needed = 0, uses_anonymous_args = 0
 1010              		.loc 1 330 1 is_stmt 0 view .LVU318
 1011 0000 10B5     		push	{r4, lr}
ARM GAS  /tmp/ccTowvMa.s 			page 27


 1012              	.LCFI8:
 1013              		.cfi_def_cfa_offset 8
 1014              		.cfi_offset 4, -8
 1015              		.cfi_offset 14, -4
 331:Core/Src/tim.c **** 
 332:Core/Src/tim.c ****   if(tim_icHandle->Instance==TIM1)
 1016              		.loc 1 332 3 is_stmt 1 view .LVU319
 1017              		.loc 1 332 18 is_stmt 0 view .LVU320
 1018 0002 0368     		ldr	r3, [r0]
 1019              		.loc 1 332 5 view .LVU321
 1020 0004 214A     		ldr	r2, .L64
 1021 0006 9342     		cmp	r3, r2
 1022 0008 07D0     		beq	.L61
 333:Core/Src/tim.c ****   {
 334:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 335:Core/Src/tim.c **** 
 336:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 337:Core/Src/tim.c ****     /* Peripheral clock disable */
 338:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 339:Core/Src/tim.c **** 
 340:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 341:Core/Src/tim.c ****     PC11     ------> TIM1_CH4
 342:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 343:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 344:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 345:Core/Src/tim.c ****     */
 346:Core/Src/tim.c ****     HAL_GPIO_DeInit(U4_GPIO_Port, U4_Pin);
 347:Core/Src/tim.c **** 
 348:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, U3_Pin|U2_Pin|U1_Pin);
 349:Core/Src/tim.c **** 
 350:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 351:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 352:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 353:Core/Src/tim.c **** 
 354:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 355:Core/Src/tim.c ****   }
 356:Core/Src/tim.c ****   else if(tim_icHandle->Instance==TIM2)
 1023              		.loc 1 356 8 is_stmt 1 view .LVU322
 1024              		.loc 1 356 10 is_stmt 0 view .LVU323
 1025 000a 8022     		movs	r2, #128
 1026 000c D205     		lsls	r2, r2, #23
 1027 000e 9342     		cmp	r3, r2
 1028 0010 17D0     		beq	.L62
 357:Core/Src/tim.c ****   {
 358:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 359:Core/Src/tim.c **** 
 360:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 361:Core/Src/tim.c ****     /* Peripheral clock disable */
 362:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 363:Core/Src/tim.c **** 
 364:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 365:Core/Src/tim.c ****     PA0     ------> TIM2_CH1
 366:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 367:Core/Src/tim.c ****     PB10     ------> TIM2_CH3
 368:Core/Src/tim.c ****     PB11     ------> TIM2_CH4
 369:Core/Src/tim.c ****     */
 370:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, U5_Pin|U6_Pin);
ARM GAS  /tmp/ccTowvMa.s 			page 28


 371:Core/Src/tim.c **** 
 372:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, U7_Pin|U8_Pin);
 373:Core/Src/tim.c **** 
 374:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 375:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 376:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 377:Core/Src/tim.c **** 
 378:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 379:Core/Src/tim.c ****   }
 380:Core/Src/tim.c ****   else if(tim_icHandle->Instance==TIM3)
 1029              		.loc 1 380 8 is_stmt 1 view .LVU324
 1030              		.loc 1 380 10 is_stmt 0 view .LVU325
 1031 0012 1F4A     		ldr	r2, .L64+4
 1032 0014 9342     		cmp	r3, r2
 1033 0016 27D0     		beq	.L63
 1034              	.LVL68:
 1035              	.L57:
 381:Core/Src/tim.c ****   {
 382:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 383:Core/Src/tim.c **** 
 384:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 385:Core/Src/tim.c ****     /* Peripheral clock disable */
 386:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 387:Core/Src/tim.c **** 
 388:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 389:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 390:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 391:Core/Src/tim.c ****     PB0     ------> TIM3_CH3
 392:Core/Src/tim.c ****     PB1     ------> TIM3_CH4
 393:Core/Src/tim.c ****     */
 394:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, U9_Pin|U10_Pin);
 395:Core/Src/tim.c **** 
 396:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, U11_Pin|U12_Pin);
 397:Core/Src/tim.c **** 
 398:Core/Src/tim.c ****     /* TIM3 interrupt Deinit */
 399:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 400:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 401:Core/Src/tim.c **** 
 402:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 403:Core/Src/tim.c ****   }
 404:Core/Src/tim.c **** }
 1036              		.loc 1 404 1 view .LVU326
 1037              		@ sp needed
 1038 0018 10BD     		pop	{r4, pc}
 1039              	.LVL69:
 1040              	.L61:
 338:Core/Src/tim.c **** 
 1041              		.loc 1 338 5 is_stmt 1 view .LVU327
 1042 001a 1E4A     		ldr	r2, .L64+8
 1043 001c 136C     		ldr	r3, [r2, #64]
 1044 001e 1E49     		ldr	r1, .L64+12
 1045 0020 0B40     		ands	r3, r1
 1046 0022 1364     		str	r3, [r2, #64]
 346:Core/Src/tim.c **** 
 1047              		.loc 1 346 5 view .LVU328
 1048 0024 8021     		movs	r1, #128
 1049 0026 0901     		lsls	r1, r1, #4
ARM GAS  /tmp/ccTowvMa.s 			page 29


 1050 0028 1C48     		ldr	r0, .L64+16
 1051              	.LVL70:
 346:Core/Src/tim.c **** 
 1052              		.loc 1 346 5 is_stmt 0 view .LVU329
 1053 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1054              	.LVL71:
 348:Core/Src/tim.c **** 
 1055              		.loc 1 348 5 is_stmt 1 view .LVU330
 1056 002e E021     		movs	r1, #224
 1057 0030 A020     		movs	r0, #160
 1058 0032 C900     		lsls	r1, r1, #3
 1059 0034 C005     		lsls	r0, r0, #23
 1060 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1061              	.LVL72:
 351:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1062              		.loc 1 351 5 view .LVU331
 1063 003a 0E20     		movs	r0, #14
 1064 003c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1065              	.LVL73:
 1066 0040 EAE7     		b	.L57
 1067              	.LVL74:
 1068              	.L62:
 362:Core/Src/tim.c **** 
 1069              		.loc 1 362 5 view .LVU332
 1070 0042 144A     		ldr	r2, .L64+8
 1071 0044 D36B     		ldr	r3, [r2, #60]
 1072 0046 0121     		movs	r1, #1
 1073 0048 8B43     		bics	r3, r1
 1074 004a D363     		str	r3, [r2, #60]
 370:Core/Src/tim.c **** 
 1075              		.loc 1 370 5 view .LVU333
 1076 004c A020     		movs	r0, #160
 1077              	.LVL75:
 370:Core/Src/tim.c **** 
 1078              		.loc 1 370 5 is_stmt 0 view .LVU334
 1079 004e 0231     		adds	r1, r1, #2
 1080 0050 C005     		lsls	r0, r0, #23
 1081 0052 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1082              	.LVL76:
 372:Core/Src/tim.c **** 
 1083              		.loc 1 372 5 is_stmt 1 view .LVU335
 1084 0056 C021     		movs	r1, #192
 1085 0058 0901     		lsls	r1, r1, #4
 1086 005a 1148     		ldr	r0, .L64+20
 1087 005c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1088              	.LVL77:
 375:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1089              		.loc 1 375 5 view .LVU336
 1090 0060 0F20     		movs	r0, #15
 1091 0062 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1092              	.LVL78:
 1093 0066 D7E7     		b	.L57
 1094              	.LVL79:
 1095              	.L63:
 386:Core/Src/tim.c **** 
 1096              		.loc 1 386 5 view .LVU337
 1097 0068 0A4A     		ldr	r2, .L64+8
ARM GAS  /tmp/ccTowvMa.s 			page 30


 1098 006a D36B     		ldr	r3, [r2, #60]
 1099 006c 0221     		movs	r1, #2
 1100 006e 8B43     		bics	r3, r1
 1101 0070 D363     		str	r3, [r2, #60]
 394:Core/Src/tim.c **** 
 1102              		.loc 1 394 5 view .LVU338
 1103 0072 A020     		movs	r0, #160
 1104              	.LVL80:
 394:Core/Src/tim.c **** 
 1105              		.loc 1 394 5 is_stmt 0 view .LVU339
 1106 0074 BE31     		adds	r1, r1, #190
 1107 0076 C005     		lsls	r0, r0, #23
 1108 0078 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1109              	.LVL81:
 396:Core/Src/tim.c **** 
 1110              		.loc 1 396 5 is_stmt 1 view .LVU340
 1111 007c 0321     		movs	r1, #3
 1112 007e 0848     		ldr	r0, .L64+20
 1113 0080 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1114              	.LVL82:
 399:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1115              		.loc 1 399 5 view .LVU341
 1116 0084 1020     		movs	r0, #16
 1117 0086 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1118              	.LVL83:
 1119              		.loc 1 404 1 is_stmt 0 view .LVU342
 1120 008a C5E7     		b	.L57
 1121              	.L65:
 1122              		.align	2
 1123              	.L64:
 1124 008c 002C0140 		.word	1073818624
 1125 0090 00040040 		.word	1073742848
 1126 0094 00100240 		.word	1073876992
 1127 0098 FFF7FFFF 		.word	-2049
 1128 009c 00080050 		.word	1342179328
 1129 00a0 00040050 		.word	1342178304
 1130              		.cfi_endproc
 1131              	.LFE331:
 1133              		.global	htim3
 1134              		.global	htim2
 1135              		.global	htim1
 1136              		.section	.bss.htim1,"aw",%nobits
 1137              		.align	2
 1138              		.set	.LANCHOR0,. + 0
 1141              	htim1:
 1142 0000 00000000 		.space	76
 1142      00000000 
 1142      00000000 
 1142      00000000 
 1142      00000000 
 1143              		.section	.bss.htim2,"aw",%nobits
 1144              		.align	2
 1145              		.set	.LANCHOR1,. + 0
 1148              	htim2:
 1149 0000 00000000 		.space	76
 1149      00000000 
 1149      00000000 
ARM GAS  /tmp/ccTowvMa.s 			page 31


 1149      00000000 
 1149      00000000 
 1150              		.section	.bss.htim3,"aw",%nobits
 1151              		.align	2
 1152              		.set	.LANCHOR2,. + 0
 1155              	htim3:
 1156 0000 00000000 		.space	76
 1156      00000000 
 1156      00000000 
 1156      00000000 
 1156      00000000 
 1157              		.text
 1158              	.Letext0:
 1159              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1160              		.file 3 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g071xx.h"
 1161              		.file 4 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 1162              		.file 5 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h"
 1163              		.file 6 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h"
 1164              		.file 7 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h"
 1165              		.file 8 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h"
 1166              		.file 9 "Core/Inc/tim.h"
 1167              		.file 10 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h"
 1168              		.file 11 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h"
 1169              		.file 12 "Core/Inc/main.h"
 1170              		.file 13 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h"
 1171              		.file 14 "<built-in>"
ARM GAS  /tmp/ccTowvMa.s 			page 32


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccTowvMa.s:16     .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/ccTowvMa.s:24     .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/ccTowvMa.s:202    .text.MX_TIM1_Init:00000000000000b8 $d
     /tmp/ccTowvMa.s:209    .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccTowvMa.s:216    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccTowvMa.s:389    .text.MX_TIM2_Init:00000000000000b8 $d
     /tmp/ccTowvMa.s:394    .text.MX_TIM3_Init:0000000000000000 $t
     /tmp/ccTowvMa.s:401    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
     /tmp/ccTowvMa.s:572    .text.MX_TIM3_Init:00000000000000b4 $d
     /tmp/ccTowvMa.s:579    .text.HAL_TIM_IC_MspInit:0000000000000000 $t
     /tmp/ccTowvMa.s:586    .text.HAL_TIM_IC_MspInit:0000000000000000 HAL_TIM_IC_MspInit
     /tmp/ccTowvMa.s:987    .text.HAL_TIM_IC_MspInit:0000000000000198 $d
     /tmp/ccTowvMa.s:996    .text.HAL_TIM_IC_MspDeInit:0000000000000000 $t
     /tmp/ccTowvMa.s:1003   .text.HAL_TIM_IC_MspDeInit:0000000000000000 HAL_TIM_IC_MspDeInit
     /tmp/ccTowvMa.s:1124   .text.HAL_TIM_IC_MspDeInit:000000000000008c $d
     /tmp/ccTowvMa.s:1155   .bss.htim3:0000000000000000 htim3
     /tmp/ccTowvMa.s:1148   .bss.htim2:0000000000000000 htim2
     /tmp/ccTowvMa.s:1141   .bss.htim1:0000000000000000 htim1
     /tmp/ccTowvMa.s:1137   .bss.htim1:0000000000000000 $d
     /tmp/ccTowvMa.s:1144   .bss.htim2:0000000000000000 $d
     /tmp/ccTowvMa.s:1151   .bss.htim3:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_IC_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_IC_ConfigChannel
Error_Handler
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
