	component cpu is
		port (
			clk_clk        : in  std_logic                    := 'X'; -- clk
			leds_r_export  : out std_logic_vector(7 downto 0);        -- export
			reset_reset_n  : in  std_logic                    := 'X'; -- reset_n
			touch_uart_RXD : in  std_logic                    := 'X'; -- RXD
			touch_uart_TXD : out std_logic;                           -- TXD
			wifi_uart_RXD  : in  std_logic                    := 'X'; -- RXD
			wifi_uart_TXD  : out std_logic                            -- TXD
		);
	end component cpu;

