// Seed: 3610140400
module module_0;
  id_1 :
  assert property (@(posedge -1 or posedge -1) id_1);
  always id_1 <= id_1;
  logic id_2;
  logic [7:0][1] id_3;
  logic id_4;
endmodule
module module_1 #(
    parameter id_19 = 32'd83,
    parameter id_2  = 32'd7
) (
    input wand id_0,
    output wire id_1,
    input wor _id_2,
    input wire id_3,
    input tri id_4,
    input supply0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input tri1 id_8,
    output tri1 id_9,
    inout tri0 id_10,
    input tri id_11,
    input tri id_12,
    input wire id_13,
    output supply1 id_14,
    output wire id_15,
    output wand id_16
    , _id_19 = 1,
    input wire id_17
);
  wire [id_19 : id_2] id_20;
  module_0 modCall_1 ();
endmodule
