/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_proc_6.H $       */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2021                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_proc_6_H_
#define __p10_scom_proc_6_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace proc
{
#endif


//>> [NX_DMA_SU_CRB_KILL_REQ]
static const uint64_t NX_DMA_SU_CRB_KILL_REQ = 0x02011053ull;

static const uint32_t NX_DMA_SU_CRB_KILL_REQ_ENABLE = 0;
static const uint32_t NX_DMA_SU_CRB_KILL_REQ_DONE = 1;
static const uint32_t NX_DMA_SU_CRB_KILL_REQ_SUMMARY = 2;
static const uint32_t NX_DMA_SU_CRB_KILL_REQ_DISPATCH_SLOT_KILLED_CNT = 4;
static const uint32_t NX_DMA_SU_CRB_KILL_REQ_DISPATCH_SLOT_KILLED_CNT_LEN = 4;
static const uint32_t NX_DMA_SU_CRB_KILL_REQ_PREFETCH_CHANNEL_CNT = 8;
static const uint32_t NX_DMA_SU_CRB_KILL_REQ_PREFETCH_CHANNEL_CNT_LEN = 4;
static const uint32_t NX_DMA_SU_CRB_KILL_REQ_ACTIVE_CHANNEL_CNT = 12;
static const uint32_t NX_DMA_SU_CRB_KILL_REQ_ACTIVE_CHANNEL_CNT_LEN = 4;
static const uint32_t NX_DMA_SU_CRB_KILL_REQ_SWC_VALUE = 16;
static const uint32_t NX_DMA_SU_CRB_KILL_REQ_SWC_VALUE_LEN = 16;
//<< [NX_DMA_SU_CRB_KILL_REQ]
// proc/reg00031.H

//>> [PB_BRIDGE_NHTM_SC_HTM0_LAST]
static const uint64_t PB_BRIDGE_NHTM_SC_HTM0_LAST = 0x03011c83ull;

static const uint32_t PB_BRIDGE_NHTM_SC_HTM0_LAST_HTM0_LAST_ADDRESS = 8;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM0_LAST_HTM0_LAST_ADDRESS_LEN = 49;
//<< [PB_BRIDGE_NHTM_SC_HTM0_LAST]
// proc/reg00031.H

//>> [PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR]
static const uint64_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR = 0x03011010ull;

static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_0_VALID_CURR_EQ0 = 0;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_1_VALID_CURR_EQ0 = 1;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_2_VALID_CURR_EQ0 = 2;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_3_VALID_CURR_EQ0 = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_4_VALID_CURR_EQ0 = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_5_VALID_CURR_EQ0 = 5;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_6_VALID_CURR_EQ0 = 6;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_7_VALID_CURR_EQ0 = 7;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_8_VALID_CURR_EQ0 = 8;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_9_VALID_CURR_EQ0 = 9;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_10_VALID_CURR_EQ0 = 10;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_11_VALID_CURR_EQ0 = 11;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_12_VALID_CURR_EQ0 = 12;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_13_VALID_CURR_EQ0 = 13;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_14_VALID_CURR_EQ0 = 14;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_15_VALID_CURR_EQ0 = 15;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_0_AX_NUM_CURR_EQ0 = 16;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_0_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_1_AX_NUM_CURR_EQ0 = 19;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_1_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_2_AX_NUM_CURR_EQ0 = 22;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_2_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_3_AX_NUM_CURR_EQ0 = 25;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_3_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_4_AX_NUM_CURR_EQ0 = 28;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_4_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_5_AX_NUM_CURR_EQ0 = 31;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_5_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_6_AX_NUM_CURR_EQ0 = 34;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_6_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_7_AX_NUM_CURR_EQ0 = 37;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_7_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_8_AX_NUM_CURR_EQ0 = 40;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_8_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_9_AX_NUM_CURR_EQ0 = 43;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_9_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_10_AX_NUM_CURR_EQ0 = 46;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_10_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_11_AX_NUM_CURR_EQ0 = 49;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_11_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_12_AX_NUM_CURR_EQ0 = 52;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_12_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_13_AX_NUM_CURR_EQ0 = 55;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_13_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_14_AX_NUM_CURR_EQ0 = 58;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_14_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_15_AX_NUM_CURR_EQ0 = 61;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR_15_AX_NUM_CURR_EQ0_LEN = 3;
//<< [PB_COM_SCOM_EQ0_STATION_HP_MODE3_CURR]
// proc/reg00031.H

//>> [PB_COM_SCOM_ES3_EXTFIR_ACTION0_REG]
static const uint64_t PB_COM_SCOM_ES3_EXTFIR_ACTION0_REG = 0x030113b4ull;

static const uint32_t PB_COM_SCOM_ES3_EXTFIR_ACTION0_REG_EXTFIR_ACTION0 = 0;
static const uint32_t PB_COM_SCOM_ES3_EXTFIR_ACTION0_REG_EXTFIR_ACTION0_LEN = 8;
//<< [PB_COM_SCOM_ES3_EXTFIR_ACTION0_REG]
// proc/reg00032.H

//>> [PB_COM_SCOM_ES3_EXTFIR_ACTION1_REG]
static const uint64_t PB_COM_SCOM_ES3_EXTFIR_ACTION1_REG = 0x030113b5ull;

static const uint32_t PB_COM_SCOM_ES3_EXTFIR_ACTION1_REG_EXTFIR_ACTION1 = 0;
static const uint32_t PB_COM_SCOM_ES3_EXTFIR_ACTION1_REG_EXTFIR_ACTION1_LEN = 8;
//<< [PB_COM_SCOM_ES3_EXTFIR_ACTION1_REG]
// proc/reg00032.H

//>> [PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT]
static const uint64_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT = 0x03011391ull;

static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_16_VALID_NEXT_ES3 = 0;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_17_VALID_NEXT_ES3 = 1;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_18_VALID_NEXT_ES3 = 2;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_19_VALID_NEXT_ES3 = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_20_VALID_NEXT_ES3 = 4;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_21_VALID_NEXT_ES3 = 5;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_22_VALID_NEXT_ES3 = 6;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_23_VALID_NEXT_ES3 = 7;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_24_VALID_NEXT_ES3 = 8;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_25_VALID_NEXT_ES3 = 9;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_26_VALID_NEXT_ES3 = 10;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_27_VALID_NEXT_ES3 = 11;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_28_VALID_NEXT_ES3 = 12;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_29_VALID_NEXT_ES3 = 13;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_30_VALID_NEXT_ES3 = 14;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_31_VALID_NEXT_ES3 = 15;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_16_AX_NUM_NEXT_ES3 = 16;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_16_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_17_AX_NUM_NEXT_ES3 = 19;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_17_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_18_AX_NUM_NEXT_ES3 = 22;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_18_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_19_AX_NUM_NEXT_ES3 = 25;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_19_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_20_AX_NUM_NEXT_ES3 = 28;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_20_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_21_AX_NUM_NEXT_ES3 = 31;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_21_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_22_AX_NUM_NEXT_ES3 = 34;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_22_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_23_AX_NUM_NEXT_ES3 = 37;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_23_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_24_AX_NUM_NEXT_ES3 = 40;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_24_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_25_AX_NUM_NEXT_ES3 = 43;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_25_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_26_AX_NUM_NEXT_ES3 = 46;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_26_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_27_AX_NUM_NEXT_ES3 = 49;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_27_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_28_AX_NUM_NEXT_ES3 = 52;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_28_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_29_AX_NUM_NEXT_ES3 = 55;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_29_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_30_AX_NUM_NEXT_ES3 = 58;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_30_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_31_AX_NUM_NEXT_ES3 = 61;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT_31_AX_NUM_NEXT_ES3_LEN = 3;
//<< [PB_COM_SCOM_ES3_STATION_HP_MODE4_NEXT]
// proc/reg00032.H

//>> [TP_TPBR_AD_ALTD_OPTION_REG]
static const uint64_t TP_TPBR_AD_ALTD_OPTION_REG = 0x00090002ull;

static const uint32_t TP_TPBR_AD_ALTD_OPTION_REG_WITH_PBINIT_LOW_WAIT = 22;
static const uint32_t TP_TPBR_AD_ALTD_OPTION_REG_WITH_PRE_QUIESCE = 23;
static const uint32_t TP_TPBR_AD_ALTD_OPTION_REG_AFTER_QUIESCE_WAIT_COUNT = 28;
static const uint32_t TP_TPBR_AD_ALTD_OPTION_REG_AFTER_QUIESCE_WAIT_COUNT_LEN = 20;
static const uint32_t TP_TPBR_AD_ALTD_OPTION_REG_WITH_POST_INIT = 51;
static const uint32_t TP_TPBR_AD_ALTD_OPTION_REG_WITH_FAST_PATH = 52;
static const uint32_t TP_TPBR_AD_ALTD_OPTION_REG_BEFORE_INIT_WAIT_COUNT = 54;
static const uint32_t TP_TPBR_AD_ALTD_OPTION_REG_BEFORE_INIT_WAIT_COUNT_LEN = 10;
//<< [TP_TPBR_AD_ALTD_OPTION_REG]
// proc/reg00032.H

//>> [TP_TPBR_AD_LPC_DATA_REG]
static const uint64_t TP_TPBR_AD_LPC_DATA_REG = 0x00090042ull;

static const uint32_t TP_TPBR_AD_LPC_DATA_REG_LPC_DATA = 0;
static const uint32_t TP_TPBR_AD_LPC_DATA_REG_LPC_DATA_LEN = 64;
//<< [TP_TPBR_AD_LPC_DATA_REG]
// proc/reg00032.H

//>> [TP_TPBR_PBA_PBAF_PBAFIR]
static const uint64_t TP_TPBR_PBA_PBAF_PBAFIR_RW = 0x03011dc0ull;
static const uint64_t TP_TPBR_PBA_PBAF_PBAFIR_WO_AND = 0x03011dc1ull;
static const uint64_t TP_TPBR_PBA_PBAF_PBAFIR_WO_OR = 0x03011dc2ull;

static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_PB_RDADRERR_FW = 0;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_PB_RDDATATO_FW = 1;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_PB_SUE_FW = 2;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_PB_UE_FW = 3;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_PB_CE_FW = 4;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_PB_UNEXPCRESP = 5;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_PB_UNEXPDATA = 6;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_PB_PARITY_ERR = 7;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_PB_WRADRERR_FW = 8;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_PB_BADCRESP = 9;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_PB_ACKDEAD_FW_RD = 10;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_PB_OPERTO = 11;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_BCUE_PB_ACK_DEAD = 12;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_BCUE_PB_ADRERR = 13;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_BCDE_PB_ACK_DEAD = 14;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_BCDE_PB_ADRERR = 15;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_BCDE_RDDATATO_ERR = 16;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_BCDE_SUE_ERR = 17;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_BCDE_UE_ERR = 18;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_BCDE_CE = 19;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_INTERNAL_ERR = 20;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_ILLEGAL_CACHE_OP = 21;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_AXRCV_DLO_ERR = 22;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_AXRCV_DLO_TO = 23;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_AXRCV_RSVDATA_TO = 24;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_AXFLOW_ERR = 25;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_AXSND_DHI_RTYTO = 26;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_AXSND_DLO_RTYTO = 27;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_AXSND_RSVTO = 28;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_PB_ACKDEAD_FW_WR = 29;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_AXIRCV_DLO_ERR = 30;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_AXIRCV_DLO_TO = 31;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_AXIRCV_RSVDATA_TO = 32;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_AXIFLOW_ERR = 33;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_AXISND_DHI_RTYTO = 34;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_AXISND_DLO_RTYTO = 35;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_AXISND_RSVTO = 36;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_RESERVED_37 = 37;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_RESERVED_38 = 38;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIR_RESERVED_39 = 39;
//<< [TP_TPBR_PBA_PBAF_PBAFIR]
// proc/reg00033.H

//>> [TP_TPBR_PBA_PBAO_BCDE_OCIBAR]
static const uint64_t TP_TPBR_PBA_PBAO_BCDE_OCIBAR = 0x00068014ull;

static const uint32_t TP_TPBR_PBA_PBAO_BCDE_OCIBAR_BCDE_OCIBAR_ADDR = 0;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_OCIBAR_BCDE_OCIBAR_ADDR_LEN = 25;
//<< [TP_TPBR_PBA_PBAO_BCDE_OCIBAR]
// proc/reg00033.H

//>> [TP_TPBR_PBA_PBAO_BCDE_STAT]
static const uint64_t TP_TPBR_PBA_PBAO_BCDE_STAT = 0x00068012ull;

static const uint32_t TP_TPBR_PBA_PBAO_BCDE_STAT_RUNNING = 0;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_STAT_WAITING = 1;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_STAT_WRCMP = 2;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_STAT_WRCMP_LEN = 6;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_STAT_RDCMP = 14;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_STAT_RDCMP_LEN = 6;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_STAT_DEBUG = 20;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_STAT_DEBUG_LEN = 9;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_STAT_STOPPED = 29;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_STAT_ERROR = 30;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_STAT_DONE = 31;
//<< [TP_TPBR_PBA_PBAO_BCDE_STAT]
// proc/reg00033.H

//>> [TP_TPBR_PBA_PBAO_PBASLVCTL0]
static const uint64_t TP_TPBR_PBA_PBAO_PBASLVCTL0 = 0x00068004ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_ENABLE = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_MID_MATCH_VALUE = 1;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_MID_MATCH_VALUE_LEN = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_RESERVED_4 = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_MID_CARE_MASK = 5;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_MID_CARE_MASK_LEN = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_WRITE_TTYPE = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_WRITE_TTYPE_LEN = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_RESERVED_11_14 = 11;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_RESERVED_11_14_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_READ_TTYPE = 15;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_READ_PREFETCH_CTL = 16;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_READ_PREFETCH_CTL_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_BUF_INVALIDATE_CTL = 18;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_BUF_ALLOC_W = 19;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_BUF_ALLOC_A = 20;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_BUF_ALLOC_B = 21;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_BUF_ALLOC_C = 22;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_RESERVED_23 = 23;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_DIS_WRITE_GATHER = 24;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_WR_GATHER_TIMEOUT = 25;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_WR_GATHER_TIMEOUT_LEN = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_WRITE_TSIZE = 28;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_WRITE_TSIZE_LEN = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_EXTADDR = 36;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_EXTADDR_LEN = 14;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL0_RESERVED_50 = 50;
//<< [TP_TPBR_PBA_PBAO_PBASLVCTL0]
// proc/reg00033.H

//>> [TP_TPBR_PSIHB_TRUST_CONTROL]
static const uint64_t TP_TPBR_PSIHB_TRUST_CONTROL = 0x03011f45ull;

static const uint32_t TP_TPBR_PSIHB_TRUST_CONTROL_FSP_TCE_ENABLE = 2;
static const uint32_t TP_TPBR_PSIHB_TRUST_CONTROL_SECURE_BOOTH = 3;
//<< [TP_TPBR_PSIHB_TRUST_CONTROL]
// proc/reg00033.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO = 0x00062015ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_HS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_HC = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_HC_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_HCP = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_RIP = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_SIP = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_TRAP = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_IAC = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_SIB = 9;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_SIB_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_RDAC = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_WDAC = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_WS = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_TRH = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_SMS = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_SMS_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_LP = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_EP = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_PTR = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_ST = 25;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_MFE = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_MCS = 29;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_XSR_MCS_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_OCB_OCI_GPEXIIAR_IAR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO_OCB_OCI_GPEXIIAR_IAR_LEN = 30;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGPRO]
// proc/reg00033.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDCACL]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDCACL = 0x0006602full;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDCACL_ERR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDCACL_POPULATE_PENDING = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDCACL_VALID = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDCACL_VALID_LEN = 4;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDCACL]
// proc/reg00033.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDCACU]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDCACU = 0x0006602eull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDCACU_OCB_OCI_GPEXIDCAC_DCACHE_TAG_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDCACU_OCB_OCI_GPEXIDCAC_DCACHE_TAG_ADDR_LEN = 27;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDCACU]
// proc/reg00033.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG = 0x00066013ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_HS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_HC = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_HC_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_HCP = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_RIP = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_SIP = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_TRAP = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_IAC = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_SIB = 9;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_SIB_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_RDAC = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_WDAC = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_WS = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_TRH = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_SMS = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_SMS_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_LP = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_EP = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_PTR = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_ST = 25;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_MFE = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_MCS = 29;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_XSR_MCS_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_SPRG0 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG_SPRG0_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMDBG]
// proc/reg00033.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISGBL]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISGBL = 0x0006602bull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISGBL_OCB_OCI_GPEXIMEM_MEM_IMPRECISE_ERROR_PENDING = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISGBL_SGB_INFO_LOWER_PART1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISGBL_SGB_INFO_LOWER_PART1_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISGBL_SGB_INFO_LOWER_PART2 = 31;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISGBL]
// proc/reg00033.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISGBU]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISGBU = 0x0006602aull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISGBU_SGB_INFO_UPPER = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISGBU_SGB_INFO_UPPER_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISGBU]
// proc/reg00033.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SCMD2A]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCMD2A = 0x0006c747ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCMD2A_CMD2A_RESERVED_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCMD2A_CLEAR_STICKY_BITS_2A = 1;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SCMD2A]
// proc/reg00033.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF0 = 0x0006c700ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF0_FRAME_SIZE_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF0_FRAME_SIZE_0_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF0_OUT_COUNT1_0 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF0_OUT_COUNT1_0_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF0_IN_DELAY1_0 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF0_IN_DELAY1_0_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF0_IN_COUNT1_0 = 18;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF0_IN_COUNT1_0_LEN = 6;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF0]
// proc/reg00033.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SRD0A]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SRD0A = 0x0006c709ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SRD0A_OCB_OCI_O2SRD0A_O2S_RDATA_0A = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SRD0A_OCB_OCI_O2SRD0A_O2S_RDATA_0A_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SRD0A]
// proc/reg00033.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SWD2A]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SWD2A = 0x0006c748ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SWD2A_OCB_OCI_O2SWD2A_O2S_WDATA_2A = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SWD2A_OCB_OCI_O2SWD2A_O2S_WDATA_2A_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SWD2A]
// proc/reg00033.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBSES3]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSES3 = 0x0006c236ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSES3_SH_READ_UNDERFLOW = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSES3_LL_WRITE_OVERFLOW = 1;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBSES3]
// proc/reg00033.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCCHBR]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCHBR = 0x0006c08full;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCHBR_COUNT = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCHBR_COUNT_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCHBR_EN = 16;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCCHBR]
// proc/reg00033.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OIEPR0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OIEPR0_RW = 0x0006c00cull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OIEPR0_WO_CLEAR = 0x0006c00dull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OIEPR0_WO_OR = 0x0006c00eull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OIEPR0_OCB_OCI_OIEPR0_INTERRUPT_EDGE_POL_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OIEPR0_OCB_OCI_OIEPR0_INTERRUPT_EDGE_POL_0_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_OIEPR0]
// proc/reg00033.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OIMR0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OIMR0_RW = 0x0006c004ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OIMR0_WO_CLEAR = 0x0006c005ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OIMR0_WO_OR = 0x0006c006ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OIMR0_OCB_OCI_OIMR0_INTERRUPT_MASK_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OIMR0_OCB_OCI_OIMR0_INTERRUPT_MASK_0_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_OIMR0]
// proc/reg00033.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OINKR0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OINKR0 = 0x0006c010ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OINKR0_OCB_OCI_OINKR0_INTERRUPT_INPUT_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OINKR0_OCB_OCI_OINKR0_INTERRUPT_INPUT_0_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_OINKR0]
// proc/reg00033.H

//>> [TP_TPCHIP_OCC_OCI_OCB_P2S_CR0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_P2S_CR0 = 0x0006c840ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_CR0_FRAME_SIZE = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_CR0_FRAME_SIZE_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_CR0_OUT_COUNT1 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_CR0_OUT_COUNT1_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_CR0_IN_DELAY1 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_CR0_IN_DELAY1_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_CR0_IN_COUNT1 = 18;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_CR0_IN_COUNT1_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_CR0_OUT_COUNT2 = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_CR0_OUT_COUNT2_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_CR0_IN_DELAY2 = 30;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_CR0_IN_DELAY2_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_CR0_IN_COUNT2 = 36;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_CR0_IN_COUNT2_LEN = 6;
//<< [TP_TPCHIP_OCC_OCI_OCB_P2S_CR0]
// proc/reg00034.H

//>> [TP_TPCHIP_TPC_CPLT_CTRL0]
static const uint64_t TP_TPCHIP_TPC_CPLT_CTRL0_RW = 0x01000000ull;
static const uint64_t TP_TPCHIP_TPC_CPLT_CTRL0_WO_CLEAR = 0x01000020ull;
static const uint64_t TP_TPCHIP_TPC_CPLT_CTRL0_WO_OR = 0x01000010ull;

static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_CTRL_CC_ABSTCLK_MUXSEL_DC = 0;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_TC_UNIT_SYNCCLK_MUXSEL_DC = 1;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_CTRL_CC_FLUSHMODE_INH = 2;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_CTRL_CC_FORCE_ALIGN = 3;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_TC_UNIT_ARY_WRT_THRU_DC = 4;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_TC_VITL_PROTECTION = 6;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_CTRL_CC_ABIST_RECOV_DISABLE_DC = 8;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_RESERVED_11A = 11;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_TC_UNIT_DETERMINISTIC_TEST_ENA_DC = 13;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_TC_UNIT_CONSTRAIN_SAFESCAN_DC = 14;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_TC_UNIT_RRFA_TEST_ENA_DC = 15;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_RESERVED_18A = 18;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_RESERVED_19A = 19;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_TC_PSRO_SEL_DC = 20;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_TC_PSRO_SEL_DC_LEN = 8;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_RESERVED_32A = 32;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_RESERVED_33A = 33;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_RESERVED_34A = 34;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_RESERVED_35A = 35;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_RESERVED_38A = 38;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_RESERVED_39A = 39;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_CTRL_MISC_CLKDIV_SEL_DC = 40;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_CTRL_MISC_CLKDIV_SEL_DC_LEN = 2;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_RESERVED_42A = 42;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_RESERVED_43A = 43;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_CTRL_CC_OTP_PRGMODE_DC = 45;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_CTRL_CC_SSS_CALIBRATE_DC = 46;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_CTRL_CC_PIN_LBIST_DC = 47;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_FREE_USAGE_48A = 48;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_FREE_USAGE_49A = 49;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_FREE_USAGE_50A = 50;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_FREE_USAGE_51A = 51;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_FREE_USAGE_52A = 52;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_FREE_USAGE_53A = 53;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_FREE_USAGE_54A = 54;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_RESERVED_55A = 55;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_FREE_USAGE_56A = 56;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_FREE_USAGE_57A = 57;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_FREE_USAGE_58A = 58;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_FREE_USAGE_59A = 59;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_FREE_USAGE_60A = 60;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_FREE_USAGE_61A = 61;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_FREE_USAGE_62A = 62;
static const uint32_t TP_TPCHIP_TPC_CPLT_CTRL0_FREE_USAGE_63A = 63;
//<< [TP_TPCHIP_TPC_CPLT_CTRL0]
// proc/reg00034.H

//>> [TP_TPCHIP_TPC_OPCG_ALIGN]
static const uint64_t TP_TPCHIP_TPC_OPCG_ALIGN = 0x01030001ull;

static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_INOP_ALIGN = 0;
static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_INOP_ALIGN_LEN = 4;
static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_SNOP_ALIGN = 4;
static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_SNOP_ALIGN_LEN = 4;
static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_ENOP_ALIGN = 8;
static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_ENOP_ALIGN_LEN = 4;
static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_INOP_WAIT = 12;
static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_INOP_WAIT_LEN = 8;
static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_SNOP_WAIT = 20;
static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_SNOP_WAIT_LEN = 12;
static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_ENOP_WAIT = 32;
static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_ENOP_WAIT_LEN = 8;
static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_INOP_FORCE_SG = 40;
static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_SNOP_FORCE_SG = 41;
static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_ENOP_FORCE_SG = 42;
static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_NO_WAIT_ON_CLK_CMD = 43;
static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_ALIGN_SOURCE_SELECT = 44;
static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_ALIGN_SOURCE_SELECT_LEN = 2;
static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_SCAN_RATIO = 47;
static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_SCAN_RATIO_LEN = 5;
static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_OPCG_WAIT_CYCLES = 52;
static const uint32_t TP_TPCHIP_TPC_OPCG_ALIGN_OPCG_WAIT_CYCLES_LEN = 12;
//<< [TP_TPCHIP_TPC_OPCG_ALIGN]
// proc/reg00034.H

//>> [TP_TPVSB_FSI_W_FSI2PIB_DATA_REGISTER_0]
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_DATA_REGISTER_0 = 0x00001000ull;

static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_DATA_REGISTER_0_DATA_REG_0 = 0;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_DATA_REGISTER_0_DATA_REG_0_LEN = 32;
//<< [TP_TPVSB_FSI_W_FSI2PIB_DATA_REGISTER_0]
// proc/reg00034.H

//>> [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7]
//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_FSI = 0x00002817ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_FSI_BYTE = 0x0000285cull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_RW = 0x00050017ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEM0_REFCLK_DRVR_EN_DC = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEM1_REFCLK_DRVR_EN_DC = 1;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEM2_REFCLK_DRVR_EN_DC = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEM3_REFCLK_DRVR_EN_DC = 3;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEM4_REFCLK_DRVR_EN_DC = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEM5_REFCLK_DRVR_EN_DC = 5;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEM6_REFCLK_DRVR_EN_DC = 6;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEM7_REFCLK_DRVR_EN_DC = 7;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEM8_REFCLK_DRVR_EN_DC = 8;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEM9_REFCLK_DRVR_EN_DC = 9;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEMA_REFCLK_DRVR_EN_DC = 10;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEMB_REFCLK_DRVR_EN_DC = 11;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEMC_REFCLK_DRVR_EN_DC = 12;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEMD_REFCLK_DRVR_EN_DC = 13;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEME_REFCLK_DRVR_EN_DC = 14;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEMF_REFCLK_DRVR_EN_DC = 15;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_OP0A_REFCLK_DRVR_EN_DC = 16;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_OP0B_REFCLK_DRVR_EN_DC = 17;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_OP3A_REFCLK_DRVR_EN_DC = 18;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_OP3B_REFCLK_DRVR_EN_DC = 19;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_OP4_REFCLK_DRVR_EN_DC = 20;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_OP5_REFCLK_DRVR_EN_DC = 21;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_OP6_REFCLK_DRVR_EN_DC = 22;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_OP7_REFCLK_DRVR_EN_DC = 23;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_ROOT_CTRL7_24_SPARE_RESONANT_CLOCKING_CONTROL =
    24;
static const uint32_t P10_20_TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_OP_DRVR_2X_CUR_EN_DC = 24; // p10:20,
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_ROOT_CTRL7_25_SPARE_RESONANT_CLOCKING_CONTROL =
    25;
static const uint32_t P10_20_TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_E0A_DRVR_2X_CUR_EN_DC = 25; // p10:20,
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_ROOT_CTRL7_26_SPARE_RESONANT_CLOCKING_CONTROL =
    26;
static const uint32_t P10_20_TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_E0B_DRVR_2X_CUR_EN_DC = 26; // p10:20,
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_ROOT_CTRL7_27_SPARE_RESONANT_CLOCKING_CONTROL =
    27;
static const uint32_t P10_20_TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_E0C_DRVR_2X_CUR_EN_DC = 27; // p10:20,
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_ROOT_CTRL7_28_SPARE_RESONANT_CLOCKING_CONTROL =
    28;
static const uint32_t P10_20_TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_E1A_DRVR_2X_CUR_EN_DC = 28; // p10:20,
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_ROOT_CTRL7_29_SPARE_RESONANT_CLOCKING_CONTROL =
    29;
static const uint32_t P10_20_TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_E1B_DRVR_2X_CUR_EN_DC = 29; // p10:20,
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_ROOT_CTRL7_30_SPARE_RESONANT_CLOCKING_CONTROL =
    30;
static const uint32_t P10_20_TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_E1C_DRVR_2X_CUR_EN_DC = 30; // p10:20,
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_ROOT_CTRL7_31_SPARE_RESONANT_CLOCKING_CONTROL =
    31;
//<< [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7]
// proc/reg00035.H

//>> [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS]
//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS = 0x00050008ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS_FSI = 0x00002808ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS_FSI_BYTE = 0x00002820ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS_SECURE_DEBUG_MODE = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS_START_RESTART_VECTOR0 = 12;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS_START_RESTART_VECTOR1 = 13;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS_INTERRUPT_S0 = 14;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS_INTERRUPT_S1 = 15;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS_BYPASSING_RESET_SEQUENCE_PIB_I2CM = 16;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS_SELECT_SECONDARY_SEEPROM = 17;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS_SELECT_SECONDARY_MEAS_SEEPROM = 18;
//<< [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS]
// proc/reg00035.H

//>> [TP_TPVSB_FSI_W_SHIFT_DMA_MODE_REGISTER]
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_MODE_REGISTER_FSI = 0x00000c19ull;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_MODE_REGISTER_FSI_BYTE = 0x00000c64ull;

static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_MODE_REGISTER_ENABLE = 0;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_MODE_REGISTER_FIFO_SIZE_EQ_1 = 1;
//<< [TP_TPVSB_FSI_W_SHIFT_DMA_MODE_REGISTER]
// proc/reg00035.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT2Q0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q0 = 0x0006c410ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q0_OCB_OCI_OPIT2Q0RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q0_OCB_OCI_OPIT2Q0RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT2Q0]
// proc/reg00033.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "proc/reg00031.H"
#include "proc/reg00032.H"
#include "proc/reg00033.H"
#include "proc/reg00034.H"
#include "proc/reg00035.H"
#endif
#endif
