;redcode
;assert 1
	SPL @-9, -12
	MOV -1, <-26
	SUB #11, @100
	ADD 1, 20
	ADD 10, 20
	ADD @121, 102
	MOV -11, <-25
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	SLT 1, 120
	SUB 1, -12
	SUB @-1, 1
	SLT #101, 0
	SUB @-127, 100
	SUB 12, 10
	SUB 12, 10
	JMZ <-127, 100
	SUB #11, @100
	SUB #11, @100
	SUB #11, @100
	SUB #11, @100
	CMP #2, @0
	CMP #2, @0
	SUB #11, @100
	DJN -127, #107
	DJN -127, #107
	MOV @121, 106
	MOV @121, 106
	JMZ <-127, 100
	MOV @121, 106
	JMZ -127, #107
	SUB -11, @10
	SUB -11, @10
	JMZ -127, #107
	SUB @-127, 100
	JMP @112, #250
	JMP @112, #250
	MOV -297, <-164
	MOV -297, <-164
	JMP @112, #250
	SLT 121, 500
	DJN -297, @-164
	JMZ -127, #107
	SPL @-9, -12
	SLT 21, 1
	MOV -1, <-26
	MOV -1, <-26
	SUB <-72, @244
	SUB <-72, @244
