{
  "design": {
    "design_info": {
      "boundary_crc": "0xE251CDEDE23C243A",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../add_mod_test_project.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2"
    },
    "design_tree": {
      "dsp_macro_0": "",
      "clk_wiz": "",
      "fifo_generator_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "dsp_macro_0": {
        "vlnv": "xilinx.com:ip:dsp_macro:1.0",
        "xci_name": "design_1_dsp_macro_0_0",
        "xci_path": "ip/design_1_dsp_macro_0_0/design_1_dsp_macro_0_0.xci",
        "inst_hier_path": "dsp_macro_0",
        "parameters": {
          "a_binarywidth": {
            "value": "0"
          },
          "a_width": {
            "value": "8"
          },
          "areg_3": {
            "value": "true"
          },
          "areg_4": {
            "value": "true"
          },
          "b_binarywidth": {
            "value": "0"
          },
          "b_width": {
            "value": "8"
          },
          "breg_3": {
            "value": "true"
          },
          "breg_4": {
            "value": "true"
          },
          "c_binarywidth": {
            "value": "0"
          },
          "c_width": {
            "value": "48"
          },
          "concat_binarywidth": {
            "value": "0"
          },
          "concat_width": {
            "value": "48"
          },
          "creg_3": {
            "value": "false"
          },
          "creg_4": {
            "value": "false"
          },
          "creg_5": {
            "value": "false"
          },
          "d_width": {
            "value": "18"
          },
          "instruction1": {
            "value": "P+A*B"
          },
          "instruction2": {
            "value": "#"
          },
          "mreg_5": {
            "value": "true"
          },
          "p_full_width": {
            "value": "48"
          },
          "p_width": {
            "value": "48"
          },
          "pcin_binarywidth": {
            "value": "0"
          },
          "preg_6": {
            "value": "true"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0",
        "xci_path": "ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "design_1_fifo_generator_0_0",
        "xci_path": "ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xci",
        "inst_hier_path": "fifo_generator_0"
      }
    },
    "nets": {
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "dsp_macro_0/CLK",
          "fifo_generator_0/clk"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz/reset"
        ]
      }
    }
  }
}