head	4.2;
access;
symbols
	RO_5_07:4.2
	afrost_NC2_Generic:4.1.7.1
	afrost_Funai01-33:4.1.7.1
	Spinner_RCA116:4.1.7.1
	Spinner_B20_2:4.1.7.1
	Spinner_19_3:4.1.7.1
	Spinner_B18:4.1.7.1
	Spinner_B17:4.1.7.1
	Spinner_B15:4.1.7.1
	Spinner_B14:4.1.7.1
	Spinner_B13:4.1.7.1
	Spinner_B12:4.1.7.1
	Spinner_B10:4.1.7.1
	Spinner_B7:4.1.7.1
	RO_3_71:4.1.3.1
	ARTtmp_merge:4.1.7.1
	Spin_3Apr97:4.1.7.1
	RCA_bp:4.1
	ARTtmp:4.1.7.1.0.2
	RCA:4.1.0.2
	Spin_merge:4.1.7.1
	MergeFiles:4.1.3.1
	RO_3_70:4.1.3.1
	NC_1_06:4.1.7.1
	Spinner:4.1.7
	Spin_xx:4.1.5
	NC_xx:4.1.5.1
	RO_3_60:4.1.1.1
	StrongARM:4.1.3
	Black:4.1.1;
locks; strict;
comment	@# @;


4.2
date	97.05.09.06.10.51;	author kbracey;	state dead;
branches;
next	4.1;

4.1
date	96.11.05.09.50.02;	author nturton;	state Exp;
branches
	4.1.1.1
	4.1.3.1
	4.1.5.1
	4.1.7.1;
next	;

4.1.1.1
date	96.11.05.09.50.02;	author nturton;	state Exp;
branches;
next	;

4.1.3.1
date	96.11.06.03.19.20;	author nturton;	state Exp;
branches;
next	;

4.1.5.1
date	96.11.21.13.05.23;	author nturton;	state Exp;
branches;
next	;

4.1.7.1
date	96.11.29.21.36.48;	author nturton;	state Exp;
branches;
next	;


desc
@@


4.2
log
@Lots of bug fixes and extra warnings. Source code tidied.
Thumb disassembly added.
@
text
@00:Syntax: *BreakClr [<addr|reg>]
01:Syntax: *BreakList
02:Syntax: *BreakSet <addr|reg>
03:Syntax: *Continue
04:Syntax: *Debug
05:Syntax: *InitStore
06:Syntax: *Memory [B] <addr1|reg1> [[+|-] <addr2|reg2> [+ <addr3|reg3>]]
07:Syntax: *MemoryA [B] <addr|reg1> [<data|reg2>]
08:Syntax: *MemoryI <addr1|reg1> [[+|-] <addr2|reg2> [+ <addr3|reg3>]]\r\
09:Syntax: *ShowRegs
@


4.1
log
@Initial revision
@
text
@@


4.1.7.1
log
@NCOS 1.06 Imported from Zip drive
@
text
@@


4.1.5.1
log
@Import from SrcFiler
@
text
@@


4.1.3.1
log
@Import from cleaned 370 CD
@
text
@@


4.1.1.1
log
@Import from cleaned 360 CD
@
text
@@
