{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728972708153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728972708161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 13:11:46 2024 " "Processing started: Tue Oct 15 13:11:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728972708161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972708161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mario -c Mario " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mario -c Mario" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972708162 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728972708961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728972708961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/wall.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/wall.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wall " "Found entity 1: wall" {  } { { "HDL/wall.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/wall.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "HDL/VGA_controller.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/VGA_controller.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "HDL/uart_tx.v" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/uart_tx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "HDL/uart_rx.v" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/uart_rx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "HDL/UART.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/UART.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719461 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "qblock.sv(41) " "Verilog HDL information at qblock.sv(41): always construct contains both blocking and non-blocking assignments" {  } { { "HDL/qblock.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/qblock.sv" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728972719464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/qblock.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/qblock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qblock " "Found entity 1: qblock" {  } { { "HDL/qblock.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/qblock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719465 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mush.sv(72) " "Verilog HDL information at mush.sv(72): always construct contains both blocking and non-blocking assignments" {  } { { "HDL/mush.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/mush.sv" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728972719467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mush.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/mush.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mush " "Found entity 1: mush" {  } { { "HDL/mush.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/mush.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719468 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Mario.sv(371) " "Verilog HDL Module Instantiation warning at Mario.sv(371): ignored dangling comma in List of Port Connections" {  } { { "HDL/Mario.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Mario.sv" 371 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1728972719470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mario.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/mario.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mario " "Found entity 1: Mario" {  } { { "HDL/Mario.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Mario.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/logo.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/logo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logo " "Found entity 1: logo" {  } { { "HDL/logo.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/logo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/lab8.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/lab8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "HDL/lab8.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/keycode_reader.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/keycode_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keycode_reader " "Found entity 1: keycode_reader" {  } { { "HDL/keycode_reader.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/keycode_reader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/impl_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/impl_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 impl_top " "Found entity 1: impl_top" {  } { { "HDL/impl_top.v" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/impl_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719482 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HDL/HexDriver.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1728972719485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HDL/HexDriver.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/goomba_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/goomba_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 goomba_controller " "Found entity 1: goomba_controller" {  } { { "HDL/goomba_controller.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719489 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "goomba.sv(75) " "Verilog HDL information at goomba.sv(75): always construct contains both blocking and non-blocking assignments" {  } { { "HDL/goomba.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728972719491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/goomba.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/goomba.sv" { { "Info" "ISGN_ENTITY_NAME" "1 goomba " "Found entity 1: goomba" {  } { { "HDL/goomba.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "HDL/font_rom.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719497 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fball.sv(43) " "Verilog HDL information at fball.sv(43): always construct contains both blocking and non-blocking assignments" {  } { { "HDL/fball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/fball.sv" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728972719499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/fball.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/fball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fball " "Found entity 1: fball" {  } { { "HDL/fball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/fball.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Color_Mapper " "Found entity 1: Color_Mapper" {  } { { "HDL/Color_Mapper.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719503 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "coin.sv(43) " "Verilog HDL information at coin.sv(43): always construct contains both blocking and non-blocking assignments" {  } { { "HDL/coin.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/coin.sv" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728972719507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/coin.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/coin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin " "Found entity 1: coin" {  } { { "HDL/coin.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/coin.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719508 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ball.sv(126) " "Verilog HDL information at ball.sv(126): always construct contains both blocking and non-blocking assignments" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728972719510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_tile_ground.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_tile_ground.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tile_ground " "Found entity 1: ram_tile_ground" {  } { { "ram/ram_tile_ground.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_tile_ground.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_tile_brick.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_tile_brick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tile_brick " "Found entity 1: ram_tile_brick" {  } { { "ram/ram_tile_brick.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_tile_brick.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_qblock_empty.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_qblock_empty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_qblock_empty " "Found entity 1: ram_qblock_empty" {  } { { "ram/ram_qblock_empty.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_qblock_empty.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_qblock_blink_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_qblock_blink_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_qblock_blink_2 " "Found entity 1: ram_qblock_blink_2" {  } { { "ram/ram_qblock_blink_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_qblock_blink_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_qblock_blink_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_qblock_blink_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_qblock_blink_1 " "Found entity 1: ram_qblock_blink_1" {  } { { "ram/ram_qblock_blink_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_qblock_blink_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mush.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mush.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mush " "Found entity 1: ram_mush" {  } { { "ram/ram_mush.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mush.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_walk_right_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_walk_right_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_walk_right_4 " "Found entity 1: ram_mario_walk_right_4" {  } { { "ram/ram_mario_walk_right_4.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_walk_right_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_walk_right_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_walk_right_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_walk_right_3 " "Found entity 1: ram_mario_walk_right_3" {  } { { "ram/ram_mario_walk_right_3.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_walk_right_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_walk_right_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_walk_right_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_walk_right_2 " "Found entity 1: ram_mario_walk_right_2" {  } { { "ram/ram_mario_walk_right_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_walk_right_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_walk_right_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_walk_right_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_walk_right_1 " "Found entity 1: ram_mario_walk_right_1" {  } { { "ram/ram_mario_walk_right_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_walk_right_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_still_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_still_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_still_right " "Found entity 1: ram_mario_still_right" {  } { { "ram/ram_mario_still_right.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_still_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_jump_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_jump_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_jump_right " "Found entity 1: ram_mario_jump_right" {  } { { "ram/ram_mario_jump_right.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_jump_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_dead.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_dead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_dead " "Found entity 1: ram_mario_dead" {  } { { "ram/ram_mario_dead.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_dead.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_big_walk_right_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_big_walk_right_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_big_walk_right_3 " "Found entity 1: ram_mario_big_walk_right_3" {  } { { "ram/ram_mario_big_walk_right_3.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_walk_right_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_big_walk_right_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_big_walk_right_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_big_walk_right_2 " "Found entity 1: ram_mario_big_walk_right_2" {  } { { "ram/ram_mario_big_walk_right_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_walk_right_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_big_walk_right_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_big_walk_right_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_big_walk_right_1 " "Found entity 1: ram_mario_big_walk_right_1" {  } { { "ram/ram_mario_big_walk_right_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_walk_right_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_big_still_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_big_still_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_big_still_right " "Found entity 1: ram_mario_big_still_right" {  } { { "ram/ram_mario_big_still_right.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_still_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_big_jump_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_big_jump_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_big_jump_right " "Found entity 1: ram_mario_big_jump_right" {  } { { "ram/ram_mario_big_jump_right.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_jump_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_logo.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_logo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_logo " "Found entity 1: ram_logo" {  } { { "ram/ram_logo.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_logo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_goomba_walk_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_goomba_walk_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_goomba_walk_2 " "Found entity 1: ram_goomba_walk_2" {  } { { "ram/ram_goomba_walk_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_goomba_walk_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_goomba_walk_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_goomba_walk_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_goomba_walk_1 " "Found entity 1: ram_goomba_walk_1" {  } { { "ram/ram_goomba_walk_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_goomba_walk_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_goomba_squished.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_goomba_squished.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_goomba_squished " "Found entity 1: ram_goomba_squished" {  } { { "ram/ram_goomba_squished.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_goomba_squished.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_fball_up.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_fball_up.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_fball_up " "Found entity 1: ram_fball_up" {  } { { "ram/ram_fball_up.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_fball_up.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_fball_down.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_fball_down.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_fball_down " "Found entity 1: ram_fball_down" {  } { { "ram/ram_fball_down.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_fball_down.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_coin_spin_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_coin_spin_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_coin_spin_4 " "Found entity 1: ram_coin_spin_4" {  } { { "ram/ram_coin_spin_4.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_coin_spin_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_coin_spin_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_coin_spin_3 " "Found entity 1: ram_coin_spin_3" {  } { { "ram/ram_coin_spin_3.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_coin_spin_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_coin_spin_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_coin_spin_2 " "Found entity 1: ram_coin_spin_2" {  } { { "ram/ram_coin_spin_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_coin_spin_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_coin_spin_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_coin_spin_1 " "Found entity 1: ram_coin_spin_1" {  } { { "ram/ram_coin_spin_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.v" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ip/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972719618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972719618 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Run_h Mario.sv(102) " "Verilog HDL Implicit Net warning at Mario.sv(102): created implicit net for \"Run_h\"" {  } { { "HDL/Mario.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Mario.sv" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972719619 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SRAM_UB_N Mario.sv(131) " "Verilog HDL Implicit Net warning at Mario.sv(131): created implicit net for \"SRAM_UB_N\"" {  } { { "HDL/Mario.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Mario.sv" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972719619 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SRAM_LB_N Mario.sv(132) " "Verilog HDL Implicit Net warning at Mario.sv(132): created implicit net for \"SRAM_LB_N\"" {  } { { "HDL/Mario.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Mario.sv" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972719619 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SRAM_CE_N Mario.sv(133) " "Verilog HDL Implicit Net warning at Mario.sv(133): created implicit net for \"SRAM_CE_N\"" {  } { { "HDL/Mario.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Mario.sv" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972719619 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SRAM_OE_N Mario.sv(134) " "Verilog HDL Implicit Net warning at Mario.sv(134): created implicit net for \"SRAM_OE_N\"" {  } { { "HDL/Mario.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Mario.sv" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972719619 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SRAM_WE_N Mario.sv(135) " "Verilog HDL Implicit Net warning at Mario.sv(135): created implicit net for \"SRAM_WE_N\"" {  } { { "HDL/Mario.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Mario.sv" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972719619 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hex_num_4 Mario.sv(272) " "Verilog HDL Implicit Net warning at Mario.sv(272): created implicit net for \"hex_num_4\"" {  } { { "HDL/Mario.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Mario.sv" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972719619 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hex_num_3 Mario.sv(272) " "Verilog HDL Implicit Net warning at Mario.sv(272): created implicit net for \"hex_num_3\"" {  } { { "HDL/Mario.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Mario.sv" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972719619 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hex_num_1 Mario.sv(272) " "Verilog HDL Implicit Net warning at Mario.sv(272): created implicit net for \"hex_num_1\"" {  } { { "HDL/Mario.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Mario.sv" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972719619 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hex_num_0 Mario.sv(272) " "Verilog HDL Implicit Net warning at Mario.sv(272): created implicit net for \"hex_num_0\"" {  } { { "HDL/Mario.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Mario.sv" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972719619 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CLK Mario.sv(301) " "Verilog HDL Implicit Net warning at Mario.sv(301): created implicit net for \"VGA_CLK\"" {  } { { "HDL/Mario.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Mario.sv" 301 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972719619 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_BLANK_N Mario.sv(302) " "Verilog HDL Implicit Net warning at Mario.sv(302): created implicit net for \"VGA_BLANK_N\"" {  } { { "HDL/Mario.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Mario.sv" 302 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972719619 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_SYNC_N Mario.sv(303) " "Verilog HDL Implicit Net warning at Mario.sv(303): created implicit net for \"VGA_SYNC_N\"" {  } { { "HDL/Mario.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Mario.sv" 303 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972719619 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8 " "Elaborating entity \"lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728972720307 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Run_h lab8.sv(45) " "Verilog HDL or VHDL warning at lab8.sv(45): object \"Run_h\" assigned a value but never read" {  } { { "HDL/lab8.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728972720314 "|lab8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll_inst\"" {  } { { "HDL/lab8.sv" "vgapll_inst" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972720395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:vgapll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:vgapll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.v" "altpll_component" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ip/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972720512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:vgapll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:vgapll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.v" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ip/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972720516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:vgapll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:vgapll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972720517 ""}  } { { "ip/pll.v" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ip/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728972720517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972720594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972720594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:vgapll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:vgapll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972720596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:control " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:control\"" {  } { { "HDL/lab8.sv" "control" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972720610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(47) " "Verilog HDL assignment warning at VGA_controller.sv(47): truncated value with size 32 to match size of target (10)" {  } { { "HDL/VGA_controller.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/VGA_controller.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720611 "|lab8|VGA_controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(51) " "Verilog HDL assignment warning at VGA_controller.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "HDL/VGA_controller.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/VGA_controller.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720611 "|lab8|VGA_controller:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impl_top impl_top:uart0 " "Elaborating entity \"impl_top\" for hierarchy \"impl_top:uart0\"" {  } { { "HDL/lab8.sv" "uart0" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972720659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx impl_top:uart0\|uart_rx:i_uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"impl_top:uart0\|uart_rx:i_uart_rx\"" {  } { { "HDL/impl_top.v" "i_uart_rx" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/impl_top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972720666 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 4 uart_rx.v(151) " "Verilog HDL assignment warning at uart_rx.v(151): truncated value with size 14 to match size of target (4)" {  } { { "HDL/uart_rx.v" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/uart_rx.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720670 "|lab8|impl_top:uart0|uart_rx:i_uart_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx impl_top:uart0\|uart_tx:i_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"impl_top:uart0\|uart_tx:i_uart_tx\"" {  } { { "HDL/impl_top.v" "i_uart_tx" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/impl_top.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972720681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 4 uart_tx.v(134) " "Verilog HDL assignment warning at uart_tx.v(134): truncated value with size 14 to match size of target (4)" {  } { { "HDL/uart_tx.v" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/uart_tx.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720683 "|lab8|impl_top:uart0|uart_tx:i_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 4 uart_tx.v(136) " "Verilog HDL assignment warning at uart_tx.v(136): truncated value with size 14 to match size of target (4)" {  } { { "HDL/uart_tx.v" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/uart_tx.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720683 "|lab8|impl_top:uart0|uart_tx:i_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:ball_instance " "Elaborating entity \"ball\" for hierarchy \"ball:ball_instance\"" {  } { { "HDL/lab8.sv" "ball_instance" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972720693 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ball_X_Vel_in ball.sv(76) " "Verilog HDL or VHDL warning at ball.sv(76): object \"Ball_X_Vel_in\" assigned a value but never read" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728972720695 "|lab8|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 ball.sv(140) " "Verilog HDL assignment warning at ball.sv(140): truncated value with size 3 to match size of target (2)" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720698 "|lab8|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 ball.sv(157) " "Verilog HDL assignment warning at ball.sv(157): truncated value with size 3 to match size of target (2)" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720698 "|lab8|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 ball.sv(173) " "Verilog HDL assignment warning at ball.sv(173): truncated value with size 3 to match size of target (2)" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720698 "|lab8|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(321) " "Verilog HDL assignment warning at ball.sv(321): truncated value with size 32 to match size of target (10)" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720702 "|lab8|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(326) " "Verilog HDL assignment warning at ball.sv(326): truncated value with size 32 to match size of target (10)" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720702 "|lab8|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(510) " "Verilog HDL assignment warning at ball.sv(510): truncated value with size 32 to match size of target (10)" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720711 "|lab8|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(515) " "Verilog HDL assignment warning at ball.sv(515): truncated value with size 32 to match size of target (10)" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720711 "|lab8|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(524) " "Verilog HDL assignment warning at ball.sv(524): truncated value with size 32 to match size of target (10)" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720712 "|lab8|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(537) " "Verilog HDL assignment warning at ball.sv(537): truncated value with size 32 to match size of target (10)" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720712 "|lab8|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(542) " "Verilog HDL assignment warning at ball.sv(542): truncated value with size 32 to match size of target (10)" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720713 "|lab8|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(563) " "Verilog HDL assignment warning at ball.sv(563): truncated value with size 32 to match size of target (10)" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720713 "|lab8|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(575) " "Verilog HDL assignment warning at ball.sv(575): truncated value with size 32 to match size of target (10)" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720714 "|lab8|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(580) " "Verilog HDL assignment warning at ball.sv(580): truncated value with size 32 to match size of target (10)" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720714 "|lab8|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(603) " "Verilog HDL assignment warning at ball.sv(603): truncated value with size 32 to match size of target (10)" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720720 "|lab8|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(606) " "Verilog HDL assignment warning at ball.sv(606): truncated value with size 32 to match size of target (10)" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720720 "|lab8|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(608) " "Verilog HDL assignment warning at ball.sv(608): truncated value with size 32 to match size of target (10)" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720721 "|lab8|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(610) " "Verilog HDL assignment warning at ball.sv(610): truncated value with size 32 to match size of target (10)" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720721 "|lab8|ball:ball_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wall ball:ball_instance\|wall:down_collision " "Elaborating entity \"wall\" for hierarchy \"ball:ball_instance\|wall:down_collision\"" {  } { { "HDL/ball.sv" "down_collision" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972720794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 wall.sv(272) " "Verilog HDL assignment warning at wall.sv(272): truncated value with size 10 to match size of target (9)" {  } { { "HDL/wall.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/wall.sv" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720802 "|lab8|ball:ball_instance|wall:down_collision"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "goomba_controller goomba_controller:gc " "Elaborating entity \"goomba_controller\" for hierarchy \"goomba_controller:gc\"" {  } { { "HDL/lab8.sv" "gc" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972720858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "goomba goomba_controller:gc\|goomba:r1_1 " "Elaborating entity \"goomba\" for hierarchy \"goomba_controller:gc\|goomba:r1_1\"" {  } { { "HDL/goomba_controller.sv" "r1_1" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba_controller.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972720871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 goomba.sv(95) " "Verilog HDL assignment warning at goomba.sv(95): truncated value with size 3 to match size of target (1)" {  } { { "HDL/goomba.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720876 "|lab8|goomba_controller:gc|goomba:r1_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 goomba.sv(125) " "Verilog HDL assignment warning at goomba.sv(125): truncated value with size 3 to match size of target (1)" {  } { { "HDL/goomba.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720876 "|lab8|goomba_controller:gc|goomba:r1_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 goomba.sv(217) " "Verilog HDL assignment warning at goomba.sv(217): truncated value with size 32 to match size of target (10)" {  } { { "HDL/goomba.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720878 "|lab8|goomba_controller:gc|goomba:r1_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 goomba.sv(222) " "Verilog HDL assignment warning at goomba.sv(222): truncated value with size 32 to match size of target (10)" {  } { { "HDL/goomba.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720879 "|lab8|goomba_controller:gc|goomba:r1_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 goomba.sv(248) " "Verilog HDL assignment warning at goomba.sv(248): truncated value with size 32 to match size of target (10)" {  } { { "HDL/goomba.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720904 "|lab8|goomba_controller:gc|goomba:r1_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 goomba.sv(261) " "Verilog HDL assignment warning at goomba.sv(261): truncated value with size 32 to match size of target (10)" {  } { { "HDL/goomba.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720908 "|lab8|goomba_controller:gc|goomba:r1_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 goomba.sv(287) " "Verilog HDL assignment warning at goomba.sv(287): truncated value with size 32 to match size of target (9)" {  } { { "HDL/goomba.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972720946 "|lab8|goomba_controller:gc|goomba:r1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keycode_reader keycode_reader:key_presses " "Elaborating entity \"keycode_reader\" for hierarchy \"keycode_reader:key_presses\"" {  } { { "HDL/lab8.sv" "key_presses" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Color_Mapper Color_Mapper:color_instance " "Elaborating entity \"Color_Mapper\" for hierarchy \"Color_Mapper:color_instance\"" {  } { { "HDL/lab8.sv" "color_instance" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_logo Color_Mapper:color_instance\|ram_logo:logo " "Elaborating entity \"ram_logo\" for hierarchy \"Color_Mapper:color_instance\|ram_logo:logo\"" {  } { { "HDL/Color_Mapper.sv" "logo" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721258 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_logo.sv(8) " "Net \"mem.data_a\" at ram_logo.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_logo.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_logo.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721263 "|lab8|Color_Mapper:color_instance|ram_logo:logo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_logo.sv(8) " "Net \"mem.waddr_a\" at ram_logo.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_logo.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_logo.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721263 "|lab8|Color_Mapper:color_instance|ram_logo:logo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_logo.sv(8) " "Net \"mem.we_a\" at ram_logo.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_logo.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_logo.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721263 "|lab8|Color_Mapper:color_instance|ram_logo:logo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_tile_ground Color_Mapper:color_instance\|ram_tile_ground:ground_tiles " "Elaborating entity \"ram_tile_ground\" for hierarchy \"Color_Mapper:color_instance\|ram_tile_ground:ground_tiles\"" {  } { { "HDL/Color_Mapper.sv" "ground_tiles" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721270 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_tile_ground.sv(8) " "Net \"mem.data_a\" at ram_tile_ground.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_tile_ground.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_tile_ground.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721272 "|lab8|Color_Mapper:color_instance|ram_tile_ground:ground_tiles"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_tile_ground.sv(8) " "Net \"mem.waddr_a\" at ram_tile_ground.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_tile_ground.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_tile_ground.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721272 "|lab8|Color_Mapper:color_instance|ram_tile_ground:ground_tiles"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_tile_ground.sv(8) " "Net \"mem.we_a\" at ram_tile_ground.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_tile_ground.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_tile_ground.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721272 "|lab8|Color_Mapper:color_instance|ram_tile_ground:ground_tiles"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_tile_brick Color_Mapper:color_instance\|ram_tile_brick:brick_tiles " "Elaborating entity \"ram_tile_brick\" for hierarchy \"Color_Mapper:color_instance\|ram_tile_brick:brick_tiles\"" {  } { { "HDL/Color_Mapper.sv" "brick_tiles" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721278 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_tile_brick.sv(8) " "Net \"mem.data_a\" at ram_tile_brick.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_tile_brick.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_tile_brick.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721280 "|lab8|Color_Mapper:color_instance|ram_tile_brick:brick_tiles"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_tile_brick.sv(8) " "Net \"mem.waddr_a\" at ram_tile_brick.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_tile_brick.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_tile_brick.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721280 "|lab8|Color_Mapper:color_instance|ram_tile_brick:brick_tiles"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_tile_brick.sv(8) " "Net \"mem.we_a\" at ram_tile_brick.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_tile_brick.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_tile_brick.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721280 "|lab8|Color_Mapper:color_instance|ram_tile_brick:brick_tiles"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mario_still_right Color_Mapper:color_instance\|ram_mario_still_right:mario_still " "Elaborating entity \"ram_mario_still_right\" for hierarchy \"Color_Mapper:color_instance\|ram_mario_still_right:mario_still\"" {  } { { "HDL/Color_Mapper.sv" "mario_still" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721286 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_mario_still_right.sv(8) " "Net \"mem.data_a\" at ram_mario_still_right.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_still_right.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_still_right.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721287 "|lab8|Color_Mapper:color_instance|ram_mario_still_right:mario_still"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_mario_still_right.sv(8) " "Net \"mem.waddr_a\" at ram_mario_still_right.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_still_right.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_still_right.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721288 "|lab8|Color_Mapper:color_instance|ram_mario_still_right:mario_still"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_mario_still_right.sv(8) " "Net \"mem.we_a\" at ram_mario_still_right.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_still_right.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_still_right.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721288 "|lab8|Color_Mapper:color_instance|ram_mario_still_right:mario_still"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mario_jump_right Color_Mapper:color_instance\|ram_mario_jump_right:mario_jump " "Elaborating entity \"ram_mario_jump_right\" for hierarchy \"Color_Mapper:color_instance\|ram_mario_jump_right:mario_jump\"" {  } { { "HDL/Color_Mapper.sv" "mario_jump" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721295 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_mario_jump_right.sv(8) " "Net \"mem.data_a\" at ram_mario_jump_right.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_jump_right.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_jump_right.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721299 "|lab8|Color_Mapper:color_instance|ram_mario_jump_right:mario_jump"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_mario_jump_right.sv(8) " "Net \"mem.waddr_a\" at ram_mario_jump_right.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_jump_right.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_jump_right.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721299 "|lab8|Color_Mapper:color_instance|ram_mario_jump_right:mario_jump"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_mario_jump_right.sv(8) " "Net \"mem.we_a\" at ram_mario_jump_right.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_jump_right.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_jump_right.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721299 "|lab8|Color_Mapper:color_instance|ram_mario_jump_right:mario_jump"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mario_walk_right_1 Color_Mapper:color_instance\|ram_mario_walk_right_1:mario_walk_1 " "Elaborating entity \"ram_mario_walk_right_1\" for hierarchy \"Color_Mapper:color_instance\|ram_mario_walk_right_1:mario_walk_1\"" {  } { { "HDL/Color_Mapper.sv" "mario_walk_1" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721306 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_mario_walk_right_1.sv(8) " "Net \"mem.data_a\" at ram_mario_walk_right_1.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_walk_right_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_walk_right_1.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721308 "|lab8|Color_Mapper:color_instance|ram_mario_walk_right_1:mario_walk_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_mario_walk_right_1.sv(8) " "Net \"mem.waddr_a\" at ram_mario_walk_right_1.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_walk_right_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_walk_right_1.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721308 "|lab8|Color_Mapper:color_instance|ram_mario_walk_right_1:mario_walk_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_mario_walk_right_1.sv(8) " "Net \"mem.we_a\" at ram_mario_walk_right_1.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_walk_right_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_walk_right_1.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721308 "|lab8|Color_Mapper:color_instance|ram_mario_walk_right_1:mario_walk_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mario_walk_right_2 Color_Mapper:color_instance\|ram_mario_walk_right_2:mario_walk_2 " "Elaborating entity \"ram_mario_walk_right_2\" for hierarchy \"Color_Mapper:color_instance\|ram_mario_walk_right_2:mario_walk_2\"" {  } { { "HDL/Color_Mapper.sv" "mario_walk_2" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721315 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_mario_walk_right_2.sv(8) " "Net \"mem.data_a\" at ram_mario_walk_right_2.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_walk_right_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_walk_right_2.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721317 "|lab8|Color_Mapper:color_instance|ram_mario_walk_right_2:mario_walk_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_mario_walk_right_2.sv(8) " "Net \"mem.waddr_a\" at ram_mario_walk_right_2.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_walk_right_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_walk_right_2.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721317 "|lab8|Color_Mapper:color_instance|ram_mario_walk_right_2:mario_walk_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_mario_walk_right_2.sv(8) " "Net \"mem.we_a\" at ram_mario_walk_right_2.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_walk_right_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_walk_right_2.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721317 "|lab8|Color_Mapper:color_instance|ram_mario_walk_right_2:mario_walk_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mario_walk_right_3 Color_Mapper:color_instance\|ram_mario_walk_right_3:mario_walk_3 " "Elaborating entity \"ram_mario_walk_right_3\" for hierarchy \"Color_Mapper:color_instance\|ram_mario_walk_right_3:mario_walk_3\"" {  } { { "HDL/Color_Mapper.sv" "mario_walk_3" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721324 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_mario_walk_right_3.sv(8) " "Net \"mem.data_a\" at ram_mario_walk_right_3.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_walk_right_3.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_walk_right_3.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721328 "|lab8|Color_Mapper:color_instance|ram_mario_walk_right_3:mario_walk_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_mario_walk_right_3.sv(8) " "Net \"mem.waddr_a\" at ram_mario_walk_right_3.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_walk_right_3.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_walk_right_3.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721328 "|lab8|Color_Mapper:color_instance|ram_mario_walk_right_3:mario_walk_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_mario_walk_right_3.sv(8) " "Net \"mem.we_a\" at ram_mario_walk_right_3.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_walk_right_3.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_walk_right_3.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721328 "|lab8|Color_Mapper:color_instance|ram_mario_walk_right_3:mario_walk_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mario_big_still_right Color_Mapper:color_instance\|ram_mario_big_still_right:mario_big_still " "Elaborating entity \"ram_mario_big_still_right\" for hierarchy \"Color_Mapper:color_instance\|ram_mario_big_still_right:mario_big_still\"" {  } { { "HDL/Color_Mapper.sv" "mario_big_still" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721335 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_mario_big_still_right.sv(8) " "Net \"mem.data_a\" at ram_mario_big_still_right.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_big_still_right.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_still_right.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721337 "|lab8|Color_Mapper:color_instance|ram_mario_big_still_right:mario_big_still"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_mario_big_still_right.sv(8) " "Net \"mem.waddr_a\" at ram_mario_big_still_right.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_big_still_right.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_still_right.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721337 "|lab8|Color_Mapper:color_instance|ram_mario_big_still_right:mario_big_still"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_mario_big_still_right.sv(8) " "Net \"mem.we_a\" at ram_mario_big_still_right.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_big_still_right.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_still_right.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721337 "|lab8|Color_Mapper:color_instance|ram_mario_big_still_right:mario_big_still"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mario_big_jump_right Color_Mapper:color_instance\|ram_mario_big_jump_right:mario_big_jump " "Elaborating entity \"ram_mario_big_jump_right\" for hierarchy \"Color_Mapper:color_instance\|ram_mario_big_jump_right:mario_big_jump\"" {  } { { "HDL/Color_Mapper.sv" "mario_big_jump" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721343 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_mario_big_jump_right.sv(8) " "Net \"mem.data_a\" at ram_mario_big_jump_right.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_big_jump_right.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_jump_right.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721345 "|lab8|Color_Mapper:color_instance|ram_mario_big_jump_right:mario_big_jump"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_mario_big_jump_right.sv(8) " "Net \"mem.waddr_a\" at ram_mario_big_jump_right.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_big_jump_right.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_jump_right.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721345 "|lab8|Color_Mapper:color_instance|ram_mario_big_jump_right:mario_big_jump"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_mario_big_jump_right.sv(8) " "Net \"mem.we_a\" at ram_mario_big_jump_right.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_big_jump_right.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_jump_right.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721345 "|lab8|Color_Mapper:color_instance|ram_mario_big_jump_right:mario_big_jump"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mario_big_walk_right_1 Color_Mapper:color_instance\|ram_mario_big_walk_right_1:mario_big_walk_1 " "Elaborating entity \"ram_mario_big_walk_right_1\" for hierarchy \"Color_Mapper:color_instance\|ram_mario_big_walk_right_1:mario_big_walk_1\"" {  } { { "HDL/Color_Mapper.sv" "mario_big_walk_1" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721350 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_mario_big_walk_right_1.sv(8) " "Net \"mem.data_a\" at ram_mario_big_walk_right_1.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_big_walk_right_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_walk_right_1.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721352 "|lab8|Color_Mapper:color_instance|ram_mario_big_walk_right_1:mario_big_walk_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_mario_big_walk_right_1.sv(8) " "Net \"mem.waddr_a\" at ram_mario_big_walk_right_1.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_big_walk_right_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_walk_right_1.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721352 "|lab8|Color_Mapper:color_instance|ram_mario_big_walk_right_1:mario_big_walk_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_mario_big_walk_right_1.sv(8) " "Net \"mem.we_a\" at ram_mario_big_walk_right_1.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_big_walk_right_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_walk_right_1.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721352 "|lab8|Color_Mapper:color_instance|ram_mario_big_walk_right_1:mario_big_walk_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mario_big_walk_right_2 Color_Mapper:color_instance\|ram_mario_big_walk_right_2:mario_big_walk_2 " "Elaborating entity \"ram_mario_big_walk_right_2\" for hierarchy \"Color_Mapper:color_instance\|ram_mario_big_walk_right_2:mario_big_walk_2\"" {  } { { "HDL/Color_Mapper.sv" "mario_big_walk_2" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721358 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_mario_big_walk_right_2.sv(8) " "Net \"mem.data_a\" at ram_mario_big_walk_right_2.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_big_walk_right_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_walk_right_2.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721359 "|lab8|Color_Mapper:color_instance|ram_mario_big_walk_right_2:mario_big_walk_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_mario_big_walk_right_2.sv(8) " "Net \"mem.waddr_a\" at ram_mario_big_walk_right_2.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_big_walk_right_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_walk_right_2.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721359 "|lab8|Color_Mapper:color_instance|ram_mario_big_walk_right_2:mario_big_walk_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_mario_big_walk_right_2.sv(8) " "Net \"mem.we_a\" at ram_mario_big_walk_right_2.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_big_walk_right_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_walk_right_2.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721360 "|lab8|Color_Mapper:color_instance|ram_mario_big_walk_right_2:mario_big_walk_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mario_big_walk_right_3 Color_Mapper:color_instance\|ram_mario_big_walk_right_3:mario_big_walk_3 " "Elaborating entity \"ram_mario_big_walk_right_3\" for hierarchy \"Color_Mapper:color_instance\|ram_mario_big_walk_right_3:mario_big_walk_3\"" {  } { { "HDL/Color_Mapper.sv" "mario_big_walk_3" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721365 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_mario_big_walk_right_3.sv(8) " "Net \"mem.data_a\" at ram_mario_big_walk_right_3.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_big_walk_right_3.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_walk_right_3.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721367 "|lab8|Color_Mapper:color_instance|ram_mario_big_walk_right_3:mario_big_walk_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_mario_big_walk_right_3.sv(8) " "Net \"mem.waddr_a\" at ram_mario_big_walk_right_3.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_big_walk_right_3.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_walk_right_3.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721367 "|lab8|Color_Mapper:color_instance|ram_mario_big_walk_right_3:mario_big_walk_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_mario_big_walk_right_3.sv(8) " "Net \"mem.we_a\" at ram_mario_big_walk_right_3.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_big_walk_right_3.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_walk_right_3.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721367 "|lab8|Color_Mapper:color_instance|ram_mario_big_walk_right_3:mario_big_walk_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mario_dead Color_Mapper:color_instance\|ram_mario_dead:mario_dead " "Elaborating entity \"ram_mario_dead\" for hierarchy \"Color_Mapper:color_instance\|ram_mario_dead:mario_dead\"" {  } { { "HDL/Color_Mapper.sv" "mario_dead" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721373 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_mario_dead.sv(8) " "Net \"mem.data_a\" at ram_mario_dead.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_dead.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_dead.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721374 "|lab8|Color_Mapper:color_instance|ram_mario_dead:mario_dead"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_mario_dead.sv(8) " "Net \"mem.waddr_a\" at ram_mario_dead.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_dead.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_dead.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721374 "|lab8|Color_Mapper:color_instance|ram_mario_dead:mario_dead"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_mario_dead.sv(8) " "Net \"mem.we_a\" at ram_mario_dead.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mario_dead.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_dead.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721374 "|lab8|Color_Mapper:color_instance|ram_mario_dead:mario_dead"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_goomba_walk_1 Color_Mapper:color_instance\|ram_goomba_walk_1:goomba_walk_1 " "Elaborating entity \"ram_goomba_walk_1\" for hierarchy \"Color_Mapper:color_instance\|ram_goomba_walk_1:goomba_walk_1\"" {  } { { "HDL/Color_Mapper.sv" "goomba_walk_1" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721379 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_goomba_walk_1.sv(8) " "Net \"mem.data_a\" at ram_goomba_walk_1.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_goomba_walk_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_goomba_walk_1.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721380 "|lab8|Color_Mapper:color_instance|ram_goomba_walk_1:goomba_walk_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_goomba_walk_1.sv(8) " "Net \"mem.waddr_a\" at ram_goomba_walk_1.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_goomba_walk_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_goomba_walk_1.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721380 "|lab8|Color_Mapper:color_instance|ram_goomba_walk_1:goomba_walk_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_goomba_walk_1.sv(8) " "Net \"mem.we_a\" at ram_goomba_walk_1.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_goomba_walk_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_goomba_walk_1.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721380 "|lab8|Color_Mapper:color_instance|ram_goomba_walk_1:goomba_walk_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_goomba_walk_2 Color_Mapper:color_instance\|ram_goomba_walk_2:goomba_walk_2 " "Elaborating entity \"ram_goomba_walk_2\" for hierarchy \"Color_Mapper:color_instance\|ram_goomba_walk_2:goomba_walk_2\"" {  } { { "HDL/Color_Mapper.sv" "goomba_walk_2" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721385 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_goomba_walk_2.sv(8) " "Net \"mem.data_a\" at ram_goomba_walk_2.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_goomba_walk_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_goomba_walk_2.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721388 "|lab8|Color_Mapper:color_instance|ram_goomba_walk_2:goomba_walk_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_goomba_walk_2.sv(8) " "Net \"mem.waddr_a\" at ram_goomba_walk_2.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_goomba_walk_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_goomba_walk_2.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721388 "|lab8|Color_Mapper:color_instance|ram_goomba_walk_2:goomba_walk_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_goomba_walk_2.sv(8) " "Net \"mem.we_a\" at ram_goomba_walk_2.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_goomba_walk_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_goomba_walk_2.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721388 "|lab8|Color_Mapper:color_instance|ram_goomba_walk_2:goomba_walk_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_goomba_squished Color_Mapper:color_instance\|ram_goomba_squished:goomba_squished " "Elaborating entity \"ram_goomba_squished\" for hierarchy \"Color_Mapper:color_instance\|ram_goomba_squished:goomba_squished\"" {  } { { "HDL/Color_Mapper.sv" "goomba_squished" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721394 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_goomba_squished.sv(8) " "Net \"mem.data_a\" at ram_goomba_squished.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_goomba_squished.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_goomba_squished.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721395 "|lab8|Color_Mapper:color_instance|ram_goomba_squished:goomba_squished"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_goomba_squished.sv(8) " "Net \"mem.waddr_a\" at ram_goomba_squished.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_goomba_squished.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_goomba_squished.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721395 "|lab8|Color_Mapper:color_instance|ram_goomba_squished:goomba_squished"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_goomba_squished.sv(8) " "Net \"mem.we_a\" at ram_goomba_squished.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_goomba_squished.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_goomba_squished.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721395 "|lab8|Color_Mapper:color_instance|ram_goomba_squished:goomba_squished"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_qblock_blink_1 Color_Mapper:color_instance\|ram_qblock_blink_1:qblock_blink_1 " "Elaborating entity \"ram_qblock_blink_1\" for hierarchy \"Color_Mapper:color_instance\|ram_qblock_blink_1:qblock_blink_1\"" {  } { { "HDL/Color_Mapper.sv" "qblock_blink_1" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721401 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_qblock_blink_1.sv(8) " "Net \"mem.data_a\" at ram_qblock_blink_1.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_qblock_blink_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_qblock_blink_1.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721402 "|lab8|Color_Mapper:color_instance|ram_qblock_blink_1:qblock_blink_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_qblock_blink_1.sv(8) " "Net \"mem.waddr_a\" at ram_qblock_blink_1.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_qblock_blink_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_qblock_blink_1.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721402 "|lab8|Color_Mapper:color_instance|ram_qblock_blink_1:qblock_blink_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_qblock_blink_1.sv(8) " "Net \"mem.we_a\" at ram_qblock_blink_1.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_qblock_blink_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_qblock_blink_1.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721402 "|lab8|Color_Mapper:color_instance|ram_qblock_blink_1:qblock_blink_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_qblock_blink_2 Color_Mapper:color_instance\|ram_qblock_blink_2:qblock_blink_2 " "Elaborating entity \"ram_qblock_blink_2\" for hierarchy \"Color_Mapper:color_instance\|ram_qblock_blink_2:qblock_blink_2\"" {  } { { "HDL/Color_Mapper.sv" "qblock_blink_2" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721407 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_qblock_blink_2.sv(8) " "Net \"mem.data_a\" at ram_qblock_blink_2.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_qblock_blink_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_qblock_blink_2.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721409 "|lab8|Color_Mapper:color_instance|ram_qblock_blink_2:qblock_blink_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_qblock_blink_2.sv(8) " "Net \"mem.waddr_a\" at ram_qblock_blink_2.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_qblock_blink_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_qblock_blink_2.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721409 "|lab8|Color_Mapper:color_instance|ram_qblock_blink_2:qblock_blink_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_qblock_blink_2.sv(8) " "Net \"mem.we_a\" at ram_qblock_blink_2.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_qblock_blink_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_qblock_blink_2.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721409 "|lab8|Color_Mapper:color_instance|ram_qblock_blink_2:qblock_blink_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_qblock_empty Color_Mapper:color_instance\|ram_qblock_empty:qblock_empty " "Elaborating entity \"ram_qblock_empty\" for hierarchy \"Color_Mapper:color_instance\|ram_qblock_empty:qblock_empty\"" {  } { { "HDL/Color_Mapper.sv" "qblock_empty" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721414 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_qblock_empty.sv(8) " "Net \"mem.data_a\" at ram_qblock_empty.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_qblock_empty.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_qblock_empty.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721416 "|lab8|Color_Mapper:color_instance|ram_qblock_empty:qblock_empty"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_qblock_empty.sv(8) " "Net \"mem.waddr_a\" at ram_qblock_empty.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_qblock_empty.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_qblock_empty.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721416 "|lab8|Color_Mapper:color_instance|ram_qblock_empty:qblock_empty"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_qblock_empty.sv(8) " "Net \"mem.we_a\" at ram_qblock_empty.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_qblock_empty.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_qblock_empty.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721417 "|lab8|Color_Mapper:color_instance|ram_qblock_empty:qblock_empty"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_coin_spin_1 Color_Mapper:color_instance\|ram_coin_spin_1:coin_spin_1 " "Elaborating entity \"ram_coin_spin_1\" for hierarchy \"Color_Mapper:color_instance\|ram_coin_spin_1:coin_spin_1\"" {  } { { "HDL/Color_Mapper.sv" "coin_spin_1" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721422 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_coin_spin_1.sv(8) " "Net \"mem.data_a\" at ram_coin_spin_1.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_coin_spin_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_1.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721424 "|lab8|Color_Mapper:color_instance|ram_coin_spin_1:coin_spin_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_coin_spin_1.sv(8) " "Net \"mem.waddr_a\" at ram_coin_spin_1.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_coin_spin_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_1.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721424 "|lab8|Color_Mapper:color_instance|ram_coin_spin_1:coin_spin_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_coin_spin_1.sv(8) " "Net \"mem.we_a\" at ram_coin_spin_1.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_coin_spin_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_1.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721424 "|lab8|Color_Mapper:color_instance|ram_coin_spin_1:coin_spin_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_coin_spin_2 Color_Mapper:color_instance\|ram_coin_spin_2:coin_spin_2 " "Elaborating entity \"ram_coin_spin_2\" for hierarchy \"Color_Mapper:color_instance\|ram_coin_spin_2:coin_spin_2\"" {  } { { "HDL/Color_Mapper.sv" "coin_spin_2" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721429 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_coin_spin_2.sv(8) " "Net \"mem.data_a\" at ram_coin_spin_2.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_coin_spin_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_2.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721431 "|lab8|Color_Mapper:color_instance|ram_coin_spin_2:coin_spin_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_coin_spin_2.sv(8) " "Net \"mem.waddr_a\" at ram_coin_spin_2.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_coin_spin_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_2.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721431 "|lab8|Color_Mapper:color_instance|ram_coin_spin_2:coin_spin_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_coin_spin_2.sv(8) " "Net \"mem.we_a\" at ram_coin_spin_2.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_coin_spin_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_2.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721431 "|lab8|Color_Mapper:color_instance|ram_coin_spin_2:coin_spin_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_coin_spin_3 Color_Mapper:color_instance\|ram_coin_spin_3:coin_spin_3 " "Elaborating entity \"ram_coin_spin_3\" for hierarchy \"Color_Mapper:color_instance\|ram_coin_spin_3:coin_spin_3\"" {  } { { "HDL/Color_Mapper.sv" "coin_spin_3" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721437 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_coin_spin_3.sv(8) " "Net \"mem.data_a\" at ram_coin_spin_3.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_coin_spin_3.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_3.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721439 "|lab8|Color_Mapper:color_instance|ram_coin_spin_3:coin_spin_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_coin_spin_3.sv(8) " "Net \"mem.waddr_a\" at ram_coin_spin_3.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_coin_spin_3.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_3.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721439 "|lab8|Color_Mapper:color_instance|ram_coin_spin_3:coin_spin_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_coin_spin_3.sv(8) " "Net \"mem.we_a\" at ram_coin_spin_3.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_coin_spin_3.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_3.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721439 "|lab8|Color_Mapper:color_instance|ram_coin_spin_3:coin_spin_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_coin_spin_4 Color_Mapper:color_instance\|ram_coin_spin_4:coin_spin_4 " "Elaborating entity \"ram_coin_spin_4\" for hierarchy \"Color_Mapper:color_instance\|ram_coin_spin_4:coin_spin_4\"" {  } { { "HDL/Color_Mapper.sv" "coin_spin_4" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721443 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_coin_spin_4.sv(8) " "Net \"mem.data_a\" at ram_coin_spin_4.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_coin_spin_4.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_4.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721444 "|lab8|Color_Mapper:color_instance|ram_coin_spin_4:coin_spin_4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_coin_spin_4.sv(8) " "Net \"mem.waddr_a\" at ram_coin_spin_4.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_coin_spin_4.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_4.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721444 "|lab8|Color_Mapper:color_instance|ram_coin_spin_4:coin_spin_4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_coin_spin_4.sv(8) " "Net \"mem.we_a\" at ram_coin_spin_4.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_coin_spin_4.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_4.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721445 "|lab8|Color_Mapper:color_instance|ram_coin_spin_4:coin_spin_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mush Color_Mapper:color_instance\|ram_mush:mush " "Elaborating entity \"ram_mush\" for hierarchy \"Color_Mapper:color_instance\|ram_mush:mush\"" {  } { { "HDL/Color_Mapper.sv" "mush" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721450 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_mush.sv(8) " "Net \"mem.data_a\" at ram_mush.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mush.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mush.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721453 "|lab8|Color_Mapper:color_instance|ram_mush:mush"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_mush.sv(8) " "Net \"mem.waddr_a\" at ram_mush.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mush.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mush.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721453 "|lab8|Color_Mapper:color_instance|ram_mush:mush"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_mush.sv(8) " "Net \"mem.we_a\" at ram_mush.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_mush.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mush.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721453 "|lab8|Color_Mapper:color_instance|ram_mush:mush"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_fball_up Color_Mapper:color_instance\|ram_fball_up:fball_up " "Elaborating entity \"ram_fball_up\" for hierarchy \"Color_Mapper:color_instance\|ram_fball_up:fball_up\"" {  } { { "HDL/Color_Mapper.sv" "fball_up" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721458 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_fball_up.sv(8) " "Net \"mem.data_a\" at ram_fball_up.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_fball_up.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_fball_up.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721459 "|lab8|Color_Mapper:color_instance|ram_fball_up:fball_up"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_fball_up.sv(8) " "Net \"mem.waddr_a\" at ram_fball_up.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_fball_up.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_fball_up.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721459 "|lab8|Color_Mapper:color_instance|ram_fball_up:fball_up"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_fball_up.sv(8) " "Net \"mem.we_a\" at ram_fball_up.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_fball_up.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_fball_up.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721459 "|lab8|Color_Mapper:color_instance|ram_fball_up:fball_up"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_fball_down Color_Mapper:color_instance\|ram_fball_down:fball_down " "Elaborating entity \"ram_fball_down\" for hierarchy \"Color_Mapper:color_instance\|ram_fball_down:fball_down\"" {  } { { "HDL/Color_Mapper.sv" "fball_down" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721465 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_fball_down.sv(8) " "Net \"mem.data_a\" at ram_fball_down.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_fball_down.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_fball_down.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721467 "|lab8|Color_Mapper:color_instance|ram_fball_down:fball_down"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_fball_down.sv(8) " "Net \"mem.waddr_a\" at ram_fball_down.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_fball_down.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_fball_down.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721467 "|lab8|Color_Mapper:color_instance|ram_fball_down:fball_down"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_fball_down.sv(8) " "Net \"mem.we_a\" at ram_fball_down.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "ram/ram_fball_down.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_fball_down.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728972721467 "|lab8|Color_Mapper:color_instance|ram_fball_down:fball_down"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fball fball:fball_r3_1 " "Elaborating entity \"fball\" for hierarchy \"fball:fball_r3_1\"" {  } { { "HDL/lab8.sv" "fball_r3_1" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721473 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fball.sv(169) " "Verilog HDL assignment warning at fball.sv(169): truncated value with size 32 to match size of target (9)" {  } { { "HDL/fball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/fball.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972721476 "|lab8|fball:fball_r3_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qblock qblock:qblock_r1_1 " "Elaborating entity \"qblock\" for hierarchy \"qblock:qblock_r1_1\"" {  } { { "HDL/lab8.sv" "qblock_r1_1" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721491 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Qblock_X_Pos_in qblock.sv(27) " "Verilog HDL or VHDL warning at qblock.sv(27): object \"Qblock_X_Pos_in\" assigned a value but never read" {  } { { "HDL/qblock.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/qblock.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728972721492 "|lab8|qblock:qblock_r1_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Qblock_Y_Pos_in qblock.sv(27) " "Verilog HDL or VHDL warning at qblock.sv(27): object \"Qblock_Y_Pos_in\" assigned a value but never read" {  } { { "HDL/qblock.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/qblock.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728972721492 "|lab8|qblock:qblock_r1_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 qblock.sv(126) " "Verilog HDL assignment warning at qblock.sv(126): truncated value with size 10 to match size of target (9)" {  } { { "HDL/qblock.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/qblock.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972721494 "|lab8|qblock:qblock_r1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin coin:coin_r1_1 " "Elaborating entity \"coin\" for hierarchy \"coin:coin_r1_1\"" {  } { { "HDL/lab8.sv" "coin_r1_1" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721504 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Coin_X_Pos_in coin.sv(29) " "Verilog HDL or VHDL warning at coin.sv(29): object \"Coin_X_Pos_in\" assigned a value but never read" {  } { { "HDL/coin.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/coin.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728972721505 "|lab8|coin:coin_r1_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Coin_Y_Pos_in coin.sv(29) " "Verilog HDL or VHDL warning at coin.sv(29): object \"Coin_Y_Pos_in\" assigned a value but never read" {  } { { "HDL/coin.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/coin.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728972721505 "|lab8|coin:coin_r1_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 coin.sv(128) " "Verilog HDL assignment warning at coin.sv(128): truncated value with size 10 to match size of target (9)" {  } { { "HDL/coin.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/coin.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972721507 "|lab8|coin:coin_r1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mush mush:mush_r1_1 " "Elaborating entity \"mush\" for hierarchy \"mush:mush_r1_1\"" {  } { { "HDL/lab8.sv" "mush_r1_1" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721518 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mush.sv(192) " "Verilog HDL assignment warning at mush.sv(192): truncated value with size 32 to match size of target (10)" {  } { { "HDL/mush.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/mush.sv" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972721525 "|lab8|mush:mush_r1_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mush.sv(197) " "Verilog HDL assignment warning at mush.sv(197): truncated value with size 32 to match size of target (10)" {  } { { "HDL/mush.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/mush.sv" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972721525 "|lab8|mush:mush_r1_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mush.sv(212) " "Verilog HDL assignment warning at mush.sv(212): truncated value with size 32 to match size of target (10)" {  } { { "HDL/mush.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/mush.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972721526 "|lab8|mush:mush_r1_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mush.sv(225) " "Verilog HDL assignment warning at mush.sv(225): truncated value with size 32 to match size of target (10)" {  } { { "HDL/mush.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/mush.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972721526 "|lab8|mush:mush_r1_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mush.sv(251) " "Verilog HDL assignment warning at mush.sv(251): truncated value with size 32 to match size of target (9)" {  } { { "HDL/mush.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/mush.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972721528 "|lab8|mush:mush_r1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logo logo:title_logo " "Elaborating entity \"logo\" for hierarchy \"logo:title_logo\"" {  } { { "HDL/lab8.sv" "title_logo" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 logo.sv(22) " "Verilog HDL assignment warning at logo.sv(22): truncated value with size 32 to match size of target (16)" {  } { { "HDL/logo.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/logo.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728972721588 "|lab8|logo:title_logo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "HDL/lab8.sv" "hex_inst_0" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972721595 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "DrawX down_left_collision 32 10 " "Port \"DrawX\" on the entity instantiation of \"down_left_collision\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "HDL/goomba.sv" "down_left_collision" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1728972721842 "|lab8|goomba_controller:gc|goomba:r1_1|wall:down_left_collision"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "DrawY down_left_collision 32 10 " "Port \"DrawY\" on the entity instantiation of \"down_left_collision\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "HDL/goomba.sv" "down_left_collision" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1728972721842 "|lab8|goomba_controller:gc|goomba:r1_1|wall:down_left_collision"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "DrawX down_right_collision 32 10 " "Port \"DrawX\" on the entity instantiation of \"down_right_collision\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "HDL/goomba.sv" "down_right_collision" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1728972721842 "|lab8|goomba_controller:gc|goomba:r1_1|wall:down_right_collision"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "DrawY down_right_collision 32 10 " "Port \"DrawY\" on the entity instantiation of \"down_right_collision\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "HDL/goomba.sv" "down_right_collision" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1728972721843 "|lab8|goomba_controller:gc|goomba:r1_1|wall:down_right_collision"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "DrawY down_collision 32 10 " "Port \"DrawY\" on the entity instantiation of \"down_collision\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "HDL/goomba.sv" "down_collision" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1728972721843 "|lab8|goomba_controller:gc|goomba:r1_1|wall:down_collision"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "DrawX down_left_collision 32 10 " "Port \"DrawX\" on the entity instantiation of \"down_left_collision\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "HDL/goomba.sv" "down_left_collision" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1728972721849 "|lab8|goomba_controller:gc|goomba:r1_1|wall:down_left_collision"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "DrawY down_left_collision 32 10 " "Port \"DrawY\" on the entity instantiation of \"down_left_collision\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "HDL/goomba.sv" "down_left_collision" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1728972721849 "|lab8|goomba_controller:gc|goomba:r1_1|wall:down_left_collision"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "DrawX down_right_collision 32 10 " "Port \"DrawX\" on the entity instantiation of \"down_right_collision\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "HDL/goomba.sv" "down_right_collision" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1728972721850 "|lab8|goomba_controller:gc|goomba:r1_1|wall:down_right_collision"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "DrawY down_right_collision 32 10 " "Port \"DrawY\" on the entity instantiation of \"down_right_collision\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "HDL/goomba.sv" "down_right_collision" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1728972721850 "|lab8|goomba_controller:gc|goomba:r1_1|wall:down_right_collision"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "DrawY down_collision 32 10 " "Port \"DrawY\" on the entity instantiation of \"down_collision\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "HDL/goomba.sv" "down_collision" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1728972721851 "|lab8|goomba_controller:gc|goomba:r1_1|wall:down_collision"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "DrawX down_left_collision 32 10 " "Port \"DrawX\" on the entity instantiation of \"down_left_collision\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "HDL/goomba.sv" "down_left_collision" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1728972721856 "|lab8|goomba_controller:gc|goomba:r1_1|wall:down_left_collision"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "DrawY down_left_collision 32 10 " "Port \"DrawY\" on the entity instantiation of \"down_left_collision\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "HDL/goomba.sv" "down_left_collision" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1728972721856 "|lab8|goomba_controller:gc|goomba:r1_1|wall:down_left_collision"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "DrawX down_right_collision 32 10 " "Port \"DrawX\" on the entity instantiation of \"down_right_collision\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "HDL/goomba.sv" "down_right_collision" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1728972721856 "|lab8|goomba_controller:gc|goomba:r1_1|wall:down_right_collision"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "DrawY down_right_collision 32 10 " "Port \"DrawY\" on the entity instantiation of \"down_right_collision\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "HDL/goomba.sv" "down_right_collision" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1728972721857 "|lab8|goomba_controller:gc|goomba:r1_1|wall:down_right_collision"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "DrawY down_collision 32 10 " "Port \"DrawY\" on the entity instantiation of \"down_collision\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "HDL/goomba.sv" "down_collision" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1728972721857 "|lab8|goomba_controller:gc|goomba:r1_1|wall:down_collision"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "27 " "Found 27 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_tile_brick:brick_tiles\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_tile_brick:brick_tiles\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_tile_brick.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_tile_brick.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_tile_ground:ground_tiles\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_tile_ground:ground_tiles\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_tile_ground.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_tile_ground.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_qblock_empty:qblock_empty\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_qblock_empty:qblock_empty\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_qblock_empty.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_qblock_empty.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_qblock_blink_2:qblock_blink_2\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_qblock_blink_2:qblock_blink_2\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_qblock_blink_2.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_qblock_blink_2.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_qblock_blink_1:qblock_blink_1\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_qblock_blink_1:qblock_blink_1\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_qblock_blink_1.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_qblock_blink_1.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_coin_spin_4:coin_spin_4\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_coin_spin_4:coin_spin_4\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_coin_spin_4.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_4.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_coin_spin_3:coin_spin_3\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_coin_spin_3:coin_spin_3\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_coin_spin_3.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_3.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_coin_spin_2:coin_spin_2\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_coin_spin_2:coin_spin_2\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_coin_spin_2.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_2.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_coin_spin_1:coin_spin_1\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_coin_spin_1:coin_spin_1\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_coin_spin_1.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_1.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_goomba_walk_2:goomba_walk_2\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_goomba_walk_2:goomba_walk_2\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_goomba_walk_2.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_goomba_walk_2.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_goomba_walk_1:goomba_walk_1\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_goomba_walk_1:goomba_walk_1\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_goomba_walk_1.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_goomba_walk_1.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_goomba_squished:goomba_squished\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_goomba_squished:goomba_squished\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_goomba_squished.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_goomba_squished.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_fball_down:fball_down\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_fball_down:fball_down\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_fball_down.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_fball_down.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_fball_up:fball_up\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_fball_up:fball_up\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_fball_up.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_fball_up.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_mush:mush\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_mush:mush\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_mush.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mush.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_mario_jump_right:mario_jump\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_mario_jump_right:mario_jump\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_mario_jump_right.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_jump_right.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_mario_still_right:mario_still\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_mario_still_right:mario_still\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_mario_still_right.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_still_right.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_mario_walk_right_3:mario_walk_3\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_mario_walk_right_3:mario_walk_3\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_mario_walk_right_3.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_walk_right_3.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_mario_walk_right_2:mario_walk_2\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_mario_walk_right_2:mario_walk_2\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_mario_walk_right_2.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_walk_right_2.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_mario_walk_right_1:mario_walk_1\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_mario_walk_right_1:mario_walk_1\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_mario_walk_right_1.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_walk_right_1.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_mario_big_jump_right:mario_big_jump\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_mario_big_jump_right:mario_big_jump\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_mario_big_jump_right.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_jump_right.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_mario_big_still_right:mario_big_still\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_mario_big_still_right:mario_big_still\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_mario_big_still_right.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_still_right.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_mario_big_walk_right_3:mario_big_walk_3\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_mario_big_walk_right_3:mario_big_walk_3\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_mario_big_walk_right_3.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_walk_right_3.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_mario_big_walk_right_2:mario_big_walk_2\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_mario_big_walk_right_2:mario_big_walk_2\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_mario_big_walk_right_2.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_walk_right_2.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_mario_big_walk_right_1:mario_big_walk_1\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_mario_big_walk_right_1:mario_big_walk_1\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_mario_big_walk_right_1.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_walk_right_1.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_mario_dead:mario_dead\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_mario_dead:mario_dead\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_mario_dead.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_dead.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Color_Mapper:color_instance\|ram_logo:logo\|mem " "RAM logic \"Color_Mapper:color_instance\|ram_logo:logo\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram/ram_logo.sv" "mem" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_logo.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728972727151 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1728972727151 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 400 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_tile_brick_c044c9e0.hdl.mif " "Memory depth (512) in the design file differs from memory depth (400) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_tile_brick_c044c9e0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727160 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 400 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_tile_ground_a33874b7.hdl.mif " "Memory depth (512) in the design file differs from memory depth (400) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_tile_ground_a33874b7.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727163 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 400 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_qblock_empty_b585d148.hdl.mif " "Memory depth (512) in the design file differs from memory depth (400) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_qblock_empty_b585d148.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727165 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 400 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_qblock_blink_2_aa3bc9d5.hdl.mif " "Memory depth (512) in the design file differs from memory depth (400) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_qblock_blink_2_aa3bc9d5.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727168 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 400 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_qblock_blink_1_aa3bc9d4.hdl.mif " "Memory depth (512) in the design file differs from memory depth (400) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_qblock_blink_1_aa3bc9d4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727171 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 400 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_coin_spin_4_fa67a3c0.hdl.mif " "Memory depth (512) in the design file differs from memory depth (400) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_coin_spin_4_fa67a3c0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727174 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 400 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_coin_spin_3_fa67a3c3.hdl.mif " "Memory depth (512) in the design file differs from memory depth (400) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_coin_spin_3_fa67a3c3.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727177 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 400 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_coin_spin_2_fa67a3c2.hdl.mif " "Memory depth (512) in the design file differs from memory depth (400) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_coin_spin_2_fa67a3c2.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727179 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 400 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_coin_spin_1_fa67a3cd.hdl.mif " "Memory depth (512) in the design file differs from memory depth (400) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_coin_spin_1_fa67a3cd.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727183 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 441 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_goomba_walk_2_eba0ee55.hdl.mif " "Memory depth (512) in the design file differs from memory depth (441) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_goomba_walk_2_eba0ee55.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727187 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 441 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_goomba_walk_1_eba0ee54.hdl.mif " "Memory depth (512) in the design file differs from memory depth (441) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_goomba_walk_1_eba0ee54.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727190 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 441 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_goomba_squished_1ad06012.hdl.mif " "Memory depth (512) in the design file differs from memory depth (441) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_goomba_squished_1ad06012.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727192 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 441 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_fball_down_61523d12.hdl.mif " "Memory depth (512) in the design file differs from memory depth (441) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_fball_down_61523d12.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727196 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 441 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_fball_up_df6d742f.hdl.mif " "Memory depth (512) in the design file differs from memory depth (441) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_fball_up_df6d742f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727198 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 441 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mush_bedcd6b.hdl.mif " "Memory depth (512) in the design file differs from memory depth (441) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mush_bedcd6b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727202 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 441 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_jump_right_4b7ad62f.hdl.mif " "Memory depth (512) in the design file differs from memory depth (441) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_jump_right_4b7ad62f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727206 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 441 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_still_right_2ceb68c6.hdl.mif " "Memory depth (512) in the design file differs from memory depth (441) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_still_right_2ceb68c6.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727209 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 441 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_walk_right_3_31449302.hdl.mif " "Memory depth (512) in the design file differs from memory depth (441) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_walk_right_3_31449302.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727211 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 441 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_walk_right_2_31449305.hdl.mif " "Memory depth (512) in the design file differs from memory depth (441) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_walk_right_2_31449305.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727214 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 441 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_walk_right_1_31449304.hdl.mif " "Memory depth (512) in the design file differs from memory depth (441) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_walk_right_1_31449304.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727218 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 861 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_big_jump_right_a65a6d92.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (861) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_big_jump_right_a65a6d92.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727223 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 861 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_big_still_right_143d3506.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (861) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_big_still_right_143d3506.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727227 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 861 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_big_walk_right_3_db0669f4.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (861) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_big_walk_right_3_db0669f4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727231 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 861 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_big_walk_right_2_db0669f5.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (861) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_big_walk_right_2_db0669f5.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727235 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 861 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_big_walk_right_1_db0669f6.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (861) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_big_walk_right_1_db0669f6.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727239 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 441 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_dead_f6f42ca4.hdl.mif " "Memory depth (512) in the design file differs from memory depth (441) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_mario_dead_f6f42ca4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727242 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65536 61952 D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_logo_bca4e09.hdl.mif " "Memory depth (65536) in the design file differs from memory depth (61952) in the Memory Initialization File \"D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/Mario.ram0_ram_logo_bca4e09.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1728972727456 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "38 " "Inferred 38 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wall:wall_instance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wall:wall_instance\|Mod0\"" {  } { { "HDL/wall.sv" "Mod0" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/wall.sv" 272 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:ball_instance\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:ball_instance\|Mod1\"" {  } { { "HDL/ball.sv" "Mod1" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 263 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:ball_instance\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:ball_instance\|Mod2\"" {  } { { "HDL/ball.sv" "Mod2" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 286 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:ball_instance\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:ball_instance\|Mod3\"" {  } { { "HDL/ball.sv" "Mod3" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 326 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ball:ball_instance\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ball:ball_instance\|Mult1\"" {  } { { "HDL/ball.sv" "Mult1" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 610 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ball:ball_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ball:ball_instance\|Mult0\"" {  } { { "HDL/ball.sv" "Mult0" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 608 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mush:mush_r1_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mush:mush_r1_1\|Mult0\"" {  } { { "HDL/mush.sv" "Mult0" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/mush.sv" 251 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wall:wall_instance\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wall:wall_instance\|Mod1\"" {  } { { "HDL/wall.sv" "Mod1" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/wall.sv" 272 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "qblock:qblock_r2_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"qblock:qblock_r2_1\|Mod0\"" {  } { { "HDL/qblock.sv" "Mod0" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/qblock.sv" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "qblock:qblock_r1_2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"qblock:qblock_r1_2\|Mod0\"" {  } { { "HDL/qblock.sv" "Mod0" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/qblock.sv" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "goomba_controller:gc\|goomba:r3_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"goomba_controller:gc\|goomba:r3_1\|Mult0\"" {  } { { "HDL/goomba.sv" "Mult0" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 287 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "goomba_controller:gc\|goomba:r2_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"goomba_controller:gc\|goomba:r2_1\|Mult0\"" {  } { { "HDL/goomba.sv" "Mult0" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 287 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "goomba_controller:gc\|goomba:r1_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"goomba_controller:gc\|goomba:r1_1\|Mult0\"" {  } { { "HDL/goomba.sv" "Mult0" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 287 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "goomba_controller:gc\|goomba:r1_2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"goomba_controller:gc\|goomba:r1_2\|Mult0\"" {  } { { "HDL/goomba.sv" "Mult0" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 287 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fball:fball_r3_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fball:fball_r3_1\|Mod0\"" {  } { { "HDL/fball.sv" "Mod0" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/fball.sv" 113 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "goomba_controller:gc\|goomba:r2_1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"goomba_controller:gc\|goomba:r2_1\|Mod1\"" {  } { { "HDL/goomba.sv" "Mod1" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 184 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "goomba_controller:gc\|goomba:r1_2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"goomba_controller:gc\|goomba:r1_2\|Mod1\"" {  } { { "HDL/goomba.sv" "Mod1" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 184 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "coin:coin_r2_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"coin:coin_r2_1\|Mod0\"" {  } { { "HDL/coin.sv" "Mod0" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/coin.sv" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "coin:coin_r1_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"coin:coin_r1_1\|Mod0\"" {  } { { "HDL/coin.sv" "Mod0" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/coin.sv" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fball:fball_r3_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fball:fball_r3_1\|Mult0\"" {  } { { "HDL/fball.sv" "Mult0" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/fball.sv" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "logo:title_logo\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"logo:title_logo\|Mult0\"" {  } { { "HDL/logo.sv" "Mult0" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/logo.sv" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:ball_instance\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:ball_instance\|Mod4\"" {  } { { "HDL/ball.sv" "Mod4" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 524 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:ball_instance\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:ball_instance\|Mod5\"" {  } { { "HDL/ball.sv" "Mod5" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 563 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:ball_instance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:ball_instance\|Mod0\"" {  } { { "HDL/ball.sv" "Mod0" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 229 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "goomba_controller:gc\|goomba:r1_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"goomba_controller:gc\|goomba:r1_1\|Mod0\"" {  } { { "HDL/goomba.sv" "Mod0" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 168 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "goomba_controller:gc\|goomba:r2_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"goomba_controller:gc\|goomba:r2_1\|Mod0\"" {  } { { "HDL/goomba.sv" "Mod0" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 168 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "goomba_controller:gc\|goomba:r3_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"goomba_controller:gc\|goomba:r3_1\|Mod0\"" {  } { { "HDL/goomba.sv" "Mod0" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 168 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mush:mush_r1_1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mush:mush_r1_1\|Mod2\"" {  } { { "HDL/mush.sv" "Mod2" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/mush.sv" 212 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mush:mush_r1_1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mush:mush_r1_1\|Mod1\"" {  } { { "HDL/mush.sv" "Mod1" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/mush.sv" 197 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "goomba_controller:gc\|goomba:r1_1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"goomba_controller:gc\|goomba:r1_1\|Mod3\"" {  } { { "HDL/goomba.sv" "Mod3" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 248 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "goomba_controller:gc\|goomba:r1_1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"goomba_controller:gc\|goomba:r1_1\|Mod2\"" {  } { { "HDL/goomba.sv" "Mod2" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 222 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "goomba_controller:gc\|goomba:r1_2\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"goomba_controller:gc\|goomba:r1_2\|Mod3\"" {  } { { "HDL/goomba.sv" "Mod3" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 248 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "goomba_controller:gc\|goomba:r1_2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"goomba_controller:gc\|goomba:r1_2\|Mod2\"" {  } { { "HDL/goomba.sv" "Mod2" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 222 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "goomba_controller:gc\|goomba:r2_1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"goomba_controller:gc\|goomba:r2_1\|Mod3\"" {  } { { "HDL/goomba.sv" "Mod3" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 248 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "goomba_controller:gc\|goomba:r2_1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"goomba_controller:gc\|goomba:r2_1\|Mod2\"" {  } { { "HDL/goomba.sv" "Mod2" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 222 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "goomba_controller:gc\|goomba:r3_1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"goomba_controller:gc\|goomba:r3_1\|Mod3\"" {  } { { "HDL/goomba.sv" "Mod3" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 248 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "goomba_controller:gc\|goomba:r3_1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"goomba_controller:gc\|goomba:r3_1\|Mod2\"" {  } { { "HDL/goomba.sv" "Mod2" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 222 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mush:mush_r1_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mush:mush_r1_1\|Mod0\"" {  } { { "HDL/mush.sv" "Mod0" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/mush.sv" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972743749 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1728972743749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wall:wall_instance\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"wall:wall_instance\|lpm_divide:Mod0\"" {  } { { "HDL/wall.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/wall.sv" 272 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972743827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wall:wall_instance\|lpm_divide:Mod0 " "Instantiated megafunction \"wall:wall_instance\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972743827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972743827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972743827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972743827 ""}  } { { "HDL/wall.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/wall.sv" 272 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728972743827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mll " "Found entity 1: lpm_divide_mll" {  } { { "db/lpm_divide_mll.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/lpm_divide_mll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972743880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972743880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972743905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972743905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_khe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_khe " "Found entity 1: alt_u_div_khe" {  } { { "db/alt_u_div_khe.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/alt_u_div_khe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972743931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972743931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972743988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972743988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972744043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972744043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball:ball_instance\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"ball:ball_instance\|lpm_divide:Mod1\"" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 263 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972744073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball:ball_instance\|lpm_divide:Mod1 " "Instantiated megafunction \"ball:ball_instance\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744073 ""}  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 263 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728972744073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nll " "Found entity 1: lpm_divide_nll" {  } { { "db/lpm_divide_nll.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/lpm_divide_nll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972744127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972744127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972744149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972744149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mhe " "Found entity 1: alt_u_div_mhe" {  } { { "db/alt_u_div_mhe.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/alt_u_div_mhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972744178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972744178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball:ball_instance\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"ball:ball_instance\|lpm_divide:Mod2\"" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 286 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972744207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball:ball_instance\|lpm_divide:Mod2 " "Instantiated megafunction \"ball:ball_instance\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744207 ""}  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 286 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728972744207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lll " "Found entity 1: lpm_divide_lll" {  } { { "db/lpm_divide_lll.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/lpm_divide_lll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972744262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972744262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972744284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972744284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/alt_u_div_ihe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972744311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972744311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball:ball_instance\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult1\"" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 610 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972744435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball:ball_instance\|lpm_mult:Mult1 " "Instantiated megafunction \"ball:ball_instance\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744436 ""}  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 610 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728972744436 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ball:ball_instance\|lpm_mult:Mult1\|multcore:mult_core ball:ball_instance\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 610 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972744544 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ball:ball_instance\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder ball:ball_instance\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 610 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972744603 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ball:ball_instance\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ball:ball_instance\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 610 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972744687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6kg " "Found entity 1: add_sub_6kg" {  } { { "db/add_sub_6kg.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/add_sub_6kg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972744745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972744745 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ball:ball_instance\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ball:ball_instance\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 610 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972744762 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ball:ball_instance\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ball:ball_instance\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 610 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972744793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4vg " "Found entity 1: add_sub_4vg" {  } { { "db/add_sub_4vg.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/add_sub_4vg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972744848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972744848 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ball:ball_instance\|lpm_mult:Mult1\|altshift:external_latency_ffs ball:ball_instance\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 610 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972744893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball:ball_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult0\"" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 608 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972744917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball:ball_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"ball:ball_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972744917 ""}  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 608 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728972744917 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ball:ball_instance\|lpm_mult:Mult0\|multcore:mult_core ball:ball_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 608 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972744932 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ball:ball_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ball:ball_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 608 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972744953 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ball:ball_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ball:ball_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 608 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972744970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1qg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1qg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1qg " "Found entity 1: add_sub_1qg" {  } { { "db/add_sub_1qg.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/add_sub_1qg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972745029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972745029 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ball:ball_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ball:ball_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 608 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972745046 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ball:ball_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ball:ball_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 608 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972745064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_crg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_crg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_crg " "Found entity 1: add_sub_crg" {  } { { "db/add_sub_crg.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/add_sub_crg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972745123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972745123 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ball:ball_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs ball:ball_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 608 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972745139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mush:mush_r1_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mush:mush_r1_1\|lpm_mult:Mult0\"" {  } { { "HDL/mush.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/mush.sv" 251 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972745153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mush:mush_r1_1\|lpm_mult:Mult0 " "Instantiated megafunction \"mush:mush_r1_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972745154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972745154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972745154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972745154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972745154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972745154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972745154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972745154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972745154 ""}  } { { "HDL/mush.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/mush.sv" 251 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728972745154 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mush:mush_r1_1\|lpm_mult:Mult0\|multcore:mult_core mush:mush_r1_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mush:mush_r1_1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"mush:mush_r1_1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "HDL/mush.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/mush.sv" 251 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972745170 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mush:mush_r1_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder mush:mush_r1_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mush:mush_r1_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"mush:mush_r1_1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "HDL/mush.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/mush.sv" 251 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972745193 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mush:mush_r1_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] mush:mush_r1_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mush:mush_r1_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mush:mush_r1_1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "HDL/mush.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/mush.sv" 251 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972745214 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mush:mush_r1_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] mush:mush_r1_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mush:mush_r1_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mush:mush_r1_1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "HDL/mush.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/mush.sv" 251 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972745255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "coin:coin_r2_1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"coin:coin_r2_1\|lpm_divide:Mod0\"" {  } { { "HDL/coin.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/coin.sv" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972745905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "coin:coin_r2_1\|lpm_divide:Mod0 " "Instantiated megafunction \"coin:coin_r2_1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972745905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972745905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972745905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972745905 ""}  } { { "HDL/coin.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/coin.sv" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728972745905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kll " "Found entity 1: lpm_divide_kll" {  } { { "db/lpm_divide_kll.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/lpm_divide_kll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972745960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972745960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jlh " "Found entity 1: sign_div_unsign_jlh" {  } { { "db/sign_div_unsign_jlh.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/sign_div_unsign_jlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972745983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972745983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ghe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ghe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ghe " "Found entity 1: alt_u_div_ghe" {  } { { "db/alt_u_div_ghe.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/alt_u_div_ghe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972746010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972746010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "logo:title_logo\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"logo:title_logo\|lpm_mult:Mult0\"" {  } { { "HDL/logo.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/logo.sv" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972746186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "logo:title_logo\|lpm_mult:Mult0 " "Instantiated megafunction \"logo:title_logo\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972746186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972746186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972746186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972746186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972746186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972746186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972746186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972746186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972746186 ""}  } { { "HDL/logo.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/logo.sv" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728972746186 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "logo:title_logo\|lpm_mult:Mult0\|multcore:mult_core logo:title_logo\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"logo:title_logo\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"logo:title_logo\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "HDL/logo.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/logo.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972746205 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "logo:title_logo\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder logo:title_logo\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"logo:title_logo\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"logo:title_logo\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "HDL/logo.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/logo.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972746227 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "logo:title_logo\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] logo:title_logo\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"logo:title_logo\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"logo:title_logo\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "HDL/logo.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/logo.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972746246 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "logo:title_logo\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add logo:title_logo\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"logo:title_logo\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"logo:title_logo\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "HDL/logo.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/logo.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972746295 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "logo:title_logo\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] logo:title_logo\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"logo:title_logo\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"logo:title_logo\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "HDL/logo.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/logo.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972746315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_grg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_grg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_grg " "Found entity 1: add_sub_grg" {  } { { "db/add_sub_grg.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/add_sub_grg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972746369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972746369 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "logo:title_logo\|lpm_mult:Mult0\|altshift:external_latency_ffs logo:title_logo\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"logo:title_logo\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"logo:title_logo\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "HDL/logo.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/logo.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972746385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "goomba_controller:gc\|goomba:r1_1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"goomba_controller:gc\|goomba:r1_1\|lpm_divide:Mod0\"" {  } { { "HDL/goomba.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 168 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972746488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "goomba_controller:gc\|goomba:r1_1\|lpm_divide:Mod0 " "Instantiated megafunction \"goomba_controller:gc\|goomba:r1_1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972746488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972746488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972746488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728972746488 ""}  } { { "HDL/goomba.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 168 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728972746488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jll " "Found entity 1: lpm_divide_jll" {  } { { "db/lpm_divide_jll.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/lpm_divide_jll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972746542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972746542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ilh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ilh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ilh " "Found entity 1: sign_div_unsign_ilh" {  } { { "db/sign_div_unsign_ilh.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/sign_div_unsign_ilh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972746563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972746563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ehe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ehe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ehe " "Found entity 1: alt_u_div_ehe" {  } { { "db/alt_u_div_ehe.tdf" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/db/alt_u_div_ehe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972746589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972746589 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "54 " "54 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1728972750002 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "HDL/lab8.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728972768327 "|lab8|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "HDL/lab8.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728972768327 "|lab8|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "HDL/lab8.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728972768327 "|lab8|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "HDL/lab8.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728972768327 "|lab8|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "HDL/lab8.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728972768327 "|lab8|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "HDL/lab8.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728972768327 "|lab8|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "HDL/lab8.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728972768327 "|lab8|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "HDL/lab8.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728972768327 "|lab8|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "HDL/lab8.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728972768327 "|lab8|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "HDL/lab8.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728972768327 "|lab8|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "HDL/lab8.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728972768327 "|lab8|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "HDL/lab8.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728972768327 "|lab8|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1728972768327 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728972768794 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728972796550 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ball:ball_instance\|Add38~16 " "Logic cell \"ball:ball_instance\|Add38~16\"" {  } { { "HDL/ball.sv" "Add38~16" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 326 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972796621 ""} { "Info" "ISCL_SCL_CELL_NAME" "ball:ball_instance\|Add100~8 " "Logic cell \"ball:ball_instance\|Add100~8\"" {  } { { "HDL/ball.sv" "Add100~8" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 563 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972796621 ""} { "Info" "ISCL_SCL_CELL_NAME" "goomba_controller:gc\|goomba:r1_1\|Add37~14 " "Logic cell \"goomba_controller:gc\|goomba:r1_1\|Add37~14\"" {  } { { "HDL/goomba.sv" "Add37~14" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 222 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972796621 ""} { "Info" "ISCL_SCL_CELL_NAME" "goomba_controller:gc\|goomba:r1_1\|Add52~16 " "Logic cell \"goomba_controller:gc\|goomba:r1_1\|Add52~16\"" {  } { { "HDL/goomba.sv" "Add52~16" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 261 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972796621 ""} { "Info" "ISCL_SCL_CELL_NAME" "goomba_controller:gc\|goomba:r1_2\|Add52~16 " "Logic cell \"goomba_controller:gc\|goomba:r1_2\|Add52~16\"" {  } { { "HDL/goomba.sv" "Add52~16" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 261 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972796621 ""} { "Info" "ISCL_SCL_CELL_NAME" "goomba_controller:gc\|goomba:r1_2\|Add37~14 " "Logic cell \"goomba_controller:gc\|goomba:r1_2\|Add37~14\"" {  } { { "HDL/goomba.sv" "Add37~14" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 222 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972796621 ""} { "Info" "ISCL_SCL_CELL_NAME" "goomba_controller:gc\|goomba:r2_1\|Add37~14 " "Logic cell \"goomba_controller:gc\|goomba:r2_1\|Add37~14\"" {  } { { "HDL/goomba.sv" "Add37~14" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 222 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972796621 ""} { "Info" "ISCL_SCL_CELL_NAME" "goomba_controller:gc\|goomba:r3_1\|Add52~16 " "Logic cell \"goomba_controller:gc\|goomba:r3_1\|Add52~16\"" {  } { { "HDL/goomba.sv" "Add52~16" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 261 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972796621 ""} { "Info" "ISCL_SCL_CELL_NAME" "goomba_controller:gc\|goomba:r3_1\|Add37~14 " "Logic cell \"goomba_controller:gc\|goomba:r3_1\|Add37~14\"" {  } { { "HDL/goomba.sv" "Add37~14" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 222 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972796621 ""} { "Info" "ISCL_SCL_CELL_NAME" "mush:mush_r1_1\|Add44~14 " "Logic cell \"mush:mush_r1_1\|Add44~14\"" {  } { { "HDL/mush.sv" "Add44~14" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/mush.sv" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972796621 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1728972796621 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/output_files/Mario.map.smsg " "Generated suppressed messages file D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/output_files/Mario.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972796902 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728972797903 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972797903 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "HDL/lab8.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728972799553 "|lab8|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1728972799553 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18445 " "Implemented 18445 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728972799668 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728972799668 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18368 " "Implemented 18368 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728972799668 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1728972799668 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728972799668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 199 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 199 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728972799851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 13:13:19 2024 " "Processing ended: Tue Oct 15 13:13:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728972799851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728972799851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728972799851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972799851 ""}
