Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Mar 10 00:04:51 2023
| Host         : cadence24 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_example_basys3_timing_summary_routed.rpt -pb vga_example_basys3_timing_summary_routed.pb -rpx vga_example_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_example_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.407        0.000                      0                   72        0.122        0.000                      0                   72        3.000        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
external_clock  {0.000 5.000}      10.000          100.000         
  clk_out       {0.000 12.500}     25.000          40.000          
  clkfb         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clock                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out            20.407        0.000                      0                   72        0.122        0.000                      0                   72       12.000        0.000                       0                    52  
  clkfb                                                                                                                                                           8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_out                     
(none)        clkfb                       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clock
  To Clock:  external_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_example/clk_in_mmcme2/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_example/clk_in_mmcme2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_example/clk_in_mmcme2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_example/clk_in_mmcme2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_example/clk_in_mmcme2/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_example/clk_in_mmcme2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack       20.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.407ns  (required time - arrival time)
  Source:                 vga_example/my_timing/hc/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example/my_timing/vc/vcount_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.890ns (20.792%)  route 3.391ns (79.208%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 30.822 - 25.000 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.634     6.171    vga_example/my_timing/hc/pclk
    SLICE_X2Y37          FDRE                                         r  vga_example/my_timing/hc/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     6.689 f  vga_example/my_timing/hc/hcount_reg[5]/Q
                         net (fo=11, routed)          1.295     7.984    vga_example/my_timing/hc/hcount[5]
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.108 r  vga_example/my_timing/hc/hcount[10]_i_4/O
                         net (fo=1, routed)           0.421     8.529    vga_example/my_timing/hc/hcount[10]_i_4_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  vga_example/my_timing/hc/hcount[10]_i_2/O
                         net (fo=4, routed)           0.847     9.500    vga_example/my_timing/hc/hcount_reg[10]_1
    SLICE_X1Y37          LUT2 (Prop_lut2_I0_O)        0.124     9.624 r  vga_example/my_timing/hc/vcount[10]_i_1/O
                         net (fo=11, routed)          0.828    10.452    vga_example/my_timing/vc/end_of_line
    SLICE_X1Y39          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.517    30.822    vga_example/my_timing/vc/pclk
    SLICE_X1Y39          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[10]/C
                         clock pessimism              0.326    31.148    
                         clock uncertainty           -0.085    31.064    
    SLICE_X1Y39          FDRE (Setup_fdre_C_CE)      -0.205    30.859    vga_example/my_timing/vc/vcount_reg[10]
  -------------------------------------------------------------------
                         required time                         30.859    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                 20.407    

Slack (MET) :             20.407ns  (required time - arrival time)
  Source:                 vga_example/my_timing/hc/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example/my_timing/vc/vcount_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.890ns (20.792%)  route 3.391ns (79.208%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 30.822 - 25.000 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.634     6.171    vga_example/my_timing/hc/pclk
    SLICE_X2Y37          FDRE                                         r  vga_example/my_timing/hc/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     6.689 f  vga_example/my_timing/hc/hcount_reg[5]/Q
                         net (fo=11, routed)          1.295     7.984    vga_example/my_timing/hc/hcount[5]
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.108 r  vga_example/my_timing/hc/hcount[10]_i_4/O
                         net (fo=1, routed)           0.421     8.529    vga_example/my_timing/hc/hcount[10]_i_4_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  vga_example/my_timing/hc/hcount[10]_i_2/O
                         net (fo=4, routed)           0.847     9.500    vga_example/my_timing/hc/hcount_reg[10]_1
    SLICE_X1Y37          LUT2 (Prop_lut2_I0_O)        0.124     9.624 r  vga_example/my_timing/hc/vcount[10]_i_1/O
                         net (fo=11, routed)          0.828    10.452    vga_example/my_timing/vc/end_of_line
    SLICE_X1Y39          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.517    30.822    vga_example/my_timing/vc/pclk
    SLICE_X1Y39          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[7]/C
                         clock pessimism              0.326    31.148    
                         clock uncertainty           -0.085    31.064    
    SLICE_X1Y39          FDRE (Setup_fdre_C_CE)      -0.205    30.859    vga_example/my_timing/vc/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         30.859    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                 20.407    

Slack (MET) :             20.407ns  (required time - arrival time)
  Source:                 vga_example/my_timing/hc/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example/my_timing/vc/vcount_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.890ns (20.792%)  route 3.391ns (79.208%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 30.822 - 25.000 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.634     6.171    vga_example/my_timing/hc/pclk
    SLICE_X2Y37          FDRE                                         r  vga_example/my_timing/hc/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     6.689 f  vga_example/my_timing/hc/hcount_reg[5]/Q
                         net (fo=11, routed)          1.295     7.984    vga_example/my_timing/hc/hcount[5]
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.108 r  vga_example/my_timing/hc/hcount[10]_i_4/O
                         net (fo=1, routed)           0.421     8.529    vga_example/my_timing/hc/hcount[10]_i_4_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  vga_example/my_timing/hc/hcount[10]_i_2/O
                         net (fo=4, routed)           0.847     9.500    vga_example/my_timing/hc/hcount_reg[10]_1
    SLICE_X1Y37          LUT2 (Prop_lut2_I0_O)        0.124     9.624 r  vga_example/my_timing/hc/vcount[10]_i_1/O
                         net (fo=11, routed)          0.828    10.452    vga_example/my_timing/vc/end_of_line
    SLICE_X1Y39          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.517    30.822    vga_example/my_timing/vc/pclk
    SLICE_X1Y39          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[8]/C
                         clock pessimism              0.326    31.148    
                         clock uncertainty           -0.085    31.064    
    SLICE_X1Y39          FDRE (Setup_fdre_C_CE)      -0.205    30.859    vga_example/my_timing/vc/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         30.859    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                 20.407    

Slack (MET) :             20.537ns  (required time - arrival time)
  Source:                 vga_example/my_timing/vc/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example/g_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 1.202ns (28.133%)  route 3.071ns (71.867%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 30.822 - 25.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.636     6.173    vga_example/my_timing/vc/pclk
    SLICE_X1Y39          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.419     6.592 f  vga_example/my_timing/vc/vcount_reg[8]/Q
                         net (fo=7, routed)           1.001     7.593    vga_example/my_timing/vc/vcount_reg_n_0_[8]
    SLICE_X1Y37          LUT5 (Prop_lut5_I3_O)        0.327     7.920 f  vga_example/my_timing/vc/r[2]_i_3/O
                         net (fo=1, routed)           0.643     8.563    vga_example/my_timing/vc/r[2]_i_3_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I5_O)        0.332     8.895 r  vga_example/my_timing/vc/r[2]_i_1/O
                         net (fo=8, routed)           0.205     9.100    vga_example/my_timing/vc/vcount_reg[9]_1
    SLICE_X1Y36          LUT5 (Prop_lut5_I3_O)        0.124     9.224 r  vga_example/my_timing/vc/g[2]_i_1/O
                         net (fo=3, routed)           1.221    10.446    vga_example/my_timing_n_7
    SLICE_X0Y40          FDRE                                         r  vga_example/g_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.517    30.822    vga_example/pclk
    SLICE_X0Y40          FDRE                                         r  vga_example/g_reg[2]_lopt_replica_2/C
                         clock pessimism              0.326    31.148    
                         clock uncertainty           -0.085    31.064    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)       -0.081    30.983    vga_example/g_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         30.983    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 20.537    

Slack (MET) :             20.596ns  (required time - arrival time)
  Source:                 vga_example/my_timing/hc/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example/my_timing/vc/vcount_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.890ns (21.754%)  route 3.201ns (78.246%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 30.822 - 25.000 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.634     6.171    vga_example/my_timing/hc/pclk
    SLICE_X2Y37          FDRE                                         r  vga_example/my_timing/hc/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     6.689 f  vga_example/my_timing/hc/hcount_reg[5]/Q
                         net (fo=11, routed)          1.295     7.984    vga_example/my_timing/hc/hcount[5]
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.108 r  vga_example/my_timing/hc/hcount[10]_i_4/O
                         net (fo=1, routed)           0.421     8.529    vga_example/my_timing/hc/hcount[10]_i_4_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  vga_example/my_timing/hc/hcount[10]_i_2/O
                         net (fo=4, routed)           0.847     9.500    vga_example/my_timing/hc/hcount_reg[10]_1
    SLICE_X1Y37          LUT2 (Prop_lut2_I0_O)        0.124     9.624 r  vga_example/my_timing/hc/vcount[10]_i_1/O
                         net (fo=11, routed)          0.639    10.263    vga_example/my_timing/vc/end_of_line
    SLICE_X0Y39          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.517    30.822    vga_example/my_timing/vc/pclk
    SLICE_X0Y39          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[9]/C
                         clock pessimism              0.326    31.148    
                         clock uncertainty           -0.085    31.064    
    SLICE_X0Y39          FDRE (Setup_fdre_C_CE)      -0.205    30.859    vga_example/my_timing/vc/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         30.859    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                 20.596    

Slack (MET) :             20.703ns  (required time - arrival time)
  Source:                 vga_example/my_timing/hc/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example/my_timing/vc/vcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.890ns (22.350%)  route 3.092ns (77.650%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.820ns = ( 30.820 - 25.000 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.634     6.171    vga_example/my_timing/hc/pclk
    SLICE_X2Y37          FDRE                                         r  vga_example/my_timing/hc/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     6.689 f  vga_example/my_timing/hc/hcount_reg[5]/Q
                         net (fo=11, routed)          1.295     7.984    vga_example/my_timing/hc/hcount[5]
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.108 r  vga_example/my_timing/hc/hcount[10]_i_4/O
                         net (fo=1, routed)           0.421     8.529    vga_example/my_timing/hc/hcount[10]_i_4_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  vga_example/my_timing/hc/hcount[10]_i_2/O
                         net (fo=4, routed)           0.847     9.500    vga_example/my_timing/hc/hcount_reg[10]_1
    SLICE_X1Y37          LUT2 (Prop_lut2_I0_O)        0.124     9.624 r  vga_example/my_timing/hc/vcount[10]_i_1/O
                         net (fo=11, routed)          0.529    10.153    vga_example/my_timing/vc/end_of_line
    SLICE_X1Y37          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.515    30.820    vga_example/my_timing/vc/pclk
    SLICE_X1Y37          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[0]/C
                         clock pessimism              0.326    31.146    
                         clock uncertainty           -0.085    31.062    
    SLICE_X1Y37          FDRE (Setup_fdre_C_CE)      -0.205    30.857    vga_example/my_timing/vc/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         30.857    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                 20.703    

Slack (MET) :             20.703ns  (required time - arrival time)
  Source:                 vga_example/my_timing/hc/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example/my_timing/vc/vcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.890ns (22.350%)  route 3.092ns (77.650%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.820ns = ( 30.820 - 25.000 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.634     6.171    vga_example/my_timing/hc/pclk
    SLICE_X2Y37          FDRE                                         r  vga_example/my_timing/hc/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     6.689 f  vga_example/my_timing/hc/hcount_reg[5]/Q
                         net (fo=11, routed)          1.295     7.984    vga_example/my_timing/hc/hcount[5]
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.108 r  vga_example/my_timing/hc/hcount[10]_i_4/O
                         net (fo=1, routed)           0.421     8.529    vga_example/my_timing/hc/hcount[10]_i_4_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  vga_example/my_timing/hc/hcount[10]_i_2/O
                         net (fo=4, routed)           0.847     9.500    vga_example/my_timing/hc/hcount_reg[10]_1
    SLICE_X1Y37          LUT2 (Prop_lut2_I0_O)        0.124     9.624 r  vga_example/my_timing/hc/vcount[10]_i_1/O
                         net (fo=11, routed)          0.529    10.153    vga_example/my_timing/vc/end_of_line
    SLICE_X1Y37          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.515    30.820    vga_example/my_timing/vc/pclk
    SLICE_X1Y37          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[1]/C
                         clock pessimism              0.326    31.146    
                         clock uncertainty           -0.085    31.062    
    SLICE_X1Y37          FDRE (Setup_fdre_C_CE)      -0.205    30.857    vga_example/my_timing/vc/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         30.857    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                 20.703    

Slack (MET) :             20.703ns  (required time - arrival time)
  Source:                 vga_example/my_timing/hc/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example/my_timing/vc/vcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.890ns (22.350%)  route 3.092ns (77.650%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.820ns = ( 30.820 - 25.000 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.634     6.171    vga_example/my_timing/hc/pclk
    SLICE_X2Y37          FDRE                                         r  vga_example/my_timing/hc/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     6.689 f  vga_example/my_timing/hc/hcount_reg[5]/Q
                         net (fo=11, routed)          1.295     7.984    vga_example/my_timing/hc/hcount[5]
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.108 r  vga_example/my_timing/hc/hcount[10]_i_4/O
                         net (fo=1, routed)           0.421     8.529    vga_example/my_timing/hc/hcount[10]_i_4_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  vga_example/my_timing/hc/hcount[10]_i_2/O
                         net (fo=4, routed)           0.847     9.500    vga_example/my_timing/hc/hcount_reg[10]_1
    SLICE_X1Y37          LUT2 (Prop_lut2_I0_O)        0.124     9.624 r  vga_example/my_timing/hc/vcount[10]_i_1/O
                         net (fo=11, routed)          0.529    10.153    vga_example/my_timing/vc/end_of_line
    SLICE_X1Y37          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.515    30.820    vga_example/my_timing/vc/pclk
    SLICE_X1Y37          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[3]/C
                         clock pessimism              0.326    31.146    
                         clock uncertainty           -0.085    31.062    
    SLICE_X1Y37          FDRE (Setup_fdre_C_CE)      -0.205    30.857    vga_example/my_timing/vc/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         30.857    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                 20.703    

Slack (MET) :             20.704ns  (required time - arrival time)
  Source:                 vga_example/my_timing/vc/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example/b_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.202ns (29.233%)  route 2.910ns (70.767%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 30.814 - 25.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.636     6.173    vga_example/my_timing/vc/pclk
    SLICE_X1Y39          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.419     6.592 r  vga_example/my_timing/vc/vcount_reg[8]/Q
                         net (fo=7, routed)           1.001     7.593    vga_example/my_timing/vc/vcount_reg_n_0_[8]
    SLICE_X1Y37          LUT5 (Prop_lut5_I3_O)        0.327     7.920 r  vga_example/my_timing/vc/r[2]_i_3/O
                         net (fo=1, routed)           0.643     8.563    vga_example/my_timing/vc/r[2]_i_3_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I5_O)        0.332     8.895 f  vga_example/my_timing/vc/r[2]_i_1/O
                         net (fo=8, routed)           0.475     9.370    vga_example/my_timing/hc/r_reg[3]
    SLICE_X0Y36          LUT6 (Prop_lut6_I4_O)        0.124     9.494 r  vga_example/my_timing/hc/b[2]_i_1/O
                         net (fo=3, routed)           0.791    10.285    vga_example/my_timing_n_3
    SLICE_X0Y31          FDRE                                         r  vga_example/b_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.509    30.814    vga_example/pclk
    SLICE_X0Y31          FDRE                                         r  vga_example/b_reg[2]_lopt_replica/C
                         clock pessimism              0.326    31.140    
                         clock uncertainty           -0.085    31.056    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.067    30.989    vga_example/b_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         30.989    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                 20.704    

Slack (MET) :             20.734ns  (required time - arrival time)
  Source:                 vga_example/my_timing/vc/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example/g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.202ns (29.395%)  route 2.887ns (70.605%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 30.822 - 25.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.636     6.173    vga_example/my_timing/vc/pclk
    SLICE_X1Y39          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.419     6.592 f  vga_example/my_timing/vc/vcount_reg[8]/Q
                         net (fo=7, routed)           1.001     7.593    vga_example/my_timing/vc/vcount_reg_n_0_[8]
    SLICE_X1Y37          LUT5 (Prop_lut5_I3_O)        0.327     7.920 f  vga_example/my_timing/vc/r[2]_i_3/O
                         net (fo=1, routed)           0.643     8.563    vga_example/my_timing/vc/r[2]_i_3_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I5_O)        0.332     8.895 r  vga_example/my_timing/vc/r[2]_i_1/O
                         net (fo=8, routed)           0.205     9.100    vga_example/my_timing/vc/vcount_reg[9]_1
    SLICE_X1Y36          LUT5 (Prop_lut5_I3_O)        0.124     9.224 r  vga_example/my_timing/vc/g[2]_i_1/O
                         net (fo=3, routed)           1.038    10.262    vga_example/my_timing_n_7
    SLICE_X0Y40          FDRE                                         r  vga_example/g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.517    30.822    vga_example/pclk
    SLICE_X0Y40          FDRE                                         r  vga_example/g_reg[2]/C
                         clock pessimism              0.326    31.148    
                         clock uncertainty           -0.085    31.064    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)       -0.067    30.997    vga_example/g_reg[2]
  -------------------------------------------------------------------
                         required time                         30.997    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                 20.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vga_example/safe_start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example/safe_start_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.366     1.083    vga_example/clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.103 r  vga_example/clk_out_bufh/O
                         net (fo=8, routed)           0.272     1.375    vga_example/clk_ss
    SLICE_X35Y46         FDRE                                         r  vga_example/safe_start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.516 r  vga_example/safe_start_reg[0]/Q
                         net (fo=1, routed)           0.056     1.572    vga_example/safe_start[0]
    SLICE_X35Y46         FDRE                                         r  vga_example/safe_start_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.407     1.354    vga_example/clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.397 r  vga_example/clk_out_bufh/O
                         net (fo=8, routed)           0.497     1.894    vga_example/clk_ss
    SLICE_X35Y46         FDRE                                         r  vga_example/safe_start_reg[1]/C
                         clock pessimism             -0.520     1.375    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075     1.450    vga_example/safe_start_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga_example/my_timing/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example/vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.592     1.820    vga_example/my_timing/pclk
    SLICE_X0Y37          FDRE                                         r  vga_example/my_timing/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.961 r  vga_example/my_timing/vsync_reg/Q
                         net (fo=1, routed)           0.121     2.082    vga_example/vsync
    SLICE_X0Y37          FDRE                                         r  vga_example/vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.862     2.367    vga_example/pclk
    SLICE_X0Y37          FDRE                                         r  vga_example/vs_reg/C
                         clock pessimism             -0.547     1.820    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.075     1.895    vga_example/vs_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_example/safe_start_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example/safe_start_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.366     1.083    vga_example/clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.103 r  vga_example/clk_out_bufh/O
                         net (fo=8, routed)           0.272     1.375    vga_example/clk_ss
    SLICE_X35Y46         FDRE                                         r  vga_example/safe_start_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.503 r  vga_example/safe_start_reg[6]/Q
                         net (fo=1, routed)           0.055     1.558    vga_example/safe_start[6]
    SLICE_X35Y46         FDRE                                         r  vga_example/safe_start_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.407     1.354    vga_example/clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.397 r  vga_example/clk_out_bufh/O
                         net (fo=8, routed)           0.497     1.894    vga_example/clk_ss
    SLICE_X35Y46         FDRE                                         r  vga_example/safe_start_reg[7]/C
                         clock pessimism             -0.520     1.375    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006     1.369    vga_example/safe_start_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga_example/my_timing/vc/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example/my_timing/vc/vcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.593     1.821    vga_example/my_timing/vc/pclk
    SLICE_X0Y39          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.962 r  vga_example/my_timing/vc/vcount_reg[9]/Q
                         net (fo=7, routed)           0.109     2.071    vga_example/my_timing/vc/vcount_reg_n_0_[9]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.045     2.116 r  vga_example/my_timing/vc/vcount[10]_i_2/O
                         net (fo=1, routed)           0.000     2.116    vga_example/my_timing/vc/vcount_nxt[10]
    SLICE_X1Y39          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.864     2.369    vga_example/my_timing/vc/pclk
    SLICE_X1Y39          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[10]/C
                         clock pessimism             -0.535     1.834    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.091     1.925    vga_example/my_timing/vc/vcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 vga_example/my_timing/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example/hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.591     1.819    vga_example/my_timing/pclk
    SLICE_X0Y34          FDRE                                         r  vga_example/my_timing/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     1.960 r  vga_example/my_timing/hsync_reg/Q
                         net (fo=1, routed)           0.125     2.085    vga_example/hsync
    SLICE_X0Y34          FDRE                                         r  vga_example/hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.860     2.365    vga_example/pclk
    SLICE_X0Y34          FDRE                                         r  vga_example/hs_reg/C
                         clock pessimism             -0.546     1.819    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.070     1.889    vga_example/hs_reg
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga_example/my_timing/hc/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example/my_timing/hc/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.866%)  route 0.130ns (41.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.591     1.819    vga_example/my_timing/hc/pclk
    SLICE_X1Y35          FDRE                                         r  vga_example/my_timing/hc/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.960 r  vga_example/my_timing/hc/hcount_reg[2]/Q
                         net (fo=6, routed)           0.130     2.090    vga_example/my_timing/hc/hcount[2]
    SLICE_X0Y35          LUT5 (Prop_lut5_I2_O)        0.045     2.135 r  vga_example/my_timing/hc/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000     2.135    vga_example/my_timing/hc/hcount[4]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  vga_example/my_timing/hc/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.861     2.366    vga_example/my_timing/hc/pclk
    SLICE_X0Y35          FDRE                                         r  vga_example/my_timing/hc/hcount_reg[4]/C
                         clock pessimism             -0.534     1.832    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.091     1.923    vga_example/my_timing/hc/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_example/my_timing/vc/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example/my_timing/vc/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.593     1.821    vga_example/my_timing/vc/pclk
    SLICE_X1Y39          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.962 r  vga_example/my_timing/vc/vcount_reg[7]/Q
                         net (fo=6, routed)           0.134     2.096    vga_example/my_timing/vc/vcount_reg_n_0_[7]
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.045     2.141 r  vga_example/my_timing/vc/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000     2.141    vga_example/my_timing/vc/vcount_nxt[7]
    SLICE_X1Y39          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.864     2.369    vga_example/my_timing/vc/pclk
    SLICE_X1Y39          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[7]/C
                         clock pessimism             -0.548     1.821    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.092     1.913    vga_example/my_timing/vc/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_example/safe_start_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example/safe_start_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.366     1.083    vga_example/clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.103 r  vga_example/clk_out_bufh/O
                         net (fo=8, routed)           0.272     1.375    vga_example/clk_ss
    SLICE_X35Y46         FDRE                                         r  vga_example/safe_start_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.503 r  vga_example/safe_start_reg[1]/Q
                         net (fo=1, routed)           0.119     1.622    vga_example/safe_start[1]
    SLICE_X35Y46         FDRE                                         r  vga_example/safe_start_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.407     1.354    vga_example/clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.397 r  vga_example/clk_out_bufh/O
                         net (fo=8, routed)           0.497     1.894    vga_example/clk_ss
    SLICE_X35Y46         FDRE                                         r  vga_example/safe_start_reg[2]/C
                         clock pessimism             -0.520     1.375    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.017     1.392    vga_example/safe_start_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vga_example/my_timing/vc/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example/my_timing/vblnk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.492%)  route 0.155ns (45.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.593     1.821    vga_example/my_timing/vc/pclk
    SLICE_X0Y38          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.962 r  vga_example/my_timing/vc/vcount_reg[5]/Q
                         net (fo=9, routed)           0.155     2.117    vga_example/my_timing/vc/vcount_reg_n_0_[5]
    SLICE_X0Y37          LUT6 (Prop_lut6_I2_O)        0.045     2.162 r  vga_example/my_timing/vc/vblnk_i_1/O
                         net (fo=1, routed)           0.000     2.162    vga_example/my_timing/vblnk_nxt
    SLICE_X0Y37          FDRE                                         r  vga_example/my_timing/vblnk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.862     2.367    vga_example/my_timing/pclk
    SLICE_X0Y37          FDRE                                         r  vga_example/my_timing/vblnk_reg/C
                         clock pessimism             -0.532     1.835    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.092     1.927    vga_example/my_timing/vblnk_reg
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga_example/my_timing/vc/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example/my_timing/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.309%)  route 0.156ns (45.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.593     1.821    vga_example/my_timing/vc/pclk
    SLICE_X0Y38          FDRE                                         r  vga_example/my_timing/vc/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.962 f  vga_example/my_timing/vc/vcount_reg[5]/Q
                         net (fo=9, routed)           0.156     2.119    vga_example/my_timing/vc/vcount_reg_n_0_[5]
    SLICE_X0Y37          LUT6 (Prop_lut6_I4_O)        0.045     2.164 r  vga_example/my_timing/vc/vsync_i_1/O
                         net (fo=1, routed)           0.000     2.164    vga_example/my_timing/vsync_nxt
    SLICE_X0Y37          FDRE                                         r  vga_example/my_timing/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.862     2.367    vga_example/my_timing/pclk
    SLICE_X0Y37          FDRE                                         r  vga_example/my_timing/vsync_reg/C
                         clock pessimism             -0.532     1.835    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.092     1.927    vga_example/my_timing/vsync_reg
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { vga_example/clk_in_mmcme2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    vga_example/clk_out_bufgce/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y0      vga_example/clk_out_bufh/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     vga_example/pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  vga_example/clk_in_mmcme2/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y33      vga_example/b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y31      vga_example/b_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y33      vga_example/b_reg[2]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y37      vga_example/b_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y40      vga_example/g_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y36      vga_example/g_reg[2]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  vga_example/clk_in_mmcme2/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y33      vga_example/b_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y33      vga_example/b_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y31      vga_example/b_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y31      vga_example/b_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y33      vga_example/b_reg[2]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y33      vga_example/b_reg[2]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y37      vga_example/b_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y37      vga_example/b_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y40      vga_example/g_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y40      vga_example/g_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y33      vga_example/b_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y33      vga_example/b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y31      vga_example/b_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y31      vga_example/b_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y33      vga_example/b_reg[2]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y33      vga_example/b_reg[2]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y37      vga_example/b_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y37      vga_example/b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y40      vga_example/g_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y40      vga_example/g_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_example/clk_in_mmcme2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_example/clk_in_mmcme2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_example/clk_in_mmcme2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_example/clk_in_mmcme2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga_example/clk_in_mmcme2/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_example/pclk_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pclk_mirror
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out fall edge)   12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.233    15.191    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.279 f  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661    16.941    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.037 f  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.666    18.703    vga_example/pclk
    OLOGIC_X1Y93         ODDR                                         f  vga_example/pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    19.175 r  vga_example/pclk_oddr/Q
                         net (fo=1, routed)           0.001    19.176    pclk_mirror_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    22.681 r  pclk_mirror_OBUF_inst/O
                         net (fo=0)                   0.000    22.681    pclk_mirror
    J1                                                                r  pclk_mirror (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_example/g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.050ns  (logic 3.986ns (65.891%)  route 2.064ns (34.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.633     6.170    vga_example/pclk
    SLICE_X0Y36          FDRE                                         r  vga_example/g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     6.626 r  vga_example/g_reg[3]/Q
                         net (fo=1, routed)           2.064     8.690    g_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.220 r  g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.220    g[3]
    D17                                                               r  g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_example/vs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.014ns  (logic 4.097ns (68.127%)  route 1.917ns (31.873%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.634     6.171    vga_example/pclk
    SLICE_X0Y37          FDRE                                         r  vga_example/vs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.419     6.590 r  vga_example/vs_reg/Q
                         net (fo=1, routed)           1.917     8.507    vs_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.678    12.185 r  vs_OBUF_inst/O
                         net (fo=0)                   0.000    12.185    vs
    R19                                                               r  vs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_example/hs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.823ns  (logic 3.953ns (67.883%)  route 1.870ns (32.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.631     6.168    vga_example/pclk
    SLICE_X0Y34          FDRE                                         r  vga_example/hs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     6.624 r  vga_example/hs_reg/Q
                         net (fo=1, routed)           1.870     8.494    hs_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.991 r  hs_OBUF_inst/O
                         net (fo=0)                   0.000    11.991    hs
    P19                                                               r  hs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_example/r_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.794ns  (logic 3.975ns (68.616%)  route 1.818ns (31.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.636     6.173    vga_example/pclk
    SLICE_X0Y40          FDRE                                         r  vga_example/r_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  vga_example/r_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           1.818     8.448    lopt_7
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.967 r  r_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.967    r[1]
    H19                                                               r  r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_example/r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.786ns  (logic 4.115ns (71.119%)  route 1.671ns (28.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.633     6.170    vga_example/pclk
    SLICE_X0Y36          FDRE                                         r  vga_example/r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.419     6.589 r  vga_example/r_reg[2]/Q
                         net (fo=1, routed)           1.671     8.260    r_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.696    11.956 r  r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.956    r[2]
    J19                                                               r  r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_example/g_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.786ns  (logic 4.115ns (71.120%)  route 1.671ns (28.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.633     6.170    vga_example/pclk
    SLICE_X0Y36          FDRE                                         r  vga_example/g_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.419     6.589 r  vga_example/g_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.671     8.260    lopt_3
    J17                  OBUF (Prop_obuf_I_O)         3.696    11.956 r  g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.956    g[0]
    J17                                                               r  g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_example/r_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.679ns  (logic 3.980ns (70.079%)  route 1.699ns (29.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.636     6.173    vga_example/pclk
    SLICE_X0Y40          FDRE                                         r  vga_example/r_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  vga_example/r_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.699     8.328    lopt_6
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.852 r  r_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.852    r[0]
    G19                                                               r  r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_example/r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.958ns (69.766%)  route 1.715ns (30.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.633     6.170    vga_example/pclk
    SLICE_X0Y36          FDRE                                         r  vga_example/r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     6.626 r  vga_example/r_reg[3]/Q
                         net (fo=1, routed)           1.715     8.342    r_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.844 r  r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.844    r[3]
    N19                                                               r  r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_example/g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.659ns  (logic 3.985ns (70.420%)  route 1.674ns (29.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          1.636     6.173    vga_example/pclk
    SLICE_X0Y40          FDRE                                         r  vga_example/g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  vga_example/g_reg[2]/Q
                         net (fo=1, routed)           1.674     8.303    g_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.832 r  g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.832    g[2]
    G17                                                               r  g[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_example/pclk_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pclk_mirror
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.384ns  (logic 1.383ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.585     1.813    vga_example/pclk
    OLOGIC_X1Y93         ODDR                                         r  vga_example/pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.177     1.990 r  vga_example/pclk_oddr/Q
                         net (fo=1, routed)           0.001     1.991    pclk_mirror_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.197 r  pclk_mirror_OBUF_inst/O
                         net (fo=0)                   0.000     3.197    pclk_mirror
    J1                                                                r  pclk_mirror (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_example/b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.647ns  (logic 1.361ns (82.627%)  route 0.286ns (17.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.590     1.818    vga_example/pclk
    SLICE_X0Y33          FDRE                                         r  vga_example/b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.959 r  vga_example/b_reg[2]/Q
                         net (fo=1, routed)           0.286     2.245    b_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.465 r  b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.465    b[2]
    K18                                                               r  b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_example/b_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.661ns  (logic 1.338ns (80.549%)  route 0.323ns (19.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.588     1.816    vga_example/pclk
    SLICE_X0Y31          FDRE                                         r  vga_example/b_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.957 r  vga_example/b_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.323     2.280    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.477 r  b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.477    b[0]
    N18                                                               r  b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_example/b_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.672ns  (logic 1.346ns (80.457%)  route 0.327ns (19.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.590     1.818    vga_example/pclk
    SLICE_X0Y33          FDRE                                         r  vga_example/b_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.959 r  vga_example/b_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           0.327     2.286    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.490 r  b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.490    b[1]
    L18                                                               r  b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_example/g_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.348ns (79.221%)  route 0.353ns (20.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.594     1.822    vga_example/pclk
    SLICE_X0Y40          FDRE                                         r  vga_example/g_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  vga_example/g_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           0.353     2.317    lopt_4
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.523 r  g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.523    g[1]
    H17                                                               r  g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_example/r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.345ns (78.907%)  route 0.359ns (21.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.591     1.819    vga_example/pclk
    SLICE_X0Y36          FDRE                                         r  vga_example/r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     1.960 r  vga_example/r_reg[3]/Q
                         net (fo=1, routed)           0.359     2.320    r_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.523 r  r_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.523    r[3]
    N19                                                               r  r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_example/b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.367ns (79.786%)  route 0.346ns (20.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.592     1.820    vga_example/pclk
    SLICE_X0Y37          FDRE                                         r  vga_example/b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.961 r  vga_example/b_reg[3]/Q
                         net (fo=1, routed)           0.346     2.307    b_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.533 r  b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.533    b[3]
    J18                                                               r  b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_example/g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.371ns (80.130%)  route 0.340ns (19.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.594     1.822    vga_example/pclk
    SLICE_X0Y40          FDRE                                         r  vga_example/g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  vga_example/g_reg[2]/Q
                         net (fo=1, routed)           0.340     2.303    g_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.533 r  g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.533    g[2]
    G17                                                               r  g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_example/r_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.366ns (79.732%)  route 0.347ns (20.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.594     1.822    vga_example/pclk
    SLICE_X0Y40          FDRE                                         r  vga_example/r_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  vga_example/r_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.347     2.310    lopt_6
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.535 r  r_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.535    r[0]
    G19                                                               r  r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_example/g_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.404ns (80.692%)  route 0.336ns (19.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example/clk_out_bufgce/O
                         net (fo=41, routed)          0.591     1.819    vga_example/pclk
    SLICE_X0Y36          FDRE                                         r  vga_example/g_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.128     1.947 r  vga_example/g_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.336     2.283    lopt_3
    J17                  OBUF (Prop_obuf_I_O)         1.276     3.559 r  g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.559    g[0]
    J17                                                               r  g[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_example/clk_in_mmcme2/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_example/clk_in_mmcme2/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  vga_example/clk_ibuf/O
                         net (fo=1, routed)           1.233     7.691    vga_example/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.779 f  vga_example/clk_in_mmcme2/CLKFBOUT
                         net (fo=1, routed)           0.014     7.793    vga_example/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  vga_example/clk_in_mmcme2/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_example/clk_in_mmcme2/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_example/clk_in_mmcme2/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  vga_example/clk_in_mmcme2/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    vga_example/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  vga_example/clk_in_mmcme2/CLKFBIN
  -------------------------------------------------------------------    -------------------





