<module name="VIP1_top_level" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="VIP_CLKC_PID" acronym="VIP_CLKC_PID" offset="0x0" width="32" description="This register follows the format described in PDR3.5">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x0" description="The scheme of the register used. This indicates the PDR3.5 Method" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x0" description="The function of the module being used" range="" rwaccess="R"/>
    <bitfield id="RTL" width="5" begin="15" end="11" resetval="0x0" description="RTL Release Version The PDR release number of this IP" range="" rwaccess="R"/>
    <bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x0" description="ajor Release Number" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom IP" range="" rwaccess="R"/>
    <bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x0" description="inor Release Number" range="" rwaccess="R"/>
  </register>
  <register id="VIP_SYSCONFIG" acronym="VIP_SYSCONFIG" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STANDBYMODE" width="2" begin="5" end="4" resetval="0x2" description="Configuration of the local initiator state management mode. By definition, initiator may generate read/write transaction as long as it is out of STANDBY state 0x0: Force-standby mode: local initiator is unconditionally placed in standby state. Backup mode, for debug only 0x1: No-standby mode: local initiator is unconditionally placed out of standby state. Backup mode, for debug only 0x2: Same behavior as bit-field value of 0x1. 0x3: Reserved" range="" rwaccess="RW"/>
    <bitfield id="IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="Configuration of the local target state management mode. By definition, target can handle read/write transaction as long as it is out of IDLE state 0x0 : Force-idle mode: local target's idle state follows (acknowledges) the system's idle requests unconditionally, i.e. regardless of the IP module's internal requirements. Backup mode, for debug only 0x1 : No-idle mode: local target never enters idle state. Backup mode, for debug only 0x2 : Smart-idle mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module shall not generate (IRQ- or DMA-request-related) wakeup events 0x3 : Smart-idle wakeup-capable mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module may generate (IRQ- or DMA-request-related) wakeup events when in idle state. Mode is only relevant if the appropriate IP module 'swakeup' output(s) is (are) implemented" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="VIP_INTC_INTR0_STATUS_RAW0" acronym="VIP_INTC_INTR0_STATUS_RAW0" offset="0x20" width="32" description="INTC INTR0 Interrupt Status Raw/Set Register 0. This register contains the raw interrupt status as defined in HL0.8">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP2_PARSER_INT_RAW" width="1" begin="21" end="21" resetval="0x0" description="VIP2 Parser Interrupt Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_PARSER_INT_RAW" width="1" begin="20" end="20" resetval="0x0" description="VIP1 Parser Interrupt Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT0_DESCRIPTOR_RAW" width="1" begin="16" end="16" resetval="0x0" description="VPDMA INT0 Descriptor Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST7_NOTIFY_RAW" width="1" begin="15" end="15" resetval="0x0" description="VPDMA INT0 List7 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST7_COMPLETE_RAW" width="1" begin="14" end="14" resetval="0x0" description="VPDMA INT0 List7 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST6_NOTIFY_RAW" width="1" begin="13" end="13" resetval="0x0" description="VPDMA INT0 List6 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST6_COMPLETE_RAW" width="1" begin="12" end="12" resetval="0x0" description="VPDMA INT0 List6 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST5_NOTIFY_RAW" width="1" begin="11" end="11" resetval="0x0" description="VPDMA INT0 List5 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST5_COMPLETE_RAW" width="1" begin="10" end="10" resetval="0x0" description="VPDMA INT0 List5 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST4_NOTIFY_RAW" width="1" begin="9" end="9" resetval="0x0" description="VPDMA INT0 List4 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST4_COMPLETE_RAW" width="1" begin="8" end="8" resetval="0x0" description="VPDMA INT0 List4 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST3_NOTIFY_RAW" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT0 List3 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST3_COMPLETE_RAW" width="1" begin="6" end="6" resetval="0x0" description="VPDMA INT0 List3 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST2_NOTIFY_RAW" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT0 List2 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST2_COMPLETE_RAW" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT0 List2 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST1_NOTIFY_RAW" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT0 List1 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST1_COMPLETE_RAW" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT0 List1 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST0_NOTIFY_RAW" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT0 List0 Notify Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST0_COMPLETE_RAW" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT0 List0 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INTC_INTR0_STATUS_RAW1" acronym="VIP_INTC_INTR0_STATUS_RAW1" offset="0x24" width="32" description="INTC INTR0 Interrupt Status Raw/Set Register 1. This register contains the raw interrupt status as defined in HL0.8">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP2_CHR_DS_2_UV_ERR_INT_RAW" width="1" begin="25" end="25" resetval="0x0" description="VIP2 Chroma Downsampler 2 UV Error Interrupt Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP2_CHR_DS_1_UV_ERR_INT_RAW" width="1" begin="24" end="24" resetval="0x0" description="VIP2 Chroma Downsampler 1 UV Error Interrupt Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CHR_DS_2_UV_ERR_INT_RAW" width="1" begin="23" end="23" resetval="0x0" description="VIP1 Chroma Downsampler 2 UV Error Interrupt Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CHR_DS_1_UV_ERR_INT_RAW" width="1" begin="22" end="22" resetval="0x0" description="VIP1 Chroma Downsampler 1 UV Error Interrupt Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="21" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT0_CLIENT_RAW" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT0 Client Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP5_RAW" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT0 Channel Group5 Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP4_RAW" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT0 Channel Group4 Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP3_RAW" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT0 Channel Group3 Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP2_RAW" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT0 Channel Group2 Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP1_RAW" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT0 Channel Group1 Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP0_RAW" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT0 Channel Group0 Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INTC_INTR0_STATUS_ENA0" acronym="VIP_INTC_INTR0_STATUS_ENA0" offset="0x28" width="32" description="INTC INTR0 Interrupt Status Enabled/Clear Register 0. This register contains the enabled interrupt status as defined in HL0.8">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP2_PARSER_INT_ENA" width="1" begin="21" end="21" resetval="0x0" description="VIP2 Parser Enabled Interrupt Status Read indicates enabled status 0 = inactive 1 = active Writing 1 will clear interrupt Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_PARSER_INT_ENA" width="1" begin="20" end="20" resetval="0x0" description="VIP1 Parser Enabled Interrupt Status Read indicates enabled status 0 = inactive 1 = active Writing 1 will clear interrupt Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT0_DESCRIPTOR_ENA" width="1" begin="16" end="16" resetval="0x0" description="VPDMA INT0 Descriptor Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST7_NOTIFY_ENA" width="1" begin="15" end="15" resetval="0x0" description="VPDMA INT0 List7 Notify Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST7_COMPLETE_ENA" width="1" begin="14" end="14" resetval="0x0" description="VPDMA INT0 List7 Complete Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST6_NOTIFY_ENA" width="1" begin="13" end="13" resetval="0x0" description="VPDMA INT0 List6 Notify Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST6_COMPLETE_ENA" width="1" begin="12" end="12" resetval="0x0" description="VPDMA INT0 List6 Complete Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST5_NOTIFY_ENA" width="1" begin="11" end="11" resetval="0x0" description="VPDMA INT0 List5 Notify Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST5_COMPLETE_ENA" width="1" begin="10" end="10" resetval="0x0" description="VPDMA INT0 List5 Complete Enabled Statust Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST4_NOTIFY_ENA" width="1" begin="9" end="9" resetval="0x0" description="VPDMA INT0 List4 Notify Enabled Statust Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST4_COMPLETE_ENA" width="1" begin="8" end="8" resetval="0x0" description="VPDMA INT0 List4 Complete Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST3_NOTIFY_ENA" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT0 List3 Notify Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST3_COMPLETE_ENA" width="1" begin="6" end="6" resetval="0x0" description="VPDMA INT0 List3 Complete Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST2_NOTIFY_ENA" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT0 List2 Notify Enabled Statust Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST2_COMPLETE_ENA" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT0 List2 Complete Enabled Statust Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST1_NOTIFY_ENA" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT0 List1 Notify Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST1_COMPLETE_ENA" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT0 List1 Complete Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST0_NOTIFY_ENA" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT0 List0 Notify Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST0_COMPLETE_ENA" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT0 List0 Complete Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INTC_INTR0_STATUS_ENA1" acronym="VIP_INTC_INTR0_STATUS_ENA1" offset="0x2C" width="32" description="INTC INTR0 Interrupt Status Enabled/Clear Register 1. This register contains the enabled interrupt status as defined in HL0.8">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP2_CHR_DS_2_UV_ERR_INT_ENA" width="1" begin="25" end="25" resetval="0x0" description="VIP2 Chroma Downsampler 2 UV Error Enabled Interrupt Status Read indicates enabled status 0 = inactive 1 = active Writing 1 will clear interrupt Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP2_CHR_DS_1_UV_ERR_INT_ENA" width="1" begin="24" end="24" resetval="0x0" description="VIP2 Chroma Downsampler 1 UV Error Enabled Interrupt Status Read indicates enabled status 0 = inactive 1 = active Writing 1 will clear interrupt Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CHR_DS_2_UV_ERR_INT_ENA" width="1" begin="23" end="23" resetval="0x0" description="VIP1 Chroma Downsampler 2 UV Error Enabled Interrupt Status Read indicates enabled status 0 = inactive 1 = active Writing 1 will clear interrupt Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CHR_DS_1_UV_ERR_INT_ENA" width="1" begin="22" end="22" resetval="0x0" description="VIP1 Chroma Downsampler 1 UV Error Enabled Interrupt Status Read indicates enabled status 0 = inactive 1 = active Writing 1 will clear interrupt Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="21" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT0_CLIENT_ENA" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT0 Client Enabled Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP5_ENA" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT0 Channel Group5 Enabled Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP4_ENA" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT0 Channel Group4 Enabled Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP3_ENA" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT0 Channel Group3 Enabled Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP2_ENA" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT0 Channel Group3 Enabled Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP1_ENA" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT0 Channel Group1 Enabled Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP0_ENA" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT0 Channel Group0 Enabled Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INTC_INTR0_ENA_SET0" acronym="VIP_INTC_INTR0_ENA_SET0" offset="0x30" width="32" description="INTC INTR0 Interrupt Enable/Set Register 0. This register contains the interrupt enable status/set as defined in HL0.8">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP2_PARSER_INT_ENA_SET" width="1" begin="21" end="21" resetval="0x0" description="VIP2 Parser Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_PARSER_INT_ENA_SET" width="1" begin="20" end="20" resetval="0x0" description="VIP1 Parser Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT0_DESCRIPTOR_ENA_SET" width="1" begin="16" end="16" resetval="0x0" description="VPDMA INT0 Descriptor Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST7_NOTIFY_ENA_SET" width="1" begin="15" end="15" resetval="0x0" description="VPDMA INT0 List7 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST7_COMPLETE_ENA_SET" width="1" begin="14" end="14" resetval="0x0" description="VPDMA INT0 List7 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST6_NOTIFY_ENA_SET" width="1" begin="13" end="13" resetval="0x0" description="VPDMA INT0 List6 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST6_COMPLETE_ENA_SET" width="1" begin="12" end="12" resetval="0x0" description="VPDMA INT0 List6 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST5_NOTIFY_ENA_SET" width="1" begin="11" end="11" resetval="0x0" description="VPDMA INT0 List5 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST5_COMPLETE_ENA_SET" width="1" begin="10" end="10" resetval="0x0" description="VPDMA INT0 List5 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST4_NOTIFY_ENA_SET" width="1" begin="9" end="9" resetval="0x0" description="VPDMA INT0 List4 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST4_COMPLETE_ENA_SET" width="1" begin="8" end="8" resetval="0x0" description="VPDMA INT0 List4 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST3_NOTIFY_ENA_SET" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT0 List3 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST3_COMPLETE_ENA_SET" width="1" begin="6" end="6" resetval="0x0" description="VPDMA INT0 List3 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST2_NOTIFY_ENA_SET" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT0 List2 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST2_COMPLETE_ENA_SET" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT0 List2 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST1_NOTIFY_ENA_SET" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT0 List1 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST1_COMPLETE_ENA_SET" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT0 List1 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST0_NOTIFY_ENA_SET" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT0 List0 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST0_COMPLETE_ENA_SET" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT0 List0 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INTC_INTR0_ENA_SET1" acronym="VIP_INTC_INTR0_ENA_SET1" offset="0x34" width="32" description="INTC INTR0 Interrupt Enable/Set Register 1. This register contains the interrupt enable status/set as defined in HL0.8">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP2_CHR_DS_2_UV_ERR_INT_ENA_SET" width="1" begin="25" end="25" resetval="0x0" description="VIP2 Chroma Downsampler 2 UV Error Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP2_CHR_DS_1_UV_ERR_INT_ENA_SET" width="1" begin="24" end="24" resetval="0x0" description="VIP2 Chroma Downsampler 1 UV Error Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CHR_DS_2_UV_ERR_INT_ENA_SET" width="1" begin="23" end="23" resetval="0x0" description="VIP1 Chroma Downsampler 2 UV Error Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CHR_DS_1_UV_ERR_INT_ENA_SET" width="1" begin="22" end="22" resetval="0x0" description="VIP1 Chroma Downsampler 1 UV Error Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="21" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT0_CLIENT_ENA_SET" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT0 Client Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP6_ENA_SET" width="1" begin="6" end="6" resetval="0x0" description="VPDMA INT0 Channel Group6 Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP5_ENA_SET" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT0 Channel Group5 Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP4_ENA_SET" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT0 Channel Group4 Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP3_ENA_SET" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT0 Channel Group3 Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP2_ENA_SET" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT0 Channel Group2 Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP1_ENA_SET" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT0 Channel Group1 Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP0_ENA_SET" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT0 Channel Group0 Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INTC_INTR0_ENA_CLR0" acronym="VIP_INTC_INTR0_ENA_CLR0" offset="0x38" width="32" description="INTC INTR0 Interrupt Enable/Clear Register 0. This register contains the interrupt enable status/clear as defined in HL0.8">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP2_PARSER_INT_ENA_CLR" width="1" begin="21" end="21" resetval="0x0" description="VIP2 Parser Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_PARSER_INT_ENA_CLR" width="1" begin="20" end="20" resetval="0x0" description="VIP1 Parser Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT0_DESCRIPTOR_ENA_CLR" width="1" begin="16" end="16" resetval="0x0" description="VPDMA INT0 Descriptor Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST7_NOTIFY_ENA_CLR" width="1" begin="15" end="15" resetval="0x0" description="VPDMA INT0 List7 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST7_COMPLETE_ENA_CLR" width="1" begin="14" end="14" resetval="0x0" description="VPDMA INT0 List7 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST6_NOTIFY_ENA_CLR" width="1" begin="13" end="13" resetval="0x0" description="VPDMA INT0 List6 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST6_COMPLETE_ENA_CLR" width="1" begin="12" end="12" resetval="0x0" description="VPDMA INT0 List6 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST5_NOTIFY_ENA_CLR" width="1" begin="11" end="11" resetval="0x0" description="VPDMA INT0 List5 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST5_COMPLETE_ENA_CLR" width="1" begin="10" end="10" resetval="0x0" description="VPDMA INT0 List5 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST4_NOTIFY_ENA_CLR" width="1" begin="9" end="9" resetval="0x0" description="VPDMA INT0 List4 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST4_COMPLETE_ENA_CLR" width="1" begin="8" end="8" resetval="0x0" description="VPDMA INT0 List4 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST3_NOTIFY_ENA_CLR" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT0 List3 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST3_COMPLETE_ENA_CLR" width="1" begin="6" end="6" resetval="0x0" description="VPDMA INT0 List3 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST2_NOTIFY_ENA_CLR" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT0 List2 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST2_COMPLETE_ENA_CLR" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT0 List2 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST1_NOTIFY_ENA_CLR" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT0 List1 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST1_COMPLETE_ENA_CLR" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT0 List1 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST0_NOTIFY_ENA_CLR" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT0 List0 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST0_COMPLETE_ENA_CLR" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT0 List0 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INTC_INTR0_ENA_CLR1" acronym="VIP_INTC_INTR0_ENA_CLR1" offset="0x3C" width="32" description="INTC INTR0 Interrupt Enable/Clear Register 1. This register contains the interrupt enable status/clear as defined in HL0.8">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP2_CHR_DS_2_UV_ERR_INT_ENA_CLR" width="1" begin="25" end="25" resetval="0x0" description="VIP2 Chroma Downsampler 2 UV Error Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP2_CHR_DS_1_UV_ERR_INT_ENA_CLR" width="1" begin="24" end="24" resetval="0x0" description="VIP2 Chroma Downsampler 1 UV Error Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CHR_DS_2_UV_ERR_INT_ENA_CLR" width="1" begin="23" end="23" resetval="0x0" description="VIP1 Chroma Downsampler 2 UV Error Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CHR_DS_1_UV_ERR_INT_ENA_CLR" width="1" begin="22" end="22" resetval="0x0" description="VIP1 Chroma Downsampler 1 UV Error Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="21" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT0_CLIENT_ENA_CLR" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT0 Client Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP6_ENA_CLR" width="1" begin="6" end="6" resetval="0x0" description="VPDMA INT0 Channel Group6 Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP5_ENA_CLR" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT0 Channel Group5 Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP4_ENA_CLR" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT0 Channel Group4 Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP3_ENA_CLR" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT0 Channel Group3 Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP2_ENA_CLR" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT0 Channel Group2 Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP1_ENA_CLR" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT0 Channel Group1 Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP0_ENA_CLR" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT0 Channel Group0 Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INTC_INTR1_STATUS_RAW0" acronym="VIP_INTC_INTR1_STATUS_RAW0" offset="0x40" width="32" description="INTC intr1 Interrupt Status Raw/Set Register 0. This register contains the raw interrupt status as defined in HL0.8">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP2_PARSER_INT_RAW" width="1" begin="21" end="21" resetval="0x0" description="VIP2 Parser Interrupt Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_PARSER_INT_RAW" width="1" begin="20" end="20" resetval="0x0" description="VIP1 Parser Interrupt Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT1_DESCRIPTOR_RAW" width="1" begin="16" end="16" resetval="0x0" description="VPDMA INT1 Descriptor Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST7_NOTIFY_RAW" width="1" begin="15" end="15" resetval="0x0" description="VPDMA INT1 List7 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST7_COMPLETE_RAW" width="1" begin="14" end="14" resetval="0x0" description="VPDMA INT1 List7 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST6_NOTIFY_RAW" width="1" begin="13" end="13" resetval="0x0" description="VPDMA INT1 List6 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST6_COMPLETE_RAW" width="1" begin="12" end="12" resetval="0x0" description="VPDMA INT1 List6 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST5_NOTIFY_RAW" width="1" begin="11" end="11" resetval="0x0" description="VPDMA INT1 List5 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST5_COMPLETE_RAW" width="1" begin="10" end="10" resetval="0x0" description="VPDMA INT1 List5 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST4_NOTIFY_RAW" width="1" begin="9" end="9" resetval="0x0" description="VPDMA INT1 List4 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST4_COMPLETE_RAW" width="1" begin="8" end="8" resetval="0x0" description="VPDMA INT1 List4 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST3_NOTIFY_RAW" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT1 List3 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST3_COMPLETE_RAW" width="1" begin="6" end="6" resetval="0x0" description="VPDMA INT1 List3 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST2_NOTIFY_RAW" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT1 List2 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST2_COMPLETE_RAW" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT1 List2 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST1_NOTIFY_RAW" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT1 List1 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST1_COMPLETE_RAW" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT1 List1 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST0_NOTIFY_RAW" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT1 List0 Notify Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST0_COMPLETE_RAW" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT1 List0 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INTC_INTR1_STATUS_RAW1" acronym="VIP_INTC_INTR1_STATUS_RAW1" offset="0x44" width="32" description="INTC intr1 Interrupt Status Raw/Set Register 1. This register contains the raw interrupt status as defined in HL0.8">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP2_CHR_DS_2_UV_ERR_INT_RAW" width="1" begin="25" end="25" resetval="0x0" description="VIP2 Chroma Downsampler 2 UV Error Interrupt Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP2_CHR_DS_1_UV_ERR_INT_RAW" width="1" begin="24" end="24" resetval="0x0" description="VIP2 Chroma Downsampler 1 UV Error Interrupt Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CHR_DS_2_UV_ERR_INT_RAW" width="1" begin="23" end="23" resetval="0x0" description="VIP1 Chroma Downsampler 2 UV Error Interrupt Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CHR_DS_1_UV_ERR_INT_RAW" width="1" begin="22" end="22" resetval="0x0" description="VIP1 Chroma Downsampler 1 UV Error Interrupt Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="21" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT1_CLIENT_RAW" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT1 Client Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP5_RAW" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT1 Channel Group5 Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP4_RAW" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT1 Channel Group4 Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP3_RAW" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT1 Channel Group3 Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP2_RAW" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT1 Channel Group2 Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP1_RAW" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT1 Channel Group1 Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP0_RAW" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT1 Channel Group0 Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INTC_INTR1_STATUS_ENA0" acronym="VIP_INTC_INTR1_STATUS_ENA0" offset="0x48" width="32" description="INTC intr1 Interrupt Status Enabled/Clear Register 0. This register contains the enabled interrupt status as defined in HL0.8">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP2_PARSER_INT_ENA" width="1" begin="21" end="21" resetval="0x0" description="VIP2 Parser Enabled Interrupt Status Read indicates enabled status 0 = inactive 1 = active Writing 1 will clear interrupt Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_PARSER_INT_ENA" width="1" begin="20" end="20" resetval="0x0" description="VIP1 Parser Enabled Interrupt Status Read indicates enabled status 0 = inactive 1 = active Writing 1 will clear interrupt Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT1_DESCRIPTOR_ENA" width="1" begin="16" end="16" resetval="0x0" description="VPDMA INT1 Descriptor Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST7_NOTIFY_ENA" width="1" begin="15" end="15" resetval="0x0" description="VPDMA INT1 List7 Notify Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST7_COMPLETE_ENA" width="1" begin="14" end="14" resetval="0x0" description="VPDMA INT1 List7 Complete Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST6_NOTIFY_ENA" width="1" begin="13" end="13" resetval="0x0" description="VPDMA INT1 List6 Notify Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST6_COMPLETE_ENA" width="1" begin="12" end="12" resetval="0x0" description="VPDMA INT1 List6 Complete Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST5_NOTIFY_ENA" width="1" begin="11" end="11" resetval="0x0" description="VPDMA INT1 List5 Notify Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST5_COMPLETE_ENA" width="1" begin="10" end="10" resetval="0x0" description="VPDMA INT1 List5 Complete Enabled Statust Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST4_NOTIFY_ENA" width="1" begin="9" end="9" resetval="0x0" description="VPDMA INT1 List4 Notify Enabled Statust Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST4_COMPLETE_ENA" width="1" begin="8" end="8" resetval="0x0" description="VPDMA INT1 List4 Complete Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST3_NOTIFY_ENA" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT1 List3 Notify Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST3_COMPLETE_ENA" width="1" begin="6" end="6" resetval="0x0" description="VPDMA INT1 List3 Complete Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST2_NOTIFY_ENA" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT1 List2 Notify Enabled Statust Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST2_COMPLETE_ENA" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT1 List2 Complete Enabled Statust Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST1_NOTIFY_ENA" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT1 List1 Notify Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST1_COMPLETE_ENA" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT1 List1 Complete Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST0_NOTIFY_ENA" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT1 List0 Notify Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST0_COMPLETE_ENA" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT1 List0 Complete Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INTC_INTR1_STATUS_ENA1" acronym="VIP_INTC_INTR1_STATUS_ENA1" offset="0x4C" width="32" description="INTC intr1 Interrupt Status Enabled/Clear Register 1. This register contains the enabled interrupt status as defined in HL0.8">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP2_CHR_DS_2_UV_ERR_INT_ENA" width="1" begin="25" end="25" resetval="0x0" description="VIP2 Chroma Downsampler 2 UV Error Enabled Interrupt Status Read indicates enabled status 0 = inactive 1 = active Writing 1 will clear interrupt Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP2_CHR_DS_1_UV_ERR_INT_ENA" width="1" begin="24" end="24" resetval="0x0" description="VIP2 Chroma Downsampler 1 UV Error Enabled Interrupt Status Read indicates enabled status 0 = inactive 1 = active Writing 1 will clear interrupt Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CHR_DS_2_UV_ERR_INT_ENA" width="1" begin="23" end="23" resetval="0x0" description="VIP1 Chroma Downsampler 2 UV Error Enabled Interrupt Status Read indicates enabled status 0 = inactive 1 = active Writing 1 will clear interrupt Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CHR_DS_1_UV_ERR_INT_ENA" width="1" begin="22" end="22" resetval="0x0" description="VIP1 Chroma Downsampler 1 UV Error Enabled Interrupt Status Read indicates enabled status 0 = inactive 1 = active Writing 1 will clear interrupt Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="21" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT1_CLIENT_ENA" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT1 Client Enabled Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP5_ENA" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT1 Channel Group5 Enabled Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP4_ENA" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT1 Channel Group4 Enabled Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP3_ENA" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT1 Channel Group3 Enabled Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP2_ENA" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT1 Channel Group3 Enabled Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP1_ENA" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT1 Channel Group1 Enabled Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP0_ENA" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT1 Channel Group0 Enabled Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INTC_INTR1_ENA_SET0" acronym="VIP_INTC_INTR1_ENA_SET0" offset="0x50" width="32" description="INTC intr1 Interrupt Enable/Set Register 0. This register contains the interrupt enable status/set as defined in HL0.8">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP2_PARSER_INT_ENA_SET" width="1" begin="21" end="21" resetval="0x0" description="VIP2 Parser Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_PARSER_INT_ENA_SET" width="1" begin="20" end="20" resetval="0x0" description="VIP1 Parser Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT1_DESCRIPTOR_ENA_SET" width="1" begin="16" end="16" resetval="0x0" description="VPDMA INT1 Descriptor Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST7_NOTIFY_ENA_SET" width="1" begin="15" end="15" resetval="0x0" description="VPDMA INT1 List7 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST7_COMPLETE_ENA_SET" width="1" begin="14" end="14" resetval="0x0" description="VPDMA INT1 List7 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST6_NOTIFY_ENA_SET" width="1" begin="13" end="13" resetval="0x0" description="VPDMA INT1 List6 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST6_COMPLETE_ENA_SET" width="1" begin="12" end="12" resetval="0x0" description="VPDMA INT1 List6 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST5_NOTIFY_ENA_SET" width="1" begin="11" end="11" resetval="0x0" description="VPDMA INT1 List5 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST5_COMPLETE_ENA_SET" width="1" begin="10" end="10" resetval="0x0" description="VPDMA INT1 List5 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST4_NOTIFY_ENA_SET" width="1" begin="9" end="9" resetval="0x0" description="VPDMA INT1 List4 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST4_COMPLETE_ENA_SET" width="1" begin="8" end="8" resetval="0x0" description="VPDMA INT1 List4 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST3_NOTIFY_ENA_SET" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT1 List3 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST3_COMPLETE_ENA_SET" width="1" begin="6" end="6" resetval="0x0" description="VPDMA INT1 List3 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST2_NOTIFY_ENA_SET" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT1 List2 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST2_COMPLETE_ENA_SET" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT1 List2 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST1_NOTIFY_ENA_SET" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT1 List1 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST1_COMPLETE_ENA_SET" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT1 List1 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST0_NOTIFY_ENA_SET" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT1 List0 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST0_COMPLETE_ENA_SET" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT1 List0 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INTC_INTR1_ENA_SET1" acronym="VIP_INTC_INTR1_ENA_SET1" offset="0x54" width="32" description="INTC intr1 Interrupt Enable/Set Register 1. This register contains the interrupt enable status/set as defined in HL0.8">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP2_CHR_DS_2_UV_ERR_INT_ENA_SET" width="1" begin="25" end="25" resetval="0x0" description="VIP2 Chroma Downsampler 2 UV Error Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP2_CHR_DS_1_UV_ERR_INT_ENA_SET" width="1" begin="24" end="24" resetval="0x0" description="VIP2 Chroma Downsampler 1 UV Error Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CHR_DS_2_UV_ERR_INT_ENA_SET" width="1" begin="23" end="23" resetval="0x0" description="VIP1 Chroma Downsampler 2 UV Error Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CHR_DS_1_UV_ERR_INT_ENA_SET" width="1" begin="22" end="22" resetval="0x0" description="VIP1 Chroma Downsampler 1 UV Error Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="21" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT1_CLIENT_ENA_SET" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT1 Client Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP6_ENA_SET" width="1" begin="6" end="6" resetval="0x0" description="VPDMA INT1 Channel Group6 Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP5_ENA_SET" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT1 Channel Group5 Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP4_ENA_SET" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT1 Channel Group4 Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP3_ENA_SET" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT1 Channel Group3 Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP2_ENA_SET" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT1 Channel Group2 Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP1_ENA_SET" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT1 Channel Group1 Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP0_ENA_SET" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT1 Channel Group0 Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INTC_INTR1_ENA_CLR0" acronym="VIP_INTC_INTR1_ENA_CLR0" offset="0x58" width="32" description="INTC intr1 Interrupt Enable/Clear Register 0. This register contains the interrupt enable status/clear as defined in HL0.8">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP2_PARSER_INT_ENA_CLR" width="1" begin="21" end="21" resetval="0x0" description="VIP2 Parser Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_PARSER_INT_ENA_CLR" width="1" begin="20" end="20" resetval="0x0" description="VIP1 Parser Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT1_DESCRIPTOR_ENA_CLR" width="1" begin="16" end="16" resetval="0x0" description="VPDMA INT1 Descriptor Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST7_NOTIFY_ENA_CLR" width="1" begin="15" end="15" resetval="0x0" description="VPDMA INT1 List7 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST7_COMPLETE_ENA_CLR" width="1" begin="14" end="14" resetval="0x0" description="VPDMA INT1 List7 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST6_NOTIFY_ENA_CLR" width="1" begin="13" end="13" resetval="0x0" description="VPDMA INT1 List6 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST6_COMPLETE_ENA_CLR" width="1" begin="12" end="12" resetval="0x0" description="VPDMA INT1 List6 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST5_NOTIFY_ENA_CLR" width="1" begin="11" end="11" resetval="0x0" description="VPDMA INT1 List5 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST5_COMPLETE_ENA_CLR" width="1" begin="10" end="10" resetval="0x0" description="VPDMA INT1 List5 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST4_NOTIFY_ENA_CLR" width="1" begin="9" end="9" resetval="0x0" description="VPDMA INT1 List4 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST4_COMPLETE_ENA_CLR" width="1" begin="8" end="8" resetval="0x0" description="VPDMA INT1 List4 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST3_NOTIFY_ENA_CLR" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT1 List3 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST3_COMPLETE_ENA_CLR" width="1" begin="6" end="6" resetval="0x0" description="VPDMA INT1 List3 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST2_NOTIFY_ENA_CLR" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT1 List2 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST2_COMPLETE_ENA_CLR" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT1 List2 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST1_NOTIFY_ENA_CLR" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT1 List1 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST1_COMPLETE_ENA_CLR" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT1 List1 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST0_NOTIFY_ENA_CLR" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT1 List0 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_LIST0_COMPLETE_ENA_CLR" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT1 List0 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INTC_INTR1_ENA_CLR1" acronym="VIP_INTC_INTR1_ENA_CLR1" offset="0x5C" width="32" description="INTC intr1 Interrupt Enable/Clear Register 1. This register contains the interrupt enable status/clear as defined in HL0.8">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP2_CHR_DS_2_UV_ERR_INT_ENA_CLR" width="1" begin="25" end="25" resetval="0x0" description="VIP2 Chroma Downsampler 2 UV Error Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP2_CHR_DS_1_UV_ERR_INT_ENA_CLR" width="1" begin="24" end="24" resetval="0x0" description="VIP2 Chroma Downsampler 1 UV Error Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CHR_DS_2_UV_ERR_INT_ENA_CLR" width="1" begin="23" end="23" resetval="0x0" description="VIP1 Chroma Downsampler 2 UV Error Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CHR_DS_1_UV_ERR_INT_ENA_CLR" width="1" begin="22" end="22" resetval="0x0" description="VIP1 Chroma Downsampler 1 UV Error Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="21" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT1_CLIENT_ENA_CLR" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT1 Client Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP6_ENA_CLR" width="1" begin="6" end="6" resetval="0x0" description="VPDMA INT1 Channel Group6 Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP5_ENA_CLR" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT1 Channel Group5 Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP4_ENA_CLR" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT1 Channel Group4 Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP3_ENA_CLR" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT1 Channel Group3 Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP2_ENA_CLR" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT1 Channel Group2 Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP1_ENA_CLR" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT1 Channel Group1 Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT1_CHANNEL_GROUP0_ENA_CLR" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT1 Channel Group0 Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INTC_EOI" acronym="VIP_INTC_EOI" offset="0xA0" width="32" description="INTC EOI Register. This register contains the EOI vector register contents as defined by HL0.8">
    <bitfield id="EOI_VECTOR" width="32" begin="31" end="0" resetval="0x0" description="Number associated with the ipgenericirq for intr output. There are 4 interrupt outputs Write 0x0 : Write to intr0 IP Generic Write 0x1 : Write to intr1 IP Generic Write 0x2 : Write to intr2 IP Generic Write 0x3 : Write to intr3 IP Generic Any other write value is ignored." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_CLKC_CLKEN" acronym="VIP_CLKC_CLKEN" offset="0x100" width="32" description="CLKC Module Clock Enable Register. This register contains clock enables for the processing paths in the VIP module.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP2_DP_EN" width="1" begin="17" end="17" resetval="0x0" description="VIP Slice1 Data Path Clock Enable, 1 = Clock Enabled, 0 = Clock Disabled" range="" rwaccess="RW"/>
    <bitfield id="VIP1_DP_EN" width="1" begin="16" end="16" resetval="0x0" description="VIP Slice0 Data Path Clock Enable, 1 = Clock Enabled, 0 = Clock Disabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_EN" width="1" begin="0" end="0" resetval="0x0" description="VPDMA Clock Enable, 1 = Clock Enabled, 0 = Clock Disabled" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_CLKC_RST" acronym="VIP_CLKC_RST" offset="0x104" width="32" description="CLKC Module Reset Register. This register contains resets for the processing paths in the VIP module.">
    <bitfield id="MAIN_RST" width="1" begin="31" end="31" resetval="0x0" description="Reset for all modules in VIP Main Data Path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="S1_CHR_DS_1_RST" width="1" begin="28" end="28" resetval="0x0" description="VIP Slice1 CHRDS1 reset" range="" rwaccess="RW"/>
    <bitfield id="S0_CHR_DS_1_RST" width="1" begin="27" end="27" resetval="0x0" description="VIP Slice0 CHRDS1 reset" range="" rwaccess="RW"/>
    <bitfield id="S1_CHR_DS_0_RST" width="1" begin="26" end="26" resetval="0x0" description="VIP Slice1 CHRDS0 reset" range="" rwaccess="RW"/>
    <bitfield id="S0_CHR_DS_0_RST" width="1" begin="25" end="25" resetval="0x0" description="VIP Slice0 CHRDS0 reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="S1_SC_RST" width="1" begin="23" end="23" resetval="0x0" description="VIP Slice1 SC reset" range="" rwaccess="RW"/>
    <bitfield id="S0_SC_RST" width="1" begin="22" end="22" resetval="0x0" description="VIP Slice0 SC reset" range="" rwaccess="RW"/>
    <bitfield id="S1_CSC_RST" width="1" begin="21" end="21" resetval="0x0" description="VIP Slice1 CSC reset" range="" rwaccess="RW"/>
    <bitfield id="S0_CSC_RST" width="1" begin="20" end="20" resetval="0x0" description="VIP Slice0 CSC reset" range="" rwaccess="RW"/>
    <bitfield id="S1_PARSER_RST" width="1" begin="19" end="19" resetval="0x0" description="VIP Slice1 parser reset" range="" rwaccess="RW"/>
    <bitfield id="S0_PARSER_RST" width="1" begin="18" end="18" resetval="0x0" description="VIP Slice0 parser reset" range="" rwaccess="RW"/>
    <bitfield id="VIP2_DP_RST" width="1" begin="17" end="17" resetval="0x0" description="VIP Slice1 Data Path Reset" range="" rwaccess="RW"/>
    <bitfield id="VIP1_DP_RST" width="1" begin="16" end="16" resetval="0x0" description="VIP Slice0 Data Path Reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VPDMA_RST" width="1" begin="0" end="0" resetval="0x0" description="VPDMA Reset" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_CLKC_DPS" acronym="VIP_CLKC_DPS" offset="0x108" width="32" description="CLKC Main Data Path Select Register. This register selects the various data paths within main portion (non-VIP) of the subsystem">
    <bitfield id="MAIN_RST" width="1" begin="31" end="31" resetval="0x0" description="Reset for all modules in DSS Main Data Path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="30" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP2_DP_RST" width="1" begin="17" end="17" resetval="0x0" description="Video Input Port 2 Data Path Reset" range="" rwaccess="RW"/>
    <bitfield id="VIP1_DP_RST" width="1" begin="16" end="16" resetval="0x0" description="Video Input Port 1 Data Path Reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_RST" width="1" begin="0" end="0" resetval="0x0" description="VPDMA Reset" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_CLKC_VIP0DPS" acronym="VIP_CLKC_VIP0DPS" offset="0x10C" width="32" description="CLKC Video Input Port 1 Data Path Select Register. This register selects the various data paths within the Video Input Port portion of the subsystem">
    <bitfield id="VIP1_DATAPATH_SELECT" width="4" begin="31" end="28" resetval="0x0" description="VIP1 Datapath Register Field Enable 0000 : All fields written 0001 : Only vip1_csc_src_select written 0010 : Only vip1_sc_src_select written 0011 : Only vip1_rgb_src_select written 0100 : Only vip1_rgb_out_lo_select written 0101 : Only vip1_rgb_out_hi_select written 0110 : Only vip1_chr_ds_1_src_select written 0111 : Only vip1_chr_ds_2_src_select written 1000 : Only vip1_multi_channel_select written 1001 : Only vip1_chr_ds_1_bypass written 1010 : Only vip1_chr_ds_2_bypass written 1011 : Reserved 1100 : Reserved 1101 : Reserved 1110 : Reserved 1111 : Reserved" range="" rwaccess="RW"/>
    <bitfield id="VIP1_TESTPORT_A_SELECT" width="1" begin="27" end="27" resetval="0x0" description="0 : Normal mode 1: Test Mode" range="" rwaccess="RW"/>
    <bitfield id="VIP1_TESTPORT_B_SELECT" width="1" begin="26" end="26" resetval="0x0" description="0 : Normal mode 1: Test Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="25" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP1_CHR_DS_2_BYPASS" width="1" begin="17" end="17" resetval="0x0" description="Video Input Port 1 Chroma Downsampler 2 Bypass 0 : VIP Chroma Downsampler 1 selected 1 : VIP Chroma Downsampler 1 Bypassed Chroma Downsampler Bypassed means the output format from the VIP will be 422 data. Selected means the output format will be 420" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CHR_DS_1_BYPASS" width="1" begin="16" end="16" resetval="0x0" description="Video Input Port 1 Chroma Downsampler 1 Bypass 0 : VIP Chroma Downsampler 1 selected 1 : VIP Chroma Downsampler 1 Bypassed Chroma Downsampler Bypassed means the output format from the VIP will be 422 data. Selected means the output format will be 420" range="" rwaccess="RW"/>
    <bitfield id="VIP1_MULTI_CHANNEL_SELECT" width="1" begin="15" end="15" resetval="0x0" description="Video Input Port 1 Multi Channel Select 0 : VIP_PARSER A and B channels operate in single channel mode 1 : VIP_PARSER A and B channels directly drive VPDMA (multi-channel case) Multi-Channel means that the A and B sources are from multiple channels and used in a multiplexed stream mode. The VIP Parser extracts the channel ID from each source and outputs this information to VPDMA, and thus to memory. When operating in a multiplexed stream mode, this bit must be set to 1 to enable the channel information to be passed to memory. If this is not set, the channel number (or source number) will be 0 for all streams. If vip1_rgb_out_select = 1, then VIP_PARSER A port is connected to VPDMA" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CHR_DS_2_SRC_SELECT" width="3" begin="14" end="12" resetval="0x0" description="Video Input Port 1 Chroma Downsampler 2 Source Select 0 : Path Disabled (no input to CHR_DS) 1 : Source from Scaler (SC_M) 2 : Source from Color Space Converter (CSC) 3 : Source from VIP_PARSER A port 4 : Source from VIP_PARSER B port 5 : Source from Transcode (422) 6 : Reserved 7 : Reserved" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CHR_DS_1_SRC_SELECT" width="3" begin="11" end="9" resetval="0x0" description="Video Input Port 1 Chroma Downsampler 1 Source Select 000 : Path Disabled (no input to CHR_DS) 001 : Source from Scaler (SC_M) 010 : Source from Color Space Converter (CSC) 011 : Source from VIP_PARSER A port 100 : Source from VIP_PARSER B port 101 : Source from Transcode (422) 110 : Reserved 111 : Reserved" range="" rwaccess="RW"/>
    <bitfield id="VIP1_RGB_OUT_HI_SELECT" width="1" begin="8" end="8" resetval="0x0" description="Video Input Port 1 HI RGB Output Select 0 : Output Type is 420/422 1 : Output Type is RGB" range="" rwaccess="RW"/>
    <bitfield id="VIP1_RGB_OUT_LO_SELECT" width="1" begin="7" end="7" resetval="0x0" description="Video Input Port 1 LO RGB Output Select 0 : Output Type is 420/422 1 : Output Type is RGB" range="" rwaccess="RW"/>
    <bitfield id="VIP1_RGB_SRC_SELECT" width="1" begin="6" end="6" resetval="0x0" description="Video Input Port 1 RGB Output Path Select 0 : Source from Compositor RGB input 1 : Source from CSC" range="" rwaccess="RW"/>
    <bitfield id="VIP1_SC_SRC_SELECT" width="3" begin="5" end="3" resetval="0x0" description="Video Input Port 1 SC_M Source Select 000 : Path Disabled 001 : Source from Color Space Converter (CSC) 010 : Source from VIP_PARSER A port 011 : Source from VIP_PARSER B port 100 : Source from Transcode (422) 101 : Reserved 110 : Reserved 111 : Reserved" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CSC_SRC_SELECT" width="3" begin="2" end="0" resetval="0x0" description="Video Input Port 1 CSC Source Select 000 : Path Disabled 001 : Source from VIP_PARSER A (422) port 010 : Source from VIP_PARSER B port 011 : Source from Transcode (422) 100 : Source from VIP_PARSER A (RGB) port 101 : Source from Compositor (RGB) 110 : Reserved 111 : Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_CLKC_VIP1DPS" acronym="VIP_CLKC_VIP1DPS" offset="0x110" width="32" description="CLKC Video Input Port 2 Data Path Select Register. This register selects the various data paths within the Video Input Port portion of the subsystem">
    <bitfield id="VIP2_DATAPATH_SELECT" width="4" begin="31" end="28" resetval="0x0" description="VIP2 Datapath Register Field Enable 0000 : All fields written 0001 : Only vip2_csc_src_select written 0010 : Only vip2_sc_src_select written 0011 : Only vip2_rgb_src_select written 0100 : Only vip2_rgb_out_lo_select written 0101 : Only vip2_rgb_out_hi_select written 0110 : Only vip2_chr_ds_1_src_select written 0111 : Only vip2_chr_ds_2_src_select written 1000 : Only vip2_multi_channel_select written 1001 : Only vip2_chr_ds_1_bypass written 1010 : Only vip2_chr_ds_2_bypass written 1011 : Reserved 1100 : Reserved 1101 : Reserved 1110 : Reserved 1111 : Reserved" range="" rwaccess="RW"/>
    <bitfield id="VIP2_TESTPORT_A_SELECT" width="1" begin="27" end="27" resetval="0x0" description="0 : Normal mode 1: Test Mode" range="" rwaccess="RW"/>
    <bitfield id="VIP2_TESTPORT_B_SELECT" width="1" begin="26" end="26" resetval="0x0" description="0 : Normal mode 1: Test Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="25" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP2_CHR_DS_2_BYPASS" width="1" begin="17" end="17" resetval="0x0" description="Video Input Port 2 Chroma Downsampler 2 Bypass 0 : VIP Chroma Downsampler 1 selected 1 : VIP Chroma Downsampler 1 Bypassed Chroma Downsampler Bypassed means the output format from the VIP will be 422 data. Selected means the output format will be 420" range="" rwaccess="RW"/>
    <bitfield id="VIP2_CHR_DS_1_BYPASS" width="1" begin="16" end="16" resetval="0x0" description="Video Input Port 2 Chroma Downsampler 1 Bypass 0 : VIP Chroma Downsampler 1 selected 1 : VIP Chroma Downsampler 1 Bypassed Chroma Downsampler Bypassed means the output format from the VIP will be 422 data. Selected means the output format will be 420" range="" rwaccess="RW"/>
    <bitfield id="VIP2_MULTI_CHANNEL_SELECT" width="1" begin="15" end="15" resetval="0x0" description="Video Input Port 2 Multi Channel Select 0 : VIP_PARSER A and B channels operate in single channel mode 1 : VIP_PARSER A and B channels directly drive VPDMA (multi-channel case) Multi-Channel means that the A and B sources are from multiple channels and used in a multiplexed stream mode. The VIP Parser extracts the channel ID from each source and outputs this information to VPDMA, and thus to memory. When operating in a multiplexed stream mode, this bit must be set to 1 to enable the channel information to be passed to memory. If this is not set, the channel number (or source number) will be 0 for all streams. If vip2_rgb_out_select = 1, then VIP_PARSER A port is connected to VPDMA" range="" rwaccess="RW"/>
    <bitfield id="VIP2_CHR_DS_2_SRC_SELECT" width="3" begin="14" end="12" resetval="0x0" description="Video Input Port 2 Chroma Downsampler 2 Source Select 0 : Path Disabled (no input to CHR_DS) 1 : Source from Scaler (SC_M) 2 : Source from Color Space Converter (CSC) 3 : Source from VIP_PARSER A port 4 : Source from VIP_PARSER B port 5 : Source from Transcode (422) 6 : Reserved 7 : Reserved" range="" rwaccess="RW"/>
    <bitfield id="VIP2_CHR_DS_1_SRC_SELECT" width="3" begin="11" end="9" resetval="0x0" description="Video Input Port 2 Chroma Downsampler 1 Source Select 000 : Path Disabled (no input to CHR_DS) 001 : Source from Scaler (SC_M) 010 : Source from Color Space Converter (CSC) 011 : Source from VIP_PARSER A port 100 : Source from VIP_PARSER B port 101 : Source from Transcode (422) 110 : Reserved 111 : Reserved" range="" rwaccess="RW"/>
    <bitfield id="VIP2_RGB_OUT_HI_SELECT" width="1" begin="8" end="8" resetval="0x0" description="Video Input Port 2 HI RGB Output Select 0 : Output Type is 420/422 1 : Output Type is RGB" range="" rwaccess="RW"/>
    <bitfield id="VIP2_RGB_OUT_LO_SELECT" width="1" begin="7" end="7" resetval="0x0" description="Video Input Port 2 LO RGB Output Select 0 : Output Type is 420/422 1 : Output Type is RGB" range="" rwaccess="RW"/>
    <bitfield id="VIP2_RGB_SRC_SELECT" width="1" begin="6" end="6" resetval="0x0" description="Video Input Port 2 RGB Output Path Select 0 : Source from Compositor RGB input 1 : Source from CSC" range="" rwaccess="RW"/>
    <bitfield id="VIP2_SC_SRC_SELECT" width="3" begin="5" end="3" resetval="0x0" description="Video Input Port 2 SC_M Source Select 000 : Path Disabled 001 : Source from Color Space Converter (CSC) 010 : Source from VIP_PARSER A port 011 : Source from VIP_PARSER B port 100 : Source from Transcode (422) 101 : Reserved 110 : Reserved 111 : Reserved" range="" rwaccess="RW"/>
    <bitfield id="VIP2_CSC_SRC_SELECT" width="3" begin="2" end="0" resetval="0x0" description="Video Input Port 2 CSC Source Select 000 : Path Disabled 001 : Source from VIP_PARSER A (422) port 010 : Source from VIP_PARSER B port 011 : Source from Transcode (422) 100 : Source from VIP_PARSER A (RGB) port 101 : Source from Compositor (RGB) 110 : Reserved 111 : Reserved" range="" rwaccess="RW"/>
  </register>
</module>
