{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530865842499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530865842500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 06 16:30:42 2018 " "Processing started: Fri Jul 06 16:30:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530865842500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530865842500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map MyCPU -c MyCPU --generate_functional_sim_netlist " "Command: quartus_map MyCPU -c MyCPU --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530865842500 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1530865842925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mycpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MyCPU " "Found entity 1: MyCPU" {  } { { "MyCPU.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/MyCPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865842994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865842994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865842998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865842998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/registers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4_1 " "Found entity 1: Mux4_1" {  } { { "Mux4_1.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Mux4_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux3_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3_1 " "Found entity 1: Mux3_1" {  } { { "Mux3_1.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Mux3_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_h2l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer_h2l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_H2L " "Found entity 1: Multiplexer_H2L" {  } { { "Multiplexer_H2L.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Multiplexer_H2L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ir.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/IR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Demultiplexer " "Found entity 1: Demultiplexer" {  } { { "Demultiplexer.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Demultiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6702.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 6702.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 6702 " "Found entity 1: 6702" {  } { { "6702.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/6702.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifting_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shifting_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifting_register " "Found entity 1: shifting_register" {  } { { "shifting_register.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/shifting_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_ibus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file x_ibus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 X_IBUS " "Found entity 1: X_IBUS" {  } { { "X_IBUS.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/X_IBUS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr.v 1 1 " "Found 1 design units, including 1 entities, in source file tr.v" { { "Info" "ISGN_ENTITY_NAME" "1 tr " "Found entity 1: tr" {  } { { "tr.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/tr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FR " "Found entity 1: FR" {  } { { "FR.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/FR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Memory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_maker.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_maker.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_maker " "Found entity 1: CLK_maker" {  } { { "CLK_maker.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CLK_maker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Cycle " "Found entity 1: CPU_Cycle" {  } { { "CPU_Cycle.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CPU_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beat_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file beat_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 beat_Cycle " "Found entity 1: beat_Cycle" {  } { { "beat_Cycle.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/beat_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_test " "Found entity 1: ALU_test" {  } { { "ALU_test.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/ALU_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regw2r.v 1 1 " "Found 1 design units, including 1 entities, in source file regw2r.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGW2R " "Found entity 1: REGW2R" {  } { { "REGW2R.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/REGW2R.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mdr_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_MUX " "Found entity 1: MDR_MUX" {  } { { "MDR_MUX.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/MDR_MUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r_adrr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r_adrr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 R_adrr " "Found entity 1: R_adrr" {  } { { "R_adrr.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/R_adrr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modrm2r.v 1 1 " "Found 1 design units, including 1 entities, in source file modrm2r.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModRM2R " "Found entity 1: ModRM2R" {  } { { "ModRM2R.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/ModRM2R.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_timer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cu_timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CU_Timer " "Found entity 1: CU_Timer" {  } { { "CU_Timer.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU_Timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_test_withoutcu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_test_withoutcu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_test_withoutCU " "Found entity 1: CPU_test_withoutCU" {  } { { "CPU_test_withoutCU.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/CPU_test_withoutCU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ibus_x.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ibus_x.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IBUS_X " "Found entity 1: IBUS_X" {  } { { "IBUS_X.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/IBUS_X.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rbl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rbl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RBL " "Found entity 1: RBL" {  } { { "RBL.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/RBL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865843192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865843192 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyCPU " "Elaborating entity \"MyCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530865843225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:inst12 " "Elaborating entity \"Timer\" for hierarchy \"Timer:inst12\"" {  } { { "MyCPU.bdf" "inst12" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/MyCPU.bdf" { { 64 -1136 -1040 288 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865843241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Cycle Timer:inst12\|CPU_Cycle:inst2 " "Elaborating entity \"CPU_Cycle\" for hierarchy \"Timer:inst12\|CPU_Cycle:inst2\"" {  } { { "Timer.bdf" "inst2" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Timer.bdf" { { 240 752 912 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865843245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beat_Cycle Timer:inst12\|beat_Cycle:inst3 " "Elaborating entity \"beat_Cycle\" for hierarchy \"Timer:inst12\|beat_Cycle:inst3\"" {  } { { "Timer.bdf" "inst3" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Timer.bdf" { { 512 760 912 624 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865843253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:inst96 " "Elaborating entity \"CU\" for hierarchy \"CU:inst96\"" {  } { { "MyCPU.bdf" "inst96" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/MyCPU.bdf" { { 64 -976 -760 912 "inst96" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865843257 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(70) " "Verilog HDL Always Construct warning at CU.v(70): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843259 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(70) " "Verilog HDL Always Construct warning at CU.v(70): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843259 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(70) " "Verilog HDL Always Construct warning at CU.v(70): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843259 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(70) " "Verilog HDL Always Construct warning at CU.v(70): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843259 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(70) " "Verilog HDL Always Construct warning at CU.v(70): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843259 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(70) " "Verilog HDL Always Construct warning at CU.v(70): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843260 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(70) " "Verilog HDL Always Construct warning at CU.v(70): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843261 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(71) " "Verilog HDL Always Construct warning at CU.v(71): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843261 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(71) " "Verilog HDL Always Construct warning at CU.v(71): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843261 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(71) " "Verilog HDL Always Construct warning at CU.v(71): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843261 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(71) " "Verilog HDL Always Construct warning at CU.v(71): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843261 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(71) " "Verilog HDL Always Construct warning at CU.v(71): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843261 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(71) " "Verilog HDL Always Construct warning at CU.v(71): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843301 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(71) " "Verilog HDL Always Construct warning at CU.v(71): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843301 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(72) " "Verilog HDL Always Construct warning at CU.v(72): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843302 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(72) " "Verilog HDL Always Construct warning at CU.v(72): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843302 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(72) " "Verilog HDL Always Construct warning at CU.v(72): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843302 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(72) " "Verilog HDL Always Construct warning at CU.v(72): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843302 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(72) " "Verilog HDL Always Construct warning at CU.v(72): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843302 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(72) " "Verilog HDL Always Construct warning at CU.v(72): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843302 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(73) " "Verilog HDL Always Construct warning at CU.v(73): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843367 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(73) " "Verilog HDL Always Construct warning at CU.v(73): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843367 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(73) " "Verilog HDL Always Construct warning at CU.v(73): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843367 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(73) " "Verilog HDL Always Construct warning at CU.v(73): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843367 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(73) " "Verilog HDL Always Construct warning at CU.v(73): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843367 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(74) " "Verilog HDL Always Construct warning at CU.v(74): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843367 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(74) " "Verilog HDL Always Construct warning at CU.v(74): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843367 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(74) " "Verilog HDL Always Construct warning at CU.v(74): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843441 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(74) " "Verilog HDL Always Construct warning at CU.v(74): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843441 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(75) " "Verilog HDL Always Construct warning at CU.v(75): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843441 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(75) " "Verilog HDL Always Construct warning at CU.v(75): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843441 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(75) " "Verilog HDL Always Construct warning at CU.v(75): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843441 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(75) " "Verilog HDL Always Construct warning at CU.v(75): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843441 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(75) " "Verilog HDL Always Construct warning at CU.v(75): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843441 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(75) " "Verilog HDL Always Construct warning at CU.v(75): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843511 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(75) " "Verilog HDL Always Construct warning at CU.v(75): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843511 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(76) " "Verilog HDL Always Construct warning at CU.v(76): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843512 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(76) " "Verilog HDL Always Construct warning at CU.v(76): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843512 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(76) " "Verilog HDL Always Construct warning at CU.v(76): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843512 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(76) " "Verilog HDL Always Construct warning at CU.v(76): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843512 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(76) " "Verilog HDL Always Construct warning at CU.v(76): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843512 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(77) " "Verilog HDL Always Construct warning at CU.v(77): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843513 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(77) " "Verilog HDL Always Construct warning at CU.v(77): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843586 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(77) " "Verilog HDL Always Construct warning at CU.v(77): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843586 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(79) " "Verilog HDL Always Construct warning at CU.v(79): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843586 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(79) " "Verilog HDL Always Construct warning at CU.v(79): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843586 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(79) " "Verilog HDL Always Construct warning at CU.v(79): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843587 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(79) " "Verilog HDL Always Construct warning at CU.v(79): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843587 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(79) " "Verilog HDL Always Construct warning at CU.v(79): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843587 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(79) " "Verilog HDL Always Construct warning at CU.v(79): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843661 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(79) " "Verilog HDL Always Construct warning at CU.v(79): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843661 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(79) " "Verilog HDL Always Construct warning at CU.v(79): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843661 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(80) " "Verilog HDL Always Construct warning at CU.v(80): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843661 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(80) " "Verilog HDL Always Construct warning at CU.v(80): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843662 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(80) " "Verilog HDL Always Construct warning at CU.v(80): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843662 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(80) " "Verilog HDL Always Construct warning at CU.v(80): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843662 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(80) " "Verilog HDL Always Construct warning at CU.v(80): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843662 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(80) " "Verilog HDL Always Construct warning at CU.v(80): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843727 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(81) " "Verilog HDL Always Construct warning at CU.v(81): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843727 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(81) " "Verilog HDL Always Construct warning at CU.v(81): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843727 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(81) " "Verilog HDL Always Construct warning at CU.v(81): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843727 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(81) " "Verilog HDL Always Construct warning at CU.v(81): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843727 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(82) " "Verilog HDL Always Construct warning at CU.v(82): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843727 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(82) " "Verilog HDL Always Construct warning at CU.v(82): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843727 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(82) " "Verilog HDL Always Construct warning at CU.v(82): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843804 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(82) " "Verilog HDL Always Construct warning at CU.v(82): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843804 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(82) " "Verilog HDL Always Construct warning at CU.v(82): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843804 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(82) " "Verilog HDL Always Construct warning at CU.v(82): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843804 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(83) " "Verilog HDL Always Construct warning at CU.v(83): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843804 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(83) " "Verilog HDL Always Construct warning at CU.v(83): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843804 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(83) " "Verilog HDL Always Construct warning at CU.v(83): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843804 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(83) " "Verilog HDL Always Construct warning at CU.v(83): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843870 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(83) " "Verilog HDL Always Construct warning at CU.v(83): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843870 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(83) " "Verilog HDL Always Construct warning at CU.v(83): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843870 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(84) " "Verilog HDL Always Construct warning at CU.v(84): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843870 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(84) " "Verilog HDL Always Construct warning at CU.v(84): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843871 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(84) " "Verilog HDL Always Construct warning at CU.v(84): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843871 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(84) " "Verilog HDL Always Construct warning at CU.v(84): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843871 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(84) " "Verilog HDL Always Construct warning at CU.v(84): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843871 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(85) " "Verilog HDL Always Construct warning at CU.v(85): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843936 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(85) " "Verilog HDL Always Construct warning at CU.v(85): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843936 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(85) " "Verilog HDL Always Construct warning at CU.v(85): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843936 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(85) " "Verilog HDL Always Construct warning at CU.v(85): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843936 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(85) " "Verilog HDL Always Construct warning at CU.v(85): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843936 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(85) " "Verilog HDL Always Construct warning at CU.v(85): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843936 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(85) " "Verilog HDL Always Construct warning at CU.v(85): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865843936 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(85) " "Verilog HDL Always Construct warning at CU.v(85): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844013 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(87) " "Verilog HDL Always Construct warning at CU.v(87): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844013 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(87) " "Verilog HDL Always Construct warning at CU.v(87): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844013 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(87) " "Verilog HDL Always Construct warning at CU.v(87): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844013 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(87) " "Verilog HDL Always Construct warning at CU.v(87): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844013 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(87) " "Verilog HDL Always Construct warning at CU.v(87): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844013 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(87) " "Verilog HDL Always Construct warning at CU.v(87): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844013 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(87) " "Verilog HDL Always Construct warning at CU.v(87): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844079 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(87) " "Verilog HDL Always Construct warning at CU.v(87): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844079 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(88) " "Verilog HDL Always Construct warning at CU.v(88): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844079 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(88) " "Verilog HDL Always Construct warning at CU.v(88): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844080 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(88) " "Verilog HDL Always Construct warning at CU.v(88): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844080 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(88) " "Verilog HDL Always Construct warning at CU.v(88): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844080 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(88) " "Verilog HDL Always Construct warning at CU.v(88): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844080 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(88) " "Verilog HDL Always Construct warning at CU.v(88): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844080 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(88) " "Verilog HDL Always Construct warning at CU.v(88): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844151 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(88) " "Verilog HDL Always Construct warning at CU.v(88): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844151 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(89) " "Verilog HDL Always Construct warning at CU.v(89): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844151 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(89) " "Verilog HDL Always Construct warning at CU.v(89): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844151 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(89) " "Verilog HDL Always Construct warning at CU.v(89): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844151 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(89) " "Verilog HDL Always Construct warning at CU.v(89): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844152 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(90) " "Verilog HDL Always Construct warning at CU.v(90): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844152 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(90) " "Verilog HDL Always Construct warning at CU.v(90): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844224 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(90) " "Verilog HDL Always Construct warning at CU.v(90): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844225 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(90) " "Verilog HDL Always Construct warning at CU.v(90): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844225 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(90) " "Verilog HDL Always Construct warning at CU.v(90): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844225 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(91) " "Verilog HDL Always Construct warning at CU.v(91): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844225 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(91) " "Verilog HDL Always Construct warning at CU.v(91): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844225 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(91) " "Verilog HDL Always Construct warning at CU.v(91): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844225 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(91) " "Verilog HDL Always Construct warning at CU.v(91): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844225 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(91) " "Verilog HDL Always Construct warning at CU.v(91): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844289 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(92) " "Verilog HDL Always Construct warning at CU.v(92): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844289 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(92) " "Verilog HDL Always Construct warning at CU.v(92): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844289 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(92) " "Verilog HDL Always Construct warning at CU.v(92): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844289 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(92) " "Verilog HDL Always Construct warning at CU.v(92): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844290 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(92) " "Verilog HDL Always Construct warning at CU.v(92): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844290 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(94) " "Verilog HDL Always Construct warning at CU.v(94): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844290 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(94) " "Verilog HDL Always Construct warning at CU.v(94): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844363 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(94) " "Verilog HDL Always Construct warning at CU.v(94): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844363 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(94) " "Verilog HDL Always Construct warning at CU.v(94): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844364 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(95) " "Verilog HDL Always Construct warning at CU.v(95): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844364 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(95) " "Verilog HDL Always Construct warning at CU.v(95): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844364 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(95) " "Verilog HDL Always Construct warning at CU.v(95): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844364 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(95) " "Verilog HDL Always Construct warning at CU.v(95): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844364 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(95) " "Verilog HDL Always Construct warning at CU.v(95): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844429 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(96) " "Verilog HDL Always Construct warning at CU.v(96): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844429 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(96) " "Verilog HDL Always Construct warning at CU.v(96): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844429 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(96) " "Verilog HDL Always Construct warning at CU.v(96): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844429 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(96) " "Verilog HDL Always Construct warning at CU.v(96): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844429 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(96) " "Verilog HDL Always Construct warning at CU.v(96): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844429 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(97) " "Verilog HDL Always Construct warning at CU.v(97): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844430 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(97) " "Verilog HDL Always Construct warning at CU.v(97): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844430 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(97) " "Verilog HDL Always Construct warning at CU.v(97): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844494 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(97) " "Verilog HDL Always Construct warning at CU.v(97): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844495 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(99) " "Verilog HDL Always Construct warning at CU.v(99): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844495 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(99) " "Verilog HDL Always Construct warning at CU.v(99): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844495 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(99) " "Verilog HDL Always Construct warning at CU.v(99): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844495 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(99) " "Verilog HDL Always Construct warning at CU.v(99): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844495 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(99) " "Verilog HDL Always Construct warning at CU.v(99): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844496 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(100) " "Verilog HDL Always Construct warning at CU.v(100): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844570 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(100) " "Verilog HDL Always Construct warning at CU.v(100): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844570 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(100) " "Verilog HDL Always Construct warning at CU.v(100): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844570 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(100) " "Verilog HDL Always Construct warning at CU.v(100): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844570 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(102) " "Verilog HDL Always Construct warning at CU.v(102): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844570 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(102) " "Verilog HDL Always Construct warning at CU.v(102): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844570 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(102) " "Verilog HDL Always Construct warning at CU.v(102): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844570 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(102) " "Verilog HDL Always Construct warning at CU.v(102): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844635 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(102) " "Verilog HDL Always Construct warning at CU.v(102): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844635 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(103) " "Verilog HDL Always Construct warning at CU.v(103): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844635 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(103) " "Verilog HDL Always Construct warning at CU.v(103): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844636 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(103) " "Verilog HDL Always Construct warning at CU.v(103): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844636 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(103) " "Verilog HDL Always Construct warning at CU.v(103): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844636 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(105) " "Verilog HDL Always Construct warning at CU.v(105): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844636 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(105) " "Verilog HDL Always Construct warning at CU.v(105): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844636 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(105) " "Verilog HDL Always Construct warning at CU.v(105): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844700 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(105) " "Verilog HDL Always Construct warning at CU.v(105): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844700 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(105) " "Verilog HDL Always Construct warning at CU.v(105): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844700 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(106) " "Verilog HDL Always Construct warning at CU.v(106): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844701 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(106) " "Verilog HDL Always Construct warning at CU.v(106): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844701 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(106) " "Verilog HDL Always Construct warning at CU.v(106): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844701 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(106) " "Verilog HDL Always Construct warning at CU.v(106): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530865844701 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Set_INT CU.v(12) " "Output port \"Set_INT\" at CU.v(12) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530865844777 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SUBC CU.v(13) " "Output port \"SUBC\" at CU.v(13) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530865844777 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ANDC CU.v(13) " "Output port \"ANDC\" at CU.v(13) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530865844777 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ORC CU.v(13) " "Output port \"ORC\" at CU.v(13) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530865844777 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "XORC CU.v(13) " "Output port \"XORC\" at CU.v(13) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530865844777 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NOTC CU.v(13) " "Output port \"NOTC\" at CU.v(13) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530865844777 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "INCAC CU.v(13) " "Output port \"INCAC\" at CU.v(13) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530865844777 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DECAC CU.v(13) " "Output port \"DECAC\" at CU.v(13) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530865844777 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WE CU.v(14) " "Output port \"WE\" at CU.v(14) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530865844777 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SHLC CU.v(16) " "Output port \"SHLC\" at CU.v(16) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530865844777 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SHRC CU.v(16) " "Output port \"SHRC\" at CU.v(16) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530865844777 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SALC CU.v(16) " "Output port \"SALC\" at CU.v(16) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530865844778 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SARC CU.v(16) " "Output port \"SARC\" at CU.v(16) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530865844841 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ROLC CU.v(16) " "Output port \"ROLC\" at CU.v(16) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530865844841 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RORC CU.v(16) " "Output port \"RORC\" at CU.v(16) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530865844842 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zero_PC CU.v(17) " "Output port \"zero_PC\" at CU.v(17) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/CU.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530865844842 "|MyCPU|CU:inst96"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst11 " "Elaborating entity \"IR\" for hierarchy \"IR:inst11\"" {  } { { "MyCPU.bdf" "inst11" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/MyCPU.bdf" { { 408 1472 1672 568 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865844848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RBL RBL:inst9 " "Elaborating entity \"RBL\" for hierarchy \"RBL:inst9\"" {  } { { "MyCPU.bdf" "inst9" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/MyCPU.bdf" { { 240 1184 1280 336 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865844854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 RBL:inst9\|74244:inst2 " "Elaborating entity \"74244\" for hierarchy \"RBL:inst9\|74244:inst2\"" {  } { { "RBL.bdf" "inst2" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/RBL.bdf" { { 120 568 672 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865844879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RBL:inst9\|74244:inst2 " "Elaborated megafunction instantiation \"RBL:inst9\|74244:inst2\"" {  } { { "RBL.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/RBL.bdf" { { 120 568 672 312 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530865844886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 RBL:inst9\|74273:inst " "Elaborating entity \"74273\" for hierarchy \"RBL:inst9\|74273:inst\"" {  } { { "RBL.bdf" "inst" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/RBL.bdf" { { 136 320 440 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865844907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RBL:inst9\|74273:inst " "Elaborated megafunction instantiation \"RBL:inst9\|74273:inst\"" {  } { { "RBL.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/RBL.bdf" { { 136 320 440 328 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530865844913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst13 " "Elaborating entity \"PC\" for hierarchy \"PC:inst13\"" {  } { { "MyCPU.bdf" "inst13" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/MyCPU.bdf" { { 424 1184 1280 552 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865844919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 PC:inst13\|74161:inst " "Elaborating entity \"74161\" for hierarchy \"PC:inst13\|74161:inst\"" {  } { { "PC.bdf" "inst" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/PC.bdf" { { 352 136 256 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865844976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst13\|74161:inst " "Elaborated megafunction instantiation \"PC:inst13\|74161:inst\"" {  } { { "PC.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/PC.bdf" { { 352 136 256 536 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530865844984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 PC:inst13\|74161:inst\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"PC:inst13\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845004 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PC:inst13\|74161:inst\|f74161:sub PC:inst13\|74161:inst " "Elaborated megafunction instantiation \"PC:inst13\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"PC:inst13\|74161:inst\"" {  } { { "74161.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "PC.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/PC.bdf" { { 352 136 256 536 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 PC:inst13\|74161:inst1 " "Elaborating entity \"74161\" for hierarchy \"PC:inst13\|74161:inst1\"" {  } { { "PC.bdf" "inst1" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/PC.bdf" { { 352 344 464 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst13\|74161:inst1 " "Elaborated megafunction instantiation \"PC:inst13\|74161:inst1\"" {  } { { "PC.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/PC.bdf" { { 352 344 464 536 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530865845022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 PC:inst13\|74161:inst3 " "Elaborating entity \"74161\" for hierarchy \"PC:inst13\|74161:inst3\"" {  } { { "PC.bdf" "inst3" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/PC.bdf" { { 352 768 888 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst13\|74161:inst3 " "Elaborated megafunction instantiation \"PC:inst13\|74161:inst3\"" {  } { { "PC.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/PC.bdf" { { 352 768 888 536 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530865845033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X_IBUS X_IBUS:inst4 " "Elaborating entity \"X_IBUS\" for hierarchy \"X_IBUS:inst4\"" {  } { { "MyCPU.bdf" "inst4" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/MyCPU.bdf" { { 496 992 1088 592 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373 X_IBUS:inst4\|74373:inst " "Elaborating entity \"74373\" for hierarchy \"X_IBUS:inst4\|74373:inst\"" {  } { { "X_IBUS.bdf" "inst" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/X_IBUS.bdf" { { 80 304 424 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "X_IBUS:inst4\|74373:inst " "Elaborated megafunction instantiation \"X_IBUS:inst4\|74373:inst\"" {  } { { "X_IBUS.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/X_IBUS.bdf" { { 80 304 424 272 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530865845066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "MyCPU.bdf" "inst" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/MyCPU.bdf" { { 496 792 888 720 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845070 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR8 inst7 " "Block or symbol \"XOR8\" of instance \"inst7\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/ALU.bdf" { { 432 504 608 592 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1530865845077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR8 ALU:inst\|XOR8:inst7 " "Elaborating entity \"XOR8\" for hierarchy \"ALU:inst\|XOR8:inst7\"" {  } { { "ALU.bdf" "inst7" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/ALU.bdf" { { 432 504 608 592 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|XOR8:inst7 " "Elaborated megafunction instantiation \"ALU:inst\|XOR8:inst7\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/ALU.bdf" { { 432 504 608 592 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530865845104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU:inst\|74181:inst1 " "Elaborating entity \"74181\" for hierarchy \"ALU:inst\|74181:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/ALU.bdf" { { 168 320 440 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|74181:inst1 " "Elaborated megafunction instantiation \"ALU:inst\|74181:inst1\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/ALU.bdf" { { 168 320 440 424 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530865845140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tr ALU:inst\|tr:inst14 " "Elaborating entity \"tr\" for hierarchy \"ALU:inst\|tr:inst14\"" {  } { { "ALU.bdf" "inst14" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/ALU.bdf" { { 424 40 200 600 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845143 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tr.v(6) " "Verilog HDL Case Statement information at tr.v(6): all case item expressions in this case statement are onehot" {  } { { "tr.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/tr.v" 6 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1530865845144 "|MyCPU|ALU:inst|tr:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IBUS_X IBUS_X:inst6 " "Elaborating entity \"IBUS_X\" for hierarchy \"IBUS_X:inst6\"" {  } { { "MyCPU.bdf" "inst6" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/MyCPU.bdf" { { 496 624 720 592 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_MUX MDR_MUX:inst14 " "Elaborating entity \"MDR_MUX\" for hierarchy \"MDR_MUX:inst14\"" {  } { { "MyCPU.bdf" "inst14" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/MyCPU.bdf" { { 152 512 632 312 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:inst24 " "Elaborating entity \"Memory\" for hierarchy \"Memory:inst24\"" {  } { { "MyCPU.bdf" "inst24" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/MyCPU.bdf" { { 184 760 880 344 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memory:inst24\|LPM_RAM_DQ:inst " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst\"" {  } { { "Memory.bdf" "inst" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Memory.bdf" { { 352 352 472 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:inst24\|LPM_RAM_DQ:inst " "Elaborated megafunction instantiation \"Memory:inst24\|LPM_RAM_DQ:inst\"" {  } { { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Memory.bdf" { { 352 352 472 464 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530865845262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:inst24\|LPM_RAM_DQ:inst " "Instantiated megafunction \"Memory:inst24\|LPM_RAM_DQ:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE C:/Users/Hanliutong/OneDrive/Homework/cpu/M0.mif " "Parameter \"LPM_FILE\" = \"C:/Users/Hanliutong/OneDrive/Homework/cpu/M0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 15 " "Parameter \"LPM_WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845262 ""}  } { { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Memory.bdf" { { 352 352 472 464 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530865845262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memory:inst24\|LPM_RAM_DQ:inst\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845298 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone III device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone III devices " "Assertion warning: altram does not support Cyclone III device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone III devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Memory.bdf" { { 352 352 472 464 "inst" "" } } } } { "MyCPU.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/MyCPU.bdf" { { 184 760 880 344 "inst24" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1530865845307 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memory:inst24\|LPM_RAM_DQ:inst\|altram:sram Memory:inst24\|LPM_RAM_DQ:inst " "Elaborated megafunction instantiation \"Memory:inst24\|LPM_RAM_DQ:inst\|altram:sram\", which is child of megafunction instantiation \"Memory:inst24\|LPM_RAM_DQ:inst\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Memory.bdf" { { 352 352 472 464 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:inst24\|LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845365 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memory:inst24\|LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block Memory:inst24\|LPM_RAM_DQ:inst " "Elaborated megafunction instantiation \"Memory:inst24\|LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memory:inst24\|LPM_RAM_DQ:inst\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Memory.bdf" { { 352 352 472 464 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_idd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_idd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_idd1 " "Found entity 1: altsyncram_idd1" {  } { { "db/altsyncram_idd1.tdf" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/db/altsyncram_idd1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865845464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865845464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_idd1 Memory:inst24\|LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_idd1:auto_generated " "Elaborating entity \"altsyncram_idd1\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_idd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/db/decode_dra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865845640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865845640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dra Memory:inst24\|LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_idd1:auto_generated\|decode_dra:decode3 " "Elaborating entity \"decode_dra\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_idd1:auto_generated\|decode_dra:decode3\"" {  } { { "db/altsyncram_idd1.tdf" "decode3" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/db/altsyncram_idd1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_67a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_67a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_67a " "Found entity 1: decode_67a" {  } { { "db/decode_67a.tdf" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/db/decode_67a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865845717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865845717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_67a Memory:inst24\|LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_idd1:auto_generated\|decode_67a:rden_decode " "Elaborating entity \"decode_67a\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_idd1:auto_generated\|decode_67a:rden_decode\"" {  } { { "db/altsyncram_idd1.tdf" "rden_decode" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/db/altsyncram_idd1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tlb " "Found entity 1: mux_tlb" {  } { { "db/mux_tlb.tdf" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/db/mux_tlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865845788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865845788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tlb Memory:inst24\|LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_idd1:auto_generated\|mux_tlb:mux2 " "Elaborating entity \"mux_tlb\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_idd1:auto_generated\|mux_tlb:mux2\"" {  } { { "db/altsyncram_idd1.tdf" "mux2" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/db/altsyncram_idd1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memory:inst24\|LPM_RAM_DQ:inst1 " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst1\"" {  } { { "Memory.bdf" "inst1" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Memory.bdf" { { 536 352 472 648 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:inst24\|LPM_RAM_DQ:inst1 " "Elaborated megafunction instantiation \"Memory:inst24\|LPM_RAM_DQ:inst1\"" {  } { { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Memory.bdf" { { 536 352 472 648 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530865845813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:inst24\|LPM_RAM_DQ:inst1 " "Instantiated megafunction \"Memory:inst24\|LPM_RAM_DQ:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE M1.mif " "Parameter \"LPM_FILE\" = \"M1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 15 " "Parameter \"LPM_WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845813 ""}  } { { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Memory.bdf" { { 536 352 472 648 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530865845813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memory:inst24\|LPM_RAM_DQ:inst1\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst1\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845815 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone III device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone III devices " "Assertion warning: altram does not support Cyclone III device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone III devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Memory.bdf" { { 536 352 472 648 "inst1" "" } } } } { "MyCPU.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/MyCPU.bdf" { { 184 760 880 344 "inst24" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1530865845819 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memory:inst24\|LPM_RAM_DQ:inst1\|altram:sram Memory:inst24\|LPM_RAM_DQ:inst1 " "Elaborated megafunction instantiation \"Memory:inst24\|LPM_RAM_DQ:inst1\|altram:sram\", which is child of megafunction instantiation \"Memory:inst24\|LPM_RAM_DQ:inst1\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Memory.bdf" { { 536 352 472 648 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:inst24\|LPM_RAM_DQ:inst1\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst1\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845834 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memory:inst24\|LPM_RAM_DQ:inst1\|altram:sram\|altsyncram:ram_block Memory:inst24\|LPM_RAM_DQ:inst1 " "Elaborated megafunction instantiation \"Memory:inst24\|LPM_RAM_DQ:inst1\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memory:inst24\|LPM_RAM_DQ:inst1\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Memory.bdf" { { 536 352 472 648 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2c91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2c91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2c91 " "Found entity 1: altsyncram_2c91" {  } { { "db/altsyncram_2c91.tdf" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/cpu/db/altsyncram_2c91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530865845934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530865845934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2c91 Memory:inst24\|LPM_RAM_DQ:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated " "Elaborating entity \"altsyncram_2c91\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865845937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:inst15 " "Elaborating entity \"MAR\" for hierarchy \"MAR:inst15\"" {  } { { "MyCPU.bdf" "inst15" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/MyCPU.bdf" { { 144 216 336 272 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865846056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:inst1 " "Elaborating entity \"registers\" for hierarchy \"registers:inst1\"" {  } { { "MyCPU.bdf" "inst1" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/MyCPU.bdf" { { 408 -240 -56 792 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865846093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4_1 registers:inst1\|Mux4_1:inst21 " "Elaborating entity \"Mux4_1\" for hierarchy \"registers:inst1\|Mux4_1:inst21\"" {  } { { "registers.bdf" "inst21" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/registers.bdf" { { 504 1032 1176 696 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865846113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244b registers:inst1\|Mux4_1:inst21\|74244b:inst " "Elaborating entity \"74244b\" for hierarchy \"registers:inst1\|Mux4_1:inst21\|74244b:inst\"" {  } { { "Mux4_1.bdf" "inst" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Mux4_1.bdf" { { 192 632 768 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865846139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "registers:inst1\|Mux4_1:inst21\|74244b:inst " "Elaborated megafunction instantiation \"registers:inst1\|Mux4_1:inst21\|74244b:inst\"" {  } { { "Mux4_1.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/Mux4_1.bdf" { { 192 632 768 288 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530865846142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "6702 registers:inst1\|6702:inst41 " "Elaborating entity \"6702\" for hierarchy \"registers:inst1\|6702:inst41\"" {  } { { "registers.bdf" "inst41" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/registers.bdf" { { 104 848 960 392 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865846149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74670 registers:inst1\|6702:inst41\|74670:1 " "Elaborating entity \"74670\" for hierarchy \"registers:inst1\|6702:inst41\|74670:1\"" {  } { { "6702.bdf" "1" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/6702.bdf" { { 240 408 512 432 "1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865846174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "registers:inst1\|6702:inst41\|74670:1 " "Elaborated megafunction instantiation \"registers:inst1\|6702:inst41\|74670:1\"" {  } { { "6702.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/6702.bdf" { { 240 408 512 432 "1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530865846213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demultiplexer registers:inst1\|Demultiplexer:inst4 " "Elaborating entity \"Demultiplexer\" for hierarchy \"registers:inst1\|Demultiplexer:inst4\"" {  } { { "registers.bdf" "inst4" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/registers.bdf" { { 104 1408 1560 200 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865846219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_H2L registers:inst1\|Multiplexer_H2L:inst2 " "Elaborating entity \"Multiplexer_H2L\" for hierarchy \"registers:inst1\|Multiplexer_H2L:inst2\"" {  } { { "registers.bdf" "inst2" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/registers.bdf" { { 200 1112 1240 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865846232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3_1 registers:inst1\|Mux3_1:inst1 " "Elaborating entity \"Mux3_1\" for hierarchy \"registers:inst1\|Mux3_1:inst1\"" {  } { { "registers.bdf" "inst1" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/registers.bdf" { { 496 1432 1576 656 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865846251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_adrr R_adrr:inst3 " "Elaborating entity \"R_adrr\" for hierarchy \"R_adrr:inst3\"" {  } { { "MyCPU.bdf" "inst3" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/MyCPU.bdf" { { 536 -408 -312 728 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865846271 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst16 " "Block or symbol \"NOT\" of instance \"inst16\" overlaps another block or symbol" {  } { { "R_adrr.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/R_adrr.bdf" { { 712 272 320 744 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1530865846274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGW2R R_adrr:inst3\|REGW2R:inst3 " "Elaborating entity \"REGW2R\" for hierarchy \"R_adrr:inst3\|REGW2R:inst3\"" {  } { { "R_adrr.bdf" "inst3" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/R_adrr.bdf" { { 256 752 920 336 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865846286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 R_adrr:inst3\|74157:inst " "Elaborating entity \"74157\" for hierarchy \"R_adrr:inst3\|74157:inst\"" {  } { { "R_adrr.bdf" "inst" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/R_adrr.bdf" { { 184 536 656 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865846311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "R_adrr:inst3\|74157:inst " "Elaborated megafunction instantiation \"R_adrr:inst3\|74157:inst\"" {  } { { "R_adrr.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/R_adrr.bdf" { { 184 536 656 376 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530865846314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModRM2R R_adrr:inst3\|ModRM2R:inst97 " "Elaborating entity \"ModRM2R\" for hierarchy \"R_adrr:inst3\|ModRM2R:inst97\"" {  } { { "R_adrr.bdf" "inst97" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/cpu/R_adrr.bdf" { { 360 744 912 472 "inst97" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530865846322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "R_adrr:inst3\|X_IBUS:inst9\|74373:inst1\|12 " "LATCH primitive \"R_adrr:inst3\|X_IBUS:inst9\|74373:inst1\|12\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865846485 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "R_adrr:inst3\|X_IBUS:inst9\|74373:inst\|16 " "LATCH primitive \"R_adrr:inst3\|X_IBUS:inst9\|74373:inst\|16\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 480 232 296 560 "16" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865846487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "R_adrr:inst3\|X_IBUS:inst9\|74373:inst\|14 " "LATCH primitive \"R_adrr:inst3\|X_IBUS:inst9\|74373:inst\|14\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 304 232 296 384 "14" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865846487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "R_adrr:inst3\|X_IBUS:inst9\|74373:inst\|12 " "LATCH primitive \"R_adrr:inst3\|X_IBUS:inst9\|74373:inst\|12\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865846487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "R_adrr:inst3\|X_IBUS:inst8\|74373:inst1\|19 " "LATCH primitive \"R_adrr:inst3\|X_IBUS:inst8\|74373:inst1\|19\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 744 232 296 824 "19" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865846487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "R_adrr:inst3\|X_IBUS:inst8\|74373:inst1\|18 " "LATCH primitive \"R_adrr:inst3\|X_IBUS:inst8\|74373:inst1\|18\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 656 232 296 736 "18" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865846487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "R_adrr:inst3\|X_IBUS:inst8\|74373:inst1\|17 " "LATCH primitive \"R_adrr:inst3\|X_IBUS:inst8\|74373:inst1\|17\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 568 232 296 648 "17" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865846487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "R_adrr:inst3\|X_IBUS:inst8\|74373:inst1\|16 " "LATCH primitive \"R_adrr:inst3\|X_IBUS:inst8\|74373:inst1\|16\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 480 232 296 560 "16" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865846488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "R_adrr:inst3\|X_IBUS:inst8\|74373:inst1\|15 " "LATCH primitive \"R_adrr:inst3\|X_IBUS:inst8\|74373:inst1\|15\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 392 232 296 472 "15" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865846488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "R_adrr:inst3\|X_IBUS:inst8\|74373:inst1\|14 " "LATCH primitive \"R_adrr:inst3\|X_IBUS:inst8\|74373:inst1\|14\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 304 232 296 384 "14" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865846488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "R_adrr:inst3\|X_IBUS:inst8\|74373:inst1\|13 " "LATCH primitive \"R_adrr:inst3\|X_IBUS:inst8\|74373:inst1\|13\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 216 232 296 296 "13" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865846488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "R_adrr:inst3\|X_IBUS:inst8\|74373:inst1\|12 " "LATCH primitive \"R_adrr:inst3\|X_IBUS:inst8\|74373:inst1\|12\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865846494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "R_adrr:inst3\|X_IBUS:inst8\|74373:inst\|19 " "LATCH primitive \"R_adrr:inst3\|X_IBUS:inst8\|74373:inst\|19\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 744 232 296 824 "19" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865846494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "R_adrr:inst3\|X_IBUS:inst8\|74373:inst\|18 " "LATCH primitive \"R_adrr:inst3\|X_IBUS:inst8\|74373:inst\|18\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 656 232 296 736 "18" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865846495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "R_adrr:inst3\|X_IBUS:inst8\|74373:inst\|17 " "LATCH primitive \"R_adrr:inst3\|X_IBUS:inst8\|74373:inst\|17\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 568 232 296 648 "17" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865846495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "R_adrr:inst3\|X_IBUS:inst8\|74373:inst\|16 " "LATCH primitive \"R_adrr:inst3\|X_IBUS:inst8\|74373:inst\|16\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 480 232 296 560 "16" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865846495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "R_adrr:inst3\|X_IBUS:inst8\|74373:inst\|15 " "LATCH primitive \"R_adrr:inst3\|X_IBUS:inst8\|74373:inst\|15\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 392 232 296 472 "15" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865846495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "R_adrr:inst3\|X_IBUS:inst8\|74373:inst\|14 " "LATCH primitive \"R_adrr:inst3\|X_IBUS:inst8\|74373:inst\|14\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 304 232 296 384 "14" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865846495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "R_adrr:inst3\|X_IBUS:inst8\|74373:inst\|13 " "LATCH primitive \"R_adrr:inst3\|X_IBUS:inst8\|74373:inst\|13\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 216 232 296 296 "13" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865846495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "R_adrr:inst3\|X_IBUS:inst8\|74373:inst\|12 " "LATCH primitive \"R_adrr:inst3\|X_IBUS:inst8\|74373:inst\|12\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865846495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:2\|86 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:2\|86\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2016 464 528 2096 "86" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846551 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:2\|85 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:2\|85\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2152 464 528 2232 "85" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846552 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:2\|76 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:2\|76\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2288 464 528 2368 "76" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846552 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:2\|56 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:2\|56\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1336 464 528 1416 "56" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846552 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:2\|65 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:2\|65\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1472 464 528 1552 "65" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846552 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:2\|66 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:2\|66\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1608 464 528 1688 "66" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846552 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:2\|75 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:2\|75\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1744 464 528 1824 "75" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846552 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:2\|51 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:2\|51\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 792 464 528 872 "51" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846552 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:2\|40 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:2\|40\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 928 464 528 1008 "40" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846553 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:2\|39 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:2\|39\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1064 464 528 1144 "39" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846610 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:2\|30 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:2\|30\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1200 464 528 1280 "30" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846611 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:2\|5 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:2\|5\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 248 464 528 328 "5" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846611 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:2\|19 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:2\|19\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 384 464 528 464 "19" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846611 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:2\|20 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:2\|20\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 520 464 528 600 "20" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846611 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:2\|29 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:2\|29\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 656 464 528 736 "29" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846611 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:1\|86 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:1\|86\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2016 464 528 2096 "86" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846611 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:1\|85 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:1\|85\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2152 464 528 2232 "85" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846611 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:1\|76 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:1\|76\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2288 464 528 2368 "76" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846611 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:1\|56 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:1\|56\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1336 464 528 1416 "56" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846672 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:1\|65 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:1\|65\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1472 464 528 1552 "65" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846672 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:1\|66 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:1\|66\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1608 464 528 1688 "66" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846672 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:1\|75 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:1\|75\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1744 464 528 1824 "75" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846672 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:1\|51 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:1\|51\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 792 464 528 872 "51" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846672 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:1\|40 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:1\|40\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 928 464 528 1008 "40" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846672 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:1\|39 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:1\|39\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1064 464 528 1144 "39" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846672 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:1\|30 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:1\|30\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1200 464 528 1280 "30" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846672 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:1\|5 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:1\|5\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 248 464 528 328 "5" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846672 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:1\|19 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:1\|19\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 384 464 528 464 "19" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846734 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:1\|20 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:1\|20\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 520 464 528 600 "20" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846734 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:1\|29 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:1\|29\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 656 464 528 736 "29" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846734 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:2\|86 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:2\|86\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2016 464 528 2096 "86" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846734 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:2\|85 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:2\|85\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2152 464 528 2232 "85" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846734 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:2\|76 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:2\|76\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2288 464 528 2368 "76" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846734 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:2\|56 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:2\|56\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1336 464 528 1416 "56" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:2\|65 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:2\|65\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1472 464 528 1552 "65" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:2\|66 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:2\|66\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1608 464 528 1688 "66" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:2\|75 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:2\|75\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1744 464 528 1824 "75" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:2\|51 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:2\|51\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 792 464 528 872 "51" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:2\|40 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:2\|40\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 928 464 528 1008 "40" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:2\|39 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:2\|39\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1064 464 528 1144 "39" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:2\|30 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:2\|30\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1200 464 528 1280 "30" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:2\|5 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:2\|5\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 248 464 528 328 "5" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:2\|19 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:2\|19\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 384 464 528 464 "19" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:2\|20 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:2\|20\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 520 464 528 600 "20" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:2\|29 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:2\|29\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 656 464 528 736 "29" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:1\|86 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:1\|86\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2016 464 528 2096 "86" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:1\|85 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:1\|85\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2152 464 528 2232 "85" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:1\|76 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:1\|76\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2288 464 528 2368 "76" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:1\|56 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:1\|56\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1336 464 528 1416 "56" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:1\|65 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:1\|65\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1472 464 528 1552 "65" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:1\|66 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:1\|66\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1608 464 528 1688 "66" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:1\|75 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:1\|75\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1744 464 528 1824 "75" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:1\|51 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:1\|51\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 792 464 528 872 "51" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:1\|40 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:1\|40\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 928 464 528 1008 "40" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:1\|39 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:1\|39\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1064 464 528 1144 "39" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:1\|30 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:1\|30\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1200 464 528 1280 "30" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:1\|5 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:1\|5\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 248 464 528 328 "5" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:1\|19 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:1\|19\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 384 464 528 464 "19" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:1\|20 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:1\|20\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 520 464 528 600 "20" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:1\|29 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:1\|29\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 656 464 528 736 "29" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:2\|86 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:2\|86\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2016 464 528 2096 "86" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:2\|85 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:2\|85\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2152 464 528 2232 "85" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:2\|76 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:2\|76\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2288 464 528 2368 "76" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:2\|56 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:2\|56\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1336 464 528 1416 "56" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865846950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:2\|65 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:2\|65\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1472 464 528 1552 "65" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:2\|66 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:2\|66\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1608 464 528 1688 "66" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:2\|75 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:2\|75\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1744 464 528 1824 "75" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:2\|51 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:2\|51\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 792 464 528 872 "51" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:2\|40 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:2\|40\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 928 464 528 1008 "40" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:2\|39 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:2\|39\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1064 464 528 1144 "39" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:2\|30 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:2\|30\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1200 464 528 1280 "30" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:2\|5 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:2\|5\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 248 464 528 328 "5" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:2\|19 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:2\|19\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 384 464 528 464 "19" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:2\|20 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:2\|20\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 520 464 528 600 "20" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:2\|29 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:2\|29\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 656 464 528 736 "29" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:1\|86 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:1\|86\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2016 464 528 2096 "86" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:1\|85 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:1\|85\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2152 464 528 2232 "85" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:1\|76 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:1\|76\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2288 464 528 2368 "76" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:1\|56 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:1\|56\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1336 464 528 1416 "56" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:1\|65 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:1\|65\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1472 464 528 1552 "65" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:1\|66 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:1\|66\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1608 464 528 1688 "66" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:1\|75 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:1\|75\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1744 464 528 1824 "75" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:1\|51 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:1\|51\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 792 464 528 872 "51" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:1\|40 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:1\|40\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 928 464 528 1008 "40" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:1\|39 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:1\|39\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1064 464 528 1144 "39" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:1\|30 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:1\|30\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1200 464 528 1280 "30" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:1\|5 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:1\|5\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 248 464 528 328 "5" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:1\|19 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:1\|19\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 384 464 528 464 "19" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:1\|20 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:1\|20\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 520 464 528 600 "20" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:1\|29 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:1\|29\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 656 464 528 736 "29" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:2\|86 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:2\|86\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2016 464 528 2096 "86" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:2\|85 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:2\|85\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2152 464 528 2232 "85" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:2\|76 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:2\|76\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2288 464 528 2368 "76" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:2\|56 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:2\|56\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1336 464 528 1416 "56" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:2\|65 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:2\|65\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1472 464 528 1552 "65" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:2\|66 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:2\|66\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1608 464 528 1688 "66" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:2\|75 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:2\|75\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1744 464 528 1824 "75" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:2\|51 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:2\|51\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 792 464 528 872 "51" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:2\|40 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:2\|40\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 928 464 528 1008 "40" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:2\|39 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:2\|39\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1064 464 528 1144 "39" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:2\|30 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:2\|30\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1200 464 528 1280 "30" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:2\|5 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:2\|5\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 248 464 528 328 "5" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:2\|19 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:2\|19\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 384 464 528 464 "19" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:2\|20 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:2\|20\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 520 464 528 600 "20" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:2\|29 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:2\|29\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 656 464 528 736 "29" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:1\|86 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:1\|86\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2016 464 528 2096 "86" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:1\|85 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:1\|85\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2152 464 528 2232 "85" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:1\|76 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:1\|76\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2288 464 528 2368 "76" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:1\|56 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:1\|56\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1336 464 528 1416 "56" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:1\|65 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:1\|65\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1472 464 528 1552 "65" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:1\|66 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:1\|66\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1608 464 528 1688 "66" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847320 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:1\|75 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:1\|75\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1744 464 528 1824 "75" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847320 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:1\|51 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:1\|51\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 792 464 528 872 "51" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847320 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:1\|40 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:1\|40\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 928 464 528 1008 "40" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847320 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:1\|39 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:1\|39\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1064 464 528 1144 "39" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847320 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:1\|30 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:1\|30\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1200 464 528 1280 "30" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:1\|5 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:1\|5\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 248 464 528 328 "5" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:1\|19 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:1\|19\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 384 464 528 464 "19" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:1\|20 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:1\|20\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 520 464 528 600 "20" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:1\|29 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:1\|29\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 656 464 528 736 "29" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:2\|86 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:2\|86\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2016 464 528 2096 "86" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:2\|85 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:2\|85\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2152 464 528 2232 "85" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:2\|76 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:2\|76\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2288 464 528 2368 "76" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:2\|56 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:2\|56\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1336 464 528 1416 "56" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:2\|65 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:2\|65\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1472 464 528 1552 "65" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:2\|66 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:2\|66\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1608 464 528 1688 "66" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:2\|75 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:2\|75\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1744 464 528 1824 "75" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:2\|51 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:2\|51\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 792 464 528 872 "51" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:2\|40 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:2\|40\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 928 464 528 1008 "40" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:2\|39 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:2\|39\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1064 464 528 1144 "39" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:2\|30 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:2\|30\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1200 464 528 1280 "30" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:2\|5 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:2\|5\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 248 464 528 328 "5" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:2\|19 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:2\|19\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 384 464 528 464 "19" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:2\|20 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:2\|20\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 520 464 528 600 "20" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:2\|29 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:2\|29\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 656 464 528 736 "29" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:1\|86 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:1\|86\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2016 464 528 2096 "86" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:1\|85 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:1\|85\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2152 464 528 2232 "85" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:1\|76 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:1\|76\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2288 464 528 2368 "76" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:1\|56 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:1\|56\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1336 464 528 1416 "56" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:1\|65 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:1\|65\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1472 464 528 1552 "65" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:1\|66 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:1\|66\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1608 464 528 1688 "66" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:1\|75 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:1\|75\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1744 464 528 1824 "75" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:1\|51 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:1\|51\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 792 464 528 872 "51" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:1\|40 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:1\|40\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 928 464 528 1008 "40" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:1\|39 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:1\|39\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1064 464 528 1144 "39" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:1\|30 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:1\|30\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1200 464 528 1280 "30" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:1\|5 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:1\|5\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 248 464 528 328 "5" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:1\|19 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:1\|19\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 384 464 528 464 "19" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847562 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:1\|20 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:1\|20\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 520 464 528 600 "20" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:1\|29 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:1\|29\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 656 464 528 736 "29" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:2\|86 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:2\|86\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2016 464 528 2096 "86" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:2\|85 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:2\|85\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2152 464 528 2232 "85" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:2\|76 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:2\|76\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2288 464 528 2368 "76" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:2\|56 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:2\|56\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1336 464 528 1416 "56" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:2\|65 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:2\|65\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1472 464 528 1552 "65" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:2\|66 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:2\|66\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1608 464 528 1688 "66" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:2\|75 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:2\|75\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1744 464 528 1824 "75" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:2\|51 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:2\|51\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 792 464 528 872 "51" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:2\|40 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:2\|40\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 928 464 528 1008 "40" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:2\|39 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:2\|39\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1064 464 528 1144 "39" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:2\|30 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:2\|30\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1200 464 528 1280 "30" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:2\|5 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:2\|5\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 248 464 528 328 "5" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:2\|19 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:2\|19\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 384 464 528 464 "19" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847630 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:2\|20 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:2\|20\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 520 464 528 600 "20" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847630 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:2\|29 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:2\|29\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 656 464 528 736 "29" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847630 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:1\|86 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:1\|86\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2016 464 528 2096 "86" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847689 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:1\|85 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:1\|85\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2152 464 528 2232 "85" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847689 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:1\|76 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:1\|76\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 2288 464 528 2368 "76" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847689 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:1\|56 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:1\|56\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1336 464 528 1416 "56" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847689 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:1\|65 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:1\|65\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1472 464 528 1552 "65" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847690 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:1\|66 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:1\|66\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1608 464 528 1688 "66" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847690 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:1\|75 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:1\|75\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1744 464 528 1824 "75" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847690 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:1\|51 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:1\|51\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 792 464 528 872 "51" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847690 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:1\|40 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:1\|40\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 928 464 528 1008 "40" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847690 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:1\|39 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:1\|39\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1064 464 528 1144 "39" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:1\|30 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:1\|30\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1200 464 528 1280 "30" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:1\|5 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:1\|5\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 248 464 528 328 "5" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:1\|19 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:1\|19\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 384 464 528 464 "19" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:1\|20 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:1\|20\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 520 464 528 600 "20" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:1\|29 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:1\|29\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 656 464 528 736 "29" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865847750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|19 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|19\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 744 232 296 824 "19" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|18 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|18\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 656 232 296 736 "18" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847751 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|17 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|17\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 568 232 296 648 "17" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847751 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|16 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|16\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 480 232 296 560 "16" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|15 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|15\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 392 232 296 472 "15" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|14 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|14\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 304 232 296 384 "14" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|13 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|13\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 216 232 296 296 "13" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|12 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|12\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|19 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|19\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 744 232 296 824 "19" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|18 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|18\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 656 232 296 736 "18" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|17 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|17\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 568 232 296 648 "17" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|16 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|16\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 480 232 296 560 "16" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|15 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|15\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 392 232 296 472 "15" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|14 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|14\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 304 232 296 384 "14" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|13 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|13\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 216 232 296 296 "13" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|12 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|12\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst1\|19 " "LATCH primitive \"X_IBUS:inst4\|74373:inst1\|19\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 744 232 296 824 "19" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst1\|18 " "LATCH primitive \"X_IBUS:inst4\|74373:inst1\|18\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 656 232 296 736 "18" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst1\|17 " "LATCH primitive \"X_IBUS:inst4\|74373:inst1\|17\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 568 232 296 648 "17" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst1\|16 " "LATCH primitive \"X_IBUS:inst4\|74373:inst1\|16\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 480 232 296 560 "16" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst1\|15 " "LATCH primitive \"X_IBUS:inst4\|74373:inst1\|15\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 392 232 296 472 "15" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst1\|14 " "LATCH primitive \"X_IBUS:inst4\|74373:inst1\|14\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 304 232 296 384 "14" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst1\|13 " "LATCH primitive \"X_IBUS:inst4\|74373:inst1\|13\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 216 232 296 296 "13" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst1\|12 " "LATCH primitive \"X_IBUS:inst4\|74373:inst1\|12\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst\|19 " "LATCH primitive \"X_IBUS:inst4\|74373:inst\|19\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 744 232 296 824 "19" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst\|18 " "LATCH primitive \"X_IBUS:inst4\|74373:inst\|18\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 656 232 296 736 "18" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst\|17 " "LATCH primitive \"X_IBUS:inst4\|74373:inst\|17\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 568 232 296 648 "17" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst\|16 " "LATCH primitive \"X_IBUS:inst4\|74373:inst\|16\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 480 232 296 560 "16" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst\|15 " "LATCH primitive \"X_IBUS:inst4\|74373:inst\|15\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 392 232 296 472 "15" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst\|14 " "LATCH primitive \"X_IBUS:inst4\|74373:inst\|14\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 304 232 296 384 "14" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst\|13 " "LATCH primitive \"X_IBUS:inst4\|74373:inst\|13\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 216 232 296 296 "13" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst\|12 " "LATCH primitive \"X_IBUS:inst4\|74373:inst\|12\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530865847939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:2\|95 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:2\|95\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1880 464 528 1960 "95" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865848002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst46\|74670:1\|95 " "LATCH primitive \"registers:inst1\|6702:inst46\|74670:1\|95\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1880 464 528 1960 "95" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865848002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:2\|95 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:2\|95\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1880 464 528 1960 "95" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865848002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst44\|74670:1\|95 " "LATCH primitive \"registers:inst1\|6702:inst44\|74670:1\|95\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1880 464 528 1960 "95" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865848002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:2\|95 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:2\|95\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1880 464 528 1960 "95" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865848002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst45\|74670:1\|95 " "LATCH primitive \"registers:inst1\|6702:inst45\|74670:1\|95\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1880 464 528 1960 "95" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865848002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:2\|95 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:2\|95\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1880 464 528 1960 "95" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865848002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst42\|74670:1\|95 " "LATCH primitive \"registers:inst1\|6702:inst42\|74670:1\|95\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1880 464 528 1960 "95" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865848002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:2\|95 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:2\|95\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1880 464 528 1960 "95" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865848003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst43\|74670:1\|95 " "LATCH primitive \"registers:inst1\|6702:inst43\|74670:1\|95\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1880 464 528 1960 "95" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865848041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:2\|95 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:2\|95\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1880 464 528 1960 "95" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865848041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:inst1\|6702:inst41\|74670:1\|95 " "LATCH primitive \"registers:inst1\|6702:inst41\|74670:1\|95\" is permanently disabled" {  } { { "74670.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74670.bdf" { { 1880 464 528 1960 "95" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530865848041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 431 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 431 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530865848180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 06 16:30:48 2018 " "Processing ended: Fri Jul 06 16:30:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530865848180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530865848180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530865848180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530865848180 ""}
