
---------- Begin Simulation Statistics ----------
final_tick                               258176596500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 238837                       # Simulator instruction rate (inst/s)
host_mem_usage                                 666144                       # Number of bytes of host memory used
host_op_rate                                   439982                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   418.70                       # Real time elapsed on the host
host_tick_rate                              616620092                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.258177                       # Number of seconds simulated
sim_ticks                                258176596500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218810                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.163532                       # CPI: cycles per instruction
system.cpu.discardedOps                          4373                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       298618729                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.193666                       # IPC: instructions per cycle
system.cpu.numCycles                        516353193                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380913     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218810                       # Class of committed instruction
system.cpu.tickCycles                       217734464                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1299783                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2616067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           61                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1315799                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          208                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2632238                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            208                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658290                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650042                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1450                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650204                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648830                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987099                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2724                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             193                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              174                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     83749432                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83749432                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     83749487                       # number of overall hits
system.cpu.dcache.overall_hits::total        83749487                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2631208                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2631208                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2631224                       # number of overall misses
system.cpu.dcache.overall_misses::total       2631224                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 320050880500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 320050880500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 320050880500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 320050880500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380640                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380640                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380711                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380711                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030461                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030461                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030461                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030461                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 121636.480468                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 121636.480468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 121635.740819                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 121635.740819                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1315398                       # number of writebacks
system.cpu.dcache.writebacks::total           1315398                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1315142                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1315142                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1315142                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1315142                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1316066                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1316066                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1316074                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1316074                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 156460600500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 156460600500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 156461411500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 156461411500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 118885.071493                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 118885.071493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 118884.965055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 118884.965055                       # average overall mshr miss latency
system.cpu.dcache.replacements                1315562                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043839                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043839                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          207                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           207                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20067500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20067500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044046                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044046                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000101                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000101                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 96944.444444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 96944.444444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          185                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          185                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     17806500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17806500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 96251.351351                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96251.351351                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     81705593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81705593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2631001                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2631001                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 320030813000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 320030813000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 121638.423170                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 121638.423170                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1315120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1315120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1315881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1315881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 156442794000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 156442794000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 118888.253573                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 118888.253573                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           55                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            55                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.225352                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.225352                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       811000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       811000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.112676                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.112676                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       101375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       101375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 258176596500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.494285                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85065629                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1316074                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.635901                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            213500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.494285                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          460                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         692362306                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        692362306                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 258176596500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 258176596500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 258176596500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071191                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086440                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169175                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32004541                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32004541                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32004541                       # number of overall hits
system.cpu.icache.overall_hits::total        32004541                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          365                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            365                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          365                       # number of overall misses
system.cpu.icache.overall_misses::total           365                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     29899500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29899500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     29899500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29899500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32004906                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32004906                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32004906                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32004906                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81916.438356                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81916.438356                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81916.438356                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81916.438356                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          237                       # number of writebacks
system.cpu.icache.writebacks::total               237                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          365                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          365                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          365                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          365                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29534500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29534500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29534500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29534500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80916.438356                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80916.438356                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80916.438356                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80916.438356                       # average overall mshr miss latency
system.cpu.icache.replacements                    237                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32004541                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32004541                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          365                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           365                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     29899500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29899500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32004906                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32004906                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81916.438356                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81916.438356                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          365                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          365                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29534500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29534500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80916.438356                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80916.438356                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 258176596500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           125.778943                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32004906                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               365                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          87684.673973                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   125.778943                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.982648                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982648                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64010177                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64010177                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 258176596500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 258176596500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 258176596500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 258176596500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218810                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   91                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   44                       # number of demand (read+write) hits
system.l2.demand_hits::total                      135                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  91                       # number of overall hits
system.l2.overall_hits::.cpu.data                  44                       # number of overall hits
system.l2.overall_hits::total                     135                       # number of overall hits
system.l2.demand_misses::.cpu.inst                274                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1316030                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316304                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               274                       # number of overall misses
system.l2.overall_misses::.cpu.data           1316030                       # number of overall misses
system.l2.overall_misses::total               1316304                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27745000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 154486675500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     154514420500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27745000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 154486675500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    154514420500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              365                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1316074                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1316439                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             365                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1316074                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1316439                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.750685                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999967                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999897                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.750685                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999967                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999897                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 101259.124088                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 117388.414778                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117385.057327                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 101259.124088                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 117388.414778                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117385.057327                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1299511                       # number of writebacks
system.l2.writebacks::total                   1299511                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1316022                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316295                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1316022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316295                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24846500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 141325533500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 141350380000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24846500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 141325533500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 141350380000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.747945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999891                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.747945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999891                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 91012.820513                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 107388.427777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107385.031471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 91012.820513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 107388.427777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107385.031471                       # average overall mshr miss latency
system.l2.replacements                        1299980                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1315398                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1315398                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1315398                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1315398                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          221                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              221                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          221                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          221                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1315875                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1315875                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 154468898500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  154468898500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1315881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1315881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 117388.732592                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117388.732592                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1315875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1315875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 141310148500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 141310148500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 107388.732592                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107388.732592                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             91                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 91                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          274                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              274                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27745000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27745000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.750685                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.750685                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 101259.124088                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101259.124088                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          273                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          273                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24846500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24846500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.747945                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.747945                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 91012.820513                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91012.820513                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            38                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                38                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     17777000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     17777000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.803109                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.803109                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114690.322581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114690.322581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15385000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15385000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.761658                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.761658                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104659.863946                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104659.863946                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 258176596500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16127.413778                       # Cycle average of tags in use
system.l2.tags.total_refs                     2632168                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1316364                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999575                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.771889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.846160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16121.795730                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.983996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984339                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          462                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4624                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11246                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 169775692                       # Number of tag accesses
system.l2.tags.data_accesses                169775692                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 258176596500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5198044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000114052750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       283618                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       283618                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7688459                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4935369                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316295                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1299511                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5265180                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5198044                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.51                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5265180                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5198044                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1315989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1315990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1315992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1315994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 162203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 164706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 276403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 278658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 283672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 283738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 283859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 283889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 283696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 283800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 283808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 283783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 283785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 283642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 283630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 283623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 283620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 283620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 171806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 169553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       283618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.564322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.221419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    120.047072                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       283617    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        283618                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       283618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.327550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.308425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.852284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4937      1.74%      1.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1056      0.37%      2.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           225651     79.56%     81.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2512      0.89%     82.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            47866     16.88%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1318      0.46%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               29      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              230      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        283618                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336971520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            332674816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1305.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1288.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  258176547000                       # Total gap between requests
system.mem_ctrls.avgGap                      98698.66                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        69888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336901632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    332673472                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 270698.432574619481                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1304927079.244380474091                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1288550071.965953588486                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1092                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5264088                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5198044                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     45884000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 310976825250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 6068359716750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     42018.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     59075.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1167431.39                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        69888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336901632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336971520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        69888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        69888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    332674816                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    332674816                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          273                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1316022                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1316295                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1299511                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1299511                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       270698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data   1304927079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1305197778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       270698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       270698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1288555278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1288555278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1288555278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       270698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data   1304927079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2593753055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5265180                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5198023                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       329012                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       324776                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       324956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       324963                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       325008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       324916                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       324972                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       324968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       324948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       324740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       324812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       324900                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       324892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       324844                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       324856                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            212300584250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26325900000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       311022709250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                40321.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           59071.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4777068                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4630198                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.73                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           89.08                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1055937                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   634.171349                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   467.414679                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   396.182517                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        12047      1.14%      1.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       217631     20.61%     21.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       203997     19.32%     41.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        28818      2.73%     43.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        27120      2.57%     46.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         9661      0.91%     47.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        64846      6.14%     53.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5252      0.50%     53.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       486565     46.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1055937                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336971520                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          332673472                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1305.197778                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1288.550072                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   20.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               10.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              10.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 258176596500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      3770177040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2003896620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18799677120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13569426540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 20380233120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  64207965210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  45070013280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  167801388930                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   649.948102                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 114280593000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   8620895250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 135275108250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      3769213140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2003384295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18793708080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13564253520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 20380233120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  64139005470                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  45128067840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  167777865465                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   649.856988                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 114427056000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   8620939000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 135128601500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 258176596500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1299511                       # Transaction distribution
system.membus.trans_dist::CleanEvict              261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1315875                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1315875                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           420                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      3932362                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3932362                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    669646336                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               669646336                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316295                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316295    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316295                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 258176596500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         23430472000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        22742698000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               558                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2614909                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          237                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             633                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1315881                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1315881                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           365                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          193                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          967                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3947710                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3948677                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       154112                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673656832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673810944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1299980                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332674816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2616419                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000103                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010139                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2616150     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    269      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2616419                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 258176596500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         6578659000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1642999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5922336992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
