#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d366e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d36360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x1d5c7c0 .functor NOT 1, L_0x1d86b70, C4<0>, C4<0>, C4<0>;
L_0x1d86950 .functor XOR 2, L_0x1d86810, L_0x1d868b0, C4<00>, C4<00>;
L_0x1d86a60 .functor XOR 2, L_0x1d86950, L_0x1d869c0, C4<00>, C4<00>;
v0x1d83b90_0 .net "Y1_dut", 0 0, L_0x1d85460;  1 drivers
v0x1d83c50_0 .net "Y1_ref", 0 0, L_0x1d3aa50;  1 drivers
v0x1d83cf0_0 .net "Y3_dut", 0 0, L_0x1d86330;  1 drivers
v0x1d83dc0_0 .net "Y3_ref", 0 0, L_0x1d85220;  1 drivers
v0x1d83e90_0 .net *"_ivl_10", 1 0, L_0x1d869c0;  1 drivers
v0x1d83f80_0 .net *"_ivl_12", 1 0, L_0x1d86a60;  1 drivers
v0x1d84020_0 .net *"_ivl_2", 1 0, L_0x1d86770;  1 drivers
v0x1d840e0_0 .net *"_ivl_4", 1 0, L_0x1d86810;  1 drivers
v0x1d841c0_0 .net *"_ivl_6", 1 0, L_0x1d868b0;  1 drivers
v0x1d842a0_0 .net *"_ivl_8", 1 0, L_0x1d86950;  1 drivers
v0x1d84380_0 .var "clk", 0 0;
v0x1d84420_0 .var/2u "stats1", 223 0;
v0x1d844e0_0 .var/2u "strobe", 0 0;
v0x1d845a0_0 .net "tb_match", 0 0, L_0x1d86b70;  1 drivers
v0x1d84670_0 .net "tb_mismatch", 0 0, L_0x1d5c7c0;  1 drivers
v0x1d84710_0 .net "w", 0 0, v0x1d81ff0_0;  1 drivers
v0x1d847b0_0 .net "y", 5 0, v0x1d82090_0;  1 drivers
L_0x1d86770 .concat [ 1 1 0 0], L_0x1d85220, L_0x1d3aa50;
L_0x1d86810 .concat [ 1 1 0 0], L_0x1d85220, L_0x1d3aa50;
L_0x1d868b0 .concat [ 1 1 0 0], L_0x1d86330, L_0x1d85460;
L_0x1d869c0 .concat [ 1 1 0 0], L_0x1d85220, L_0x1d3aa50;
L_0x1d86b70 .cmp/eeq 2, L_0x1d86770, L_0x1d86a60;
S_0x1d4ed10 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1d36360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x1d3aa50 .functor AND 1, L_0x1d849d0, v0x1d81ff0_0, C4<1>, C4<1>;
L_0x1d4f9e0 .functor OR 1, L_0x1d84b90, L_0x1d84c30, C4<0>, C4<0>;
L_0x1d5c830 .functor OR 1, L_0x1d4f9e0, L_0x1d84d50, C4<0>, C4<0>;
L_0x1d85070 .functor OR 1, L_0x1d5c830, L_0x1d84ec0, C4<0>, C4<0>;
L_0x1d851b0 .functor NOT 1, v0x1d81ff0_0, C4<0>, C4<0>, C4<0>;
L_0x1d85220 .functor AND 1, L_0x1d85070, L_0x1d851b0, C4<1>, C4<1>;
v0x1d5c930_0 .net "Y1", 0 0, L_0x1d3aa50;  alias, 1 drivers
v0x1d5c9d0_0 .net "Y3", 0 0, L_0x1d85220;  alias, 1 drivers
v0x1d3ab60_0 .net *"_ivl_1", 0 0, L_0x1d849d0;  1 drivers
v0x1d3ac30_0 .net *"_ivl_11", 0 0, L_0x1d84d50;  1 drivers
v0x1d81000_0 .net *"_ivl_12", 0 0, L_0x1d5c830;  1 drivers
v0x1d81130_0 .net *"_ivl_15", 0 0, L_0x1d84ec0;  1 drivers
v0x1d81210_0 .net *"_ivl_16", 0 0, L_0x1d85070;  1 drivers
v0x1d812f0_0 .net *"_ivl_18", 0 0, L_0x1d851b0;  1 drivers
v0x1d813d0_0 .net *"_ivl_5", 0 0, L_0x1d84b90;  1 drivers
v0x1d81540_0 .net *"_ivl_7", 0 0, L_0x1d84c30;  1 drivers
v0x1d81620_0 .net *"_ivl_8", 0 0, L_0x1d4f9e0;  1 drivers
v0x1d81700_0 .net "w", 0 0, v0x1d81ff0_0;  alias, 1 drivers
v0x1d817c0_0 .net "y", 5 0, v0x1d82090_0;  alias, 1 drivers
L_0x1d849d0 .part v0x1d82090_0, 0, 1;
L_0x1d84b90 .part v0x1d82090_0, 1, 1;
L_0x1d84c30 .part v0x1d82090_0, 2, 1;
L_0x1d84d50 .part v0x1d82090_0, 4, 1;
L_0x1d84ec0 .part v0x1d82090_0, 5, 1;
S_0x1d81920 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1d36360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x1d81b80_0 .net "clk", 0 0, v0x1d84380_0;  1 drivers
v0x1d81c60_0 .var/2s "errored1", 31 0;
v0x1d81d40_0 .var/2s "onehot_error", 31 0;
v0x1d81e00_0 .net "tb_match", 0 0, L_0x1d86b70;  alias, 1 drivers
v0x1d81ec0_0 .var/2s "temp", 31 0;
v0x1d81ff0_0 .var "w", 0 0;
v0x1d82090_0 .var "y", 5 0;
E_0x1d49260/0 .event negedge, v0x1d81b80_0;
E_0x1d49260/1 .event posedge, v0x1d81b80_0;
E_0x1d49260 .event/or E_0x1d49260/0, E_0x1d49260/1;
S_0x1d82190 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1d36360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x1d85460 .functor AND 1, L_0x1d853c0, v0x1d81ff0_0, C4<1>, C4<1>;
L_0x1d85610 .functor NOT 1, v0x1d81ff0_0, C4<0>, C4<0>, C4<0>;
L_0x1d85680 .functor AND 1, L_0x1d85570, L_0x1d85610, C4<1>, C4<1>;
L_0x1d85830 .functor NOT 1, v0x1d81ff0_0, C4<0>, C4<0>, C4<0>;
L_0x1d859e0 .functor AND 1, L_0x1d85790, L_0x1d85830, C4<1>, C4<1>;
L_0x1d85af0 .functor OR 1, L_0x1d85680, L_0x1d859e0, C4<0>, C4<0>;
L_0x1d85d10 .functor NOT 1, v0x1d81ff0_0, C4<0>, C4<0>, C4<0>;
L_0x1d85d80 .functor AND 1, L_0x1d85c40, L_0x1d85d10, C4<1>, C4<1>;
L_0x1d85ee0 .functor OR 1, L_0x1d85af0, L_0x1d85d80, C4<0>, C4<0>;
L_0x1d86090 .functor NOT 1, v0x1d81ff0_0, C4<0>, C4<0>, C4<0>;
L_0x1d86160 .functor AND 1, L_0x1d85ff0, L_0x1d86090, C4<1>, C4<1>;
L_0x1d86220 .functor OR 1, L_0x1d85ee0, L_0x1d86160, C4<0>, C4<0>;
L_0x1d86480 .functor NOT 1, v0x1d81ff0_0, C4<0>, C4<0>, C4<0>;
L_0x1d864f0 .functor AND 1, L_0x1d863a0, L_0x1d86480, C4<1>, C4<1>;
L_0x1d86330 .functor OR 1, L_0x1d86220, L_0x1d864f0, C4<0>, C4<0>;
v0x1d82430_0 .net "Y1", 0 0, L_0x1d85460;  alias, 1 drivers
v0x1d824f0_0 .net "Y3", 0 0, L_0x1d86330;  alias, 1 drivers
v0x1d825b0_0 .net *"_ivl_1", 0 0, L_0x1d853c0;  1 drivers
v0x1d826a0_0 .net *"_ivl_11", 0 0, L_0x1d85790;  1 drivers
v0x1d82780_0 .net *"_ivl_12", 0 0, L_0x1d85830;  1 drivers
v0x1d828b0_0 .net *"_ivl_14", 0 0, L_0x1d859e0;  1 drivers
v0x1d82990_0 .net *"_ivl_16", 0 0, L_0x1d85af0;  1 drivers
v0x1d82a70_0 .net *"_ivl_19", 0 0, L_0x1d85c40;  1 drivers
v0x1d82b50_0 .net *"_ivl_20", 0 0, L_0x1d85d10;  1 drivers
v0x1d82cc0_0 .net *"_ivl_22", 0 0, L_0x1d85d80;  1 drivers
v0x1d82da0_0 .net *"_ivl_24", 0 0, L_0x1d85ee0;  1 drivers
v0x1d82e80_0 .net *"_ivl_27", 0 0, L_0x1d85ff0;  1 drivers
v0x1d82f60_0 .net *"_ivl_28", 0 0, L_0x1d86090;  1 drivers
v0x1d83040_0 .net *"_ivl_30", 0 0, L_0x1d86160;  1 drivers
v0x1d83120_0 .net *"_ivl_32", 0 0, L_0x1d86220;  1 drivers
v0x1d83200_0 .net *"_ivl_35", 0 0, L_0x1d863a0;  1 drivers
v0x1d832e0_0 .net *"_ivl_36", 0 0, L_0x1d86480;  1 drivers
v0x1d833c0_0 .net *"_ivl_38", 0 0, L_0x1d864f0;  1 drivers
v0x1d834a0_0 .net *"_ivl_5", 0 0, L_0x1d85570;  1 drivers
v0x1d83580_0 .net *"_ivl_6", 0 0, L_0x1d85610;  1 drivers
v0x1d83660_0 .net *"_ivl_8", 0 0, L_0x1d85680;  1 drivers
v0x1d83740_0 .net "w", 0 0, v0x1d81ff0_0;  alias, 1 drivers
v0x1d837e0_0 .net "y", 5 0, v0x1d82090_0;  alias, 1 drivers
L_0x1d853c0 .part v0x1d82090_0, 0, 1;
L_0x1d85570 .part v0x1d82090_0, 1, 1;
L_0x1d85790 .part v0x1d82090_0, 2, 1;
L_0x1d85c40 .part v0x1d82090_0, 0, 1;
L_0x1d85ff0 .part v0x1d82090_0, 3, 1;
L_0x1d863a0 .part v0x1d82090_0, 5, 1;
S_0x1d83970 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1d36360;
 .timescale -12 -12;
E_0x1d48db0 .event anyedge, v0x1d844e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d844e0_0;
    %nor/r;
    %assign/vec4 v0x1d844e0_0, 0;
    %wait E_0x1d48db0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d81920;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d81c60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d81d40_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x1d81920;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d49260;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1d82090_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1d81ff0_0, 0;
    %load/vec4 v0x1d81e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d81d40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d81d40_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d81c60_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d49260;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x1d81ec0_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x1d81ec0_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x1d81ec0_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x1d81ec0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1d81ec0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x1d81ec0_0;
    %pad/s 6;
    %assign/vec4 v0x1d82090_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1d81ff0_0, 0;
    %load/vec4 v0x1d81e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d81c60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d81c60_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1d81d40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1d81c60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x1d81d40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x1d81c60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1d36360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d84380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d844e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1d36360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d84380_0;
    %inv;
    %store/vec4 v0x1d84380_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1d36360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d81b80_0, v0x1d84670_0, v0x1d847b0_0, v0x1d84710_0, v0x1d83c50_0, v0x1d83b90_0, v0x1d83dc0_0, v0x1d83cf0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1d36360;
T_6 ;
    %load/vec4 v0x1d84420_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1d84420_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d84420_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1d84420_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1d84420_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d84420_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1d84420_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d84420_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d84420_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d84420_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1d36360;
T_7 ;
    %wait E_0x1d49260;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d84420_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d84420_0, 4, 32;
    %load/vec4 v0x1d845a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1d84420_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d84420_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d84420_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d84420_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1d83c50_0;
    %load/vec4 v0x1d83c50_0;
    %load/vec4 v0x1d83b90_0;
    %xor;
    %load/vec4 v0x1d83c50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1d84420_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d84420_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1d84420_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d84420_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1d83dc0_0;
    %load/vec4 v0x1d83dc0_0;
    %load/vec4 v0x1d83cf0_0;
    %xor;
    %load/vec4 v0x1d83dc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1d84420_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d84420_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1d84420_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d84420_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth10/human/2012_q2b/iter8/response0/top_module.sv";
