From 37b665e0f0b7dc86f41cc2d7a336b24ec14b1eb0 Mon Sep 17 00:00:00 2001
From: Valentin Raevsky <valentin@compulab.co.il>
Date: Mon, 13 May 2024 08:28:48 +0300
Subject: [PATCH 069/155] compulab: ucm-imx8m-plus: Add FEC support

Signed-off-by: Valentin Raevsky <valentin@compulab.co.il>
---
 arch/arm/dts/ucm-imx8m-plus-u-boot.dtsi |  6 ++++
 arch/arm/dts/ucm-imx8m-plus.dts         | 48 +++++++++++++++++++++++++
 2 files changed, 54 insertions(+)

diff --git a/arch/arm/dts/ucm-imx8m-plus-u-boot.dtsi b/arch/arm/dts/ucm-imx8m-plus-u-boot.dtsi
index c1aca4259f8..574db7187b6 100644
--- a/arch/arm/dts/ucm-imx8m-plus-u-boot.dtsi
+++ b/arch/arm/dts/ucm-imx8m-plus-u-boot.dtsi
@@ -211,6 +211,12 @@
 	/delete-property/ assigned-clock-rates;
 };
 
+&fec {
+	phy-reset-gpios = <&gpio4 24 GPIO_ACTIVE_LOW>;
+	phy-reset-duration = <15>;
+	phy-reset-post-delay = <100>;
+};
+
 &lcdif1 {
 	/delete-property/ assigned-clocks;
 	/delete-property/ assigned-clock-parents;
diff --git a/arch/arm/dts/ucm-imx8m-plus.dts b/arch/arm/dts/ucm-imx8m-plus.dts
index d53aa3374ff..1e12456d86a 100644
--- a/arch/arm/dts/ucm-imx8m-plus.dts
+++ b/arch/arm/dts/ucm-imx8m-plus.dts
@@ -97,6 +97,30 @@
 	};
 };
 
+&fec {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_fec>;
+	phy-mode = "rgmii-id";
+	phy-handle = <&ethphy1>;
+	fsl,magic-packet;
+	status = "okay";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy1: ethernet-phy@4 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reset-gpios = <&gpio4 24 GPIO_ACTIVE_LOW>;
+			reg = <4>;
+			reset-assert-us = <10000>;
+			reset-deassert-us = <80000>;
+			eee-broken-1000t;
+			realtek,clkout-disable;
+		};
+	};
+};
+
 &eqos {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_eqos>;
@@ -484,6 +508,30 @@
 		>;
 	};
 
+	pinctrl_fec: fecgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_CLK__ENET1_MDC			0x2
+			MX8MP_IOMUXC_SD1_CMD__ENET1_MDIO		0x2
+			MX8MP_IOMUXC_SD1_DATA1__ENET1_RGMII_TD0		0x16
+			MX8MP_IOMUXC_SD1_DATA0__ENET1_RGMII_TD1		0x16
+			MX8MP_IOMUXC_SAI1_TXD2__ENET1_RGMII_TD2		0x16
+			MX8MP_IOMUXC_SAI1_TXD3__ENET1_RGMII_TD3		0x16
+			MX8MP_IOMUXC_SAI1_TXD4__ENET1_RGMII_TX_CTL	0x16
+			MX8MP_IOMUXC_SAI1_TXD5__ENET1_RGMII_TXC		0x16
+
+			MX8MP_IOMUXC_SD1_DATA2__ENET1_RGMII_RD0		0x90
+			MX8MP_IOMUXC_SD1_DATA3__ENET1_RGMII_RD1		0x90
+			MX8MP_IOMUXC_SAI1_RXD6__ENET1_RGMII_RD2		0x90
+			MX8MP_IOMUXC_SAI1_RXD7__ENET1_RGMII_RD3		0x90
+			MX8MP_IOMUXC_SAI1_TXC__ENET1_RGMII_RXC		0x90
+			MX8MP_IOMUXC_SAI1_TXFS__ENET1_RGMII_RX_CTL	0x90
+
+			/* gpio */
+			MX8MP_IOMUXC_SAI2_RXFS__GPIO4_IO21		0x10 /* INT */
+			MX8MP_IOMUXC_SAI2_TXFS__GPIO4_IO24		0x10 /* RST */
+		>;
+	};
+
 	pinctrl_eqos: eqosgrp {
 		fsl,pins = <
 			MX8MP_IOMUXC_ENET_MDC__ENET_QOS_MDC	0x3
-- 
2.34.1

