module counter_clk_gate (
  input  wire clk,
  input  wire reset,
  input  wire enable,        // Clock gate enable signal
  output reg [3:0] count
);

  always @(posedge clk or posedge reset) begin
    if (reset)
      count <= 0;
    else if (enable)         // Only increment when enabled
      count <= count + 1;
  end
endmodule

