$date
	Mon Jul 29 14:13:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_VGA_INT_GEN $end
$var wire 1 ! vga_irq $end
$var reg 1 " clk $end
$var reg 1 # rstn $end
$var reg 8 $ text [7:0] $end
$var reg 1 % text_in $end
$scope module dut $end
$var wire 1 " CLK $end
$var wire 1 # RST $end
$var wire 8 & text [7:0] $end
$var wire 1 % text_in $end
$var wire 1 ! vga_irq $end
$var parameter 2 ' e $end
$var parameter 2 ( k $end
$var parameter 2 ) x $end
$var parameter 2 * y $end
$var reg 2 + cur_state [1:0] $end
$var reg 2 , nxt_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 *
b0 )
b1 (
b10 '
$end
#0
$dumpvars
b0 ,
b0 +
b11111111 &
1%
b11111111 $
1#
0"
0!
$end
#500
1"
#1000
0"
0#
#1500
1"
#2000
0"
#2500
1"
#3000
b1 ,
0"
b1001011 $
b1001011 &
#3500
b0 ,
b1 +
1"
#4000
b10 ,
0"
b1000101 $
b1000101 &
#4500
b0 ,
b10 +
1"
#5000
b11 ,
0"
b1011001 $
b1011001 &
#5500
b0 ,
1!
b11 +
1"
#6000
0"
#6500
0!
b0 +
1"
#7000
0"
#7500
1"
#8000
0"
#8500
1"
#9000
0"
#9500
1"
#10000
0"
