<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rv740d.h source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/rv740d.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/rv740d.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='rv740d.h.html'>rv740d.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: rv740d.h,v 1.2 2018/08/27 04:58:36 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2011 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="7">7</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="8">8</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="9">9</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="10">10</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="11">11</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="14">14</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="17">17</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="18">18</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="19">19</th><td><i> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="20">20</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="21">21</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="22">22</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> */</i></td></tr>
<tr><th id="25">25</th><td><u>#<span data-ppcond="25">ifndef</span> <span class="macro" data-ref="_M/RV740_H">RV740_H</span></u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/RV740_H" data-ref="_M/RV740_H">RV740_H</dfn></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_FUNC_CNTL" data-ref="_M/CG_SPLL_FUNC_CNTL">CG_SPLL_FUNC_CNTL</dfn>				0x600</u></td></tr>
<tr><th id="29">29</th><td><u>#define		<dfn class="macro" id="_M/SPLL_RESET" data-ref="_M/SPLL_RESET">SPLL_RESET</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="30">30</th><td><u>#define		<dfn class="macro" id="_M/SPLL_SLEEP" data-ref="_M/SPLL_SLEEP">SPLL_SLEEP</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="31">31</th><td><u>#define		<dfn class="macro" id="_M/SPLL_BYPASS_EN" data-ref="_M/SPLL_BYPASS_EN">SPLL_BYPASS_EN</dfn>				(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="32">32</th><td><u>#define		<dfn class="macro" id="_M/SPLL_REF_DIV" data-ref="_M/SPLL_REF_DIV">SPLL_REF_DIV</dfn>(x)				((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="33">33</th><td><u>#define		<dfn class="macro" id="_M/SPLL_REF_DIV_MASK" data-ref="_M/SPLL_REF_DIV_MASK">SPLL_REF_DIV_MASK</dfn>			(0x3f &lt;&lt; 4)</u></td></tr>
<tr><th id="34">34</th><td><u>#define		<dfn class="macro" id="_M/SPLL_PDIV_A" data-ref="_M/SPLL_PDIV_A">SPLL_PDIV_A</dfn>(x)				((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="35">35</th><td><u>#define		<dfn class="macro" id="_M/SPLL_PDIV_A_MASK" data-ref="_M/SPLL_PDIV_A_MASK">SPLL_PDIV_A_MASK</dfn>			(0x7f &lt;&lt; 20)</u></td></tr>
<tr><th id="36">36</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_FUNC_CNTL_2" data-ref="_M/CG_SPLL_FUNC_CNTL_2">CG_SPLL_FUNC_CNTL_2</dfn>				0x604</u></td></tr>
<tr><th id="37">37</th><td><u>#define		<dfn class="macro" id="_M/SCLK_MUX_SEL" data-ref="_M/SCLK_MUX_SEL">SCLK_MUX_SEL</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="38">38</th><td><u>#define		<dfn class="macro" id="_M/SCLK_MUX_SEL_MASK" data-ref="_M/SCLK_MUX_SEL_MASK">SCLK_MUX_SEL_MASK</dfn>			(0x1ff &lt;&lt; 0)</u></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_FUNC_CNTL_3" data-ref="_M/CG_SPLL_FUNC_CNTL_3">CG_SPLL_FUNC_CNTL_3</dfn>				0x608</u></td></tr>
<tr><th id="40">40</th><td><u>#define		<dfn class="macro" id="_M/SPLL_FB_DIV" data-ref="_M/SPLL_FB_DIV">SPLL_FB_DIV</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="41">41</th><td><u>#define		<dfn class="macro" id="_M/SPLL_FB_DIV_MASK" data-ref="_M/SPLL_FB_DIV_MASK">SPLL_FB_DIV_MASK</dfn>			(0x3ffffff &lt;&lt; 0)</u></td></tr>
<tr><th id="42">42</th><td><u>#define		<dfn class="macro" id="_M/SPLL_DITHEN" data-ref="_M/SPLL_DITHEN">SPLL_DITHEN</dfn>				(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/MPLL_CNTL_MODE" data-ref="_M/MPLL_CNTL_MODE">MPLL_CNTL_MODE</dfn>					0x61c</u></td></tr>
<tr><th id="45">45</th><td><u>#define		<dfn class="macro" id="_M/SS_SSEN" data-ref="_M/SS_SSEN">SS_SSEN</dfn>					(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/MPLL_AD_FUNC_CNTL" data-ref="_M/MPLL_AD_FUNC_CNTL">MPLL_AD_FUNC_CNTL</dfn>				0x624</u></td></tr>
<tr><th id="48">48</th><td><u>#define		<dfn class="macro" id="_M/CLKF" data-ref="_M/CLKF">CLKF</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="49">49</th><td><u>#define		<dfn class="macro" id="_M/CLKF_MASK" data-ref="_M/CLKF_MASK">CLKF_MASK</dfn>				(0x7f &lt;&lt; 0)</u></td></tr>
<tr><th id="50">50</th><td><u>#define		<dfn class="macro" id="_M/CLKR" data-ref="_M/CLKR">CLKR</dfn>(x)					((x) &lt;&lt; 7)</u></td></tr>
<tr><th id="51">51</th><td><u>#define		<dfn class="macro" id="_M/CLKR_MASK" data-ref="_M/CLKR_MASK">CLKR_MASK</dfn>				(0x1f &lt;&lt; 7)</u></td></tr>
<tr><th id="52">52</th><td><u>#define		<dfn class="macro" id="_M/CLKFRAC" data-ref="_M/CLKFRAC">CLKFRAC</dfn>(x)				((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="53">53</th><td><u>#define		<dfn class="macro" id="_M/CLKFRAC_MASK" data-ref="_M/CLKFRAC_MASK">CLKFRAC_MASK</dfn>				(0x1f &lt;&lt; 12)</u></td></tr>
<tr><th id="54">54</th><td><u>#define		<dfn class="macro" id="_M/YCLK_POST_DIV" data-ref="_M/YCLK_POST_DIV">YCLK_POST_DIV</dfn>(x)			((x) &lt;&lt; 17)</u></td></tr>
<tr><th id="55">55</th><td><u>#define		<dfn class="macro" id="_M/YCLK_POST_DIV_MASK" data-ref="_M/YCLK_POST_DIV_MASK">YCLK_POST_DIV_MASK</dfn>			(3 &lt;&lt; 17)</u></td></tr>
<tr><th id="56">56</th><td><u>#define		<dfn class="macro" id="_M/IBIAS" data-ref="_M/IBIAS">IBIAS</dfn>(x)				((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="57">57</th><td><u>#define		<dfn class="macro" id="_M/IBIAS_MASK" data-ref="_M/IBIAS_MASK">IBIAS_MASK</dfn>				(0x3ff &lt;&lt; 20)</u></td></tr>
<tr><th id="58">58</th><td><u>#define		<dfn class="macro" id="_M/RESET" data-ref="_M/RESET">RESET</dfn>					(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="59">59</th><td><u>#define		<dfn class="macro" id="_M/PDNB" data-ref="_M/PDNB">PDNB</dfn>					(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/MPLL_AD_FUNC_CNTL_2" data-ref="_M/MPLL_AD_FUNC_CNTL_2">MPLL_AD_FUNC_CNTL_2</dfn>				0x628</u></td></tr>
<tr><th id="61">61</th><td><u>#define		<dfn class="macro" id="_M/BYPASS" data-ref="_M/BYPASS">BYPASS</dfn>					(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="62">62</th><td><u>#define		<dfn class="macro" id="_M/BIAS_GEN_PDNB" data-ref="_M/BIAS_GEN_PDNB">BIAS_GEN_PDNB</dfn>				(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="63">63</th><td><u>#define		<dfn class="macro" id="_M/RESET_EN" data-ref="_M/RESET_EN">RESET_EN</dfn>				(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="64">64</th><td><u>#define		<dfn class="macro" id="_M/VCO_MODE" data-ref="_M/VCO_MODE">VCO_MODE</dfn>				(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/MPLL_DQ_FUNC_CNTL" data-ref="_M/MPLL_DQ_FUNC_CNTL">MPLL_DQ_FUNC_CNTL</dfn>				0x62c</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/MPLL_DQ_FUNC_CNTL_2" data-ref="_M/MPLL_DQ_FUNC_CNTL_2">MPLL_DQ_FUNC_CNTL_2</dfn>				0x630</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/MCLK_PWRMGT_CNTL" data-ref="_M/MCLK_PWRMGT_CNTL">MCLK_PWRMGT_CNTL</dfn>				0x648</u></td></tr>
<tr><th id="69">69</th><td><u>#define		<dfn class="macro" id="_M/DLL_SPEED" data-ref="_M/DLL_SPEED">DLL_SPEED</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="70">70</th><td><u>#define		<dfn class="macro" id="_M/DLL_SPEED_MASK" data-ref="_M/DLL_SPEED_MASK">DLL_SPEED_MASK</dfn>				(0x1f &lt;&lt; 0)</u></td></tr>
<tr><th id="71">71</th><td><u>#       define <dfn class="macro" id="_M/MPLL_PWRMGT_OFF" data-ref="_M/MPLL_PWRMGT_OFF">MPLL_PWRMGT_OFF</dfn>                          (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="72">72</th><td><u>#       define <dfn class="macro" id="_M/DLL_READY" data-ref="_M/DLL_READY">DLL_READY</dfn>                                (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="73">73</th><td><u>#       define <dfn class="macro" id="_M/MC_INT_CNTL" data-ref="_M/MC_INT_CNTL">MC_INT_CNTL</dfn>                              (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="74">74</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA0_SLEEP" data-ref="_M/MRDCKA0_SLEEP">MRDCKA0_SLEEP</dfn>                            (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="75">75</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA1_SLEEP" data-ref="_M/MRDCKA1_SLEEP">MRDCKA1_SLEEP</dfn>                            (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="76">76</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB0_SLEEP" data-ref="_M/MRDCKB0_SLEEP">MRDCKB0_SLEEP</dfn>                            (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="77">77</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB1_SLEEP" data-ref="_M/MRDCKB1_SLEEP">MRDCKB1_SLEEP</dfn>                            (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="78">78</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC0_SLEEP" data-ref="_M/MRDCKC0_SLEEP">MRDCKC0_SLEEP</dfn>                            (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="79">79</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC1_SLEEP" data-ref="_M/MRDCKC1_SLEEP">MRDCKC1_SLEEP</dfn>                            (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="80">80</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD0_SLEEP" data-ref="_M/MRDCKD0_SLEEP">MRDCKD0_SLEEP</dfn>                            (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="81">81</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD1_SLEEP" data-ref="_M/MRDCKD1_SLEEP">MRDCKD1_SLEEP</dfn>                            (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="82">82</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA0_RESET" data-ref="_M/MRDCKA0_RESET">MRDCKA0_RESET</dfn>                            (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="83">83</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA1_RESET" data-ref="_M/MRDCKA1_RESET">MRDCKA1_RESET</dfn>                            (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="84">84</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB0_RESET" data-ref="_M/MRDCKB0_RESET">MRDCKB0_RESET</dfn>                            (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="85">85</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB1_RESET" data-ref="_M/MRDCKB1_RESET">MRDCKB1_RESET</dfn>                            (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="86">86</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC0_RESET" data-ref="_M/MRDCKC0_RESET">MRDCKC0_RESET</dfn>                            (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="87">87</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC1_RESET" data-ref="_M/MRDCKC1_RESET">MRDCKC1_RESET</dfn>                            (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="88">88</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD0_RESET" data-ref="_M/MRDCKD0_RESET">MRDCKD0_RESET</dfn>                            (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="89">89</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD1_RESET" data-ref="_M/MRDCKD1_RESET">MRDCKD1_RESET</dfn>                            (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="90">90</th><td><u>#       define <dfn class="macro" id="_M/DLL_READY_READ" data-ref="_M/DLL_READY_READ">DLL_READY_READ</dfn>                           (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="91">91</th><td><u>#       define <dfn class="macro" id="_M/USE_DISPLAY_GAP" data-ref="_M/USE_DISPLAY_GAP">USE_DISPLAY_GAP</dfn>                          (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="92">92</th><td><u>#       define <dfn class="macro" id="_M/USE_DISPLAY_URGENT_NORMAL" data-ref="_M/USE_DISPLAY_URGENT_NORMAL">USE_DISPLAY_URGENT_NORMAL</dfn>                (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="93">93</th><td><u>#       define <dfn class="macro" id="_M/MPLL_TURNOFF_D2" data-ref="_M/MPLL_TURNOFF_D2">MPLL_TURNOFF_D2</dfn>                          (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/DLL_CNTL" data-ref="_M/DLL_CNTL">DLL_CNTL</dfn>					0x64c</u></td></tr>
<tr><th id="95">95</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA0_BYPASS" data-ref="_M/MRDCKA0_BYPASS">MRDCKA0_BYPASS</dfn>                           (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="96">96</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA1_BYPASS" data-ref="_M/MRDCKA1_BYPASS">MRDCKA1_BYPASS</dfn>                           (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="97">97</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB0_BYPASS" data-ref="_M/MRDCKB0_BYPASS">MRDCKB0_BYPASS</dfn>                           (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="98">98</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB1_BYPASS" data-ref="_M/MRDCKB1_BYPASS">MRDCKB1_BYPASS</dfn>                           (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="99">99</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC0_BYPASS" data-ref="_M/MRDCKC0_BYPASS">MRDCKC0_BYPASS</dfn>                           (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="100">100</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC1_BYPASS" data-ref="_M/MRDCKC1_BYPASS">MRDCKC1_BYPASS</dfn>                           (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="101">101</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD0_BYPASS" data-ref="_M/MRDCKD0_BYPASS">MRDCKD0_BYPASS</dfn>                           (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="102">102</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD1_BYPASS" data-ref="_M/MRDCKD1_BYPASS">MRDCKD1_BYPASS</dfn>                           (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_SPREAD_SPECTRUM" data-ref="_M/CG_SPLL_SPREAD_SPECTRUM">CG_SPLL_SPREAD_SPECTRUM</dfn>				0x790</u></td></tr>
<tr><th id="105">105</th><td><u>#define		<dfn class="macro" id="_M/SSEN" data-ref="_M/SSEN">SSEN</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="106">106</th><td><u>#define		<dfn class="macro" id="_M/CLK_S" data-ref="_M/CLK_S">CLK_S</dfn>(x)				((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="107">107</th><td><u>#define		<dfn class="macro" id="_M/CLK_S_MASK" data-ref="_M/CLK_S_MASK">CLK_S_MASK</dfn>				(0xfff &lt;&lt; 4)</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_SPREAD_SPECTRUM_2" data-ref="_M/CG_SPLL_SPREAD_SPECTRUM_2">CG_SPLL_SPREAD_SPECTRUM_2</dfn>			0x794</u></td></tr>
<tr><th id="109">109</th><td><u>#define		<dfn class="macro" id="_M/CLK_V" data-ref="_M/CLK_V">CLK_V</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="110">110</th><td><u>#define		<dfn class="macro" id="_M/CLK_V_MASK" data-ref="_M/CLK_V_MASK">CLK_V_MASK</dfn>				(0x3ffffff &lt;&lt; 0)</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/MPLL_SS1" data-ref="_M/MPLL_SS1">MPLL_SS1</dfn>					0x85c</u></td></tr>
<tr><th id="113">113</th><td><u>#define		<dfn class="macro" id="_M/CLKV" data-ref="_M/CLKV">CLKV</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="114">114</th><td><u>#define		<dfn class="macro" id="_M/CLKV_MASK" data-ref="_M/CLKV_MASK">CLKV_MASK</dfn>				(0x3ffffff &lt;&lt; 0)</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/MPLL_SS2" data-ref="_M/MPLL_SS2">MPLL_SS2</dfn>					0x860</u></td></tr>
<tr><th id="116">116</th><td><u>#define		<dfn class="macro" id="_M/CLKS" data-ref="_M/CLKS">CLKS</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="117">117</th><td><u>#define		<dfn class="macro" id="_M/CLKS_MASK" data-ref="_M/CLKS_MASK">CLKS_MASK</dfn>				(0xfff &lt;&lt; 0)</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><u>#<span data-ppcond="25">endif</span></u></td></tr>
<tr><th id="120">120</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='radeon_rv740_dpm.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_rv740_dpm.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
