Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 19 18:02:46 2022
| Host         : LAPTOP-8IF7AABH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cputop_timing_summary_routed.rpt -rpx cputop_timing_summary_routed.rpx -warn_on_violation
| Design       : cputop
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.749        0.000                      0                 3486        0.249        0.000                      0                 3486        2.633        0.000                       0                  1148  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk                {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 21.739}     43.478          23.000          
  clkfbout_cpuclk  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_cpuclk        1.749        0.000                      0                 3486        0.249        0.000                      0                 3486       21.239        0.000                       0                  1144  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        1.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.295ns  (logic 4.402ns (22.814%)  route 14.893ns (77.186%))
  Logic Levels:           12  (LUT3=2 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 19.880 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.659    -2.332    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.122 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.125     2.247    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[2]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0/O
                         net (fo=42, routed)          2.303     4.674    decoder/douta[12]
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124     4.798 r  decoder/p_3_out__0_carry__4_i_10/O
                         net (fo=5, routed)           1.482     6.280    decoder/read_data_1[21]
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.404 r  decoder/ram_i_635/O
                         net (fo=8, routed)           0.719     7.123    decoder/ram_i_635_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.247 r  decoder/ram_i_872/O
                         net (fo=7, routed)           0.503     7.750    decoder/ram_i_872_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I2_O)        0.124     7.874 f  decoder/ram_i_824/O
                         net (fo=19, routed)          1.247     9.121    decoder/ram_i_824_n_0
    SLICE_X33Y53         LUT4 (Prop_lut4_I2_O)        0.124     9.245 f  decoder/ram_i_761/O
                         net (fo=2, routed)           0.820    10.065    decoder/ram_i_761_n_0
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.124    10.189 f  decoder/ram_i_788/O
                         net (fo=2, routed)           1.021    11.210    decoder/ram_i_788_n_0
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.152    11.362 f  decoder/ram_i_659/O
                         net (fo=4, routed)           0.994    12.356    decoder/ram_i_659_n_0
    SLICE_X33Y51         LUT3 (Prop_lut3_I0_O)        0.354    12.710 f  decoder/ram_i_676/O
                         net (fo=1, routed)           0.462    13.172    decoder/ram_i_676_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.326    13.498 f  decoder/ram_i_296/O
                         net (fo=1, routed)           0.669    14.167    ifetch/registers_reg[27][0]_38
    SLICE_X32Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.291 r  ifetch/ram_i_82/O
                         net (fo=1, routed)           0.317    14.608    ifetch/ram_i_82_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.732 r  ifetch/ram_i_15/O
                         net (fo=23, routed)          2.231    16.963    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y13         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.625    19.880    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.428    19.453    
                         clock uncertainty           -0.175    19.278    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    18.712    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.712    
                         arrival time                         -16.963    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.268ns  (logic 5.006ns (25.981%)  route 14.262ns (74.019%))
  Logic Levels:           13  (LUT2=2 LUT3=3 LUT5=2 LUT6=6)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns = ( 19.988 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.659    -2.332    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.122 f  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.109     2.230    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[7]
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.354 f  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=25, routed)          1.676     4.030    ifetch/Instruction[30]
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.150     4.180 r  ifetch/p_3_out__0_carry__3_i_18/O
                         net (fo=1, routed)           0.162     4.342    ifetch/p_3_out__0_carry__3_i_18_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I4_O)        0.326     4.668 f  ifetch/p_3_out__0_carry__3_i_9/O
                         net (fo=54, routed)          1.329     5.997    ifetch/sign_extend[20]
    SLICE_X35Y57         LUT3 (Prop_lut3_I2_O)        0.124     6.121 f  ifetch/p_3_out__0_carry__3_i_13/O
                         net (fo=20, routed)          1.263     7.384    ifetch/registers_reg[1][18]
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.508 f  ifetch/ram_i_862/O
                         net (fo=2, routed)           0.681     8.189    ifetch/ram_i_862_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I2_O)        0.152     8.341 f  ifetch/ram_i_771/O
                         net (fo=3, routed)           0.987     9.328    decoder/registers_reg[27][2]_22
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.374     9.702 f  decoder/ram_i_748/O
                         net (fo=2, routed)           0.848    10.550    decoder/ram_i_748_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I0_O)        0.354    10.904 f  decoder/ram_i_611/O
                         net (fo=1, routed)           0.341    11.245    ifetch/registers_reg[27][0]_37
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.328    11.573 r  ifetch/ram_i_246/O
                         net (fo=1, routed)           0.724    12.297    ifetch/ram_i_246_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    12.421 f  ifetch/ram_i_55/O
                         net (fo=21, routed)          1.066    13.487    ifetch/addra[8]
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.124    13.611 r  ifetch/ram_i_220/O
                         net (fo=6, routed)           0.827    14.438    ifetch/ram_i_220_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.562 r  ifetch/ram_i_49/O
                         net (fo=1, routed)           0.415    14.977    ifetch/ram_i_49_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.124    15.101 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          1.835    16.936    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y9          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.732    19.988    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.488    
                         clock uncertainty           -0.175    19.314    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.782    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                         -16.936    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.094ns  (logic 5.006ns (26.218%)  route 14.088ns (73.782%))
  Logic Levels:           13  (LUT2=2 LUT3=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.920ns = ( 19.819 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.659    -2.332    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.122 f  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.109     2.230    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[7]
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.354 f  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=25, routed)          1.676     4.030    ifetch/Instruction[30]
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.150     4.180 r  ifetch/p_3_out__0_carry__3_i_18/O
                         net (fo=1, routed)           0.162     4.342    ifetch/p_3_out__0_carry__3_i_18_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I4_O)        0.326     4.668 f  ifetch/p_3_out__0_carry__3_i_9/O
                         net (fo=54, routed)          1.329     5.997    ifetch/sign_extend[20]
    SLICE_X35Y57         LUT3 (Prop_lut3_I2_O)        0.124     6.121 f  ifetch/p_3_out__0_carry__3_i_13/O
                         net (fo=20, routed)          1.263     7.384    ifetch/registers_reg[1][18]
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.508 f  ifetch/ram_i_862/O
                         net (fo=2, routed)           0.681     8.189    ifetch/ram_i_862_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I2_O)        0.152     8.341 f  ifetch/ram_i_771/O
                         net (fo=3, routed)           0.987     9.328    decoder/registers_reg[27][2]_22
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.374     9.702 f  decoder/ram_i_748/O
                         net (fo=2, routed)           0.848    10.550    decoder/ram_i_748_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I0_O)        0.354    10.904 f  decoder/ram_i_611/O
                         net (fo=1, routed)           0.341    11.245    ifetch/registers_reg[27][0]_37
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.328    11.573 r  ifetch/ram_i_246/O
                         net (fo=1, routed)           0.724    12.297    ifetch/ram_i_246_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    12.421 f  ifetch/ram_i_55/O
                         net (fo=21, routed)          1.066    13.487    ifetch/addra[8]
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.124    13.611 r  ifetch/ram_i_220/O
                         net (fo=6, routed)           0.827    14.438    ifetch/ram_i_220_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.562 r  ifetch/ram_i_49/O
                         net (fo=1, routed)           0.415    14.977    ifetch/ram_i_49_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.124    15.101 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          1.660    16.761    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.564    19.819    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.320    
                         clock uncertainty           -0.175    19.145    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.613    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.613    
                         arrival time                         -16.761    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.045ns  (logic 4.402ns (23.114%)  route 14.643ns (76.886%))
  Logic Levels:           12  (LUT3=2 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 19.791 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.659    -2.332    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.122 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.125     2.247    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[2]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0/O
                         net (fo=42, routed)          2.303     4.674    decoder/douta[12]
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124     4.798 r  decoder/p_3_out__0_carry__4_i_10/O
                         net (fo=5, routed)           1.482     6.280    decoder/read_data_1[21]
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.404 r  decoder/ram_i_635/O
                         net (fo=8, routed)           0.719     7.123    decoder/ram_i_635_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.247 r  decoder/ram_i_872/O
                         net (fo=7, routed)           0.503     7.750    decoder/ram_i_872_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I2_O)        0.124     7.874 f  decoder/ram_i_824/O
                         net (fo=19, routed)          1.247     9.121    decoder/ram_i_824_n_0
    SLICE_X33Y53         LUT4 (Prop_lut4_I2_O)        0.124     9.245 f  decoder/ram_i_761/O
                         net (fo=2, routed)           0.820    10.065    decoder/ram_i_761_n_0
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.124    10.189 f  decoder/ram_i_788/O
                         net (fo=2, routed)           1.021    11.210    decoder/ram_i_788_n_0
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.152    11.362 f  decoder/ram_i_659/O
                         net (fo=4, routed)           0.994    12.356    decoder/ram_i_659_n_0
    SLICE_X33Y51         LUT3 (Prop_lut3_I0_O)        0.354    12.710 f  decoder/ram_i_676/O
                         net (fo=1, routed)           0.462    13.172    decoder/ram_i_676_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.326    13.498 f  decoder/ram_i_296/O
                         net (fo=1, routed)           0.669    14.167    ifetch/registers_reg[27][0]_38
    SLICE_X32Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.291 r  ifetch/ram_i_82/O
                         net (fo=1, routed)           0.317    14.608    ifetch/ram_i_82_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.732 r  ifetch/ram_i_15/O
                         net (fo=23, routed)          1.981    16.712    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.536    19.791    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.428    19.364    
                         clock uncertainty           -0.175    19.189    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    18.623    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.623    
                         arrival time                         -16.712    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.207ns  (logic 5.006ns (26.064%)  route 14.201ns (73.936%))
  Logic Levels:           13  (LUT2=2 LUT3=3 LUT5=2 LUT6=6)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.716ns = ( 20.023 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.659    -2.332    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.122 f  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.109     2.230    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[7]
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.354 f  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=25, routed)          1.676     4.030    ifetch/Instruction[30]
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.150     4.180 r  ifetch/p_3_out__0_carry__3_i_18/O
                         net (fo=1, routed)           0.162     4.342    ifetch/p_3_out__0_carry__3_i_18_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I4_O)        0.326     4.668 f  ifetch/p_3_out__0_carry__3_i_9/O
                         net (fo=54, routed)          1.329     5.997    ifetch/sign_extend[20]
    SLICE_X35Y57         LUT3 (Prop_lut3_I2_O)        0.124     6.121 f  ifetch/p_3_out__0_carry__3_i_13/O
                         net (fo=20, routed)          1.263     7.384    ifetch/registers_reg[1][18]
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.508 f  ifetch/ram_i_862/O
                         net (fo=2, routed)           0.681     8.189    ifetch/ram_i_862_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I2_O)        0.152     8.341 f  ifetch/ram_i_771/O
                         net (fo=3, routed)           0.987     9.328    decoder/registers_reg[27][2]_22
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.374     9.702 f  decoder/ram_i_748/O
                         net (fo=2, routed)           0.848    10.550    decoder/ram_i_748_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I0_O)        0.354    10.904 f  decoder/ram_i_611/O
                         net (fo=1, routed)           0.341    11.245    ifetch/registers_reg[27][0]_37
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.328    11.573 r  ifetch/ram_i_246/O
                         net (fo=1, routed)           0.724    12.297    ifetch/ram_i_246_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    12.421 f  ifetch/ram_i_55/O
                         net (fo=21, routed)          1.066    13.487    ifetch/addra[8]
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.124    13.611 r  ifetch/ram_i_220/O
                         net (fo=6, routed)           0.827    14.438    ifetch/ram_i_220_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.562 r  ifetch/ram_i_49/O
                         net (fo=1, routed)           0.415    14.977    ifetch/ram_i_49_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.124    15.101 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          1.773    16.874    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.767    20.023    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.523    
                         clock uncertainty           -0.175    19.349    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.817    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.817    
                         arrival time                         -16.874    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.096ns  (logic 4.402ns (23.051%)  route 14.694ns (76.949%))
  Logic Levels:           12  (LUT3=2 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( 19.885 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.659    -2.332    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.122 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.125     2.247    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[2]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0/O
                         net (fo=42, routed)          2.303     4.674    decoder/douta[12]
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124     4.798 r  decoder/p_3_out__0_carry__4_i_10/O
                         net (fo=5, routed)           1.482     6.280    decoder/read_data_1[21]
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.404 r  decoder/ram_i_635/O
                         net (fo=8, routed)           0.719     7.123    decoder/ram_i_635_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.247 r  decoder/ram_i_872/O
                         net (fo=7, routed)           0.503     7.750    decoder/ram_i_872_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I2_O)        0.124     7.874 f  decoder/ram_i_824/O
                         net (fo=19, routed)          1.247     9.121    decoder/ram_i_824_n_0
    SLICE_X33Y53         LUT4 (Prop_lut4_I2_O)        0.124     9.245 f  decoder/ram_i_761/O
                         net (fo=2, routed)           0.820    10.065    decoder/ram_i_761_n_0
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.124    10.189 f  decoder/ram_i_788/O
                         net (fo=2, routed)           1.021    11.210    decoder/ram_i_788_n_0
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.152    11.362 f  decoder/ram_i_659/O
                         net (fo=4, routed)           0.994    12.356    decoder/ram_i_659_n_0
    SLICE_X33Y51         LUT3 (Prop_lut3_I0_O)        0.354    12.710 f  decoder/ram_i_676/O
                         net (fo=1, routed)           0.462    13.172    decoder/ram_i_676_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.326    13.498 f  decoder/ram_i_296/O
                         net (fo=1, routed)           0.669    14.167    ifetch/registers_reg[27][0]_38
    SLICE_X32Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.291 r  ifetch/ram_i_82/O
                         net (fo=1, routed)           0.317    14.608    ifetch/ram_i_82_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.732 r  ifetch/ram_i_15/O
                         net (fo=23, routed)          2.033    16.764    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.630    19.885    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.428    19.458    
                         clock uncertainty           -0.175    19.283    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.717    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.717    
                         arrival time                         -16.764    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.129ns  (logic 5.006ns (26.170%)  route 14.123ns (73.830%))
  Logic Levels:           13  (LUT2=2 LUT3=3 LUT5=2 LUT6=6)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 19.890 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.659    -2.332    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.122 f  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.109     2.230    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[7]
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.354 f  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=25, routed)          1.676     4.030    ifetch/Instruction[30]
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.150     4.180 r  ifetch/p_3_out__0_carry__3_i_18/O
                         net (fo=1, routed)           0.162     4.342    ifetch/p_3_out__0_carry__3_i_18_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I4_O)        0.326     4.668 f  ifetch/p_3_out__0_carry__3_i_9/O
                         net (fo=54, routed)          1.329     5.997    ifetch/sign_extend[20]
    SLICE_X35Y57         LUT3 (Prop_lut3_I2_O)        0.124     6.121 f  ifetch/p_3_out__0_carry__3_i_13/O
                         net (fo=20, routed)          1.263     7.384    ifetch/registers_reg[1][18]
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.508 f  ifetch/ram_i_862/O
                         net (fo=2, routed)           0.681     8.189    ifetch/ram_i_862_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I2_O)        0.152     8.341 f  ifetch/ram_i_771/O
                         net (fo=3, routed)           0.987     9.328    decoder/registers_reg[27][2]_22
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.374     9.702 f  decoder/ram_i_748/O
                         net (fo=2, routed)           0.848    10.550    decoder/ram_i_748_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I0_O)        0.354    10.904 f  decoder/ram_i_611/O
                         net (fo=1, routed)           0.341    11.245    ifetch/registers_reg[27][0]_37
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.328    11.573 r  ifetch/ram_i_246/O
                         net (fo=1, routed)           0.724    12.297    ifetch/ram_i_246_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    12.421 f  ifetch/ram_i_55/O
                         net (fo=21, routed)          1.066    13.487    ifetch/addra[8]
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.124    13.611 r  ifetch/ram_i_220/O
                         net (fo=6, routed)           0.827    14.438    ifetch/ram_i_220_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.562 r  ifetch/ram_i_49/O
                         net (fo=1, routed)           0.415    14.977    ifetch/ram_i_49_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.124    15.101 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          1.695    16.797    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.635    19.890    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.428    19.463    
                         clock uncertainty           -0.175    19.288    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.756    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.756    
                         arrival time                         -16.797    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             2.021ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.940ns  (logic 4.402ns (23.242%)  route 14.538ns (76.758%))
  Logic Levels:           12  (LUT3=2 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 19.796 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.659    -2.332    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.122 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.125     2.247    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[2]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0/O
                         net (fo=42, routed)          2.303     4.674    decoder/douta[12]
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124     4.798 r  decoder/p_3_out__0_carry__4_i_10/O
                         net (fo=5, routed)           1.482     6.280    decoder/read_data_1[21]
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.404 r  decoder/ram_i_635/O
                         net (fo=8, routed)           0.719     7.123    decoder/ram_i_635_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.247 r  decoder/ram_i_872/O
                         net (fo=7, routed)           0.503     7.750    decoder/ram_i_872_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I2_O)        0.124     7.874 f  decoder/ram_i_824/O
                         net (fo=19, routed)          1.247     9.121    decoder/ram_i_824_n_0
    SLICE_X33Y53         LUT4 (Prop_lut4_I2_O)        0.124     9.245 f  decoder/ram_i_761/O
                         net (fo=2, routed)           0.820    10.065    decoder/ram_i_761_n_0
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.124    10.189 f  decoder/ram_i_788/O
                         net (fo=2, routed)           1.021    11.210    decoder/ram_i_788_n_0
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.152    11.362 f  decoder/ram_i_659/O
                         net (fo=4, routed)           0.994    12.356    decoder/ram_i_659_n_0
    SLICE_X33Y51         LUT3 (Prop_lut3_I0_O)        0.354    12.710 f  decoder/ram_i_676/O
                         net (fo=1, routed)           0.462    13.172    decoder/ram_i_676_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.326    13.498 f  decoder/ram_i_296/O
                         net (fo=1, routed)           0.669    14.167    ifetch/registers_reg[27][0]_38
    SLICE_X32Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.291 r  ifetch/ram_i_82/O
                         net (fo=1, routed)           0.317    14.608    ifetch/ram_i_82_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.732 r  ifetch/ram_i_15/O
                         net (fo=23, routed)          1.876    16.607    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y13         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.541    19.796    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.428    19.369    
                         clock uncertainty           -0.175    19.194    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.628    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -16.607    
  -------------------------------------------------------------------
                         slack                                  2.021    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.035ns  (logic 5.006ns (26.299%)  route 14.029ns (73.701%))
  Logic Levels:           13  (LUT2=2 LUT3=3 LUT5=2 LUT6=6)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 19.880 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.659    -2.332    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.122 f  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.109     2.230    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[7]
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.354 f  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=25, routed)          1.676     4.030    ifetch/Instruction[30]
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.150     4.180 r  ifetch/p_3_out__0_carry__3_i_18/O
                         net (fo=1, routed)           0.162     4.342    ifetch/p_3_out__0_carry__3_i_18_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I4_O)        0.326     4.668 f  ifetch/p_3_out__0_carry__3_i_9/O
                         net (fo=54, routed)          1.329     5.997    ifetch/sign_extend[20]
    SLICE_X35Y57         LUT3 (Prop_lut3_I2_O)        0.124     6.121 f  ifetch/p_3_out__0_carry__3_i_13/O
                         net (fo=20, routed)          1.263     7.384    ifetch/registers_reg[1][18]
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.508 f  ifetch/ram_i_862/O
                         net (fo=2, routed)           0.681     8.189    ifetch/ram_i_862_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I2_O)        0.152     8.341 f  ifetch/ram_i_771/O
                         net (fo=3, routed)           0.987     9.328    decoder/registers_reg[27][2]_22
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.374     9.702 f  decoder/ram_i_748/O
                         net (fo=2, routed)           0.848    10.550    decoder/ram_i_748_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I0_O)        0.354    10.904 f  decoder/ram_i_611/O
                         net (fo=1, routed)           0.341    11.245    ifetch/registers_reg[27][0]_37
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.328    11.573 r  ifetch/ram_i_246/O
                         net (fo=1, routed)           0.724    12.297    ifetch/ram_i_246_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    12.421 f  ifetch/ram_i_55/O
                         net (fo=21, routed)          1.066    13.487    ifetch/addra[8]
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.124    13.611 r  ifetch/ram_i_220/O
                         net (fo=6, routed)           0.827    14.438    ifetch/ram_i_220_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.562 r  ifetch/ram_i_49/O
                         net (fo=1, routed)           0.415    14.977    ifetch/ram_i_49_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.124    15.101 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          1.602    16.703    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y13         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.625    19.880    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.428    19.453    
                         clock uncertainty           -0.175    19.278    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.746    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.746    
                         arrival time                         -16.703    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.933ns  (logic 5.006ns (26.440%)  route 13.927ns (73.560%))
  Logic Levels:           13  (LUT2=2 LUT3=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 19.791 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.659    -2.332    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.122 f  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.109     2.230    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[7]
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.354 f  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=25, routed)          1.676     4.030    ifetch/Instruction[30]
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.150     4.180 r  ifetch/p_3_out__0_carry__3_i_18/O
                         net (fo=1, routed)           0.162     4.342    ifetch/p_3_out__0_carry__3_i_18_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I4_O)        0.326     4.668 f  ifetch/p_3_out__0_carry__3_i_9/O
                         net (fo=54, routed)          1.329     5.997    ifetch/sign_extend[20]
    SLICE_X35Y57         LUT3 (Prop_lut3_I2_O)        0.124     6.121 f  ifetch/p_3_out__0_carry__3_i_13/O
                         net (fo=20, routed)          1.263     7.384    ifetch/registers_reg[1][18]
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.508 f  ifetch/ram_i_862/O
                         net (fo=2, routed)           0.681     8.189    ifetch/ram_i_862_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I2_O)        0.152     8.341 f  ifetch/ram_i_771/O
                         net (fo=3, routed)           0.987     9.328    decoder/registers_reg[27][2]_22
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.374     9.702 f  decoder/ram_i_748/O
                         net (fo=2, routed)           0.848    10.550    decoder/ram_i_748_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I0_O)        0.354    10.904 f  decoder/ram_i_611/O
                         net (fo=1, routed)           0.341    11.245    ifetch/registers_reg[27][0]_37
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.328    11.573 r  ifetch/ram_i_246/O
                         net (fo=1, routed)           0.724    12.297    ifetch/ram_i_246_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    12.421 f  ifetch/ram_i_55/O
                         net (fo=21, routed)          1.066    13.487    ifetch/addra[8]
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.124    13.611 r  ifetch/ram_i_220/O
                         net (fo=6, routed)           0.827    14.438    ifetch/ram_i_220_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.562 r  ifetch/ram_i_49/O
                         net (fo=1, routed)           0.415    14.977    ifetch/ram_i_49_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.124    15.101 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          1.500    16.601    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.536    19.791    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.428    19.364    
                         clock uncertainty           -0.175    19.189    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.657    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.657    
                         arrival time                         -16.601    
  -------------------------------------------------------------------
                         slack                                  2.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 decoder/registers_reg[30][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[30][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.623%)  route 0.155ns (45.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.560    -0.491    decoder/clk_out1
    SLICE_X43Y67         FDRE                                         r  decoder/registers_reg[30][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  decoder/registers_reg[30][26]/Q
                         net (fo=3, routed)           0.155    -0.195    ifetch/registers_reg[30][26]_0[1]
    SLICE_X43Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.150 r  ifetch/registers[30][26]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    decoder/registers_reg[30][26]_1
    SLICE_X43Y67         FDRE                                         r  decoder/registers_reg[30][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.828    -0.263    decoder/clk_out1
    SLICE_X43Y67         FDRE                                         r  decoder/registers_reg[30][26]/C
                         clock pessimism             -0.227    -0.491    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.092    -0.399    decoder/registers_reg[30][26]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 decoder/registers_reg[17][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[17][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.453%)  route 0.156ns (45.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.557    -0.494    decoder/clk_out1
    SLICE_X51Y67         FDRE                                         r  decoder/registers_reg[17][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  decoder/registers_reg[17][4]/Q
                         net (fo=3, routed)           0.156    -0.197    ifetch/registers_reg[17][4]_0[1]
    SLICE_X51Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.152 r  ifetch/registers[17][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    decoder/registers_reg[17][4]_1
    SLICE_X51Y67         FDRE                                         r  decoder/registers_reg[17][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.825    -0.266    decoder/clk_out1
    SLICE_X51Y67         FDRE                                         r  decoder/registers_reg[17][4]/C
                         clock pessimism             -0.227    -0.494    
    SLICE_X51Y67         FDRE (Hold_fdre_C_D)         0.092    -0.402    decoder/registers_reg[17][4]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 decoder/registers_reg[11][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[11][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.110%)  route 0.158ns (45.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.556    -0.495    decoder/clk_out1
    SLICE_X49Y69         FDRE                                         r  decoder/registers_reg[11][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  decoder/registers_reg[11][2]/Q
                         net (fo=3, routed)           0.158    -0.196    ifetch/registers_reg[11][10]_0[0]
    SLICE_X49Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.151 r  ifetch/registers[11][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    decoder/registers_reg[11][2]_0
    SLICE_X49Y69         FDRE                                         r  decoder/registers_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.825    -0.266    decoder/clk_out1
    SLICE_X49Y69         FDRE                                         r  decoder/registers_reg[11][2]/C
                         clock pessimism             -0.228    -0.495    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.092    -0.403    decoder/registers_reg[11][2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decoder/registers_reg[17][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[17][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.557    -0.494    decoder/clk_out1
    SLICE_X51Y67         FDRE                                         r  decoder/registers_reg[17][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  decoder/registers_reg[17][1]/Q
                         net (fo=3, routed)           0.168    -0.184    ifetch/registers_reg[17][4]_0[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.139 r  ifetch/registers[17][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    decoder/registers_reg[17][1]_0
    SLICE_X51Y67         FDRE                                         r  decoder/registers_reg[17][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.825    -0.266    decoder/clk_out1
    SLICE_X51Y67         FDRE                                         r  decoder/registers_reg[17][1]/C
                         clock pessimism             -0.227    -0.494    
    SLICE_X51Y67         FDRE (Hold_fdre_C_D)         0.091    -0.403    decoder/registers_reg[17][1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decoder/registers_reg[18][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[18][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.560    -0.491    decoder/clk_out1
    SLICE_X43Y67         FDRE                                         r  decoder/registers_reg[18][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  decoder/registers_reg[18][26]/Q
                         net (fo=3, routed)           0.168    -0.181    ifetch/registers_reg[18][31]_0[1]
    SLICE_X43Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.136 r  ifetch/registers[18][26]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    decoder/registers_reg[18][26]_0
    SLICE_X43Y67         FDRE                                         r  decoder/registers_reg[18][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.828    -0.263    decoder/clk_out1
    SLICE_X43Y67         FDRE                                         r  decoder/registers_reg[18][26]/C
                         clock pessimism             -0.227    -0.491    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.091    -0.400    decoder/registers_reg[18][26]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decoder/registers_reg[21][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[21][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.564    -0.487    decoder/clk_out1
    SLICE_X37Y65         FDRE                                         r  decoder/registers_reg[21][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  decoder/registers_reg[21][6]/Q
                         net (fo=3, routed)           0.168    -0.177    ifetch/registers_reg[21][6]_0[0]
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.132 r  ifetch/registers[21][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    decoder/registers_reg[21][6]_1
    SLICE_X37Y65         FDRE                                         r  decoder/registers_reg[21][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.833    -0.258    decoder/clk_out1
    SLICE_X37Y65         FDRE                                         r  decoder/registers_reg[21][6]/C
                         clock pessimism             -0.228    -0.487    
    SLICE_X37Y65         FDRE (Hold_fdre_C_D)         0.091    -0.396    decoder/registers_reg[21][6]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decoder/registers_reg[14][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[14][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.552    -0.499    decoder/clk_out1
    SLICE_X53Y72         FDRE                                         r  decoder/registers_reg[14][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  decoder/registers_reg[14][4]/Q
                         net (fo=3, routed)           0.168    -0.189    ifetch/registers_reg[14][4]_0[0]
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.045    -0.144 r  ifetch/registers[14][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    decoder/registers_reg[14][4]_1
    SLICE_X53Y72         FDRE                                         r  decoder/registers_reg[14][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.819    -0.272    decoder/clk_out1
    SLICE_X53Y72         FDRE                                         r  decoder/registers_reg[14][4]/C
                         clock pessimism             -0.226    -0.499    
    SLICE_X53Y72         FDRE (Hold_fdre_C_D)         0.091    -0.408    decoder/registers_reg[14][4]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 decoder/registers_reg[8][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[8][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.553    -0.498    decoder/clk_out1
    SLICE_X42Y75         FDRE                                         r  decoder/registers_reg[8][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  decoder/registers_reg[8][19]/Q
                         net (fo=3, routed)           0.175    -0.158    ifetch/registers_reg[8][19]_0[2]
    SLICE_X42Y75         LUT4 (Prop_lut4_I3_O)        0.045    -0.113 r  ifetch/registers[8][19]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    decoder/registers_reg[8][19]_1
    SLICE_X42Y75         FDRE                                         r  decoder/registers_reg[8][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.820    -0.271    decoder/clk_out1
    SLICE_X42Y75         FDRE                                         r  decoder/registers_reg[8][19]/C
                         clock pessimism             -0.226    -0.498    
    SLICE_X42Y75         FDRE (Hold_fdre_C_D)         0.120    -0.378    decoder/registers_reg[8][19]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 decoder/registers_reg[10][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[10][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.556    -0.495    decoder/clk_out1
    SLICE_X49Y69         FDRE                                         r  decoder/registers_reg[10][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  decoder/registers_reg[10][0]/Q
                         net (fo=3, routed)           0.170    -0.183    ifetch/registers_reg[10][10]_0[0]
    SLICE_X49Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.138 r  ifetch/registers[10][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    decoder/registers_reg[10][0]_0
    SLICE_X49Y69         FDRE                                         r  decoder/registers_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.825    -0.266    decoder/clk_out1
    SLICE_X49Y69         FDRE                                         r  decoder/registers_reg[10][0]/C
                         clock pessimism             -0.228    -0.495    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.091    -0.404    decoder/registers_reg[10][0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 decoder/registers_reg[18][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[18][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.885%)  route 0.186ns (47.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.560    -0.491    decoder/clk_out1
    SLICE_X46Y65         FDRE                                         r  decoder/registers_reg[18][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  decoder/registers_reg[18][17]/Q
                         net (fo=3, routed)           0.186    -0.140    ifetch/registers_reg[18][31]_0[0]
    SLICE_X46Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.095 r  ifetch/registers[18][17]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    decoder/registers_reg[18][17]_0
    SLICE_X46Y65         FDRE                                         r  decoder/registers_reg[18][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.829    -0.262    decoder/clk_out1
    SLICE_X46Y65         FDRE                                         r  decoder/registers_reg[18][17]/C
                         clock pessimism             -0.228    -0.491    
    SLICE_X46Y65         FDRE (Hold_fdre_C_D)         0.120    -0.371    decoder/registers_reg[18][17]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { CLK/clk__0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y12    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y12    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y14    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y14    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y8     dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y8     dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y11    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y11    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y15    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y15    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X53Y68    decoder/registers_reg[6][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X30Y72    decoder/registers_reg[6][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y75    decoder/registers_reg[6][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X40Y78    decoder/registers_reg[6][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y63    decoder/registers_reg[6][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X28Y74    decoder/registers_reg[6][16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X28Y74    decoder/registers_reg[6][16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y63    decoder/registers_reg[6][17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X40Y78    decoder/registers_reg[6][18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X40Y78    decoder/registers_reg[6][19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X37Y63    ifetch/link_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X40Y72    ifetch/link_addr_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X41Y74    ifetch/link_addr_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X40Y72    ifetch/link_addr_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X40Y72    ifetch/link_addr_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X38Y75    ifetch/link_addr_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X40Y72    ifetch/link_addr_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X41Y74    ifetch/link_addr_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X38Y75    ifetch/link_addr_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X41Y74    ifetch/link_addr_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK/clk__0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   CLK/clk__0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKFBOUT



