# //  ModelSim SE-64 2021.3 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do top.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is unknown.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 22:57:23 on Apr 01,2025
# vlog -reportprogress 300 ../Src/vidya_controller.sv ../Src/clk_div.sv ../Src/scrn_pos.sv ../Src/vram.sv ../Src/dvi_generator.sv ../Src/tmds_encoder.sv ../Src/serializer.sv ../Src/differential.sv ../Test/top_tb.sv 
# -- Compiling module video_controller
# -- Compiling module clk_div
# -- Compiling module scrn_pos
# -- Compiling module vram
# -- Compiling module dvi_generator
# -- Compiling module tmds_encoder
# -- Compiling module serializer
# -- Compiling module differential
# -- Compiling module stimulus
# 
# Top level modules:
# 	video_controller
# 	vram
# 	stimulus
# End time: 22:57:23 on Apr 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.stimulus 
# Start time: 22:57:23 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ../Test/top_tb.sv(17): Module 'vidya' is not defined.
#  For instance 'test' at path 'stimulus'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./top.do PAUSED at line 33
do top.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is unknown.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 22:57:45 on Apr 01,2025
# vlog -reportprogress 300 ../Src/vidya_controller.sv ../Src/clk_div.sv ../Src/scrn_pos.sv ../Src/vram.sv ../Src/dvi_generator.sv ../Src/tmds_encoder.sv ../Src/serializer.sv ../Src/differential.sv ../Test/top_tb.sv 
# -- Compiling module vidya
# -- Compiling module clk_div
# -- Compiling module scrn_pos
# -- Compiling module vram
# -- Compiling module dvi_generator
# -- Compiling module tmds_encoder
# -- Compiling module serializer
# -- Compiling module differential
# -- Compiling module stimulus
# 
# Top level modules:
# 	vram
# 	stimulus
# End time: 22:57:45 on Apr 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.stimulus 
# Start time: 22:57:23 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.stimulus(fast)
# Loading work.vidya(fast)
# Loading work.clk_div(fast)
# Loading work.scrn_pos(fast)
# Loading work.dvi_generator(fast)
# Loading work.tmds_encoder(fast)
# Loading work.serializer(fast)
# Loading work.differential(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'test'.  Expected 14, found 10.
#    Time: 0 ns  Iteration: 0  Instance: /stimulus/test File: ../Test/top_tb.sv Line: 17
# ** Warning: (vsim-3722) ../Test/top_tb.sv(17): [TFMPC] - Missing connection for port 'ch2_p'.
# ** Warning: (vsim-3722) ../Test/top_tb.sv(17): [TFMPC] - Missing connection for port 'ch2_n'.
# ** Warning: (vsim-3722) ../Test/top_tb.sv(17): [TFMPC] - Missing connection for port 'chc_p'.
# ** Warning: (vsim-3722) ../Test/top_tb.sv(17): [TFMPC] - Missing connection for port 'chc_n'.
# .main_pane.list.interior.cs.body
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: npfan  Hostname: N-1-1-7  ProcessID: 104588
#           Attempting to use alternate WLF file "./wlftbg2s46".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbg2s46
do top.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is unknown.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is npfan@N-1-1-7.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 22:59:10 on Apr 01,2025
# vlog -reportprogress 300 ../Src/vidya_controller.sv ../Src/clk_div.sv ../Src/scrn_pos.sv ../Src/vram.sv ../Src/dvi_generator.sv ../Src/tmds_encoder.sv ../Src/serializer.sv ../Src/differential.sv ../Test/top_tb.sv 
# -- Compiling module vidya
# -- Compiling module clk_div
# -- Compiling module scrn_pos
# -- Compiling module vram
# -- Compiling module dvi_generator
# -- Compiling module tmds_encoder
# -- Compiling module serializer
# -- Compiling module differential
# -- Compiling module stimulus
# 
# Top level modules:
# 	vram
# 	stimulus
# End time: 22:59:10 on Apr 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:59:11 on Apr 01,2025, Elapsed time: 0:01:48
# Errors: 1, Warnings: 7
# vsim -voptargs="+acc" work.stimulus 
# Start time: 22:59:11 on Apr 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.stimulus(fast)
# Loading work.vidya(fast)
# Loading work.clk_div(fast)
# Loading work.scrn_pos(fast)
# Loading work.dvi_generator(fast)
# Loading work.tmds_encoder(fast)
# Loading work.serializer(fast)
# Loading work.differential(fast)
# .main_pane.list.interior.cs.body
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: npfan  Hostname: N-1-1-7  ProcessID: 104588
#           Attempting to use alternate WLF file "./wlft224f48".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft224f48
do top.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is unknown.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is npfan@N-1-1-7.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 23:00:26 on Apr 01,2025
# vlog -reportprogress 300 ../Src/vidya_controller.sv ../Src/clk_div.sv ../Src/scrn_pos.sv ../Src/vram.sv ../Src/dvi_generator.sv ../Src/tmds_encoder.sv ../Src/serializer.sv ../Src/differential.sv ../Test/top_tb.sv 
# -- Compiling module vidya
# -- Compiling module clk_div
# -- Compiling module scrn_pos
# -- Compiling module vram
# -- Compiling module dvi_generator
# -- Compiling module tmds_encoder
# -- Compiling module serializer
# -- Compiling module differential
# -- Compiling module stimulus
# 
# Top level modules:
# 	vram
# 	stimulus
# End time: 23:00:26 on Apr 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:00:27 on Apr 01,2025, Elapsed time: 0:01:16
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.stimulus 
# Start time: 23:00:27 on Apr 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.stimulus(fast)
# Loading work.vidya(fast)
# Loading work.clk_div(fast)
# Loading work.scrn_pos(fast)
# Loading work.dvi_generator(fast)
# Loading work.tmds_encoder(fast)
# Loading work.serializer(fast)
# Loading work.differential(fast)
# .main_pane.list.interior.cs.body
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: npfan  Hostname: N-1-1-7  ProcessID: 104588
#           Attempting to use alternate WLF file "./wlft8yesba".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8yesba
# End time: 23:01:32 on Apr 01,2025, Elapsed time: 0:01:05
# Errors: 0, Warnings: 2
