<?xml version='1.0'?>
<island simulinkPath='ca_interp/DUT' topLevelEntity='ca_interp_DUT'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='bus_clk' dir='in' role='clock'/>
    <port name='bus_areset' dir='in' clock='bus_clk' role='resetHigh'/>
    <port name='busIn_writedata' clock='bus_clk' reset='bus_areset' width='32' dir='in' role='busData' qsys_role='writedata' stm=''/>
    <port name='busIn_address' clock='bus_clk' reset='bus_areset' width='14' dir='in' role='busAddress' qsys_role='address' stm=''/>
    <port name='busIn_write' clock='bus_clk' reset='bus_areset' width='1' dir='in' role='busWriteEnable' qsys_role='write' stm=''/>
    <port name='busIn_read' clock='bus_clk' reset='bus_areset' width='1' dir='in' role='busReadEnable' qsys_role='read' stm=''/>
    <port name='busOut_readdatavalid' clock='bus_clk' reset='bus_areset' width='1' dir='out' role='busDataValid' qsys_role='readdatavalid' stm=''/>
    <port name='busOut_readdata' clock='bus_clk' reset='bus_areset' width='32' dir='out' role='busData' qsys_role='readdata' stm=''/>
    <port name='busOut_waitrequest' clock='bus_clk' reset='bus_areset' width='1' dir='out' role='busWaitRequest' qsys_role='waitrequest' stm=''/>
    <port name='DUC_Valid_l1_s' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_DUC_Valid_l1_s' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn_vunroll_cunroll_x.stm' highLevelName='DUC_Valid_l1' highLevelIndex='0' vector='0' complex='0'/>
    <port name='DUC_Chan_l1_s' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_DUC_Chan_l1_s' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn_vunroll_cunroll_x.stm' highLevelName='DUC_Chan_l1' highLevelIndex='1' vector='0' complex='0'/>
    <port name='DUC_Data_l1_0im' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DUC_Data_l1_0im' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn_vunroll_cunroll_x.stm' highLevelName='DUC_Data_l1' highLevelIndex='2' vector='0' complex='1'/>
    <port name='DUC_Data_l1_0re' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DUC_Data_l1_0re' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn_vunroll_cunroll_x.stm' highLevelName='DUC_Data_l1' highLevelIndex='3' vector='0' complex='0'/>
    <port name='DUC_Data_l1_1im' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DUC_Data_l1_1im' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn_vunroll_cunroll_x.stm' highLevelName='DUC_Data_l1' highLevelIndex='4' vector='1' complex='1'/>
    <port name='DUC_Data_l1_1re' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DUC_Data_l1_1re' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn_vunroll_cunroll_x.stm' highLevelName='DUC_Data_l1' highLevelIndex='5' vector='1' complex='0'/>
    <port name='DUC_Data_l1_2im' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DUC_Data_l1_2im' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn_vunroll_cunroll_x.stm' highLevelName='DUC_Data_l1' highLevelIndex='6' vector='2' complex='1'/>
    <port name='DUC_Data_l1_2re' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DUC_Data_l1_2re' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn_vunroll_cunroll_x.stm' highLevelName='DUC_Data_l1' highLevelIndex='7' vector='2' complex='0'/>
    <port name='DUC_Data_l1_3im' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DUC_Data_l1_3im' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn_vunroll_cunroll_x.stm' highLevelName='DUC_Data_l1' highLevelIndex='8' vector='3' complex='1'/>
    <port name='DUC_Data_l1_3re' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DUC_Data_l1_3re' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn_vunroll_cunroll_x.stm' highLevelName='DUC_Data_l1' highLevelIndex='9' vector='3' complex='0'/>
    <port name='DUC_Valid_l2_s' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_DUC_Valid_l2_s' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn1_vunroll_cunroll_x.stm' highLevelName='DUC_Valid_l2' highLevelIndex='10' vector='0' complex='0'/>
    <port name='DUC_Chan_l2_s' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_DUC_Chan_l2_s' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn1_vunroll_cunroll_x.stm' highLevelName='DUC_Chan_l2' highLevelIndex='11' vector='0' complex='0'/>
    <port name='DUC_Data_l2_0im' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DUC_Data_l2_0im' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn1_vunroll_cunroll_x.stm' highLevelName='DUC_Data_l2' highLevelIndex='12' vector='0' complex='1'/>
    <port name='DUC_Data_l2_0re' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DUC_Data_l2_0re' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn1_vunroll_cunroll_x.stm' highLevelName='DUC_Data_l2' highLevelIndex='13' vector='0' complex='0'/>
    <port name='DUC_Data_l2_1im' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DUC_Data_l2_1im' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn1_vunroll_cunroll_x.stm' highLevelName='DUC_Data_l2' highLevelIndex='14' vector='1' complex='1'/>
    <port name='DUC_Data_l2_1re' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DUC_Data_l2_1re' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn1_vunroll_cunroll_x.stm' highLevelName='DUC_Data_l2' highLevelIndex='15' vector='1' complex='0'/>
    <port name='DUC_Data_l2_2im' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DUC_Data_l2_2im' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn1_vunroll_cunroll_x.stm' highLevelName='DUC_Data_l2' highLevelIndex='16' vector='2' complex='1'/>
    <port name='DUC_Data_l2_2re' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DUC_Data_l2_2re' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn1_vunroll_cunroll_x.stm' highLevelName='DUC_Data_l2' highLevelIndex='17' vector='2' complex='0'/>
    <port name='DUC_Data_l2_3im' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DUC_Data_l2_3im' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn1_vunroll_cunroll_x.stm' highLevelName='DUC_Data_l2' highLevelIndex='18' vector='3' complex='1'/>
    <port name='DUC_Data_l2_3re' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DUC_Data_l2_3re' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn1_vunroll_cunroll_x.stm' highLevelName='DUC_Data_l2' highLevelIndex='19' vector='3' complex='0'/>
    <port name='DUC_Valid_Out_s' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_DUC_Valid_Out_s' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='DUC_Valid_Out' highLevelIndex='0' vector='0' complex='0'/>
    <port name='DUC_Chan_Out_s' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_DUC_Chan_Out_s' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='DUC_Chan_Out' highLevelIndex='1' vector='0' complex='0'/>
    <port name='DUC_Ant_Data_Out_0im' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_DUC_Ant_Data_Out_0im' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='DUC_Ant_Data_Out' highLevelIndex='2' vector='0' complex='1'/>
    <port name='DUC_Ant_Data_Out_0re' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_DUC_Ant_Data_Out_0re' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='DUC_Ant_Data_Out' highLevelIndex='3' vector='0' complex='0'/>
    <port name='DUC_Ant_Data_Out_1im' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_DUC_Ant_Data_Out_1im' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='DUC_Ant_Data_Out' highLevelIndex='4' vector='1' complex='1'/>
    <port name='DUC_Ant_Data_Out_1re' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_DUC_Ant_Data_Out_1re' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='DUC_Ant_Data_Out' highLevelIndex='5' vector='1' complex='0'/>
    <port name='DUC_Ant_Data_Out_2im' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_DUC_Ant_Data_Out_2im' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='DUC_Ant_Data_Out' highLevelIndex='6' vector='2' complex='1'/>
    <port name='DUC_Ant_Data_Out_2re' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_DUC_Ant_Data_Out_2re' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='DUC_Ant_Data_Out' highLevelIndex='7' vector='2' complex='0'/>
    <port name='DUC_Ant_Data_Out_3im' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_DUC_Ant_Data_Out_3im' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='DUC_Ant_Data_Out' highLevelIndex='8' vector='3' complex='1'/>
    <port name='DUC_Ant_Data_Out_3re' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_DUC_Ant_Data_Out_3re' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='DUC_Ant_Data_Out' highLevelIndex='9' vector='3' complex='0'/>
    <port name='DUC_Ant_Data_Out_4im' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_DUC_Ant_Data_Out_4im' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='DUC_Ant_Data_Out' highLevelIndex='10' vector='4' complex='1'/>
    <port name='DUC_Ant_Data_Out_4re' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_DUC_Ant_Data_Out_4re' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='DUC_Ant_Data_Out' highLevelIndex='11' vector='4' complex='0'/>
    <port name='DUC_Ant_Data_Out_5im' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_DUC_Ant_Data_Out_5im' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='DUC_Ant_Data_Out' highLevelIndex='12' vector='5' complex='1'/>
    <port name='DUC_Ant_Data_Out_5re' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_DUC_Ant_Data_Out_5re' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='DUC_Ant_Data_Out' highLevelIndex='13' vector='5' complex='0'/>
    <port name='DUC_Ant_Data_Out_6im' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_DUC_Ant_Data_Out_6im' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='DUC_Ant_Data_Out' highLevelIndex='14' vector='6' complex='1'/>
    <port name='DUC_Ant_Data_Out_6re' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_DUC_Ant_Data_Out_6re' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='DUC_Ant_Data_Out' highLevelIndex='15' vector='6' complex='0'/>
    <port name='DUC_Ant_Data_Out_7im' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_DUC_Ant_Data_Out_7im' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='DUC_Ant_Data_Out' highLevelIndex='16' vector='7' complex='1'/>
    <port name='DUC_Ant_Data_Out_7re' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_DUC_Ant_Data_Out_7re' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='DUC_Ant_Data_Out' highLevelIndex='17' vector='7' complex='0'/>
    <port name='summer_vout_s' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_summer_vout_s' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2_qOut.stm' highLevelName='summer_vout' highLevelIndex='18' vector='0' complex='0'/>
    <port name='summer_cout_s' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_summer_cout_s' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2_qOut.stm' highLevelName='summer_cout' highLevelIndex='19' vector='0' complex='0'/>
    <port name='summer_dout_0im' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_summer_dout_0im' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer3_qOut.stm' highLevelName='summer_dout' highLevelIndex='20' vector='0' complex='1'/>
    <port name='summer_dout_0re' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_summer_dout_0re' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2_qOut.stm' highLevelName='summer_dout' highLevelIndex='21' vector='0' complex='0'/>
    <port name='summer_dout_1im' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_summer_dout_1im' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer3_qOut.stm' highLevelName='summer_dout' highLevelIndex='22' vector='1' complex='1'/>
    <port name='summer_dout_1re' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_summer_dout_1re' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2_qOut.stm' highLevelName='summer_dout' highLevelIndex='23' vector='1' complex='0'/>
    <port name='summer_dout_2im' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_summer_dout_2im' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer3_qOut.stm' highLevelName='summer_dout' highLevelIndex='24' vector='2' complex='1'/>
    <port name='summer_dout_2re' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_summer_dout_2re' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2_qOut.stm' highLevelName='summer_dout' highLevelIndex='25' vector='2' complex='0'/>
    <port name='summer_dout_3im' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_summer_dout_3im' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer3_qOut.stm' highLevelName='summer_dout' highLevelIndex='26' vector='3' complex='1'/>
    <port name='summer_dout_3re' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_summer_dout_3re' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2_qOut.stm' highLevelName='summer_dout' highLevelIndex='27' vector='3' complex='0'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='ca_interp/ca_interp_DUT_safe_path_msim_ver.sv' base='rtl' type='vhdl' usage='simOnly'/>
    <file path='ca_interp/ca_interp_DUT_safe_path_ver.sv' base='rtl' type='vhdl' usage='synthOnly'/>
    <file path='ca_interp/ca_interp_DUT_safe_path_msim.vhd' base='rtl' type='vhdl' usage='simOnly'/>
    <file path='ca_interp/ca_interp_DUT_safe_path.vhd' base='rtl' type='vhdl' usage='synthOnly'/>
    <file path='ca_interp/ca_interp_DUT.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='backend/Libraries/sv/base/dspba_library_ver.sv' base='dspba' type='vhdl' usage='all'/>
    <file path='ca_interp/busFabric_ca_interp_DUT_2ouiflr06j62696x6u0qu5xajz.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='ca_interp/ca_interp_DUT_Summer_DUC.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='ca_interp/ca_interp_DUT_Summer_DUC_Poly_phase_Interp.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='ca_interp/ca_interp_DUT_Summer_DUC_Poly_phase_Interp_hb3_im.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='ca_interp/ca_interp_DUT_Summer_DUC_Poly_phase_Interp_hb3_re.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='ca_interp/ca_interp_DUT_Summer_DUC_Poly_phase_Interp_scale_HB3_im.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='ca_interp/ca_interp_DUT_Summer_DUC_Poly_phase_Interp_scale_HB3_re.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='ca_interp/ca_interp_DUT_Summer_DUC_Summer.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer3.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation.sv' base='rtl' type='vhdl' usage='all'/>

</island>
