module PC (outPC, inPC, reset, clk);
output [29:0] outPc;
input [29:0] inPC;
input clk, reset;

	genvar i;
	
	generate
		for(i=0; i<30; i++) begin : eachDff
			D_FF dff (.q(outPC[i]), .d(inPC[i]), .reset, .clk);
		end
	endgenerate
	
endmodule 
