

================================================================
== Vitis HLS Report for 'mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L'
================================================================
* Date:           Wed Dec  8 16:05:30 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        mul_mec_matrix
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- XCL_WG_DIM_X_L  |        ?|        ?|        47|          2|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 2, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.89>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%value = alloca i32 1"   --->   Operation 50 'alloca' 'value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 51 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 52 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%phi_ln3 = alloca i32 1"   --->   Operation 53 'alloca' 'phi_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 54 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln3_1_mid2_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln3_1_mid2"   --->   Operation 55 'read' 'sext_ln3_1_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%I_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %I"   --->   Operation 56 'read' 'I_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mul16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul16"   --->   Operation 57 'read' 'mul16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%wi_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wi"   --->   Operation 58 'read' 'wi_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%global_id_base_x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %global_id_base_x"   --->   Operation 59 'read' 'global_id_base_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%hi_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %hi"   --->   Operation 60 'read' 'hi_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mul8_mid2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul8_mid2"   --->   Operation 61 'read' 'mul8_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mul_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul"   --->   Operation 62 'read' 'mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mul_ln3_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln3_4"   --->   Operation 63 'read' 'mul_ln3_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%bound_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %bound"   --->   Operation 64 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln3_1_mid2_cast = sext i62 %sext_ln3_1_mid2_read"   --->   Operation 65 'sext' 'sext_ln3_1_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_22, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_24, void @empty_23, void @empty_23, i32 16, i32 16, i32 16, i32 16, void @empty_23, void @empty_23"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln0 = store i35 0, i35 %indvar_flatten"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %phi_ln3"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln0 = store i192 0, i192 %shiftreg"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %j"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %value"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 72 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i35 %indvar_flatten" [mul_mec_matrix/mul_mec_matrix.cl:27]   --->   Operation 73 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.03ns)   --->   "%icmp_ln27 = icmp_eq  i35 %indvar_flatten_load, i35 %bound_read" [mul_mec_matrix/mul_mec_matrix.cl:27]   --->   Operation 74 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.02ns)   --->   "%add_ln27 = add i35 %indvar_flatten_load, i35 1" [mul_mec_matrix/mul_mec_matrix.cl:27]   --->   Operation 75 'add' 'add_ln27' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %kernel.loop.inc0.loopexit, void %kernel.loop.inc1.exitStub" [mul_mec_matrix/mul_mec_matrix.cl:27]   --->   Operation 76 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [mul_mec_matrix/mul_mec_matrix.cl:20]   --->   Operation 77 'load' 'j_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.99ns)   --->   "%icmp_ln20 = icmp_eq  i32 %j_load, i32 %mul_ln3_4_read" [mul_mec_matrix/mul_mec_matrix.cl:20]   --->   Operation 78 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln27)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.44ns)   --->   "%select_ln27 = select i1 %icmp_ln20, i32 0, i32 %j_load" [mul_mec_matrix/mul_mec_matrix.cl:27]   --->   Operation 79 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [36/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 80 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.01ns)   --->   "%j_1 = add i32 %select_ln27, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:20]   --->   Operation 81 'add' 'j_1' <Predicate = (!icmp_ln27)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln27 = store i35 %add_ln27, i35 %indvar_flatten" [mul_mec_matrix/mul_mec_matrix.cl:27]   --->   Operation 82 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln20 = store i32 %j_1, i32 %j" [mul_mec_matrix/mul_mec_matrix.cl:20]   --->   Operation 83 'store' 'store_ln20' <Predicate = (!icmp_ln27)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%indvar_cast = zext i32 %select_ln27" [mul_mec_matrix/mul_mec_matrix.cl:27]   --->   Operation 84 'zext' 'indvar_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 85 [35/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 85 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [36/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 86 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.08ns)   --->   "%add_ln23 = add i63 %indvar_cast, i63 %sext_ln3_1_mid2_cast" [mul_mec_matrix/mul_mec_matrix.cl:23]   --->   Operation 87 'add' 'add_ln23' <Predicate = (!icmp_ln27)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i63 %add_ln23" [mul_mec_matrix/mul_mec_matrix.cl:23]   --->   Operation 88 'sext' 'sext_ln23' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln23" [mul_mec_matrix/mul_mec_matrix.cl:23]   --->   Operation 89 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 90 [34/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 90 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [35/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 91 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 92 [33/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 92 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [34/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 93 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.45>
ST_5 : Operation 94 [32/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 94 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [33/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 95 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.45>
ST_6 : Operation 96 [31/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 96 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [32/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 97 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.45>
ST_7 : Operation 98 [30/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 98 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [31/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 99 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.45>
ST_8 : Operation 100 [29/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 100 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [30/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 101 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.45>
ST_9 : Operation 102 [28/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 102 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [29/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 103 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.45>
ST_10 : Operation 104 [27/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 104 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [28/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 105 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.45>
ST_11 : Operation 106 [26/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 106 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [27/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 107 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.45>
ST_12 : Operation 108 [25/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 108 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [26/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 109 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.45>
ST_13 : Operation 110 [24/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 110 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [25/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 111 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.45>
ST_14 : Operation 112 [23/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 112 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 113 [24/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 113 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.45>
ST_15 : Operation 114 [22/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 114 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 115 [23/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 115 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.45>
ST_16 : Operation 116 [21/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 116 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [22/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 117 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.45>
ST_17 : Operation 118 [20/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 118 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [21/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 119 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.45>
ST_18 : Operation 120 [19/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 120 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 121 [20/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 121 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.45>
ST_19 : Operation 122 [18/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 122 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 123 [19/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 123 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.45>
ST_20 : Operation 124 [17/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 124 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 125 [18/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 125 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.45>
ST_21 : Operation 126 [16/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 126 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 127 [17/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 127 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.45>
ST_22 : Operation 128 [15/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 128 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 129 [16/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 129 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.45>
ST_23 : Operation 130 [14/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 130 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 131 [15/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 131 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.45>
ST_24 : Operation 132 [13/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 132 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 133 [14/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 133 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.45>
ST_25 : Operation 134 [12/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 134 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 135 [13/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 135 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.45>
ST_26 : Operation 136 [11/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 136 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 137 [12/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 137 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.45>
ST_27 : Operation 138 [10/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 138 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 139 [11/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 139 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.45>
ST_28 : Operation 140 [9/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 140 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 141 [10/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 141 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.45>
ST_29 : Operation 142 [8/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 142 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 143 [9/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 143 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.45>
ST_30 : Operation 144 [7/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 144 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 145 [8/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 145 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.45>
ST_31 : Operation 146 [6/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 146 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 147 [7/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 147 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.45>
ST_32 : Operation 148 [5/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 148 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 149 [6/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 149 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.45>
ST_33 : Operation 150 [4/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 150 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 151 [5/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 151 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.45>
ST_34 : Operation 152 [3/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 152 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 153 [4/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 153 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.45>
ST_35 : Operation 154 [2/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 154 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 155 [3/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 155 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.62>
ST_36 : Operation 156 [1/1] (0.00ns)   --->   "%phi_ln3_load = load i3 %phi_ln3" [mul_mec_matrix/mul_mec_matrix.cl:27]   --->   Operation 156 'load' 'phi_ln3_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_36 : Operation 157 [1/1] (0.67ns)   --->   "%add_ln27_1 = add i3 %phi_ln3_load, i3 1" [mul_mec_matrix/mul_mec_matrix.cl:27]   --->   Operation 157 'add' 'add_ln27_1' <Predicate = (!icmp_ln27 & icmp_ln20)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 158 [1/1] (0.20ns)   --->   "%select_ln27_2 = select i1 %icmp_ln20, i3 %add_ln27_1, i3 %phi_ln3_load" [mul_mec_matrix/mul_mec_matrix.cl:27]   --->   Operation 158 'select' 'select_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i3 %select_ln27_2" [mul_mec_matrix/mul_mec_matrix.cl:27]   --->   Operation 159 'zext' 'zext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_36 : Operation 160 [1/36] (1.45ns)   --->   "%udiv_ln22 = udiv i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 160 'udiv' 'udiv_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 161 [2/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 161 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 162 [1/1] (1.01ns)   --->   "%tmp3 = add i32 %udiv_ln22, i32 %mul8_mid2_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 162 'add' 'tmp3' <Predicate = (!icmp_ln27)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 163 [1/1] (3.42ns)   --->   "%tmp4 = mul i32 %tmp3, i32 %hi_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 163 'mul' 'tmp4' <Predicate = (!icmp_ln27)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i32 %tmp4, i32 %global_id_base_x_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 164 'add' 'tmp9' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 165 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp2 = add i32 %tmp9, i32 %zext_ln27" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 165 'add' 'tmp2' <Predicate = (!icmp_ln27)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 166 [1/1] (0.42ns)   --->   "%store_ln27 = store i3 %select_ln27_2, i3 %phi_ln3" [mul_mec_matrix/mul_mec_matrix.cl:27]   --->   Operation 166 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.42>

State 37 <SV = 36> <Delay = 5.23>
ST_37 : Operation 167 [1/36] (1.45ns)   --->   "%urem_ln22 = urem i32 %select_ln27, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 167 'urem' 'urem_ln22' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 168 [1/1] (3.42ns)   --->   "%tmp5 = mul i32 %tmp2, i32 %wi_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 168 'mul' 'tmp5' <Predicate = (!icmp_ln27)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22 = add i32 %tmp5, i32 %mul16_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 169 'add' 'add_ln22' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 170 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln22_1 = add i32 %add_ln22, i32 %urem_ln22" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 170 'add' 'add_ln22_1' <Predicate = (!icmp_ln27)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln22_1, i2 0" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 171 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_37 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i34 %shl_ln" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 172 'zext' 'zext_ln22' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_37 : Operation 173 [1/1] (1.08ns)   --->   "%add_ln22_2 = add i64 %zext_ln22, i64 %I_read" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 173 'add' 'add_ln22_2' <Predicate = (!icmp_ln27)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_2, i32 2, i32 63" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 174 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_37 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i62 %trunc_ln1" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 175 'sext' 'sext_ln22' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_37 : Operation 176 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln22" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 176 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 177 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 177 'readreq' 'empty' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 178 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 178 'readreq' 'empty' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 179 [7/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:23]   --->   Operation 179 'readreq' 'empty_33' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 180 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 180 'readreq' 'empty' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 181 [6/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:23]   --->   Operation 181 'readreq' 'empty_33' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 182 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 182 'readreq' 'empty' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 183 [5/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:23]   --->   Operation 183 'readreq' 'empty_33' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 184 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 184 'readreq' 'empty' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 185 [4/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:23]   --->   Operation 185 'readreq' 'empty_33' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 186 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 186 'readreq' 'empty' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 187 [3/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:23]   --->   Operation 187 'readreq' 'empty_33' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 188 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 188 'readreq' 'empty' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 189 [2/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:23]   --->   Operation 189 'readreq' 'empty_33' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 190 [1/1] (7.30ns)   --->   "%i = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [mul_mec_matrix/mul_mec_matrix.cl:22]   --->   Operation 190 'read' 'i' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 191 [1/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:23]   --->   Operation 191 'readreq' 'empty_33' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 192 [1/1] (0.00ns)   --->   "%shiftreg_load = load i192 %shiftreg"   --->   Operation 192 'load' 'shiftreg_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 193 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 193 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 194 [1/1] (0.00ns)   --->   "%lshr_ln26_dup = partselect i160 @_ssdm_op_PartSelect.i160.i192.i32.i32, i192 %shiftreg_load, i32 32, i32 191" [mul_mec_matrix/mul_mec_matrix.cl:26]   --->   Operation 194 'partselect' 'lshr_ln26_dup' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_46 : Operation 195 [1/1] (0.00ns)   --->   "%value_load_1 = load i32 %value" [mul_mec_matrix/mul_mec_matrix.cl:26]   --->   Operation 195 'load' 'value_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_46 : Operation 196 [1/1] (0.00ns)   --->   "%or_ln26_dup = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i32.i160, i32 %value_load_1, i160 %lshr_ln26_dup" [mul_mec_matrix/mul_mec_matrix.cl:26]   --->   Operation 196 'bitconcatenate' 'or_ln26_dup' <Predicate = (!icmp_ln27 & icmp_ln20)> <Delay = 0.00>
ST_46 : Operation 197 [1/1] (0.53ns)   --->   "%select_ln27_3 = select i1 %icmp_ln20, i192 %or_ln26_dup, i192 %shiftreg_load" [mul_mec_matrix/mul_mec_matrix.cl:27]   --->   Operation 197 'select' 'select_ln27_3' <Predicate = (!icmp_ln27)> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 198 [1/1] (7.30ns)   --->   "%k = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [mul_mec_matrix/mul_mec_matrix.cl:23]   --->   Operation 198 'read' 'k' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 199 [1/1] (0.42ns)   --->   "%store_ln27 = store i192 %select_ln27_3, i192 %shiftreg" [mul_mec_matrix/mul_mec_matrix.cl:27]   --->   Operation 199 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_46 : Operation 207 [1/1] (0.00ns)   --->   "%value_load = load i32 %value"   --->   Operation 207 'load' 'value_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_46 : Operation 208 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i192P0A, i192 %shiftreg_out, i192 %shiftreg_load"   --->   Operation 208 'write' 'write_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_46 : Operation 209 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %value_out, i32 %value_load"   --->   Operation 209 'write' 'write_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_46 : Operation 210 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 210 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 4.86>
ST_47 : Operation 200 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @XCL_WG_DIM_X_L_str"   --->   Operation 200 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node value_1)   --->   "%select_ln27_1 = select i1 %icmp_ln20, i32 0, i32 %value_load_1" [mul_mec_matrix/mul_mec_matrix.cl:27]   --->   Operation 201 'select' 'select_ln27_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 202 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 202 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 203 [1/1] (3.42ns)   --->   "%mul_ln24 = mul i32 %k, i32 %i" [mul_mec_matrix/mul_mec_matrix.cl:24]   --->   Operation 203 'mul' 'mul_ln24' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 204 [1/1] (1.01ns) (out node of the LUT)   --->   "%value_1 = add i32 %mul_ln24, i32 %select_ln27_1" [mul_mec_matrix/mul_mec_matrix.cl:24]   --->   Operation 204 'add' 'value_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 205 [1/1] (0.42ns)   --->   "%store_ln24 = store i32 %value_1, i32 %value" [mul_mec_matrix/mul_mec_matrix.cl:24]   --->   Operation 205 'store' 'store_ln24' <Predicate = true> <Delay = 0.42>
ST_47 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 206 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.89ns
The critical path consists of the following:
	'alloca' operation ('j') [15]  (0 ns)
	'load' operation ('j_load', mul_mec_matrix/mul_mec_matrix.cl:20) on local variable 'j' [47]  (0 ns)
	'icmp' operation ('icmp_ln20', mul_mec_matrix/mul_mec_matrix.cl:20) [50]  (0.991 ns)
	'select' operation ('select_ln27', mul_mec_matrix/mul_mec_matrix.cl:27) [51]  (0.449 ns)
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 2>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 3>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 4>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 5>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 6>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 7>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 8>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 9>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 10>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 11>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 12>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 13>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 14>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 15>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 16>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 17>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 18>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 19>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 20>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 21>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 22>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 23>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 24>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 25>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 26>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 27>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 28>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 29>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 30>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 31>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 32>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 33>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 34>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 35>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)

 <State 36>: 6.62ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [60]  (1.45 ns)
	'add' operation ('tmp3', mul_mec_matrix/mul_mec_matrix.cl:22) [62]  (1.02 ns)
	'mul' operation ('tmp4', mul_mec_matrix/mul_mec_matrix.cl:22) [63]  (3.42 ns)
	'add' operation ('tmp9', mul_mec_matrix/mul_mec_matrix.cl:22) [64]  (0 ns)
	'add' operation ('tmp2', mul_mec_matrix/mul_mec_matrix.cl:22) [65]  (0.731 ns)

 <State 37>: 5.24ns
The critical path consists of the following:
	'mul' operation ('tmp5', mul_mec_matrix/mul_mec_matrix.cl:22) [66]  (3.42 ns)
	'add' operation ('add_ln22', mul_mec_matrix/mul_mec_matrix.cl:22) [67]  (0 ns)
	'add' operation ('add_ln22_1', mul_mec_matrix/mul_mec_matrix.cl:22) [68]  (0.731 ns)
	'add' operation ('add_ln22_2', mul_mec_matrix/mul_mec_matrix.cl:22) [71]  (1.08 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mul_mec_matrix/mul_mec_matrix.cl:22) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:22) [75]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mul_mec_matrix/mul_mec_matrix.cl:22) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:22) [75]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mul_mec_matrix/mul_mec_matrix.cl:22) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:22) [75]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mul_mec_matrix/mul_mec_matrix.cl:22) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:22) [75]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mul_mec_matrix/mul_mec_matrix.cl:22) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:22) [75]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mul_mec_matrix/mul_mec_matrix.cl:22) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:22) [75]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mul_mec_matrix/mul_mec_matrix.cl:22) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:22) [75]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus read operation ('i', mul_mec_matrix/mul_mec_matrix.cl:22) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:22) [76]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus read operation ('k', mul_mec_matrix/mul_mec_matrix.cl:23) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:23) [81]  (7.3 ns)

 <State 47>: 4.86ns
The critical path consists of the following:
	'mul' operation ('mul_ln24', mul_mec_matrix/mul_mec_matrix.cl:24) [82]  (3.42 ns)
	'add' operation ('value', mul_mec_matrix/mul_mec_matrix.cl:24) [83]  (1.02 ns)
	'store' operation ('store_ln24', mul_mec_matrix/mul_mec_matrix.cl:24) of variable 'value', mul_mec_matrix/mul_mec_matrix.cl:24 on local variable 'value' [89]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
