stty: 'standard input': Inappropriate ioctl for device
ERROR: [Synth 8-439] module 'bin_conv' not found [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y4/pe_empty1111.v:90]
ERROR: [Synth 8-6156] failed synthesizing module 'pe_empty1111' [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y4/pe_empty1111.v:1]
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
ERROR: [Common 17-69] Command failed: File '/tmp/direct_wires/workspace/F003_syn_bnn/X2Y4/page_netlist.dcp' does not exist
ERROR: [Place 30-859] Some BRAM area constraints are over utilized.

1 or more BRAM failed to place. 
Some BRAM sites are excluded by the following pblocks. Check whether sufficient sites exist for BRAM instances not included in the exclude pblocks.
Exclude pblock 'axi_leaf': with ranges:
RAMB36_X5Y0:RAMB36_X5Y35
RAMB18_X5Y0:RAMB18_X5Y71
HARD_SYNC_X10Y0:HARD_SYNC_X11Y5
DSP48E2_X7Y0:DSP48E2_X8Y71
SLICE_X37Y0:SLICE_X45Y179
Exclude pblock 'p_X0Y3': with ranges:
RAMB36_X0Y36:RAMB36_X3Y47
RAMB18_X0Y72:RAMB18_X3Y95
HARD_SYNC_X0Y6:HARD_SYNC_X7Y7
GTHE4_COMMON_X0Y0:GTHE4_COMMON_X0Y0
GTHE4_CHANNEL_X0Y0:GTHE4_CHANNEL_X0Y3
DSP48E2_X0Y72:DSP48E2_X5Y95
BUFG_GT_SYNC_X0Y0:BUFG_GT_SYNC_X0Y14
BUFG_GT_X0Y0:BUFG_GT_X0Y23
SLICE_X0Y180:SLICE_X28Y239
Exclude pblock 'p_X0Y4': with ranges:
RAMB36_X0Y48:RAMB36_X3Y59
RAMB18_X0Y96:RAMB18_X3Y119
HARD_SYNC_X0Y8:HARD_SYNC_X7Y9
GTHE4_COMMON_X0Y1:GTHE4_COMMON_X0Y1
GTHE4_CHANNEL_X0Y4:GTHE4_CHANNEL_X0Y7
DSP48E2_X0Y96:DSP48E2_X5Y119
BUFG_GT_SYNC_X0Y15:BUFG_GT_SYNC_X0Y29
BUFG_GT_X0Y24:BUFG_GT_X0Y47
SLICE_X0Y240:SLICE_X28Y299
Exclude pblock 'p_X0Y5': with ranges:
RAMB36_X0Y60:RAMB36_X3Y71
RAMB18_X0Y120:RAMB18_X3Y143
HARD_SYNC_X0Y10:HARD_SYNC_X7Y11
GTHE4_COMMON_X0Y2:GTHE4_COMMON_X0Y2
GTHE4_CHANNEL_X0Y8:GTHE4_CHANNEL_X0Y11
DSP48E2_X0Y120:DSP48E2_X5Y143
BUFG_GT_SYNC_X0Y30:BUFG_GT_SYNC_X0Y44
BUFG_GT_X0Y48:BUFG_GT_X0Y71
SLICE_X0Y300:SLICE_X28Y359
Exclude pblock 'p_X0Y6': with ranges:
RAMB36_X0Y72:RAMB36_X3Y83
RAMB18_X0Y144:RAMB18_X3Y167
HARD_SYNC_X0Y12:HARD_SYNC_X7Y13
GTHE4_COMMON_X0Y3:GTHE4_COMMON_X0Y3
GTHE4_CHANNEL_X0Y12:GTHE4_CHANNEL_X0Y15
DSP48E2_X0Y144:DSP48E2_X5Y167
BUFG_GT_SYNC_X0Y45:BUFG_GT_SYNC_X0Y59
BUFG_GT_X0Y72:BUFG_GT_X0Y95
SLICE_X0Y360:SLICE_X28Y419
Exclude pblock 'p_X1Y3': with ranges:
RAMB36_X4Y36:RAMB36_X5Y47
RAMB18_X4Y72:RAMB18_X5Y95
HARD_SYNC_X8Y6:HARD_SYNC_X11Y7
DSP48E2_X6Y72:DSP48E2_X8Y95
SLICE_X29Y180:SLICE_X45Y239
Exclude pblock 'p_X1Y4': with ranges:
RAMB36_X4Y48:RAMB36_X5Y59
RAMB18_X4Y96:RAMB18_X5Y119
HARD_SYNC_X8Y8:HARD_SYNC_X11Y9
DSP48E2_X6Y96:DSP48E2_X8Y119
SLICE_X29Y240:SLICE_X45Y299
Exclude pblock 'p_X1Y5': with ranges:
RAMB36_X4Y60:RAMB36_X5Y71
RAMB18_X4Y120:RAMB18_X5Y143
HARD_SYNC_X8Y10:HARD_SYNC_X11Y11
DSP48E2_X6Y120:DSP48E2_X8Y143
SLICE_X29Y300:SLICE_X45Y359
Exclude pblock 'p_X1Y6': with ranges:
RAMB36_X4Y72:RAMB36_X5Y83
RAMB18_X4Y144:RAMB18_X5Y167
HARD_SYNC_X8Y12:HARD_SYNC_X11Y13
DSP48E2_X6Y144:DSP48E2_X8Y167
SLICE_X29Y360:SLICE_X45Y419
Exclude pblock 'p_X2Y0': with ranges:
RAMB36_X6Y0:RAMB36_X8Y11
RAMB18_X6Y0:RAMB18_X8Y23
HARD_SYNC_X12Y0:HARD_SYNC_X17Y1
DSP48E2_X9Y0:DSP48E2_X13Y23
SLICE_X46Y0:SLICE_X69Y59
Exclude pblock 'p_X2Y1': with ranges:
RAMB36_X6Y12:RAMB36_X8Y23
RAMB18_X6Y24:RAMB18_X8Y47
HARD_SYNC_X12Y2:HARD_SYNC_X17Y3
DSP48E2_X9Y24:DSP48E2_X13Y47
SLICE_X46Y60:SLICE_X69Y119
Exclude pblock 'p_X2Y2': with ranges:
RAMB36_X6Y24:RAMB36_X8Y35
RAMB18_X6Y48:RAMB18_X8Y71
HARD_SYNC_X12Y4:HARD_SYNC_X17Y5
DSP48E2_X9Y48:DSP48E2_X13Y71
SLICE_X46Y120:SLICE_X69Y179
Exclude pblock 'p_X2Y3': with ranges:
RAMB36_X6Y36:RAMB36_X8Y47
RAMB18_X6Y72:RAMB18_X8Y95
HARD_SYNC_X12Y6:HARD_SYNC_X17Y7
DSP48E2_X9Y72:DSP48E2_X13Y95
SLICE_X46Y180:SLICE_X69Y239
Exclude pblock 'p_X2Y4': with ranges:
RAMB36_X6Y48:RAMB36_X8Y59
RAMB18_X6Y96:RAMB18_X8Y119
HARD_SYNC_X12Y8:HARD_SYNC_X17Y9
DSP48E2_X9Y96:DSP48E2_X13Y119
SLICE_X46Y240:SLICE_X69Y299
Exclude pblock 'p_X2Y5': with ranges:
RAMB36_X6Y60:RAMB36_X8Y71
RAMB18_X6Y120:RAMB18_X8Y143
HARD_SYNC_X12Y10:HARD_SYNC_X17Y11
DSP48E2_X9Y120:DSP48E2_X13Y143
SLICE_X46Y300:SLICE_X69Y359
Exclude pblock 'p_X2Y6': with ranges:
RAMB36_X6Y72:RAMB36_X8Y83
RAMB18_X6Y144:RAMB18_X8Y167
HARD_SYNC_X12Y12:HARD_SYNC_X17Y13
DSP48E2_X9Y144:DSP48E2_X13Y167
SLICE_X46Y360:SLICE_X69Y419
Exclude pblock 'p_X3Y0': with ranges:
RAMB36_X9Y1:RAMB36_X12Y11
RAMB18_X9Y2:RAMB18_X12Y23
HARD_SYNC_X18Y0:HARD_SYNC_X25Y1
DSP48E2_X14Y2:DSP48E2_X17Y23
SLICE_X86Y5:SLICE_X95Y59
SLICE_X70Y5:SLICE_X84Y59
Exclude pblock 'p_X3Y1': with ranges:
RAMB36_X9Y13:RAMB36_X12Y23
RAMB18_X9Y26:RAMB18_X12Y47
HARD_SYNC_X18Y2:HARD_SYNC_X25Y3
DSP48E2_X14Y26:DSP48E2_X17Y47
SLICE_X86Y65:SLICE_X95Y119
SLICE_X70Y65:SLICE_X84Y119
Exclude pblock 'p_X3Y2': with ranges:
SYSMONE4_X0Y0:SYSMONE4_X0Y0
RAMB36_X9Y25:RAMB36_X12Y35
RAMB18_X9Y50:RAMB18_X12Y71
HARD_SYNC_X18Y4:HARD_SYNC_X25Y5
DSP48E2_X14Y50:DSP48E2_X17Y71
SLICE_X86Y125:SLICE_X95Y179
SLICE_X85Y150:SLICE_X85Y179
SLICE_X70Y125:SLICE_X84Y179
Exclude pblock 'p_X3Y3': with ranges:
RAMB36_X9Y37:RAMB36_X12Y47
RAMB18_X9Y74:RAMB18_X12Y95
HARD_SYNC_X18Y6:HARD_SYNC_X25Y7
DSP48E2_X14Y74:DSP48E2_X17Y95
SLICE_X86Y185:SLICE_X95Y239
SLICE_X70Y185:SLICE_X84Y239
Exclude pblock 'p_X3Y4': with ranges:
RAMB36_X9Y48:RAMB36_X12Y59
RAMB18_X9Y96:RAMB18_X12Y119
IOB_X0Y208:IOB_X0Y231
HDIO_VREF_X0Y2:HDIO_VREF_X0Y2
HDIO_BIAS_X0Y2:HDIO_BIAS_X0Y2
HDIOLOGIC_S_X0Y24:HDIOLOGIC_S_X0Y35
HDIOLOGIC_M_X0Y24:HDIOLOGIC_M_X0Y35
HDIOBDIFFINBUF_X0Y24:HDIOBDIFFINBUF_X0Y35
HARD_SYNC_X18Y8:HARD_SYNC_X25Y9
GTHE4_COMMON_X1Y1:GTHE4_COMMON_X1Y1
GTHE4_CHANNEL_X1Y4:GTHE4_CHANNEL_X1Y7
DSP48E2_X14Y96:DSP48E2_X17Y119
BUFG_GT_SYNC_X1Y15:BUFG_GT_SYNC_X1Y29
BUFG_GT_X1Y24:BUFG_GT_X1Y47
BUFGCE_HDIO_X0Y4:BUFGCE_HDIO_X1Y5
SLICE_X70Y240:SLICE_X96Y299
Exclude pblock 'p_X3Y5': with ranges:
RAMB36_X9Y60:RAMB36_X12Y71
RAMB18_X9Y120:RAMB18_X12Y143
IOB_X0Y232:IOB_X0Y255
HDIO_VREF_X0Y3:HDIO_VREF_X0Y3
HDIO_BIAS_X0Y3:HDIO_BIAS_X0Y3
HDIOLOGIC_S_X0Y36:HDIOLOGIC_S_X0Y47
HDIOLOGIC_M_X0Y36:HDIOLOGIC_M_X0Y47
HDIOBDIFFINBUF_X0Y36:HDIOBDIFFINBUF_X0Y47
HARD_SYNC_X18Y10:HARD_SYNC_X25Y11
GTHE4_COMMON_X1Y2:GTHE4_COMMON_X1Y2
GTHE4_CHANNEL_X1Y8:GTHE4_CHANNEL_X1Y11
DSP48E2_X14Y120:DSP48E2_X17Y143
BUFG_GT_SYNC_X1Y30:BUFG_GT_SYNC_X1Y44
BUFG_GT_X1Y48:BUFG_GT_X1Y71
BUFGCE_HDIO_X0Y6:BUFGCE_HDIO_X1Y7
SLICE_X70Y300:SLICE_X96Y359
Exclude pblock 'p_X3Y6': with ranges:
RAMB36_X9Y72:RAMB36_X12Y83
RAMB18_X9Y144:RAMB18_X12Y167
IOB_X0Y256:IOB_X0Y279
HDIO_VREF_X0Y4:HDIO_VREF_X0Y4
HDIO_BIAS_X0Y4:HDIO_BIAS_X0Y4
HDIOLOGIC_S_X0Y48:HDIOLOGIC_S_X0Y59
HDIOLOGIC_M_X0Y48:HDIOLOGIC_M_X0Y59
HDIOBDIFFINBUF_X0Y48:HDIOBDIFFINBUF_X0Y59
HARD_SYNC_X18Y12:HARD_SYNC_X25Y13
GTHE4_COMMON_X1Y3:GTHE4_COMMON_X1Y3
GTHE4_CHANNEL_X1Y12:GTHE4_CHANNEL_X1Y15
DSP48E2_X14Y144:DSP48E2_X17Y167
BUFG_GT_SYNC_X1Y45:BUFG_GT_SYNC_X1Y59
BUFG_GT_X1Y72:BUFG_GT_X1Y95
BUFGCE_HDIO_X0Y8:BUFGCE_HDIO_X1Y9
SLICE_X70Y360:SLICE_X96Y419
The unplaced BRAM are constrained as below: (listing maximum of 20 BRAMs per constraint)
Pblock 'p_X2Y6':
Pblock ranges:
RAMB36_X6Y72:RAMB36_X8Y83
RAMB18_X6Y144:RAMB18_X8Y167
HARD_SYNC_X12Y12:HARD_SYNC_X17Y13
DSP48E2_X9Y144:DSP48E2_X13Y167
SLICE_X46Y360:SLICE_X69Y419
  floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_9

  Number of BRAM required by this constraint: 32
  Number of BRAM available in this constraint region: 32
  Number of BRAM blocked in this constraint region: 21
  Utilization = 100%

  Some of the BRAMs are cascaded BRAMs in SYSTOLIC or PIPELINED mode that cannot cross clock region boundaries for timing reasons. This adds additional placement constraints.


ERROR: [Place 30-365] The following macros could not be placed:
floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_9 (RAMB36E2)
	The instance has been constrained to an area with the following utilization (BRAM/DSP/URAM): 90.28/0/0
The total BRAM utilization is 3.564, the total DSP utilization is 0 and the total URAM utilization is 0
A possible reason is high utilization of BRAMs, DSPs, URAMs, or RPMs. Please check user constraints to make sure design is not over-utilized in the constraint areas (if any) keeping in mind some macros require a number of consecutively available sites

Resolution: For technical support on this issue, please visit http://www.xilinx.com/support.
ERROR: [Place 30-859] Some BRAM area constraints are over utilized.

2 or more BRAM failed to place. 
Some BRAM sites are excluded by the following pblocks. Check whether sufficient sites exist for BRAM instances not included in the exclude pblocks.
Exclude pblock 'axi_leaf': with ranges:
RAMB36_X5Y0:RAMB36_X5Y35
RAMB18_X5Y0:RAMB18_X5Y71
HARD_SYNC_X10Y0:HARD_SYNC_X11Y5
DSP48E2_X7Y0:DSP48E2_X8Y71
SLICE_X37Y0:SLICE_X45Y179
Exclude pblock 'p_X0Y3': with ranges:
RAMB36_X0Y36:RAMB36_X3Y47
RAMB18_X0Y72:RAMB18_X3Y95
HARD_SYNC_X0Y6:HARD_SYNC_X7Y7
GTHE4_COMMON_X0Y0:GTHE4_COMMON_X0Y0
GTHE4_CHANNEL_X0Y0:GTHE4_CHANNEL_X0Y3
DSP48E2_X0Y72:DSP48E2_X5Y95
BUFG_GT_SYNC_X0Y0:BUFG_GT_SYNC_X0Y14
BUFG_GT_X0Y0:BUFG_GT_X0Y23
SLICE_X0Y180:SLICE_X28Y239
Exclude pblock 'p_X0Y4': with ranges:
RAMB36_X0Y48:RAMB36_X3Y59
RAMB18_X0Y96:RAMB18_X3Y119
HARD_SYNC_X0Y8:HARD_SYNC_X7Y9
GTHE4_COMMON_X0Y1:GTHE4_COMMON_X0Y1
GTHE4_CHANNEL_X0Y4:GTHE4_CHANNEL_X0Y7
DSP48E2_X0Y96:DSP48E2_X5Y119
BUFG_GT_SYNC_X0Y15:BUFG_GT_SYNC_X0Y29
BUFG_GT_X0Y24:BUFG_GT_X0Y47
SLICE_X0Y240:SLICE_X28Y299
Exclude pblock 'p_X0Y5': with ranges:
RAMB36_X0Y60:RAMB36_X3Y71
RAMB18_X0Y120:RAMB18_X3Y143
HARD_SYNC_X0Y10:HARD_SYNC_X7Y11
GTHE4_COMMON_X0Y2:GTHE4_COMMON_X0Y2
GTHE4_CHANNEL_X0Y8:GTHE4_CHANNEL_X0Y11
DSP48E2_X0Y120:DSP48E2_X5Y143
BUFG_GT_SYNC_X0Y30:BUFG_GT_SYNC_X0Y44
BUFG_GT_X0Y48:BUFG_GT_X0Y71
SLICE_X0Y300:SLICE_X28Y359
Exclude pblock 'p_X0Y6': with ranges:
RAMB36_X0Y72:RAMB36_X3Y83
RAMB18_X0Y144:RAMB18_X3Y167
HARD_SYNC_X0Y12:HARD_SYNC_X7Y13
GTHE4_COMMON_X0Y3:GTHE4_COMMON_X0Y3
GTHE4_CHANNEL_X0Y12:GTHE4_CHANNEL_X0Y15
DSP48E2_X0Y144:DSP48E2_X5Y167
BUFG_GT_SYNC_X0Y45:BUFG_GT_SYNC_X0Y59
BUFG_GT_X0Y72:BUFG_GT_X0Y95
SLICE_X0Y360:SLICE_X28Y419
Exclude pblock 'p_X1Y3': with ranges:
RAMB36_X4Y36:RAMB36_X5Y47
RAMB18_X4Y72:RAMB18_X5Y95
HARD_SYNC_X8Y6:HARD_SYNC_X11Y7
DSP48E2_X6Y72:DSP48E2_X8Y95
SLICE_X29Y180:SLICE_X45Y239
Exclude pblock 'p_X1Y4': with ranges:
RAMB36_X4Y48:RAMB36_X5Y59
RAMB18_X4Y96:RAMB18_X5Y119
HARD_SYNC_X8Y8:HARD_SYNC_X11Y9
DSP48E2_X6Y96:DSP48E2_X8Y119
SLICE_X29Y240:SLICE_X45Y299
Exclude pblock 'p_X1Y5': with ranges:
RAMB36_X4Y60:RAMB36_X5Y71
RAMB18_X4Y120:RAMB18_X5Y143
HARD_SYNC_X8Y10:HARD_SYNC_X11Y11
DSP48E2_X6Y120:DSP48E2_X8Y143
SLICE_X29Y300:SLICE_X45Y359
Exclude pblock 'p_X1Y6': with ranges:
RAMB36_X4Y72:RAMB36_X5Y83
RAMB18_X4Y144:RAMB18_X5Y167
HARD_SYNC_X8Y12:HARD_SYNC_X11Y13
DSP48E2_X6Y144:DSP48E2_X8Y167
SLICE_X29Y360:SLICE_X45Y419
Exclude pblock 'p_X2Y0': with ranges:
RAMB36_X6Y0:RAMB36_X8Y11
RAMB18_X6Y0:RAMB18_X8Y23
HARD_SYNC_X12Y0:HARD_SYNC_X17Y1
DSP48E2_X9Y0:DSP48E2_X13Y23
SLICE_X46Y0:SLICE_X69Y59
Exclude pblock 'p_X2Y1': with ranges:
RAMB36_X6Y12:RAMB36_X8Y23
RAMB18_X6Y24:RAMB18_X8Y47
HARD_SYNC_X12Y2:HARD_SYNC_X17Y3
DSP48E2_X9Y24:DSP48E2_X13Y47
SLICE_X46Y60:SLICE_X69Y119
Exclude pblock 'p_X2Y2': with ranges:
RAMB36_X6Y24:RAMB36_X8Y35
RAMB18_X6Y48:RAMB18_X8Y71
HARD_SYNC_X12Y4:HARD_SYNC_X17Y5
DSP48E2_X9Y48:DSP48E2_X13Y71
SLICE_X46Y120:SLICE_X69Y179
Exclude pblock 'p_X2Y3': with ranges:
RAMB36_X6Y36:RAMB36_X8Y47
RAMB18_X6Y72:RAMB18_X8Y95
HARD_SYNC_X12Y6:HARD_SYNC_X17Y7
DSP48E2_X9Y72:DSP48E2_X13Y95
SLICE_X46Y180:SLICE_X69Y239
Exclude pblock 'p_X2Y4': with ranges:
RAMB36_X6Y48:RAMB36_X8Y59
RAMB18_X6Y96:RAMB18_X8Y119
HARD_SYNC_X12Y8:HARD_SYNC_X17Y9
DSP48E2_X9Y96:DSP48E2_X13Y119
SLICE_X46Y240:SLICE_X69Y299
Exclude pblock 'p_X2Y5': with ranges:
RAMB36_X6Y60:RAMB36_X8Y71
RAMB18_X6Y120:RAMB18_X8Y143
HARD_SYNC_X12Y10:HARD_SYNC_X17Y11
DSP48E2_X9Y120:DSP48E2_X13Y143
SLICE_X46Y300:SLICE_X69Y359
Exclude pblock 'p_X2Y6': with ranges:
RAMB36_X6Y72:RAMB36_X8Y83
RAMB18_X6Y144:RAMB18_X8Y167
HARD_SYNC_X12Y12:HARD_SYNC_X17Y13
DSP48E2_X9Y144:DSP48E2_X13Y167
SLICE_X46Y360:SLICE_X69Y419
Exclude pblock 'p_X3Y0': with ranges:
RAMB36_X9Y1:RAMB36_X12Y11
RAMB18_X9Y2:RAMB18_X12Y23
HARD_SYNC_X18Y0:HARD_SYNC_X25Y1
DSP48E2_X14Y2:DSP48E2_X17Y23
SLICE_X86Y5:SLICE_X95Y59
SLICE_X70Y5:SLICE_X84Y59
Exclude pblock 'p_X3Y1': with ranges:
RAMB36_X9Y13:RAMB36_X12Y23
RAMB18_X9Y26:RAMB18_X12Y47
HARD_SYNC_X18Y2:HARD_SYNC_X25Y3
DSP48E2_X14Y26:DSP48E2_X17Y47
SLICE_X86Y65:SLICE_X95Y119
SLICE_X70Y65:SLICE_X84Y119
Exclude pblock 'p_X3Y2': with ranges:
SYSMONE4_X0Y0:SYSMONE4_X0Y0
RAMB36_X9Y25:RAMB36_X12Y35
RAMB18_X9Y50:RAMB18_X12Y71
HARD_SYNC_X18Y4:HARD_SYNC_X25Y5
DSP48E2_X14Y50:DSP48E2_X17Y71
SLICE_X86Y125:SLICE_X95Y179
SLICE_X85Y150:SLICE_X85Y179
SLICE_X70Y125:SLICE_X84Y179
Exclude pblock 'p_X3Y3': with ranges:
RAMB36_X9Y37:RAMB36_X12Y47
RAMB18_X9Y74:RAMB18_X12Y95
HARD_SYNC_X18Y6:HARD_SYNC_X25Y7
DSP48E2_X14Y74:DSP48E2_X17Y95
SLICE_X86Y185:SLICE_X95Y239
SLICE_X70Y185:SLICE_X84Y239
Exclude pblock 'p_X3Y4': with ranges:
RAMB36_X9Y48:RAMB36_X12Y59
RAMB18_X9Y96:RAMB18_X12Y119
IOB_X0Y208:IOB_X0Y231
HDIO_VREF_X0Y2:HDIO_VREF_X0Y2
HDIO_BIAS_X0Y2:HDIO_BIAS_X0Y2
HDIOLOGIC_S_X0Y24:HDIOLOGIC_S_X0Y35
HDIOLOGIC_M_X0Y24:HDIOLOGIC_M_X0Y35
HDIOBDIFFINBUF_X0Y24:HDIOBDIFFINBUF_X0Y35
HARD_SYNC_X18Y8:HARD_SYNC_X25Y9
GTHE4_COMMON_X1Y1:GTHE4_COMMON_X1Y1
GTHE4_CHANNEL_X1Y4:GTHE4_CHANNEL_X1Y7
DSP48E2_X14Y96:DSP48E2_X17Y119
BUFG_GT_SYNC_X1Y15:BUFG_GT_SYNC_X1Y29
BUFG_GT_X1Y24:BUFG_GT_X1Y47
BUFGCE_HDIO_X0Y4:BUFGCE_HDIO_X1Y5
SLICE_X70Y240:SLICE_X96Y299
Exclude pblock 'p_X3Y5': with ranges:
RAMB36_X9Y60:RAMB36_X12Y71
RAMB18_X9Y120:RAMB18_X12Y143
IOB_X0Y232:IOB_X0Y255
HDIO_VREF_X0Y3:HDIO_VREF_X0Y3
HDIO_BIAS_X0Y3:HDIO_BIAS_X0Y3
HDIOLOGIC_S_X0Y36:HDIOLOGIC_S_X0Y47
HDIOLOGIC_M_X0Y36:HDIOLOGIC_M_X0Y47
HDIOBDIFFINBUF_X0Y36:HDIOBDIFFINBUF_X0Y47
HARD_SYNC_X18Y10:HARD_SYNC_X25Y11
GTHE4_COMMON_X1Y2:GTHE4_COMMON_X1Y2
GTHE4_CHANNEL_X1Y8:GTHE4_CHANNEL_X1Y11
DSP48E2_X14Y120:DSP48E2_X17Y143
BUFG_GT_SYNC_X1Y30:BUFG_GT_SYNC_X1Y44
BUFG_GT_X1Y48:BUFG_GT_X1Y71
BUFGCE_HDIO_X0Y6:BUFGCE_HDIO_X1Y7
SLICE_X70Y300:SLICE_X96Y359
Exclude pblock 'p_X3Y6': with ranges:
RAMB36_X9Y72:RAMB36_X12Y83
RAMB18_X9Y144:RAMB18_X12Y167
IOB_X0Y256:IOB_X0Y279
HDIO_VREF_X0Y4:HDIO_VREF_X0Y4
HDIO_BIAS_X0Y4:HDIO_BIAS_X0Y4
HDIOLOGIC_S_X0Y48:HDIOLOGIC_S_X0Y59
HDIOLOGIC_M_X0Y48:HDIOLOGIC_M_X0Y59
HDIOBDIFFINBUF_X0Y48:HDIOBDIFFINBUF_X0Y59
HARD_SYNC_X18Y12:HARD_SYNC_X25Y13
GTHE4_COMMON_X1Y3:GTHE4_COMMON_X1Y3
GTHE4_CHANNEL_X1Y12:GTHE4_CHANNEL_X1Y15
DSP48E2_X14Y144:DSP48E2_X17Y167
BUFG_GT_SYNC_X1Y45:BUFG_GT_SYNC_X1Y59
BUFG_GT_X1Y72:BUFG_GT_X1Y95
BUFGCE_HDIO_X0Y8:BUFGCE_HDIO_X1Y9
SLICE_X70Y360:SLICE_X96Y419
The unplaced BRAM are constrained as below: (listing maximum of 20 BRAMs per constraint)
Pblock 'p_X2Y6':
Pblock ranges:
RAMB36_X6Y72:RAMB36_X8Y83
RAMB18_X6Y144:RAMB18_X8Y167
HARD_SYNC_X12Y12:HARD_SYNC_X17Y13
DSP48E2_X9Y144:DSP48E2_X13Y167
SLICE_X46Y360:SLICE_X69Y419
  floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_9
  floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_6

  Number of BRAM required by this constraint: 32
  Number of BRAM available in this constraint region: 32
  Number of BRAM blocked in this constraint region: 21
  Utilization = 100%

  Some of the BRAMs are cascaded BRAMs in SYSTOLIC or PIPELINED mode that cannot cross clock region boundaries for timing reasons. This adds additional placement constraints.


ERROR: [Place 30-365] The following macros could not be placed:
floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_6 (RAMB36E2)
	The instance has been constrained to an area with the following utilization (BRAM/DSP/URAM): 90.28/0/0
The total BRAM utilization is 3.564, the total DSP utilization is 0 and the total URAM utilization is 0
A possible reason is high utilization of BRAMs, DSPs, URAMs, or RPMs. Please check user constraints to make sure design is not over-utilized in the constraint areas (if any) keeping in mind some macros require a number of consecutively available sites

Resolution: For technical support on this issue, please visit http://www.xilinx.com/support.
ERROR: [Place 30-859] Some BRAM area constraints are over utilized.

3 or more BRAM failed to place. 
Some BRAM sites are excluded by the following pblocks. Check whether sufficient sites exist for BRAM instances not included in the exclude pblocks.
Exclude pblock 'axi_leaf': with ranges:
RAMB36_X5Y0:RAMB36_X5Y35
RAMB18_X5Y0:RAMB18_X5Y71
HARD_SYNC_X10Y0:HARD_SYNC_X11Y5
DSP48E2_X7Y0:DSP48E2_X8Y71
SLICE_X37Y0:SLICE_X45Y179
Exclude pblock 'p_X0Y3': with ranges:
RAMB36_X0Y36:RAMB36_X3Y47
RAMB18_X0Y72:RAMB18_X3Y95
HARD_SYNC_X0Y6:HARD_SYNC_X7Y7
GTHE4_COMMON_X0Y0:GTHE4_COMMON_X0Y0
GTHE4_CHANNEL_X0Y0:GTHE4_CHANNEL_X0Y3
DSP48E2_X0Y72:DSP48E2_X5Y95
BUFG_GT_SYNC_X0Y0:BUFG_GT_SYNC_X0Y14
BUFG_GT_X0Y0:BUFG_GT_X0Y23
SLICE_X0Y180:SLICE_X28Y239
Exclude pblock 'p_X0Y4': with ranges:
RAMB36_X0Y48:RAMB36_X3Y59
RAMB18_X0Y96:RAMB18_X3Y119
HARD_SYNC_X0Y8:HARD_SYNC_X7Y9
GTHE4_COMMON_X0Y1:GTHE4_COMMON_X0Y1
GTHE4_CHANNEL_X0Y4:GTHE4_CHANNEL_X0Y7
DSP48E2_X0Y96:DSP48E2_X5Y119
BUFG_GT_SYNC_X0Y15:BUFG_GT_SYNC_X0Y29
BUFG_GT_X0Y24:BUFG_GT_X0Y47
SLICE_X0Y240:SLICE_X28Y299
Exclude pblock 'p_X0Y5': with ranges:
RAMB36_X0Y60:RAMB36_X3Y71
RAMB18_X0Y120:RAMB18_X3Y143
HARD_SYNC_X0Y10:HARD_SYNC_X7Y11
GTHE4_COMMON_X0Y2:GTHE4_COMMON_X0Y2
GTHE4_CHANNEL_X0Y8:GTHE4_CHANNEL_X0Y11
DSP48E2_X0Y120:DSP48E2_X5Y143
BUFG_GT_SYNC_X0Y30:BUFG_GT_SYNC_X0Y44
BUFG_GT_X0Y48:BUFG_GT_X0Y71
SLICE_X0Y300:SLICE_X28Y359
Exclude pblock 'p_X0Y6': with ranges:
RAMB36_X0Y72:RAMB36_X3Y83
RAMB18_X0Y144:RAMB18_X3Y167
HARD_SYNC_X0Y12:HARD_SYNC_X7Y13
GTHE4_COMMON_X0Y3:GTHE4_COMMON_X0Y3
GTHE4_CHANNEL_X0Y12:GTHE4_CHANNEL_X0Y15
DSP48E2_X0Y144:DSP48E2_X5Y167
BUFG_GT_SYNC_X0Y45:BUFG_GT_SYNC_X0Y59
BUFG_GT_X0Y72:BUFG_GT_X0Y95
SLICE_X0Y360:SLICE_X28Y419
Exclude pblock 'p_X1Y3': with ranges:
RAMB36_X4Y36:RAMB36_X5Y47
RAMB18_X4Y72:RAMB18_X5Y95
HARD_SYNC_X8Y6:HARD_SYNC_X11Y7
DSP48E2_X6Y72:DSP48E2_X8Y95
SLICE_X29Y180:SLICE_X45Y239
Exclude pblock 'p_X1Y4': with ranges:
RAMB36_X4Y48:RAMB36_X5Y59
RAMB18_X4Y96:RAMB18_X5Y119
HARD_SYNC_X8Y8:HARD_SYNC_X11Y9
DSP48E2_X6Y96:DSP48E2_X8Y119
SLICE_X29Y240:SLICE_X45Y299
Exclude pblock 'p_X1Y5': with ranges:
RAMB36_X4Y60:RAMB36_X5Y71
RAMB18_X4Y120:RAMB18_X5Y143
HARD_SYNC_X8Y10:HARD_SYNC_X11Y11
DSP48E2_X6Y120:DSP48E2_X8Y143
SLICE_X29Y300:SLICE_X45Y359
Exclude pblock 'p_X1Y6': with ranges:
RAMB36_X4Y72:RAMB36_X5Y83
RAMB18_X4Y144:RAMB18_X5Y167
HARD_SYNC_X8Y12:HARD_SYNC_X11Y13
DSP48E2_X6Y144:DSP48E2_X8Y167
SLICE_X29Y360:SLICE_X45Y419
Exclude pblock 'p_X2Y0': with ranges:
RAMB36_X6Y0:RAMB36_X8Y11
RAMB18_X6Y0:RAMB18_X8Y23
HARD_SYNC_X12Y0:HARD_SYNC_X17Y1
DSP48E2_X9Y0:DSP48E2_X13Y23
SLICE_X46Y0:SLICE_X69Y59
Exclude pblock 'p_X2Y1': with ranges:
RAMB36_X6Y12:RAMB36_X8Y23
RAMB18_X6Y24:RAMB18_X8Y47
HARD_SYNC_X12Y2:HARD_SYNC_X17Y3
DSP48E2_X9Y24:DSP48E2_X13Y47
SLICE_X46Y60:SLICE_X69Y119
Exclude pblock 'p_X2Y2': with ranges:
RAMB36_X6Y24:RAMB36_X8Y35
RAMB18_X6Y48:RAMB18_X8Y71
HARD_SYNC_X12Y4:HARD_SYNC_X17Y5
DSP48E2_X9Y48:DSP48E2_X13Y71
SLICE_X46Y120:SLICE_X69Y179
Exclude pblock 'p_X2Y3': with ranges:
RAMB36_X6Y36:RAMB36_X8Y47
RAMB18_X6Y72:RAMB18_X8Y95
HARD_SYNC_X12Y6:HARD_SYNC_X17Y7
DSP48E2_X9Y72:DSP48E2_X13Y95
SLICE_X46Y180:SLICE_X69Y239
Exclude pblock 'p_X2Y4': with ranges:
RAMB36_X6Y48:RAMB36_X8Y59
RAMB18_X6Y96:RAMB18_X8Y119
HARD_SYNC_X12Y8:HARD_SYNC_X17Y9
DSP48E2_X9Y96:DSP48E2_X13Y119
SLICE_X46Y240:SLICE_X69Y299
Exclude pblock 'p_X2Y5': with ranges:
RAMB36_X6Y60:RAMB36_X8Y71
RAMB18_X6Y120:RAMB18_X8Y143
HARD_SYNC_X12Y10:HARD_SYNC_X17Y11
DSP48E2_X9Y120:DSP48E2_X13Y143
SLICE_X46Y300:SLICE_X69Y359
Exclude pblock 'p_X2Y6': with ranges:
RAMB36_X6Y72:RAMB36_X8Y83
RAMB18_X6Y144:RAMB18_X8Y167
HARD_SYNC_X12Y12:HARD_SYNC_X17Y13
DSP48E2_X9Y144:DSP48E2_X13Y167
SLICE_X46Y360:SLICE_X69Y419
Exclude pblock 'p_X3Y0': with ranges:
RAMB36_X9Y1:RAMB36_X12Y11
RAMB18_X9Y2:RAMB18_X12Y23
HARD_SYNC_X18Y0:HARD_SYNC_X25Y1
DSP48E2_X14Y2:DSP48E2_X17Y23
SLICE_X86Y5:SLICE_X95Y59
SLICE_X70Y5:SLICE_X84Y59
Exclude pblock 'p_X3Y1': with ranges:
RAMB36_X9Y13:RAMB36_X12Y23
RAMB18_X9Y26:RAMB18_X12Y47
HARD_SYNC_X18Y2:HARD_SYNC_X25Y3
DSP48E2_X14Y26:DSP48E2_X17Y47
SLICE_X86Y65:SLICE_X95Y119
SLICE_X70Y65:SLICE_X84Y119
Exclude pblock 'p_X3Y2': with ranges:
SYSMONE4_X0Y0:SYSMONE4_X0Y0
RAMB36_X9Y25:RAMB36_X12Y35
RAMB18_X9Y50:RAMB18_X12Y71
HARD_SYNC_X18Y4:HARD_SYNC_X25Y5
DSP48E2_X14Y50:DSP48E2_X17Y71
SLICE_X86Y125:SLICE_X95Y179
SLICE_X85Y150:SLICE_X85Y179
SLICE_X70Y125:SLICE_X84Y179
Exclude pblock 'p_X3Y3': with ranges:
RAMB36_X9Y37:RAMB36_X12Y47
RAMB18_X9Y74:RAMB18_X12Y95
HARD_SYNC_X18Y6:HARD_SYNC_X25Y7
DSP48E2_X14Y74:DSP48E2_X17Y95
SLICE_X86Y185:SLICE_X95Y239
SLICE_X70Y185:SLICE_X84Y239
Exclude pblock 'p_X3Y4': with ranges:
RAMB36_X9Y48:RAMB36_X12Y59
RAMB18_X9Y96:RAMB18_X12Y119
IOB_X0Y208:IOB_X0Y231
HDIO_VREF_X0Y2:HDIO_VREF_X0Y2
HDIO_BIAS_X0Y2:HDIO_BIAS_X0Y2
HDIOLOGIC_S_X0Y24:HDIOLOGIC_S_X0Y35
HDIOLOGIC_M_X0Y24:HDIOLOGIC_M_X0Y35
HDIOBDIFFINBUF_X0Y24:HDIOBDIFFINBUF_X0Y35
HARD_SYNC_X18Y8:HARD_SYNC_X25Y9
GTHE4_COMMON_X1Y1:GTHE4_COMMON_X1Y1
GTHE4_CHANNEL_X1Y4:GTHE4_CHANNEL_X1Y7
DSP48E2_X14Y96:DSP48E2_X17Y119
BUFG_GT_SYNC_X1Y15:BUFG_GT_SYNC_X1Y29
BUFG_GT_X1Y24:BUFG_GT_X1Y47
BUFGCE_HDIO_X0Y4:BUFGCE_HDIO_X1Y5
SLICE_X70Y240:SLICE_X96Y299
Exclude pblock 'p_X3Y5': with ranges:
RAMB36_X9Y60:RAMB36_X12Y71
RAMB18_X9Y120:RAMB18_X12Y143
IOB_X0Y232:IOB_X0Y255
HDIO_VREF_X0Y3:HDIO_VREF_X0Y3
HDIO_BIAS_X0Y3:HDIO_BIAS_X0Y3
HDIOLOGIC_S_X0Y36:HDIOLOGIC_S_X0Y47
HDIOLOGIC_M_X0Y36:HDIOLOGIC_M_X0Y47
HDIOBDIFFINBUF_X0Y36:HDIOBDIFFINBUF_X0Y47
HARD_SYNC_X18Y10:HARD_SYNC_X25Y11
GTHE4_COMMON_X1Y2:GTHE4_COMMON_X1Y2
GTHE4_CHANNEL_X1Y8:GTHE4_CHANNEL_X1Y11
DSP48E2_X14Y120:DSP48E2_X17Y143
BUFG_GT_SYNC_X1Y30:BUFG_GT_SYNC_X1Y44
BUFG_GT_X1Y48:BUFG_GT_X1Y71
BUFGCE_HDIO_X0Y6:BUFGCE_HDIO_X1Y7
SLICE_X70Y300:SLICE_X96Y359
Exclude pblock 'p_X3Y6': with ranges:
RAMB36_X9Y72:RAMB36_X12Y83
RAMB18_X9Y144:RAMB18_X12Y167
IOB_X0Y256:IOB_X0Y279
HDIO_VREF_X0Y4:HDIO_VREF_X0Y4
HDIO_BIAS_X0Y4:HDIO_BIAS_X0Y4
HDIOLOGIC_S_X0Y48:HDIOLOGIC_S_X0Y59
HDIOLOGIC_M_X0Y48:HDIOLOGIC_M_X0Y59
HDIOBDIFFINBUF_X0Y48:HDIOBDIFFINBUF_X0Y59
HARD_SYNC_X18Y12:HARD_SYNC_X25Y13
GTHE4_COMMON_X1Y3:GTHE4_COMMON_X1Y3
GTHE4_CHANNEL_X1Y12:GTHE4_CHANNEL_X1Y15
DSP48E2_X14Y144:DSP48E2_X17Y167
BUFG_GT_SYNC_X1Y45:BUFG_GT_SYNC_X1Y59
BUFG_GT_X1Y72:BUFG_GT_X1Y95
BUFGCE_HDIO_X0Y8:BUFGCE_HDIO_X1Y9
SLICE_X70Y360:SLICE_X96Y419
The unplaced BRAM are constrained as below: (listing maximum of 20 BRAMs per constraint)
Pblock 'p_X2Y6':
Pblock ranges:
RAMB36_X6Y72:RAMB36_X8Y83
RAMB18_X6Y144:RAMB18_X8Y167
HARD_SYNC_X12Y12:HARD_SYNC_X17Y13
DSP48E2_X9Y144:DSP48E2_X13Y167
SLICE_X46Y360:SLICE_X69Y419
  floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_9
  floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_6
  floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_6

  Number of BRAM required by this constraint: 32
  Number of BRAM available in this constraint region: 32
  Number of BRAM blocked in this constraint region: 21
  Utilization = 100%

  Some of the BRAMs are cascaded BRAMs in SYSTOLIC or PIPELINED mode that cannot cross clock region boundaries for timing reasons. This adds additional placement constraints.


ERROR: [Place 30-365] The following macros could not be placed:
floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_6 (RAMB36E2)
	The instance has been constrained to an area with the following utilization (BRAM/DSP/URAM): 90.28/0/0
The total BRAM utilization is 3.564, the total DSP utilization is 0 and the total URAM utilization is 0
A possible reason is high utilization of BRAMs, DSPs, URAMs, or RPMs. Please check user constraints to make sure design is not over-utilized in the constraint areas (if any) keeping in mind some macros require a number of consecutively available sites

Resolution: For technical support on this issue, please visit http://www.xilinx.com/support.
ERROR: [Place 30-859] Some BRAM area constraints are over utilized.

4 or more BRAM failed to place. 
Some BRAM sites are excluded by the following pblocks. Check whether sufficient sites exist for BRAM instances not included in the exclude pblocks.
Exclude pblock 'axi_leaf': with ranges:
RAMB36_X5Y0:RAMB36_X5Y35
RAMB18_X5Y0:RAMB18_X5Y71
HARD_SYNC_X10Y0:HARD_SYNC_X11Y5
DSP48E2_X7Y0:DSP48E2_X8Y71
SLICE_X37Y0:SLICE_X45Y179
Exclude pblock 'p_X0Y3': with ranges:
RAMB36_X0Y36:RAMB36_X3Y47
RAMB18_X0Y72:RAMB18_X3Y95
HARD_SYNC_X0Y6:HARD_SYNC_X7Y7
GTHE4_COMMON_X0Y0:GTHE4_COMMON_X0Y0
GTHE4_CHANNEL_X0Y0:GTHE4_CHANNEL_X0Y3
DSP48E2_X0Y72:DSP48E2_X5Y95
BUFG_GT_SYNC_X0Y0:BUFG_GT_SYNC_X0Y14
BUFG_GT_X0Y0:BUFG_GT_X0Y23
SLICE_X0Y180:SLICE_X28Y239
Exclude pblock 'p_X0Y4': with ranges:
RAMB36_X0Y48:RAMB36_X3Y59
RAMB18_X0Y96:RAMB18_X3Y119
HARD_SYNC_X0Y8:HARD_SYNC_X7Y9
GTHE4_COMMON_X0Y1:GTHE4_COMMON_X0Y1
GTHE4_CHANNEL_X0Y4:GTHE4_CHANNEL_X0Y7
DSP48E2_X0Y96:DSP48E2_X5Y119
BUFG_GT_SYNC_X0Y15:BUFG_GT_SYNC_X0Y29
BUFG_GT_X0Y24:BUFG_GT_X0Y47
SLICE_X0Y240:SLICE_X28Y299
Exclude pblock 'p_X0Y5': with ranges:
RAMB36_X0Y60:RAMB36_X3Y71
RAMB18_X0Y120:RAMB18_X3Y143
HARD_SYNC_X0Y10:HARD_SYNC_X7Y11
GTHE4_COMMON_X0Y2:GTHE4_COMMON_X0Y2
GTHE4_CHANNEL_X0Y8:GTHE4_CHANNEL_X0Y11
DSP48E2_X0Y120:DSP48E2_X5Y143
BUFG_GT_SYNC_X0Y30:BUFG_GT_SYNC_X0Y44
BUFG_GT_X0Y48:BUFG_GT_X0Y71
SLICE_X0Y300:SLICE_X28Y359
Exclude pblock 'p_X0Y6': with ranges:
RAMB36_X0Y72:RAMB36_X3Y83
RAMB18_X0Y144:RAMB18_X3Y167
HARD_SYNC_X0Y12:HARD_SYNC_X7Y13
GTHE4_COMMON_X0Y3:GTHE4_COMMON_X0Y3
GTHE4_CHANNEL_X0Y12:GTHE4_CHANNEL_X0Y15
DSP48E2_X0Y144:DSP48E2_X5Y167
BUFG_GT_SYNC_X0Y45:BUFG_GT_SYNC_X0Y59
BUFG_GT_X0Y72:BUFG_GT_X0Y95
SLICE_X0Y360:SLICE_X28Y419
Exclude pblock 'p_X1Y3': with ranges:
RAMB36_X4Y36:RAMB36_X5Y47
RAMB18_X4Y72:RAMB18_X5Y95
HARD_SYNC_X8Y6:HARD_SYNC_X11Y7
DSP48E2_X6Y72:DSP48E2_X8Y95
SLICE_X29Y180:SLICE_X45Y239
Exclude pblock 'p_X1Y4': with ranges:
RAMB36_X4Y48:RAMB36_X5Y59
RAMB18_X4Y96:RAMB18_X5Y119
HARD_SYNC_X8Y8:HARD_SYNC_X11Y9
DSP48E2_X6Y96:DSP48E2_X8Y119
SLICE_X29Y240:SLICE_X45Y299
Exclude pblock 'p_X1Y5': with ranges:
RAMB36_X4Y60:RAMB36_X5Y71
RAMB18_X4Y120:RAMB18_X5Y143
HARD_SYNC_X8Y10:HARD_SYNC_X11Y11
DSP48E2_X6Y120:DSP48E2_X8Y143
SLICE_X29Y300:SLICE_X45Y359
Exclude pblock 'p_X1Y6': with ranges:
RAMB36_X4Y72:RAMB36_X5Y83
RAMB18_X4Y144:RAMB18_X5Y167
HARD_SYNC_X8Y12:HARD_SYNC_X11Y13
DSP48E2_X6Y144:DSP48E2_X8Y167
SLICE_X29Y360:SLICE_X45Y419
Exclude pblock 'p_X2Y0': with ranges:
RAMB36_X6Y0:RAMB36_X8Y11
RAMB18_X6Y0:RAMB18_X8Y23
HARD_SYNC_X12Y0:HARD_SYNC_X17Y1
DSP48E2_X9Y0:DSP48E2_X13Y23
SLICE_X46Y0:SLICE_X69Y59
Exclude pblock 'p_X2Y1': with ranges:
RAMB36_X6Y12:RAMB36_X8Y23
RAMB18_X6Y24:RAMB18_X8Y47
HARD_SYNC_X12Y2:HARD_SYNC_X17Y3
DSP48E2_X9Y24:DSP48E2_X13Y47
SLICE_X46Y60:SLICE_X69Y119
Exclude pblock 'p_X2Y2': with ranges:
RAMB36_X6Y24:RAMB36_X8Y35
RAMB18_X6Y48:RAMB18_X8Y71
HARD_SYNC_X12Y4:HARD_SYNC_X17Y5
DSP48E2_X9Y48:DSP48E2_X13Y71
SLICE_X46Y120:SLICE_X69Y179
Exclude pblock 'p_X2Y3': with ranges:
RAMB36_X6Y36:RAMB36_X8Y47
RAMB18_X6Y72:RAMB18_X8Y95
HARD_SYNC_X12Y6:HARD_SYNC_X17Y7
DSP48E2_X9Y72:DSP48E2_X13Y95
SLICE_X46Y180:SLICE_X69Y239
Exclude pblock 'p_X2Y4': with ranges:
RAMB36_X6Y48:RAMB36_X8Y59
RAMB18_X6Y96:RAMB18_X8Y119
HARD_SYNC_X12Y8:HARD_SYNC_X17Y9
DSP48E2_X9Y96:DSP48E2_X13Y119
SLICE_X46Y240:SLICE_X69Y299
Exclude pblock 'p_X2Y5': with ranges:
RAMB36_X6Y60:RAMB36_X8Y71
RAMB18_X6Y120:RAMB18_X8Y143
HARD_SYNC_X12Y10:HARD_SYNC_X17Y11
DSP48E2_X9Y120:DSP48E2_X13Y143
SLICE_X46Y300:SLICE_X69Y359
Exclude pblock 'p_X2Y6': with ranges:
RAMB36_X6Y72:RAMB36_X8Y83
RAMB18_X6Y144:RAMB18_X8Y167
HARD_SYNC_X12Y12:HARD_SYNC_X17Y13
DSP48E2_X9Y144:DSP48E2_X13Y167
SLICE_X46Y360:SLICE_X69Y419
Exclude pblock 'p_X3Y0': with ranges:
RAMB36_X9Y1:RAMB36_X12Y11
RAMB18_X9Y2:RAMB18_X12Y23
HARD_SYNC_X18Y0:HARD_SYNC_X25Y1
DSP48E2_X14Y2:DSP48E2_X17Y23
SLICE_X86Y5:SLICE_X95Y59
SLICE_X70Y5:SLICE_X84Y59
Exclude pblock 'p_X3Y1': with ranges:
RAMB36_X9Y13:RAMB36_X12Y23
RAMB18_X9Y26:RAMB18_X12Y47
HARD_SYNC_X18Y2:HARD_SYNC_X25Y3
DSP48E2_X14Y26:DSP48E2_X17Y47
SLICE_X86Y65:SLICE_X95Y119
SLICE_X70Y65:SLICE_X84Y119
Exclude pblock 'p_X3Y2': with ranges:
SYSMONE4_X0Y0:SYSMONE4_X0Y0
RAMB36_X9Y25:RAMB36_X12Y35
RAMB18_X9Y50:RAMB18_X12Y71
HARD_SYNC_X18Y4:HARD_SYNC_X25Y5
DSP48E2_X14Y50:DSP48E2_X17Y71
SLICE_X86Y125:SLICE_X95Y179
SLICE_X85Y150:SLICE_X85Y179
SLICE_X70Y125:SLICE_X84Y179
Exclude pblock 'p_X3Y3': with ranges:
RAMB36_X9Y37:RAMB36_X12Y47
RAMB18_X9Y74:RAMB18_X12Y95
HARD_SYNC_X18Y6:HARD_SYNC_X25Y7
DSP48E2_X14Y74:DSP48E2_X17Y95
SLICE_X86Y185:SLICE_X95Y239
SLICE_X70Y185:SLICE_X84Y239
Exclude pblock 'p_X3Y4': with ranges:
RAMB36_X9Y48:RAMB36_X12Y59
RAMB18_X9Y96:RAMB18_X12Y119
IOB_X0Y208:IOB_X0Y231
HDIO_VREF_X0Y2:HDIO_VREF_X0Y2
HDIO_BIAS_X0Y2:HDIO_BIAS_X0Y2
HDIOLOGIC_S_X0Y24:HDIOLOGIC_S_X0Y35
HDIOLOGIC_M_X0Y24:HDIOLOGIC_M_X0Y35
HDIOBDIFFINBUF_X0Y24:HDIOBDIFFINBUF_X0Y35
HARD_SYNC_X18Y8:HARD_SYNC_X25Y9
GTHE4_COMMON_X1Y1:GTHE4_COMMON_X1Y1
GTHE4_CHANNEL_X1Y4:GTHE4_CHANNEL_X1Y7
DSP48E2_X14Y96:DSP48E2_X17Y119
BUFG_GT_SYNC_X1Y15:BUFG_GT_SYNC_X1Y29
BUFG_GT_X1Y24:BUFG_GT_X1Y47
BUFGCE_HDIO_X0Y4:BUFGCE_HDIO_X1Y5
SLICE_X70Y240:SLICE_X96Y299
Exclude pblock 'p_X3Y5': with ranges:
RAMB36_X9Y60:RAMB36_X12Y71
RAMB18_X9Y120:RAMB18_X12Y143
IOB_X0Y232:IOB_X0Y255
HDIO_VREF_X0Y3:HDIO_VREF_X0Y3
HDIO_BIAS_X0Y3:HDIO_BIAS_X0Y3
HDIOLOGIC_S_X0Y36:HDIOLOGIC_S_X0Y47
HDIOLOGIC_M_X0Y36:HDIOLOGIC_M_X0Y47
HDIOBDIFFINBUF_X0Y36:HDIOBDIFFINBUF_X0Y47
HARD_SYNC_X18Y10:HARD_SYNC_X25Y11
GTHE4_COMMON_X1Y2:GTHE4_COMMON_X1Y2
GTHE4_CHANNEL_X1Y8:GTHE4_CHANNEL_X1Y11
DSP48E2_X14Y120:DSP48E2_X17Y143
BUFG_GT_SYNC_X1Y30:BUFG_GT_SYNC_X1Y44
BUFG_GT_X1Y48:BUFG_GT_X1Y71
BUFGCE_HDIO_X0Y6:BUFGCE_HDIO_X1Y7
SLICE_X70Y300:SLICE_X96Y359
Exclude pblock 'p_X3Y6': with ranges:
RAMB36_X9Y72:RAMB36_X12Y83
RAMB18_X9Y144:RAMB18_X12Y167
IOB_X0Y256:IOB_X0Y279
HDIO_VREF_X0Y4:HDIO_VREF_X0Y4
HDIO_BIAS_X0Y4:HDIO_BIAS_X0Y4
HDIOLOGIC_S_X0Y48:HDIOLOGIC_S_X0Y59
HDIOLOGIC_M_X0Y48:HDIOLOGIC_M_X0Y59
HDIOBDIFFINBUF_X0Y48:HDIOBDIFFINBUF_X0Y59
HARD_SYNC_X18Y12:HARD_SYNC_X25Y13
GTHE4_COMMON_X1Y3:GTHE4_COMMON_X1Y3
GTHE4_CHANNEL_X1Y12:GTHE4_CHANNEL_X1Y15
DSP48E2_X14Y144:DSP48E2_X17Y167
BUFG_GT_SYNC_X1Y45:BUFG_GT_SYNC_X1Y59
BUFG_GT_X1Y72:BUFG_GT_X1Y95
BUFGCE_HDIO_X0Y8:BUFGCE_HDIO_X1Y9
SLICE_X70Y360:SLICE_X96Y419
The unplaced BRAM are constrained as below: (listing maximum of 20 BRAMs per constraint)
Pblock 'p_X2Y6':
Pblock ranges:
RAMB36_X6Y72:RAMB36_X8Y83
RAMB18_X6Y144:RAMB18_X8Y167
HARD_SYNC_X12Y12:HARD_SYNC_X17Y13
DSP48E2_X9Y144:DSP48E2_X13Y167
SLICE_X46Y360:SLICE_X69Y419
  floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_9
  floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_6
  floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_6
  floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_6

  Number of BRAM required by this constraint: 32
  Number of BRAM available in this constraint region: 32
  Number of BRAM blocked in this constraint region: 21
  Utilization = 100%

  Some of the BRAMs are cascaded BRAMs in SYSTOLIC or PIPELINED mode that cannot cross clock region boundaries for timing reasons. This adds additional placement constraints.


ERROR: [Place 30-365] The following macros could not be placed:
floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_6 (RAMB36E2)
	The instance has been constrained to an area with the following utilization (BRAM/DSP/URAM): 90.28/0/0
The total BRAM utilization is 3.564, the total DSP utilization is 0 and the total URAM utilization is 0
A possible reason is high utilization of BRAMs, DSPs, URAMs, or RPMs. Please check user constraints to make sure design is not over-utilized in the constraint areas (if any) keeping in mind some macros require a number of consecutively available sites

Resolution: For technical support on this issue, please visit http://www.xilinx.com/support.
ERROR: [Place 30-859] Some BRAM area constraints are over utilized.

1 or more BRAM failed to place. 
Some BRAM sites are excluded by the following pblocks. Check whether sufficient sites exist for BRAM instances not included in the exclude pblocks.
Exclude pblock 'axi_leaf': with ranges:
RAMB36_X5Y0:RAMB36_X5Y35
RAMB18_X5Y0:RAMB18_X5Y71
HARD_SYNC_X10Y0:HARD_SYNC_X11Y5
DSP48E2_X7Y0:DSP48E2_X8Y71
SLICE_X37Y0:SLICE_X45Y179
Exclude pblock 'p_X0Y3': with ranges:
RAMB36_X0Y36:RAMB36_X3Y47
RAMB18_X0Y72:RAMB18_X3Y95
HARD_SYNC_X0Y6:HARD_SYNC_X7Y7
GTHE4_COMMON_X0Y0:GTHE4_COMMON_X0Y0
GTHE4_CHANNEL_X0Y0:GTHE4_CHANNEL_X0Y3
DSP48E2_X0Y72:DSP48E2_X5Y95
BUFG_GT_SYNC_X0Y0:BUFG_GT_SYNC_X0Y14
BUFG_GT_X0Y0:BUFG_GT_X0Y23
SLICE_X0Y180:SLICE_X28Y239
Exclude pblock 'p_X0Y4': with ranges:
RAMB36_X0Y48:RAMB36_X3Y59
RAMB18_X0Y96:RAMB18_X3Y119
HARD_SYNC_X0Y8:HARD_SYNC_X7Y9
GTHE4_COMMON_X0Y1:GTHE4_COMMON_X0Y1
GTHE4_CHANNEL_X0Y4:GTHE4_CHANNEL_X0Y7
DSP48E2_X0Y96:DSP48E2_X5Y119
BUFG_GT_SYNC_X0Y15:BUFG_GT_SYNC_X0Y29
BUFG_GT_X0Y24:BUFG_GT_X0Y47
SLICE_X0Y240:SLICE_X28Y299
Exclude pblock 'p_X0Y5': with ranges:
RAMB36_X0Y60:RAMB36_X3Y71
RAMB18_X0Y120:RAMB18_X3Y143
HARD_SYNC_X0Y10:HARD_SYNC_X7Y11
GTHE4_COMMON_X0Y2:GTHE4_COMMON_X0Y2
GTHE4_CHANNEL_X0Y8:GTHE4_CHANNEL_X0Y11
DSP48E2_X0Y120:DSP48E2_X5Y143
BUFG_GT_SYNC_X0Y30:BUFG_GT_SYNC_X0Y44
BUFG_GT_X0Y48:BUFG_GT_X0Y71
SLICE_X0Y300:SLICE_X28Y359
Exclude pblock 'p_X0Y6': with ranges:
RAMB36_X0Y72:RAMB36_X3Y83
RAMB18_X0Y144:RAMB18_X3Y167
HARD_SYNC_X0Y12:HARD_SYNC_X7Y13
GTHE4_COMMON_X0Y3:GTHE4_COMMON_X0Y3
GTHE4_CHANNEL_X0Y12:GTHE4_CHANNEL_X0Y15
DSP48E2_X0Y144:DSP48E2_X5Y167
BUFG_GT_SYNC_X0Y45:BUFG_GT_SYNC_X0Y59
BUFG_GT_X0Y72:BUFG_GT_X0Y95
SLICE_X0Y360:SLICE_X28Y419
Exclude pblock 'p_X1Y3': with ranges:
RAMB36_X4Y36:RAMB36_X5Y47
RAMB18_X4Y72:RAMB18_X5Y95
HARD_SYNC_X8Y6:HARD_SYNC_X11Y7
DSP48E2_X6Y72:DSP48E2_X8Y95
SLICE_X29Y180:SLICE_X45Y239
Exclude pblock 'p_X1Y4': with ranges:
RAMB36_X4Y48:RAMB36_X5Y59
RAMB18_X4Y96:RAMB18_X5Y119
HARD_SYNC_X8Y8:HARD_SYNC_X11Y9
DSP48E2_X6Y96:DSP48E2_X8Y119
SLICE_X29Y240:SLICE_X45Y299
Exclude pblock 'p_X1Y5': with ranges:
RAMB36_X4Y60:RAMB36_X5Y71
RAMB18_X4Y120:RAMB18_X5Y143
HARD_SYNC_X8Y10:HARD_SYNC_X11Y11
DSP48E2_X6Y120:DSP48E2_X8Y143
SLICE_X29Y300:SLICE_X45Y359
Exclude pblock 'p_X1Y6': with ranges:
RAMB36_X4Y72:RAMB36_X5Y83
RAMB18_X4Y144:RAMB18_X5Y167
HARD_SYNC_X8Y12:HARD_SYNC_X11Y13
DSP48E2_X6Y144:DSP48E2_X8Y167
SLICE_X29Y360:SLICE_X45Y419
Exclude pblock 'p_X2Y0': with ranges:
RAMB36_X6Y0:RAMB36_X8Y11
RAMB18_X6Y0:RAMB18_X8Y23
HARD_SYNC_X12Y0:HARD_SYNC_X17Y1
DSP48E2_X9Y0:DSP48E2_X13Y23
SLICE_X46Y0:SLICE_X69Y59
Exclude pblock 'p_X2Y1': with ranges:
RAMB36_X6Y12:RAMB36_X8Y23
RAMB18_X6Y24:RAMB18_X8Y47
HARD_SYNC_X12Y2:HARD_SYNC_X17Y3
DSP48E2_X9Y24:DSP48E2_X13Y47
SLICE_X46Y60:SLICE_X69Y119
Exclude pblock 'p_X2Y2': with ranges:
RAMB36_X6Y24:RAMB36_X8Y35
RAMB18_X6Y48:RAMB18_X8Y71
HARD_SYNC_X12Y4:HARD_SYNC_X17Y5
DSP48E2_X9Y48:DSP48E2_X13Y71
SLICE_X46Y120:SLICE_X69Y179
Exclude pblock 'p_X2Y3': with ranges:
RAMB36_X6Y36:RAMB36_X8Y47
RAMB18_X6Y72:RAMB18_X8Y95
HARD_SYNC_X12Y6:HARD_SYNC_X17Y7
DSP48E2_X9Y72:DSP48E2_X13Y95
SLICE_X46Y180:SLICE_X69Y239
Exclude pblock 'p_X2Y4': with ranges:
RAMB36_X6Y48:RAMB36_X8Y59
RAMB18_X6Y96:RAMB18_X8Y119
HARD_SYNC_X12Y8:HARD_SYNC_X17Y9
DSP48E2_X9Y96:DSP48E2_X13Y119
SLICE_X46Y240:SLICE_X69Y299
Exclude pblock 'p_X2Y5': with ranges:
RAMB36_X6Y60:RAMB36_X8Y71
RAMB18_X6Y120:RAMB18_X8Y143
HARD_SYNC_X12Y10:HARD_SYNC_X17Y11
DSP48E2_X9Y120:DSP48E2_X13Y143
SLICE_X46Y300:SLICE_X69Y359
Exclude pblock 'p_X2Y6': with ranges:
RAMB36_X6Y72:RAMB36_X8Y83
RAMB18_X6Y144:RAMB18_X8Y167
HARD_SYNC_X12Y12:HARD_SYNC_X17Y13
DSP48E2_X9Y144:DSP48E2_X13Y167
SLICE_X46Y360:SLICE_X69Y419
Exclude pblock 'p_X3Y0': with ranges:
RAMB36_X9Y1:RAMB36_X12Y11
RAMB18_X9Y2:RAMB18_X12Y23
HARD_SYNC_X18Y0:HARD_SYNC_X25Y1
DSP48E2_X14Y2:DSP48E2_X17Y23
SLICE_X86Y5:SLICE_X95Y59
SLICE_X70Y5:SLICE_X84Y59
Exclude pblock 'p_X3Y1': with ranges:
RAMB36_X9Y13:RAMB36_X12Y23
RAMB18_X9Y26:RAMB18_X12Y47
HARD_SYNC_X18Y2:HARD_SYNC_X25Y3
DSP48E2_X14Y26:DSP48E2_X17Y47
SLICE_X86Y65:SLICE_X95Y119
SLICE_X70Y65:SLICE_X84Y119
Exclude pblock 'p_X3Y2': with ranges:
SYSMONE4_X0Y0:SYSMONE4_X0Y0
RAMB36_X9Y25:RAMB36_X12Y35
RAMB18_X9Y50:RAMB18_X12Y71
HARD_SYNC_X18Y4:HARD_SYNC_X25Y5
DSP48E2_X14Y50:DSP48E2_X17Y71
SLICE_X86Y125:SLICE_X95Y179
SLICE_X85Y150:SLICE_X85Y179
SLICE_X70Y125:SLICE_X84Y179
Exclude pblock 'p_X3Y3': with ranges:
RAMB36_X9Y37:RAMB36_X12Y47
RAMB18_X9Y74:RAMB18_X12Y95
HARD_SYNC_X18Y6:HARD_SYNC_X25Y7
DSP48E2_X14Y74:DSP48E2_X17Y95
SLICE_X86Y185:SLICE_X95Y239
SLICE_X70Y185:SLICE_X84Y239
Exclude pblock 'p_X3Y4': with ranges:
RAMB36_X9Y48:RAMB36_X12Y59
RAMB18_X9Y96:RAMB18_X12Y119
IOB_X0Y208:IOB_X0Y231
HDIO_VREF_X0Y2:HDIO_VREF_X0Y2
HDIO_BIAS_X0Y2:HDIO_BIAS_X0Y2
HDIOLOGIC_S_X0Y24:HDIOLOGIC_S_X0Y35
HDIOLOGIC_M_X0Y24:HDIOLOGIC_M_X0Y35
HDIOBDIFFINBUF_X0Y24:HDIOBDIFFINBUF_X0Y35
HARD_SYNC_X18Y8:HARD_SYNC_X25Y9
GTHE4_COMMON_X1Y1:GTHE4_COMMON_X1Y1
GTHE4_CHANNEL_X1Y4:GTHE4_CHANNEL_X1Y7
DSP48E2_X14Y96:DSP48E2_X17Y119
BUFG_GT_SYNC_X1Y15:BUFG_GT_SYNC_X1Y29
BUFG_GT_X1Y24:BUFG_GT_X1Y47
BUFGCE_HDIO_X0Y4:BUFGCE_HDIO_X1Y5
SLICE_X70Y240:SLICE_X96Y299
Exclude pblock 'p_X3Y5': with ranges:
RAMB36_X9Y60:RAMB36_X12Y71
RAMB18_X9Y120:RAMB18_X12Y143
IOB_X0Y232:IOB_X0Y255
HDIO_VREF_X0Y3:HDIO_VREF_X0Y3
HDIO_BIAS_X0Y3:HDIO_BIAS_X0Y3
HDIOLOGIC_S_X0Y36:HDIOLOGIC_S_X0Y47
HDIOLOGIC_M_X0Y36:HDIOLOGIC_M_X0Y47
HDIOBDIFFINBUF_X0Y36:HDIOBDIFFINBUF_X0Y47
HARD_SYNC_X18Y10:HARD_SYNC_X25Y11
GTHE4_COMMON_X1Y2:GTHE4_COMMON_X1Y2
GTHE4_CHANNEL_X1Y8:GTHE4_CHANNEL_X1Y11
DSP48E2_X14Y120:DSP48E2_X17Y143
BUFG_GT_SYNC_X1Y30:BUFG_GT_SYNC_X1Y44
BUFG_GT_X1Y48:BUFG_GT_X1Y71
BUFGCE_HDIO_X0Y6:BUFGCE_HDIO_X1Y7
SLICE_X70Y300:SLICE_X96Y359
Exclude pblock 'p_X3Y6': with ranges:
RAMB36_X9Y72:RAMB36_X12Y83
RAMB18_X9Y144:RAMB18_X12Y167
IOB_X0Y256:IOB_X0Y279
HDIO_VREF_X0Y4:HDIO_VREF_X0Y4
HDIO_BIAS_X0Y4:HDIO_BIAS_X0Y4
HDIOLOGIC_S_X0Y48:HDIOLOGIC_S_X0Y59
HDIOLOGIC_M_X0Y48:HDIOLOGIC_M_X0Y59
HDIOBDIFFINBUF_X0Y48:HDIOBDIFFINBUF_X0Y59
HARD_SYNC_X18Y12:HARD_SYNC_X25Y13
GTHE4_COMMON_X1Y3:GTHE4_COMMON_X1Y3
GTHE4_CHANNEL_X1Y12:GTHE4_CHANNEL_X1Y15
DSP48E2_X14Y144:DSP48E2_X17Y167
BUFG_GT_SYNC_X1Y45:BUFG_GT_SYNC_X1Y59
BUFG_GT_X1Y72:BUFG_GT_X1Y95
BUFGCE_HDIO_X0Y8:BUFGCE_HDIO_X1Y9
SLICE_X70Y360:SLICE_X96Y419
The unplaced BRAM are constrained as below: (listing maximum of 20 BRAMs per constraint)
Pblock 'p_X2Y5':
Pblock ranges:
RAMB36_X6Y60:RAMB36_X8Y71
RAMB18_X6Y120:RAMB18_X8Y143
HARD_SYNC_X12Y10:HARD_SYNC_X17Y11
DSP48E2_X9Y120:DSP48E2_X13Y143
SLICE_X46Y300:SLICE_X69Y359
  floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_31

  Number of BRAM required by this constraint: 32
  Number of BRAM available in this constraint region: 32
  Number of BRAM blocked in this constraint region: 13
  Utilization = 100%

  Some of the BRAMs are cascaded BRAMs in SYSTOLIC or PIPELINED mode that cannot cross clock region boundaries for timing reasons. This adds additional placement constraints.


ERROR: [Place 30-365] The following macros could not be placed:
floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_31 (RAMB36E2)
	The instance has been constrained to an area with the following utilization (BRAM/DSP/URAM): 90.28/0/0
The total BRAM utilization is 3.564, the total DSP utilization is 0 and the total URAM utilization is 0
A possible reason is high utilization of BRAMs, DSPs, URAMs, or RPMs. Please check user constraints to make sure design is not over-utilized in the constraint areas (if any) keeping in mind some macros require a number of consecutively available sites

Resolution: For technical support on this issue, please visit http://www.xilinx.com/support.
ERROR: [Place 30-859] Some BRAM area constraints are over utilized.

2 or more BRAM failed to place. 
Some BRAM sites are excluded by the following pblocks. Check whether sufficient sites exist for BRAM instances not included in the exclude pblocks.
Exclude pblock 'axi_leaf': with ranges:
RAMB36_X5Y0:RAMB36_X5Y35
RAMB18_X5Y0:RAMB18_X5Y71
HARD_SYNC_X10Y0:HARD_SYNC_X11Y5
DSP48E2_X7Y0:DSP48E2_X8Y71
SLICE_X37Y0:SLICE_X45Y179
Exclude pblock 'p_X0Y3': with ranges:
RAMB36_X0Y36:RAMB36_X3Y47
RAMB18_X0Y72:RAMB18_X3Y95
HARD_SYNC_X0Y6:HARD_SYNC_X7Y7
GTHE4_COMMON_X0Y0:GTHE4_COMMON_X0Y0
GTHE4_CHANNEL_X0Y0:GTHE4_CHANNEL_X0Y3
DSP48E2_X0Y72:DSP48E2_X5Y95
BUFG_GT_SYNC_X0Y0:BUFG_GT_SYNC_X0Y14
BUFG_GT_X0Y0:BUFG_GT_X0Y23
SLICE_X0Y180:SLICE_X28Y239
Exclude pblock 'p_X0Y4': with ranges:
RAMB36_X0Y48:RAMB36_X3Y59
RAMB18_X0Y96:RAMB18_X3Y119
HARD_SYNC_X0Y8:HARD_SYNC_X7Y9
GTHE4_COMMON_X0Y1:GTHE4_COMMON_X0Y1
GTHE4_CHANNEL_X0Y4:GTHE4_CHANNEL_X0Y7
DSP48E2_X0Y96:DSP48E2_X5Y119
BUFG_GT_SYNC_X0Y15:BUFG_GT_SYNC_X0Y29
BUFG_GT_X0Y24:BUFG_GT_X0Y47
SLICE_X0Y240:SLICE_X28Y299
Exclude pblock 'p_X0Y5': with ranges:
RAMB36_X0Y60:RAMB36_X3Y71
RAMB18_X0Y120:RAMB18_X3Y143
HARD_SYNC_X0Y10:HARD_SYNC_X7Y11
GTHE4_COMMON_X0Y2:GTHE4_COMMON_X0Y2
GTHE4_CHANNEL_X0Y8:GTHE4_CHANNEL_X0Y11
DSP48E2_X0Y120:DSP48E2_X5Y143
BUFG_GT_SYNC_X0Y30:BUFG_GT_SYNC_X0Y44
BUFG_GT_X0Y48:BUFG_GT_X0Y71
SLICE_X0Y300:SLICE_X28Y359
Exclude pblock 'p_X0Y6': with ranges:
RAMB36_X0Y72:RAMB36_X3Y83
RAMB18_X0Y144:RAMB18_X3Y167
HARD_SYNC_X0Y12:HARD_SYNC_X7Y13
GTHE4_COMMON_X0Y3:GTHE4_COMMON_X0Y3
GTHE4_CHANNEL_X0Y12:GTHE4_CHANNEL_X0Y15
DSP48E2_X0Y144:DSP48E2_X5Y167
BUFG_GT_SYNC_X0Y45:BUFG_GT_SYNC_X0Y59
BUFG_GT_X0Y72:BUFG_GT_X0Y95
SLICE_X0Y360:SLICE_X28Y419
Exclude pblock 'p_X1Y3': with ranges:
RAMB36_X4Y36:RAMB36_X5Y47
RAMB18_X4Y72:RAMB18_X5Y95
HARD_SYNC_X8Y6:HARD_SYNC_X11Y7
DSP48E2_X6Y72:DSP48E2_X8Y95
SLICE_X29Y180:SLICE_X45Y239
Exclude pblock 'p_X1Y4': with ranges:
RAMB36_X4Y48:RAMB36_X5Y59
RAMB18_X4Y96:RAMB18_X5Y119
HARD_SYNC_X8Y8:HARD_SYNC_X11Y9
DSP48E2_X6Y96:DSP48E2_X8Y119
SLICE_X29Y240:SLICE_X45Y299
Exclude pblock 'p_X1Y5': with ranges:
RAMB36_X4Y60:RAMB36_X5Y71
RAMB18_X4Y120:RAMB18_X5Y143
HARD_SYNC_X8Y10:HARD_SYNC_X11Y11
DSP48E2_X6Y120:DSP48E2_X8Y143
SLICE_X29Y300:SLICE_X45Y359
Exclude pblock 'p_X1Y6': with ranges:
RAMB36_X4Y72:RAMB36_X5Y83
RAMB18_X4Y144:RAMB18_X5Y167
HARD_SYNC_X8Y12:HARD_SYNC_X11Y13
DSP48E2_X6Y144:DSP48E2_X8Y167
SLICE_X29Y360:SLICE_X45Y419
Exclude pblock 'p_X2Y0': with ranges:
RAMB36_X6Y0:RAMB36_X8Y11
RAMB18_X6Y0:RAMB18_X8Y23
HARD_SYNC_X12Y0:HARD_SYNC_X17Y1
DSP48E2_X9Y0:DSP48E2_X13Y23
SLICE_X46Y0:SLICE_X69Y59
Exclude pblock 'p_X2Y1': with ranges:
RAMB36_X6Y12:RAMB36_X8Y23
RAMB18_X6Y24:RAMB18_X8Y47
HARD_SYNC_X12Y2:HARD_SYNC_X17Y3
DSP48E2_X9Y24:DSP48E2_X13Y47
SLICE_X46Y60:SLICE_X69Y119
Exclude pblock 'p_X2Y2': with ranges:
RAMB36_X6Y24:RAMB36_X8Y35
RAMB18_X6Y48:RAMB18_X8Y71
HARD_SYNC_X12Y4:HARD_SYNC_X17Y5
DSP48E2_X9Y48:DSP48E2_X13Y71
SLICE_X46Y120:SLICE_X69Y179
Exclude pblock 'p_X2Y3': with ranges:
RAMB36_X6Y36:RAMB36_X8Y47
RAMB18_X6Y72:RAMB18_X8Y95
HARD_SYNC_X12Y6:HARD_SYNC_X17Y7
DSP48E2_X9Y72:DSP48E2_X13Y95
SLICE_X46Y180:SLICE_X69Y239
Exclude pblock 'p_X2Y4': with ranges:
RAMB36_X6Y48:RAMB36_X8Y59
RAMB18_X6Y96:RAMB18_X8Y119
HARD_SYNC_X12Y8:HARD_SYNC_X17Y9
DSP48E2_X9Y96:DSP48E2_X13Y119
SLICE_X46Y240:SLICE_X69Y299
Exclude pblock 'p_X2Y5': with ranges:
RAMB36_X6Y60:RAMB36_X8Y71
RAMB18_X6Y120:RAMB18_X8Y143
HARD_SYNC_X12Y10:HARD_SYNC_X17Y11
DSP48E2_X9Y120:DSP48E2_X13Y143
SLICE_X46Y300:SLICE_X69Y359
Exclude pblock 'p_X2Y6': with ranges:
RAMB36_X6Y72:RAMB36_X8Y83
RAMB18_X6Y144:RAMB18_X8Y167
HARD_SYNC_X12Y12:HARD_SYNC_X17Y13
DSP48E2_X9Y144:DSP48E2_X13Y167
SLICE_X46Y360:SLICE_X69Y419
Exclude pblock 'p_X3Y0': with ranges:
RAMB36_X9Y1:RAMB36_X12Y11
RAMB18_X9Y2:RAMB18_X12Y23
HARD_SYNC_X18Y0:HARD_SYNC_X25Y1
DSP48E2_X14Y2:DSP48E2_X17Y23
SLICE_X86Y5:SLICE_X95Y59
SLICE_X70Y5:SLICE_X84Y59
Exclude pblock 'p_X3Y1': with ranges:
RAMB36_X9Y13:RAMB36_X12Y23
RAMB18_X9Y26:RAMB18_X12Y47
HARD_SYNC_X18Y2:HARD_SYNC_X25Y3
DSP48E2_X14Y26:DSP48E2_X17Y47
SLICE_X86Y65:SLICE_X95Y119
SLICE_X70Y65:SLICE_X84Y119
Exclude pblock 'p_X3Y2': with ranges:
SYSMONE4_X0Y0:SYSMONE4_X0Y0
RAMB36_X9Y25:RAMB36_X12Y35
RAMB18_X9Y50:RAMB18_X12Y71
HARD_SYNC_X18Y4:HARD_SYNC_X25Y5
DSP48E2_X14Y50:DSP48E2_X17Y71
SLICE_X86Y125:SLICE_X95Y179
SLICE_X85Y150:SLICE_X85Y179
SLICE_X70Y125:SLICE_X84Y179
Exclude pblock 'p_X3Y3': with ranges:
RAMB36_X9Y37:RAMB36_X12Y47
RAMB18_X9Y74:RAMB18_X12Y95
HARD_SYNC_X18Y6:HARD_SYNC_X25Y7
DSP48E2_X14Y74:DSP48E2_X17Y95
SLICE_X86Y185:SLICE_X95Y239
SLICE_X70Y185:SLICE_X84Y239
Exclude pblock 'p_X3Y4': with ranges:
RAMB36_X9Y48:RAMB36_X12Y59
RAMB18_X9Y96:RAMB18_X12Y119
IOB_X0Y208:IOB_X0Y231
HDIO_VREF_X0Y2:HDIO_VREF_X0Y2
HDIO_BIAS_X0Y2:HDIO_BIAS_X0Y2
HDIOLOGIC_S_X0Y24:HDIOLOGIC_S_X0Y35
HDIOLOGIC_M_X0Y24:HDIOLOGIC_M_X0Y35
HDIOBDIFFINBUF_X0Y24:HDIOBDIFFINBUF_X0Y35
HARD_SYNC_X18Y8:HARD_SYNC_X25Y9
GTHE4_COMMON_X1Y1:GTHE4_COMMON_X1Y1
GTHE4_CHANNEL_X1Y4:GTHE4_CHANNEL_X1Y7
DSP48E2_X14Y96:DSP48E2_X17Y119
BUFG_GT_SYNC_X1Y15:BUFG_GT_SYNC_X1Y29
BUFG_GT_X1Y24:BUFG_GT_X1Y47
BUFGCE_HDIO_X0Y4:BUFGCE_HDIO_X1Y5
SLICE_X70Y240:SLICE_X96Y299
Exclude pblock 'p_X3Y5': with ranges:
RAMB36_X9Y60:RAMB36_X12Y71
RAMB18_X9Y120:RAMB18_X12Y143
IOB_X0Y232:IOB_X0Y255
HDIO_VREF_X0Y3:HDIO_VREF_X0Y3
HDIO_BIAS_X0Y3:HDIO_BIAS_X0Y3
HDIOLOGIC_S_X0Y36:HDIOLOGIC_S_X0Y47
HDIOLOGIC_M_X0Y36:HDIOLOGIC_M_X0Y47
HDIOBDIFFINBUF_X0Y36:HDIOBDIFFINBUF_X0Y47
HARD_SYNC_X18Y10:HARD_SYNC_X25Y11
GTHE4_COMMON_X1Y2:GTHE4_COMMON_X1Y2
GTHE4_CHANNEL_X1Y8:GTHE4_CHANNEL_X1Y11
DSP48E2_X14Y120:DSP48E2_X17Y143
BUFG_GT_SYNC_X1Y30:BUFG_GT_SYNC_X1Y44
BUFG_GT_X1Y48:BUFG_GT_X1Y71
BUFGCE_HDIO_X0Y6:BUFGCE_HDIO_X1Y7
SLICE_X70Y300:SLICE_X96Y359
Exclude pblock 'p_X3Y6': with ranges:
RAMB36_X9Y72:RAMB36_X12Y83
RAMB18_X9Y144:RAMB18_X12Y167
IOB_X0Y256:IOB_X0Y279
HDIO_VREF_X0Y4:HDIO_VREF_X0Y4
HDIO_BIAS_X0Y4:HDIO_BIAS_X0Y4
HDIOLOGIC_S_X0Y48:HDIOLOGIC_S_X0Y59
HDIOLOGIC_M_X0Y48:HDIOLOGIC_M_X0Y59
HDIOBDIFFINBUF_X0Y48:HDIOBDIFFINBUF_X0Y59
HARD_SYNC_X18Y12:HARD_SYNC_X25Y13
GTHE4_COMMON_X1Y3:GTHE4_COMMON_X1Y3
GTHE4_CHANNEL_X1Y12:GTHE4_CHANNEL_X1Y15
DSP48E2_X14Y144:DSP48E2_X17Y167
BUFG_GT_SYNC_X1Y45:BUFG_GT_SYNC_X1Y59
BUFG_GT_X1Y72:BUFG_GT_X1Y95
BUFGCE_HDIO_X0Y8:BUFGCE_HDIO_X1Y9
SLICE_X70Y360:SLICE_X96Y419
The unplaced BRAM are constrained as below: (listing maximum of 20 BRAMs per constraint)
Pblock 'p_X2Y5':
Pblock ranges:
RAMB36_X6Y60:RAMB36_X8Y71
RAMB18_X6Y120:RAMB18_X8Y143
HARD_SYNC_X12Y10:HARD_SYNC_X17Y11
DSP48E2_X9Y120:DSP48E2_X13Y143
SLICE_X46Y300:SLICE_X69Y359
  floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_31
  floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_23

  Number of BRAM required by this constraint: 32
  Number of BRAM available in this constraint region: 32
  Number of BRAM blocked in this constraint region: 13
  Utilization = 100%

  Some of the BRAMs are cascaded BRAMs in SYSTOLIC or PIPELINED mode that cannot cross clock region boundaries for timing reasons. This adds additional placement constraints.


ERROR: [Place 30-365] The following macros could not be placed:
floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_23 (RAMB36E2)
	The instance has been constrained to an area with the following utilization (BRAM/DSP/URAM): 90.28/0/0
The total BRAM utilization is 3.564, the total DSP utilization is 0 and the total URAM utilization is 0
A possible reason is high utilization of BRAMs, DSPs, URAMs, or RPMs. Please check user constraints to make sure design is not over-utilized in the constraint areas (if any) keeping in mind some macros require a number of consecutively available sites

Resolution: For technical support on this issue, please visit http://www.xilinx.com/support.
ERROR: [Place 30-859] Some BRAM area constraints are over utilized.

3 or more BRAM failed to place. 
Some BRAM sites are excluded by the following pblocks. Check whether sufficient sites exist for BRAM instances not included in the exclude pblocks.
Exclude pblock 'axi_leaf': with ranges:
RAMB36_X5Y0:RAMB36_X5Y35
RAMB18_X5Y0:RAMB18_X5Y71
HARD_SYNC_X10Y0:HARD_SYNC_X11Y5
DSP48E2_X7Y0:DSP48E2_X8Y71
SLICE_X37Y0:SLICE_X45Y179
Exclude pblock 'p_X0Y3': with ranges:
RAMB36_X0Y36:RAMB36_X3Y47
RAMB18_X0Y72:RAMB18_X3Y95
HARD_SYNC_X0Y6:HARD_SYNC_X7Y7
GTHE4_COMMON_X0Y0:GTHE4_COMMON_X0Y0
GTHE4_CHANNEL_X0Y0:GTHE4_CHANNEL_X0Y3
DSP48E2_X0Y72:DSP48E2_X5Y95
BUFG_GT_SYNC_X0Y0:BUFG_GT_SYNC_X0Y14
BUFG_GT_X0Y0:BUFG_GT_X0Y23
SLICE_X0Y180:SLICE_X28Y239
Exclude pblock 'p_X0Y4': with ranges:
RAMB36_X0Y48:RAMB36_X3Y59
RAMB18_X0Y96:RAMB18_X3Y119
HARD_SYNC_X0Y8:HARD_SYNC_X7Y9
GTHE4_COMMON_X0Y1:GTHE4_COMMON_X0Y1
GTHE4_CHANNEL_X0Y4:GTHE4_CHANNEL_X0Y7
DSP48E2_X0Y96:DSP48E2_X5Y119
BUFG_GT_SYNC_X0Y15:BUFG_GT_SYNC_X0Y29
BUFG_GT_X0Y24:BUFG_GT_X0Y47
SLICE_X0Y240:SLICE_X28Y299
Exclude pblock 'p_X0Y5': with ranges:
RAMB36_X0Y60:RAMB36_X3Y71
RAMB18_X0Y120:RAMB18_X3Y143
HARD_SYNC_X0Y10:HARD_SYNC_X7Y11
GTHE4_COMMON_X0Y2:GTHE4_COMMON_X0Y2
GTHE4_CHANNEL_X0Y8:GTHE4_CHANNEL_X0Y11
DSP48E2_X0Y120:DSP48E2_X5Y143
BUFG_GT_SYNC_X0Y30:BUFG_GT_SYNC_X0Y44
BUFG_GT_X0Y48:BUFG_GT_X0Y71
SLICE_X0Y300:SLICE_X28Y359
Exclude pblock 'p_X0Y6': with ranges:
RAMB36_X0Y72:RAMB36_X3Y83
RAMB18_X0Y144:RAMB18_X3Y167
HARD_SYNC_X0Y12:HARD_SYNC_X7Y13
GTHE4_COMMON_X0Y3:GTHE4_COMMON_X0Y3
GTHE4_CHANNEL_X0Y12:GTHE4_CHANNEL_X0Y15
DSP48E2_X0Y144:DSP48E2_X5Y167
BUFG_GT_SYNC_X0Y45:BUFG_GT_SYNC_X0Y59
BUFG_GT_X0Y72:BUFG_GT_X0Y95
SLICE_X0Y360:SLICE_X28Y419
Exclude pblock 'p_X1Y3': with ranges:
RAMB36_X4Y36:RAMB36_X5Y47
RAMB18_X4Y72:RAMB18_X5Y95
HARD_SYNC_X8Y6:HARD_SYNC_X11Y7
DSP48E2_X6Y72:DSP48E2_X8Y95
SLICE_X29Y180:SLICE_X45Y239
Exclude pblock 'p_X1Y4': with ranges:
RAMB36_X4Y48:RAMB36_X5Y59
RAMB18_X4Y96:RAMB18_X5Y119
HARD_SYNC_X8Y8:HARD_SYNC_X11Y9
DSP48E2_X6Y96:DSP48E2_X8Y119
SLICE_X29Y240:SLICE_X45Y299
Exclude pblock 'p_X1Y5': with ranges:
RAMB36_X4Y60:RAMB36_X5Y71
RAMB18_X4Y120:RAMB18_X5Y143
HARD_SYNC_X8Y10:HARD_SYNC_X11Y11
DSP48E2_X6Y120:DSP48E2_X8Y143
SLICE_X29Y300:SLICE_X45Y359
Exclude pblock 'p_X1Y6': with ranges:
RAMB36_X4Y72:RAMB36_X5Y83
RAMB18_X4Y144:RAMB18_X5Y167
HARD_SYNC_X8Y12:HARD_SYNC_X11Y13
DSP48E2_X6Y144:DSP48E2_X8Y167
SLICE_X29Y360:SLICE_X45Y419
Exclude pblock 'p_X2Y0': with ranges:
RAMB36_X6Y0:RAMB36_X8Y11
RAMB18_X6Y0:RAMB18_X8Y23
HARD_SYNC_X12Y0:HARD_SYNC_X17Y1
DSP48E2_X9Y0:DSP48E2_X13Y23
SLICE_X46Y0:SLICE_X69Y59
Exclude pblock 'p_X2Y1': with ranges:
RAMB36_X6Y12:RAMB36_X8Y23
RAMB18_X6Y24:RAMB18_X8Y47
HARD_SYNC_X12Y2:HARD_SYNC_X17Y3
DSP48E2_X9Y24:DSP48E2_X13Y47
SLICE_X46Y60:SLICE_X69Y119
Exclude pblock 'p_X2Y2': with ranges:
RAMB36_X6Y24:RAMB36_X8Y35
RAMB18_X6Y48:RAMB18_X8Y71
HARD_SYNC_X12Y4:HARD_SYNC_X17Y5
DSP48E2_X9Y48:DSP48E2_X13Y71
SLICE_X46Y120:SLICE_X69Y179
Exclude pblock 'p_X2Y3': with ranges:
RAMB36_X6Y36:RAMB36_X8Y47
RAMB18_X6Y72:RAMB18_X8Y95
HARD_SYNC_X12Y6:HARD_SYNC_X17Y7
DSP48E2_X9Y72:DSP48E2_X13Y95
SLICE_X46Y180:SLICE_X69Y239
Exclude pblock 'p_X2Y4': with ranges:
RAMB36_X6Y48:RAMB36_X8Y59
RAMB18_X6Y96:RAMB18_X8Y119
HARD_SYNC_X12Y8:HARD_SYNC_X17Y9
DSP48E2_X9Y96:DSP48E2_X13Y119
SLICE_X46Y240:SLICE_X69Y299
Exclude pblock 'p_X2Y5': with ranges:
RAMB36_X6Y60:RAMB36_X8Y71
RAMB18_X6Y120:RAMB18_X8Y143
HARD_SYNC_X12Y10:HARD_SYNC_X17Y11
DSP48E2_X9Y120:DSP48E2_X13Y143
SLICE_X46Y300:SLICE_X69Y359
Exclude pblock 'p_X2Y6': with ranges:
RAMB36_X6Y72:RAMB36_X8Y83
RAMB18_X6Y144:RAMB18_X8Y167
HARD_SYNC_X12Y12:HARD_SYNC_X17Y13
DSP48E2_X9Y144:DSP48E2_X13Y167
SLICE_X46Y360:SLICE_X69Y419
Exclude pblock 'p_X3Y0': with ranges:
RAMB36_X9Y1:RAMB36_X12Y11
RAMB18_X9Y2:RAMB18_X12Y23
HARD_SYNC_X18Y0:HARD_SYNC_X25Y1
DSP48E2_X14Y2:DSP48E2_X17Y23
SLICE_X86Y5:SLICE_X95Y59
SLICE_X70Y5:SLICE_X84Y59
Exclude pblock 'p_X3Y1': with ranges:
RAMB36_X9Y13:RAMB36_X12Y23
RAMB18_X9Y26:RAMB18_X12Y47
HARD_SYNC_X18Y2:HARD_SYNC_X25Y3
DSP48E2_X14Y26:DSP48E2_X17Y47
SLICE_X86Y65:SLICE_X95Y119
SLICE_X70Y65:SLICE_X84Y119
Exclude pblock 'p_X3Y2': with ranges:
SYSMONE4_X0Y0:SYSMONE4_X0Y0
RAMB36_X9Y25:RAMB36_X12Y35
RAMB18_X9Y50:RAMB18_X12Y71
HARD_SYNC_X18Y4:HARD_SYNC_X25Y5
DSP48E2_X14Y50:DSP48E2_X17Y71
SLICE_X86Y125:SLICE_X95Y179
SLICE_X85Y150:SLICE_X85Y179
SLICE_X70Y125:SLICE_X84Y179
Exclude pblock 'p_X3Y3': with ranges:
RAMB36_X9Y37:RAMB36_X12Y47
RAMB18_X9Y74:RAMB18_X12Y95
HARD_SYNC_X18Y6:HARD_SYNC_X25Y7
DSP48E2_X14Y74:DSP48E2_X17Y95
SLICE_X86Y185:SLICE_X95Y239
SLICE_X70Y185:SLICE_X84Y239
Exclude pblock 'p_X3Y4': with ranges:
RAMB36_X9Y48:RAMB36_X12Y59
RAMB18_X9Y96:RAMB18_X12Y119
IOB_X0Y208:IOB_X0Y231
HDIO_VREF_X0Y2:HDIO_VREF_X0Y2
HDIO_BIAS_X0Y2:HDIO_BIAS_X0Y2
HDIOLOGIC_S_X0Y24:HDIOLOGIC_S_X0Y35
HDIOLOGIC_M_X0Y24:HDIOLOGIC_M_X0Y35
HDIOBDIFFINBUF_X0Y24:HDIOBDIFFINBUF_X0Y35
HARD_SYNC_X18Y8:HARD_SYNC_X25Y9
GTHE4_COMMON_X1Y1:GTHE4_COMMON_X1Y1
GTHE4_CHANNEL_X1Y4:GTHE4_CHANNEL_X1Y7
DSP48E2_X14Y96:DSP48E2_X17Y119
BUFG_GT_SYNC_X1Y15:BUFG_GT_SYNC_X1Y29
BUFG_GT_X1Y24:BUFG_GT_X1Y47
BUFGCE_HDIO_X0Y4:BUFGCE_HDIO_X1Y5
SLICE_X70Y240:SLICE_X96Y299
Exclude pblock 'p_X3Y5': with ranges:
RAMB36_X9Y60:RAMB36_X12Y71
RAMB18_X9Y120:RAMB18_X12Y143
IOB_X0Y232:IOB_X0Y255
HDIO_VREF_X0Y3:HDIO_VREF_X0Y3
HDIO_BIAS_X0Y3:HDIO_BIAS_X0Y3
HDIOLOGIC_S_X0Y36:HDIOLOGIC_S_X0Y47
HDIOLOGIC_M_X0Y36:HDIOLOGIC_M_X0Y47
HDIOBDIFFINBUF_X0Y36:HDIOBDIFFINBUF_X0Y47
HARD_SYNC_X18Y10:HARD_SYNC_X25Y11
GTHE4_COMMON_X1Y2:GTHE4_COMMON_X1Y2
GTHE4_CHANNEL_X1Y8:GTHE4_CHANNEL_X1Y11
DSP48E2_X14Y120:DSP48E2_X17Y143
BUFG_GT_SYNC_X1Y30:BUFG_GT_SYNC_X1Y44
BUFG_GT_X1Y48:BUFG_GT_X1Y71
BUFGCE_HDIO_X0Y6:BUFGCE_HDIO_X1Y7
SLICE_X70Y300:SLICE_X96Y359
Exclude pblock 'p_X3Y6': with ranges:
RAMB36_X9Y72:RAMB36_X12Y83
RAMB18_X9Y144:RAMB18_X12Y167
IOB_X0Y256:IOB_X0Y279
HDIO_VREF_X0Y4:HDIO_VREF_X0Y4
HDIO_BIAS_X0Y4:HDIO_BIAS_X0Y4
HDIOLOGIC_S_X0Y48:HDIOLOGIC_S_X0Y59
HDIOLOGIC_M_X0Y48:HDIOLOGIC_M_X0Y59
HDIOBDIFFINBUF_X0Y48:HDIOBDIFFINBUF_X0Y59
HARD_SYNC_X18Y12:HARD_SYNC_X25Y13
GTHE4_COMMON_X1Y3:GTHE4_COMMON_X1Y3
GTHE4_CHANNEL_X1Y12:GTHE4_CHANNEL_X1Y15
DSP48E2_X14Y144:DSP48E2_X17Y167
BUFG_GT_SYNC_X1Y45:BUFG_GT_SYNC_X1Y59
BUFG_GT_X1Y72:BUFG_GT_X1Y95
BUFGCE_HDIO_X0Y8:BUFGCE_HDIO_X1Y9
SLICE_X70Y360:SLICE_X96Y419
The unplaced BRAM are constrained as below: (listing maximum of 20 BRAMs per constraint)
Pblock 'p_X2Y5':
Pblock ranges:
RAMB36_X6Y60:RAMB36_X8Y71
RAMB18_X6Y120:RAMB18_X8Y143
HARD_SYNC_X12Y10:HARD_SYNC_X17Y11
DSP48E2_X9Y120:DSP48E2_X13Y143
SLICE_X46Y300:SLICE_X69Y359
  floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_31
  floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_23
  floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_23

  Number of BRAM required by this constraint: 32
  Number of BRAM available in this constraint region: 32
  Number of BRAM blocked in this constraint region: 13
  Utilization = 100%

  Some of the BRAMs are cascaded BRAMs in SYSTOLIC or PIPELINED mode that cannot cross clock region boundaries for timing reasons. This adds additional placement constraints.


ERROR: [Place 30-365] The following macros could not be placed:
floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_23 (RAMB36E2)
	The instance has been constrained to an area with the following utilization (BRAM/DSP/URAM): 90.28/0/0
The total BRAM utilization is 3.564, the total DSP utilization is 0 and the total URAM utilization is 0
A possible reason is high utilization of BRAMs, DSPs, URAMs, or RPMs. Please check user constraints to make sure design is not over-utilized in the constraint areas (if any) keeping in mind some macros require a number of consecutively available sites

Resolution: For technical support on this issue, please visit http://www.xilinx.com/support.
ERROR: [Place 30-859] Some BRAM area constraints are over utilized.

4 or more BRAM failed to place. 
Some BRAM sites are excluded by the following pblocks. Check whether sufficient sites exist for BRAM instances not included in the exclude pblocks.
Exclude pblock 'axi_leaf': with ranges:
RAMB36_X5Y0:RAMB36_X5Y35
RAMB18_X5Y0:RAMB18_X5Y71
HARD_SYNC_X10Y0:HARD_SYNC_X11Y5
DSP48E2_X7Y0:DSP48E2_X8Y71
SLICE_X37Y0:SLICE_X45Y179
Exclude pblock 'p_X0Y3': with ranges:
RAMB36_X0Y36:RAMB36_X3Y47
RAMB18_X0Y72:RAMB18_X3Y95
HARD_SYNC_X0Y6:HARD_SYNC_X7Y7
GTHE4_COMMON_X0Y0:GTHE4_COMMON_X0Y0
GTHE4_CHANNEL_X0Y0:GTHE4_CHANNEL_X0Y3
DSP48E2_X0Y72:DSP48E2_X5Y95
BUFG_GT_SYNC_X0Y0:BUFG_GT_SYNC_X0Y14
BUFG_GT_X0Y0:BUFG_GT_X0Y23
SLICE_X0Y180:SLICE_X28Y239
Exclude pblock 'p_X0Y4': with ranges:
RAMB36_X0Y48:RAMB36_X3Y59
RAMB18_X0Y96:RAMB18_X3Y119
HARD_SYNC_X0Y8:HARD_SYNC_X7Y9
GTHE4_COMMON_X0Y1:GTHE4_COMMON_X0Y1
GTHE4_CHANNEL_X0Y4:GTHE4_CHANNEL_X0Y7
DSP48E2_X0Y96:DSP48E2_X5Y119
BUFG_GT_SYNC_X0Y15:BUFG_GT_SYNC_X0Y29
BUFG_GT_X0Y24:BUFG_GT_X0Y47
SLICE_X0Y240:SLICE_X28Y299
Exclude pblock 'p_X0Y5': with ranges:
RAMB36_X0Y60:RAMB36_X3Y71
RAMB18_X0Y120:RAMB18_X3Y143
HARD_SYNC_X0Y10:HARD_SYNC_X7Y11
GTHE4_COMMON_X0Y2:GTHE4_COMMON_X0Y2
GTHE4_CHANNEL_X0Y8:GTHE4_CHANNEL_X0Y11
DSP48E2_X0Y120:DSP48E2_X5Y143
BUFG_GT_SYNC_X0Y30:BUFG_GT_SYNC_X0Y44
BUFG_GT_X0Y48:BUFG_GT_X0Y71
SLICE_X0Y300:SLICE_X28Y359
Exclude pblock 'p_X0Y6': with ranges:
RAMB36_X0Y72:RAMB36_X3Y83
RAMB18_X0Y144:RAMB18_X3Y167
HARD_SYNC_X0Y12:HARD_SYNC_X7Y13
GTHE4_COMMON_X0Y3:GTHE4_COMMON_X0Y3
GTHE4_CHANNEL_X0Y12:GTHE4_CHANNEL_X0Y15
DSP48E2_X0Y144:DSP48E2_X5Y167
BUFG_GT_SYNC_X0Y45:BUFG_GT_SYNC_X0Y59
BUFG_GT_X0Y72:BUFG_GT_X0Y95
SLICE_X0Y360:SLICE_X28Y419
Exclude pblock 'p_X1Y3': with ranges:
RAMB36_X4Y36:RAMB36_X5Y47
RAMB18_X4Y72:RAMB18_X5Y95
HARD_SYNC_X8Y6:HARD_SYNC_X11Y7
DSP48E2_X6Y72:DSP48E2_X8Y95
SLICE_X29Y180:SLICE_X45Y239
Exclude pblock 'p_X1Y4': with ranges:
RAMB36_X4Y48:RAMB36_X5Y59
RAMB18_X4Y96:RAMB18_X5Y119
HARD_SYNC_X8Y8:HARD_SYNC_X11Y9
DSP48E2_X6Y96:DSP48E2_X8Y119
SLICE_X29Y240:SLICE_X45Y299
Exclude pblock 'p_X1Y5': with ranges:
RAMB36_X4Y60:RAMB36_X5Y71
RAMB18_X4Y120:RAMB18_X5Y143
HARD_SYNC_X8Y10:HARD_SYNC_X11Y11
DSP48E2_X6Y120:DSP48E2_X8Y143
SLICE_X29Y300:SLICE_X45Y359
Exclude pblock 'p_X1Y6': with ranges:
RAMB36_X4Y72:RAMB36_X5Y83
RAMB18_X4Y144:RAMB18_X5Y167
HARD_SYNC_X8Y12:HARD_SYNC_X11Y13
DSP48E2_X6Y144:DSP48E2_X8Y167
SLICE_X29Y360:SLICE_X45Y419
Exclude pblock 'p_X2Y0': with ranges:
RAMB36_X6Y0:RAMB36_X8Y11
RAMB18_X6Y0:RAMB18_X8Y23
HARD_SYNC_X12Y0:HARD_SYNC_X17Y1
DSP48E2_X9Y0:DSP48E2_X13Y23
SLICE_X46Y0:SLICE_X69Y59
Exclude pblock 'p_X2Y1': with ranges:
RAMB36_X6Y12:RAMB36_X8Y23
RAMB18_X6Y24:RAMB18_X8Y47
HARD_SYNC_X12Y2:HARD_SYNC_X17Y3
DSP48E2_X9Y24:DSP48E2_X13Y47
SLICE_X46Y60:SLICE_X69Y119
Exclude pblock 'p_X2Y2': with ranges:
RAMB36_X6Y24:RAMB36_X8Y35
RAMB18_X6Y48:RAMB18_X8Y71
HARD_SYNC_X12Y4:HARD_SYNC_X17Y5
DSP48E2_X9Y48:DSP48E2_X13Y71
SLICE_X46Y120:SLICE_X69Y179
Exclude pblock 'p_X2Y3': with ranges:
RAMB36_X6Y36:RAMB36_X8Y47
RAMB18_X6Y72:RAMB18_X8Y95
HARD_SYNC_X12Y6:HARD_SYNC_X17Y7
DSP48E2_X9Y72:DSP48E2_X13Y95
SLICE_X46Y180:SLICE_X69Y239
Exclude pblock 'p_X2Y4': with ranges:
RAMB36_X6Y48:RAMB36_X8Y59
RAMB18_X6Y96:RAMB18_X8Y119
HARD_SYNC_X12Y8:HARD_SYNC_X17Y9
DSP48E2_X9Y96:DSP48E2_X13Y119
SLICE_X46Y240:SLICE_X69Y299
Exclude pblock 'p_X2Y5': with ranges:
RAMB36_X6Y60:RAMB36_X8Y71
RAMB18_X6Y120:RAMB18_X8Y143
HARD_SYNC_X12Y10:HARD_SYNC_X17Y11
DSP48E2_X9Y120:DSP48E2_X13Y143
SLICE_X46Y300:SLICE_X69Y359
Exclude pblock 'p_X2Y6': with ranges:
RAMB36_X6Y72:RAMB36_X8Y83
RAMB18_X6Y144:RAMB18_X8Y167
HARD_SYNC_X12Y12:HARD_SYNC_X17Y13
DSP48E2_X9Y144:DSP48E2_X13Y167
SLICE_X46Y360:SLICE_X69Y419
Exclude pblock 'p_X3Y0': with ranges:
RAMB36_X9Y1:RAMB36_X12Y11
RAMB18_X9Y2:RAMB18_X12Y23
HARD_SYNC_X18Y0:HARD_SYNC_X25Y1
DSP48E2_X14Y2:DSP48E2_X17Y23
SLICE_X86Y5:SLICE_X95Y59
SLICE_X70Y5:SLICE_X84Y59
Exclude pblock 'p_X3Y1': with ranges:
RAMB36_X9Y13:RAMB36_X12Y23
RAMB18_X9Y26:RAMB18_X12Y47
HARD_SYNC_X18Y2:HARD_SYNC_X25Y3
DSP48E2_X14Y26:DSP48E2_X17Y47
SLICE_X86Y65:SLICE_X95Y119
SLICE_X70Y65:SLICE_X84Y119
Exclude pblock 'p_X3Y2': with ranges:
SYSMONE4_X0Y0:SYSMONE4_X0Y0
RAMB36_X9Y25:RAMB36_X12Y35
RAMB18_X9Y50:RAMB18_X12Y71
HARD_SYNC_X18Y4:HARD_SYNC_X25Y5
DSP48E2_X14Y50:DSP48E2_X17Y71
SLICE_X86Y125:SLICE_X95Y179
SLICE_X85Y150:SLICE_X85Y179
SLICE_X70Y125:SLICE_X84Y179
Exclude pblock 'p_X3Y3': with ranges:
RAMB36_X9Y37:RAMB36_X12Y47
RAMB18_X9Y74:RAMB18_X12Y95
HARD_SYNC_X18Y6:HARD_SYNC_X25Y7
DSP48E2_X14Y74:DSP48E2_X17Y95
SLICE_X86Y185:SLICE_X95Y239
SLICE_X70Y185:SLICE_X84Y239
Exclude pblock 'p_X3Y4': with ranges:
RAMB36_X9Y48:RAMB36_X12Y59
RAMB18_X9Y96:RAMB18_X12Y119
IOB_X0Y208:IOB_X0Y231
HDIO_VREF_X0Y2:HDIO_VREF_X0Y2
HDIO_BIAS_X0Y2:HDIO_BIAS_X0Y2
HDIOLOGIC_S_X0Y24:HDIOLOGIC_S_X0Y35
HDIOLOGIC_M_X0Y24:HDIOLOGIC_M_X0Y35
HDIOBDIFFINBUF_X0Y24:HDIOBDIFFINBUF_X0Y35
HARD_SYNC_X18Y8:HARD_SYNC_X25Y9
GTHE4_COMMON_X1Y1:GTHE4_COMMON_X1Y1
GTHE4_CHANNEL_X1Y4:GTHE4_CHANNEL_X1Y7
DSP48E2_X14Y96:DSP48E2_X17Y119
BUFG_GT_SYNC_X1Y15:BUFG_GT_SYNC_X1Y29
BUFG_GT_X1Y24:BUFG_GT_X1Y47
BUFGCE_HDIO_X0Y4:BUFGCE_HDIO_X1Y5
SLICE_X70Y240:SLICE_X96Y299
Exclude pblock 'p_X3Y5': with ranges:
RAMB36_X9Y60:RAMB36_X12Y71
RAMB18_X9Y120:RAMB18_X12Y143
IOB_X0Y232:IOB_X0Y255
HDIO_VREF_X0Y3:HDIO_VREF_X0Y3
HDIO_BIAS_X0Y3:HDIO_BIAS_X0Y3
HDIOLOGIC_S_X0Y36:HDIOLOGIC_S_X0Y47
HDIOLOGIC_M_X0Y36:HDIOLOGIC_M_X0Y47
HDIOBDIFFINBUF_X0Y36:HDIOBDIFFINBUF_X0Y47
HARD_SYNC_X18Y10:HARD_SYNC_X25Y11
GTHE4_COMMON_X1Y2:GTHE4_COMMON_X1Y2
GTHE4_CHANNEL_X1Y8:GTHE4_CHANNEL_X1Y11
DSP48E2_X14Y120:DSP48E2_X17Y143
BUFG_GT_SYNC_X1Y30:BUFG_GT_SYNC_X1Y44
BUFG_GT_X1Y48:BUFG_GT_X1Y71
BUFGCE_HDIO_X0Y6:BUFGCE_HDIO_X1Y7
SLICE_X70Y300:SLICE_X96Y359
Exclude pblock 'p_X3Y6': with ranges:
RAMB36_X9Y72:RAMB36_X12Y83
RAMB18_X9Y144:RAMB18_X12Y167
IOB_X0Y256:IOB_X0Y279
HDIO_VREF_X0Y4:HDIO_VREF_X0Y4
HDIO_BIAS_X0Y4:HDIO_BIAS_X0Y4
HDIOLOGIC_S_X0Y48:HDIOLOGIC_S_X0Y59
HDIOLOGIC_M_X0Y48:HDIOLOGIC_M_X0Y59
HDIOBDIFFINBUF_X0Y48:HDIOBDIFFINBUF_X0Y59
HARD_SYNC_X18Y12:HARD_SYNC_X25Y13
GTHE4_COMMON_X1Y3:GTHE4_COMMON_X1Y3
GTHE4_CHANNEL_X1Y12:GTHE4_CHANNEL_X1Y15
DSP48E2_X14Y144:DSP48E2_X17Y167
BUFG_GT_SYNC_X1Y45:BUFG_GT_SYNC_X1Y59
BUFG_GT_X1Y72:BUFG_GT_X1Y95
BUFGCE_HDIO_X0Y8:BUFGCE_HDIO_X1Y9
SLICE_X70Y360:SLICE_X96Y419
The unplaced BRAM are constrained as below: (listing maximum of 20 BRAMs per constraint)
Pblock 'p_X2Y5':
Pblock ranges:
RAMB36_X6Y60:RAMB36_X8Y71
RAMB18_X6Y120:RAMB18_X8Y143
HARD_SYNC_X12Y10:HARD_SYNC_X17Y11
DSP48E2_X9Y120:DSP48E2_X13Y143
SLICE_X46Y300:SLICE_X69Y359
  floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_31
  floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_23
  floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_23
  floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_23

  Number of BRAM required by this constraint: 32
  Number of BRAM available in this constraint region: 32
  Number of BRAM blocked in this constraint region: 13
  Utilization = 100%

  Some of the BRAMs are cascaded BRAMs in SYSTOLIC or PIPELINED mode that cannot cross clock region boundaries for timing reasons. This adds additional placement constraints.


ERROR: [Place 30-365] The following macros could not be placed:
floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_23 (RAMB36E2)
	The instance has been constrained to an area with the following utilization (BRAM/DSP/URAM): 90.28/0/0
The total BRAM utilization is 3.564, the total DSP utilization is 0 and the total URAM utilization is 0
A possible reason is high utilization of BRAMs, DSPs, URAMs, or RPMs. Please check user constraints to make sure design is not over-utilized in the constraint areas (if any) keeping in mind some macros require a number of consecutively available sites

Resolution: For technical support on this issue, please visit http://www.xilinx.com/support.
ERROR: [Place 30-859] Some BRAM area constraints are over utilized.

5 or more BRAM failed to place. 
Some BRAM sites are excluded by the following pblocks. Check whether sufficient sites exist for BRAM instances not included in the exclude pblocks.
Exclude pblock 'axi_leaf': with ranges:
RAMB36_X5Y0:RAMB36_X5Y35
RAMB18_X5Y0:RAMB18_X5Y71
HARD_SYNC_X10Y0:HARD_SYNC_X11Y5
DSP48E2_X7Y0:DSP48E2_X8Y71
SLICE_X37Y0:SLICE_X45Y179
Exclude pblock 'p_X0Y3': with ranges:
RAMB36_X0Y36:RAMB36_X3Y47
RAMB18_X0Y72:RAMB18_X3Y95
HARD_SYNC_X0Y6:HARD_SYNC_X7Y7
GTHE4_COMMON_X0Y0:GTHE4_COMMON_X0Y0
GTHE4_CHANNEL_X0Y0:GTHE4_CHANNEL_X0Y3
DSP48E2_X0Y72:DSP48E2_X5Y95
BUFG_GT_SYNC_X0Y0:BUFG_GT_SYNC_X0Y14
BUFG_GT_X0Y0:BUFG_GT_X0Y23
SLICE_X0Y180:SLICE_X28Y239
Exclude pblock 'p_X0Y4': with ranges:
RAMB36_X0Y48:RAMB36_X3Y59
RAMB18_X0Y96:RAMB18_X3Y119
HARD_SYNC_X0Y8:HARD_SYNC_X7Y9
GTHE4_COMMON_X0Y1:GTHE4_COMMON_X0Y1
GTHE4_CHANNEL_X0Y4:GTHE4_CHANNEL_X0Y7
DSP48E2_X0Y96:DSP48E2_X5Y119
BUFG_GT_SYNC_X0Y15:BUFG_GT_SYNC_X0Y29
BUFG_GT_X0Y24:BUFG_GT_X0Y47
SLICE_X0Y240:SLICE_X28Y299
Exclude pblock 'p_X0Y5': with ranges:
RAMB36_X0Y60:RAMB36_X3Y71
RAMB18_X0Y120:RAMB18_X3Y143
HARD_SYNC_X0Y10:HARD_SYNC_X7Y11
GTHE4_COMMON_X0Y2:GTHE4_COMMON_X0Y2
GTHE4_CHANNEL_X0Y8:GTHE4_CHANNEL_X0Y11
DSP48E2_X0Y120:DSP48E2_X5Y143
BUFG_GT_SYNC_X0Y30:BUFG_GT_SYNC_X0Y44
BUFG_GT_X0Y48:BUFG_GT_X0Y71
SLICE_X0Y300:SLICE_X28Y359
Exclude pblock 'p_X0Y6': with ranges:
RAMB36_X0Y72:RAMB36_X3Y83
RAMB18_X0Y144:RAMB18_X3Y167
HARD_SYNC_X0Y12:HARD_SYNC_X7Y13
GTHE4_COMMON_X0Y3:GTHE4_COMMON_X0Y3
GTHE4_CHANNEL_X0Y12:GTHE4_CHANNEL_X0Y15
DSP48E2_X0Y144:DSP48E2_X5Y167
BUFG_GT_SYNC_X0Y45:BUFG_GT_SYNC_X0Y59
BUFG_GT_X0Y72:BUFG_GT_X0Y95
SLICE_X0Y360:SLICE_X28Y419
Exclude pblock 'p_X1Y3': with ranges:
RAMB36_X4Y36:RAMB36_X5Y47
RAMB18_X4Y72:RAMB18_X5Y95
HARD_SYNC_X8Y6:HARD_SYNC_X11Y7
DSP48E2_X6Y72:DSP48E2_X8Y95
SLICE_X29Y180:SLICE_X45Y239
Exclude pblock 'p_X1Y4': with ranges:
RAMB36_X4Y48:RAMB36_X5Y59
RAMB18_X4Y96:RAMB18_X5Y119
HARD_SYNC_X8Y8:HARD_SYNC_X11Y9
DSP48E2_X6Y96:DSP48E2_X8Y119
SLICE_X29Y240:SLICE_X45Y299
Exclude pblock 'p_X1Y5': with ranges:
RAMB36_X4Y60:RAMB36_X5Y71
RAMB18_X4Y120:RAMB18_X5Y143
HARD_SYNC_X8Y10:HARD_SYNC_X11Y11
DSP48E2_X6Y120:DSP48E2_X8Y143
SLICE_X29Y300:SLICE_X45Y359
Exclude pblock 'p_X1Y6': with ranges:
RAMB36_X4Y72:RAMB36_X5Y83
RAMB18_X4Y144:RAMB18_X5Y167
HARD_SYNC_X8Y12:HARD_SYNC_X11Y13
DSP48E2_X6Y144:DSP48E2_X8Y167
SLICE_X29Y360:SLICE_X45Y419
Exclude pblock 'p_X2Y0': with ranges:
RAMB36_X6Y0:RAMB36_X8Y11
RAMB18_X6Y0:RAMB18_X8Y23
HARD_SYNC_X12Y0:HARD_SYNC_X17Y1
DSP48E2_X9Y0:DSP48E2_X13Y23
SLICE_X46Y0:SLICE_X69Y59
Exclude pblock 'p_X2Y1': with ranges:
RAMB36_X6Y12:RAMB36_X8Y23
RAMB18_X6Y24:RAMB18_X8Y47
HARD_SYNC_X12Y2:HARD_SYNC_X17Y3
DSP48E2_X9Y24:DSP48E2_X13Y47
SLICE_X46Y60:SLICE_X69Y119
Exclude pblock 'p_X2Y2': with ranges:
RAMB36_X6Y24:RAMB36_X8Y35
RAMB18_X6Y48:RAMB18_X8Y71
HARD_SYNC_X12Y4:HARD_SYNC_X17Y5
DSP48E2_X9Y48:DSP48E2_X13Y71
SLICE_X46Y120:SLICE_X69Y179
Exclude pblock 'p_X2Y3': with ranges:
RAMB36_X6Y36:RAMB36_X8Y47
RAMB18_X6Y72:RAMB18_X8Y95
HARD_SYNC_X12Y6:HARD_SYNC_X17Y7
DSP48E2_X9Y72:DSP48E2_X13Y95
SLICE_X46Y180:SLICE_X69Y239
Exclude pblock 'p_X2Y4': with ranges:
RAMB36_X6Y48:RAMB36_X8Y59
RAMB18_X6Y96:RAMB18_X8Y119
HARD_SYNC_X12Y8:HARD_SYNC_X17Y9
DSP48E2_X9Y96:DSP48E2_X13Y119
SLICE_X46Y240:SLICE_X69Y299
Exclude pblock 'p_X2Y5': with ranges:
RAMB36_X6Y60:RAMB36_X8Y71
RAMB18_X6Y120:RAMB18_X8Y143
HARD_SYNC_X12Y10:HARD_SYNC_X17Y11
DSP48E2_X9Y120:DSP48E2_X13Y143
SLICE_X46Y300:SLICE_X69Y359
Exclude pblock 'p_X2Y6': with ranges:
RAMB36_X6Y72:RAMB36_X8Y83
RAMB18_X6Y144:RAMB18_X8Y167
HARD_SYNC_X12Y12:HARD_SYNC_X17Y13
DSP48E2_X9Y144:DSP48E2_X13Y167
SLICE_X46Y360:SLICE_X69Y419
Exclude pblock 'p_X3Y0': with ranges:
RAMB36_X9Y1:RAMB36_X12Y11
RAMB18_X9Y2:RAMB18_X12Y23
HARD_SYNC_X18Y0:HARD_SYNC_X25Y1
DSP48E2_X14Y2:DSP48E2_X17Y23
SLICE_X86Y5:SLICE_X95Y59
SLICE_X70Y5:SLICE_X84Y59
Exclude pblock 'p_X3Y1': with ranges:
RAMB36_X9Y13:RAMB36_X12Y23
RAMB18_X9Y26:RAMB18_X12Y47
HARD_SYNC_X18Y2:HARD_SYNC_X25Y3
DSP48E2_X14Y26:DSP48E2_X17Y47
SLICE_X86Y65:SLICE_X95Y119
SLICE_X70Y65:SLICE_X84Y119
Exclude pblock 'p_X3Y2': with ranges:
SYSMONE4_X0Y0:SYSMONE4_X0Y0
RAMB36_X9Y25:RAMB36_X12Y35
RAMB18_X9Y50:RAMB18_X12Y71
HARD_SYNC_X18Y4:HARD_SYNC_X25Y5
DSP48E2_X14Y50:DSP48E2_X17Y71
SLICE_X86Y125:SLICE_X95Y179
SLICE_X85Y150:SLICE_X85Y179
SLICE_X70Y125:SLICE_X84Y179
Exclude pblock 'p_X3Y3': with ranges:
RAMB36_X9Y37:RAMB36_X12Y47
RAMB18_X9Y74:RAMB18_X12Y95
HARD_SYNC_X18Y6:HARD_SYNC_X25Y7
DSP48E2_X14Y74:DSP48E2_X17Y95
SLICE_X86Y185:SLICE_X95Y239
SLICE_X70Y185:SLICE_X84Y239
Exclude pblock 'p_X3Y4': with ranges:
RAMB36_X9Y48:RAMB36_X12Y59
RAMB18_X9Y96:RAMB18_X12Y119
IOB_X0Y208:IOB_X0Y231
HDIO_VREF_X0Y2:HDIO_VREF_X0Y2
HDIO_BIAS_X0Y2:HDIO_BIAS_X0Y2
HDIOLOGIC_S_X0Y24:HDIOLOGIC_S_X0Y35
HDIOLOGIC_M_X0Y24:HDIOLOGIC_M_X0Y35
HDIOBDIFFINBUF_X0Y24:HDIOBDIFFINBUF_X0Y35
HARD_SYNC_X18Y8:HARD_SYNC_X25Y9
GTHE4_COMMON_X1Y1:GTHE4_COMMON_X1Y1
GTHE4_CHANNEL_X1Y4:GTHE4_CHANNEL_X1Y7
DSP48E2_X14Y96:DSP48E2_X17Y119
BUFG_GT_SYNC_X1Y15:BUFG_GT_SYNC_X1Y29
BUFG_GT_X1Y24:BUFG_GT_X1Y47
BUFGCE_HDIO_X0Y4:BUFGCE_HDIO_X1Y5
SLICE_X70Y240:SLICE_X96Y299
Exclude pblock 'p_X3Y5': with ranges:
RAMB36_X9Y60:RAMB36_X12Y71
RAMB18_X9Y120:RAMB18_X12Y143
IOB_X0Y232:IOB_X0Y255
HDIO_VREF_X0Y3:HDIO_VREF_X0Y3
HDIO_BIAS_X0Y3:HDIO_BIAS_X0Y3
HDIOLOGIC_S_X0Y36:HDIOLOGIC_S_X0Y47
HDIOLOGIC_M_X0Y36:HDIOLOGIC_M_X0Y47
HDIOBDIFFINBUF_X0Y36:HDIOBDIFFINBUF_X0Y47
HARD_SYNC_X18Y10:HARD_SYNC_X25Y11
GTHE4_COMMON_X1Y2:GTHE4_COMMON_X1Y2
GTHE4_CHANNEL_X1Y8:GTHE4_CHANNEL_X1Y11
DSP48E2_X14Y120:DSP48E2_X17Y143
BUFG_GT_SYNC_X1Y30:BUFG_GT_SYNC_X1Y44
BUFG_GT_X1Y48:BUFG_GT_X1Y71
BUFGCE_HDIO_X0Y6:BUFGCE_HDIO_X1Y7
SLICE_X70Y300:SLICE_X96Y359
Exclude pblock 'p_X3Y6': with ranges:
RAMB36_X9Y72:RAMB36_X12Y83
RAMB18_X9Y144:RAMB18_X12Y167
IOB_X0Y256:IOB_X0Y279
HDIO_VREF_X0Y4:HDIO_VREF_X0Y4
HDIO_BIAS_X0Y4:HDIO_BIAS_X0Y4
HDIOLOGIC_S_X0Y48:HDIOLOGIC_S_X0Y59
HDIOLOGIC_M_X0Y48:HDIOLOGIC_M_X0Y59
HDIOBDIFFINBUF_X0Y48:HDIOBDIFFINBUF_X0Y59
HARD_SYNC_X18Y12:HARD_SYNC_X25Y13
GTHE4_COMMON_X1Y3:GTHE4_COMMON_X1Y3
GTHE4_CHANNEL_X1Y12:GTHE4_CHANNEL_X1Y15
DSP48E2_X14Y144:DSP48E2_X17Y167
BUFG_GT_SYNC_X1Y45:BUFG_GT_SYNC_X1Y59
BUFG_GT_X1Y72:BUFG_GT_X1Y95
BUFGCE_HDIO_X0Y8:BUFGCE_HDIO_X1Y9
SLICE_X70Y360:SLICE_X96Y419
The unplaced BRAM are constrained as below: (listing maximum of 20 BRAMs per constraint)
Pblock 'p_X2Y6':
Pblock ranges:
RAMB36_X6Y72:RAMB36_X8Y83
RAMB18_X6Y144:RAMB18_X8Y167
HARD_SYNC_X12Y12:HARD_SYNC_X17Y13
DSP48E2_X9Y144:DSP48E2_X13Y167
SLICE_X46Y360:SLICE_X69Y419
  floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_9
  floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_6
  floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_6
  floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_6
  floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_6

  Number of BRAM required by this constraint: 32
  Number of BRAM available in this constraint region: 32
  Number of BRAM blocked in this constraint region: 21
  Utilization = 100%

  Some of the BRAMs are cascaded BRAMs in SYSTOLIC or PIPELINED mode that cannot cross clock region boundaries for timing reasons. This adds additional placement constraints.


ERROR: [Place 30-365] The following macros could not be placed:
floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_6 (RAMB36E2)
	The instance has been constrained to an area with the following utilization (BRAM/DSP/URAM): 90.28/0/0
The total BRAM utilization is 3.564, the total DSP utilization is 0 and the total URAM utilization is 0
A possible reason is high utilization of BRAMs, DSPs, URAMs, or RPMs. Please check user constraints to make sure design is not over-utilized in the constraint areas (if any) keeping in mind some macros require a number of consecutively available sites

Resolution: For technical support on this issue, please visit http://www.xilinx.com/support.
ERROR: [Place 30-859] Some BRAM area constraints are over utilized.

5 or more BRAM failed to place. 
Some BRAM sites are excluded by the following pblocks. Check whether sufficient sites exist for BRAM instances not included in the exclude pblocks.
Exclude pblock 'axi_leaf': with ranges:
RAMB36_X5Y0:RAMB36_X5Y35
RAMB18_X5Y0:RAMB18_X5Y71
HARD_SYNC_X10Y0:HARD_SYNC_X11Y5
DSP48E2_X7Y0:DSP48E2_X8Y71
SLICE_X37Y0:SLICE_X45Y179
Exclude pblock 'p_X0Y3': with ranges:
RAMB36_X0Y36:RAMB36_X3Y47
RAMB18_X0Y72:RAMB18_X3Y95
HARD_SYNC_X0Y6:HARD_SYNC_X7Y7
GTHE4_COMMON_X0Y0:GTHE4_COMMON_X0Y0
GTHE4_CHANNEL_X0Y0:GTHE4_CHANNEL_X0Y3
DSP48E2_X0Y72:DSP48E2_X5Y95
BUFG_GT_SYNC_X0Y0:BUFG_GT_SYNC_X0Y14
BUFG_GT_X0Y0:BUFG_GT_X0Y23
SLICE_X0Y180:SLICE_X28Y239
Exclude pblock 'p_X0Y4': with ranges:
RAMB36_X0Y48:RAMB36_X3Y59
RAMB18_X0Y96:RAMB18_X3Y119
HARD_SYNC_X0Y8:HARD_SYNC_X7Y9
GTHE4_COMMON_X0Y1:GTHE4_COMMON_X0Y1
GTHE4_CHANNEL_X0Y4:GTHE4_CHANNEL_X0Y7
DSP48E2_X0Y96:DSP48E2_X5Y119
BUFG_GT_SYNC_X0Y15:BUFG_GT_SYNC_X0Y29
BUFG_GT_X0Y24:BUFG_GT_X0Y47
SLICE_X0Y240:SLICE_X28Y299
Exclude pblock 'p_X0Y5': with ranges:
RAMB36_X0Y60:RAMB36_X3Y71
RAMB18_X0Y120:RAMB18_X3Y143
HARD_SYNC_X0Y10:HARD_SYNC_X7Y11
GTHE4_COMMON_X0Y2:GTHE4_COMMON_X0Y2
GTHE4_CHANNEL_X0Y8:GTHE4_CHANNEL_X0Y11
DSP48E2_X0Y120:DSP48E2_X5Y143
BUFG_GT_SYNC_X0Y30:BUFG_GT_SYNC_X0Y44
BUFG_GT_X0Y48:BUFG_GT_X0Y71
SLICE_X0Y300:SLICE_X28Y359
Exclude pblock 'p_X0Y6': with ranges:
RAMB36_X0Y72:RAMB36_X3Y83
RAMB18_X0Y144:RAMB18_X3Y167
HARD_SYNC_X0Y12:HARD_SYNC_X7Y13
GTHE4_COMMON_X0Y3:GTHE4_COMMON_X0Y3
GTHE4_CHANNEL_X0Y12:GTHE4_CHANNEL_X0Y15
DSP48E2_X0Y144:DSP48E2_X5Y167
BUFG_GT_SYNC_X0Y45:BUFG_GT_SYNC_X0Y59
BUFG_GT_X0Y72:BUFG_GT_X0Y95
SLICE_X0Y360:SLICE_X28Y419
Exclude pblock 'p_X1Y3': with ranges:
RAMB36_X4Y36:RAMB36_X5Y47
RAMB18_X4Y72:RAMB18_X5Y95
HARD_SYNC_X8Y6:HARD_SYNC_X11Y7
DSP48E2_X6Y72:DSP48E2_X8Y95
SLICE_X29Y180:SLICE_X45Y239
Exclude pblock 'p_X1Y4': with ranges:
RAMB36_X4Y48:RAMB36_X5Y59
RAMB18_X4Y96:RAMB18_X5Y119
HARD_SYNC_X8Y8:HARD_SYNC_X11Y9
DSP48E2_X6Y96:DSP48E2_X8Y119
SLICE_X29Y240:SLICE_X45Y299
Exclude pblock 'p_X1Y5': with ranges:
RAMB36_X4Y60:RAMB36_X5Y71
RAMB18_X4Y120:RAMB18_X5Y143
HARD_SYNC_X8Y10:HARD_SYNC_X11Y11
DSP48E2_X6Y120:DSP48E2_X8Y143
SLICE_X29Y300:SLICE_X45Y359
Exclude pblock 'p_X1Y6': with ranges:
RAMB36_X4Y72:RAMB36_X5Y83
RAMB18_X4Y144:RAMB18_X5Y167
HARD_SYNC_X8Y12:HARD_SYNC_X11Y13
DSP48E2_X6Y144:DSP48E2_X8Y167
SLICE_X29Y360:SLICE_X45Y419
Exclude pblock 'p_X2Y0': with ranges:
RAMB36_X6Y0:RAMB36_X8Y11
RAMB18_X6Y0:RAMB18_X8Y23
HARD_SYNC_X12Y0:HARD_SYNC_X17Y1
DSP48E2_X9Y0:DSP48E2_X13Y23
SLICE_X46Y0:SLICE_X69Y59
Exclude pblock 'p_X2Y1': with ranges:
RAMB36_X6Y12:RAMB36_X8Y23
RAMB18_X6Y24:RAMB18_X8Y47
HARD_SYNC_X12Y2:HARD_SYNC_X17Y3
DSP48E2_X9Y24:DSP48E2_X13Y47
SLICE_X46Y60:SLICE_X69Y119
Exclude pblock 'p_X2Y2': with ranges:
RAMB36_X6Y24:RAMB36_X8Y35
RAMB18_X6Y48:RAMB18_X8Y71
HARD_SYNC_X12Y4:HARD_SYNC_X17Y5
DSP48E2_X9Y48:DSP48E2_X13Y71
SLICE_X46Y120:SLICE_X69Y179
Exclude pblock 'p_X2Y3': with ranges:
RAMB36_X6Y36:RAMB36_X8Y47
RAMB18_X6Y72:RAMB18_X8Y95
HARD_SYNC_X12Y6:HARD_SYNC_X17Y7
DSP48E2_X9Y72:DSP48E2_X13Y95
SLICE_X46Y180:SLICE_X69Y239
Exclude pblock 'p_X2Y4': with ranges:
RAMB36_X6Y48:RAMB36_X8Y59
RAMB18_X6Y96:RAMB18_X8Y119
HARD_SYNC_X12Y8:HARD_SYNC_X17Y9
DSP48E2_X9Y96:DSP48E2_X13Y119
SLICE_X46Y240:SLICE_X69Y299
Exclude pblock 'p_X2Y5': with ranges:
RAMB36_X6Y60:RAMB36_X8Y71
RAMB18_X6Y120:RAMB18_X8Y143
HARD_SYNC_X12Y10:HARD_SYNC_X17Y11
DSP48E2_X9Y120:DSP48E2_X13Y143
SLICE_X46Y300:SLICE_X69Y359
Exclude pblock 'p_X2Y6': with ranges:
RAMB36_X6Y72:RAMB36_X8Y83
RAMB18_X6Y144:RAMB18_X8Y167
HARD_SYNC_X12Y12:HARD_SYNC_X17Y13
DSP48E2_X9Y144:DSP48E2_X13Y167
SLICE_X46Y360:SLICE_X69Y419
Exclude pblock 'p_X3Y0': with ranges:
RAMB36_X9Y1:RAMB36_X12Y11
RAMB18_X9Y2:RAMB18_X12Y23
HARD_SYNC_X18Y0:HARD_SYNC_X25Y1
DSP48E2_X14Y2:DSP48E2_X17Y23
SLICE_X86Y5:SLICE_X95Y59
SLICE_X70Y5:SLICE_X84Y59
Exclude pblock 'p_X3Y1': with ranges:
RAMB36_X9Y13:RAMB36_X12Y23
RAMB18_X9Y26:RAMB18_X12Y47
HARD_SYNC_X18Y2:HARD_SYNC_X25Y3
DSP48E2_X14Y26:DSP48E2_X17Y47
SLICE_X86Y65:SLICE_X95Y119
SLICE_X70Y65:SLICE_X84Y119
Exclude pblock 'p_X3Y2': with ranges:
SYSMONE4_X0Y0:SYSMONE4_X0Y0
RAMB36_X9Y25:RAMB36_X12Y35
RAMB18_X9Y50:RAMB18_X12Y71
HARD_SYNC_X18Y4:HARD_SYNC_X25Y5
DSP48E2_X14Y50:DSP48E2_X17Y71
SLICE_X86Y125:SLICE_X95Y179
SLICE_X85Y150:SLICE_X85Y179
SLICE_X70Y125:SLICE_X84Y179
Exclude pblock 'p_X3Y3': with ranges:
RAMB36_X9Y37:RAMB36_X12Y47
RAMB18_X9Y74:RAMB18_X12Y95
HARD_SYNC_X18Y6:HARD_SYNC_X25Y7
DSP48E2_X14Y74:DSP48E2_X17Y95
SLICE_X86Y185:SLICE_X95Y239
SLICE_X70Y185:SLICE_X84Y239
Exclude pblock 'p_X3Y4': with ranges:
RAMB36_X9Y48:RAMB36_X12Y59
RAMB18_X9Y96:RAMB18_X12Y119
IOB_X0Y208:IOB_X0Y231
HDIO_VREF_X0Y2:HDIO_VREF_X0Y2
HDIO_BIAS_X0Y2:HDIO_BIAS_X0Y2
HDIOLOGIC_S_X0Y24:HDIOLOGIC_S_X0Y35
HDIOLOGIC_M_X0Y24:HDIOLOGIC_M_X0Y35
HDIOBDIFFINBUF_X0Y24:HDIOBDIFFINBUF_X0Y35
HARD_SYNC_X18Y8:HARD_SYNC_X25Y9
GTHE4_COMMON_X1Y1:GTHE4_COMMON_X1Y1
GTHE4_CHANNEL_X1Y4:GTHE4_CHANNEL_X1Y7
DSP48E2_X14Y96:DSP48E2_X17Y119
BUFG_GT_SYNC_X1Y15:BUFG_GT_SYNC_X1Y29
BUFG_GT_X1Y24:BUFG_GT_X1Y47
BUFGCE_HDIO_X0Y4:BUFGCE_HDIO_X1Y5
SLICE_X70Y240:SLICE_X96Y299
Exclude pblock 'p_X3Y5': with ranges:
RAMB36_X9Y60:RAMB36_X12Y71
RAMB18_X9Y120:RAMB18_X12Y143
IOB_X0Y232:IOB_X0Y255
HDIO_VREF_X0Y3:HDIO_VREF_X0Y3
HDIO_BIAS_X0Y3:HDIO_BIAS_X0Y3
HDIOLOGIC_S_X0Y36:HDIOLOGIC_S_X0Y47
HDIOLOGIC_M_X0Y36:HDIOLOGIC_M_X0Y47
HDIOBDIFFINBUF_X0Y36:HDIOBDIFFINBUF_X0Y47
HARD_SYNC_X18Y10:HARD_SYNC_X25Y11
GTHE4_COMMON_X1Y2:GTHE4_COMMON_X1Y2
GTHE4_CHANNEL_X1Y8:GTHE4_CHANNEL_X1Y11
DSP48E2_X14Y120:DSP48E2_X17Y143
BUFG_GT_SYNC_X1Y30:BUFG_GT_SYNC_X1Y44
BUFG_GT_X1Y48:BUFG_GT_X1Y71
BUFGCE_HDIO_X0Y6:BUFGCE_HDIO_X1Y7
SLICE_X70Y300:SLICE_X96Y359
Exclude pblock 'p_X3Y6': with ranges:
RAMB36_X9Y72:RAMB36_X12Y83
RAMB18_X9Y144:RAMB18_X12Y167
IOB_X0Y256:IOB_X0Y279
HDIO_VREF_X0Y4:HDIO_VREF_X0Y4
HDIO_BIAS_X0Y4:HDIO_BIAS_X0Y4
HDIOLOGIC_S_X0Y48:HDIOLOGIC_S_X0Y59
HDIOLOGIC_M_X0Y48:HDIOLOGIC_M_X0Y59
HDIOBDIFFINBUF_X0Y48:HDIOBDIFFINBUF_X0Y59
HARD_SYNC_X18Y12:HARD_SYNC_X25Y13
GTHE4_COMMON_X1Y3:GTHE4_COMMON_X1Y3
GTHE4_CHANNEL_X1Y12:GTHE4_CHANNEL_X1Y15
DSP48E2_X14Y144:DSP48E2_X17Y167
BUFG_GT_SYNC_X1Y45:BUFG_GT_SYNC_X1Y59
BUFG_GT_X1Y72:BUFG_GT_X1Y95
BUFGCE_HDIO_X0Y8:BUFGCE_HDIO_X1Y9
SLICE_X70Y360:SLICE_X96Y419
The unplaced BRAM are constrained as below: (listing maximum of 20 BRAMs per constraint)
Pblock 'p_X2Y6':
Pblock ranges:
RAMB36_X6Y72:RAMB36_X8Y83
RAMB18_X6Y144:RAMB18_X8Y167
HARD_SYNC_X12Y12:HARD_SYNC_X17Y13
DSP48E2_X9Y144:DSP48E2_X13Y167
SLICE_X46Y360:SLICE_X69Y419
  floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_9
  floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_6
  floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_6
  floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_6
  floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_6

  Number of BRAM required by this constraint: 32
  Number of BRAM available in this constraint region: 32
  Number of BRAM blocked in this constraint region: 21
  Utilization = 100%

  Some of the BRAMs are cascaded BRAMs in SYSTOLIC or PIPELINED mode that cannot cross clock region boundaries for timing reasons. This adds additional placement constraints.


ERROR: [Place 30-433] Unplaced instances found. If the tcl command place_design -verbose is used, all unplaced instances will be shown below. Otherwise, only 1 example instance will be shown.
floorplan_static_i/pe_empty_X2Y6/inst/wt_32_5_inst/p_1_reg_88_reg_rep_0_6
Resolution: For technical support on this issue, please visit http://www.xilinx.com/support
ERROR: [Place 30-99] Placer failed with error: 'Found unplaced instances.'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
ERROR: [Common 17-69] Command failed: Placer could not place all instances
ERROR: [Place 30-859] Some BRAM area constraints are over utilized.

5 or more BRAM failed to place. 
Some BRAM sites are excluded by the following pblocks. Check whether sufficient sites exist for BRAM instances not included in the exclude pblocks.
Exclude pblock 'axi_leaf': with ranges:
RAMB36_X5Y0:RAMB36_X5Y35
RAMB18_X5Y0:RAMB18_X5Y71
HARD_SYNC_X10Y0:HARD_SYNC_X11Y5
DSP48E2_X7Y0:DSP48E2_X8Y71
SLICE_X37Y0:SLICE_X45Y179
Exclude pblock 'p_X0Y3': with ranges:
RAMB36_X0Y36:RAMB36_X3Y47
RAMB18_X0Y72:RAMB18_X3Y95
HARD_SYNC_X0Y6:HARD_SYNC_X7Y7
GTHE4_COMMON_X0Y0:GTHE4_COMMON_X0Y0
GTHE4_CHANNEL_X0Y0:GTHE4_CHANNEL_X0Y3
DSP48E2_X0Y72:DSP48E2_X5Y95
BUFG_GT_SYNC_X0Y0:BUFG_GT_SYNC_X0Y14
BUFG_GT_X0Y0:BUFG_GT_X0Y23
SLICE_X0Y180:SLICE_X28Y239
Exclude pblock 'p_X0Y4': with ranges:
RAMB36_X0Y48:RAMB36_X3Y59
RAMB18_X0Y96:RAMB18_X3Y119
HARD_SYNC_X0Y8:HARD_SYNC_X7Y9
GTHE4_COMMON_X0Y1:GTHE4_COMMON_X0Y1
GTHE4_CHANNEL_X0Y4:GTHE4_CHANNEL_X0Y7
DSP48E2_X0Y96:DSP48E2_X5Y119
BUFG_GT_SYNC_X0Y15:BUFG_GT_SYNC_X0Y29
BUFG_GT_X0Y24:BUFG_GT_X0Y47
SLICE_X0Y240:SLICE_X28Y299
Exclude pblock 'p_X0Y5': with ranges:
RAMB36_X0Y60:RAMB36_X3Y71
RAMB18_X0Y120:RAMB18_X3Y143
HARD_SYNC_X0Y10:HARD_SYNC_X7Y11
GTHE4_COMMON_X0Y2:GTHE4_COMMON_X0Y2
GTHE4_CHANNEL_X0Y8:GTHE4_CHANNEL_X0Y11
DSP48E2_X0Y120:DSP48E2_X5Y143
BUFG_GT_SYNC_X0Y30:BUFG_GT_SYNC_X0Y44
BUFG_GT_X0Y48:BUFG_GT_X0Y71
SLICE_X0Y300:SLICE_X28Y359
Exclude pblock 'p_X0Y6': with ranges:
RAMB36_X0Y72:RAMB36_X3Y83
RAMB18_X0Y144:RAMB18_X3Y167
HARD_SYNC_X0Y12:HARD_SYNC_X7Y13
GTHE4_COMMON_X0Y3:GTHE4_COMMON_X0Y3
GTHE4_CHANNEL_X0Y12:GTHE4_CHANNEL_X0Y15
DSP48E2_X0Y144:DSP48E2_X5Y167
BUFG_GT_SYNC_X0Y45:BUFG_GT_SYNC_X0Y59
BUFG_GT_X0Y72:BUFG_GT_X0Y95
SLICE_X0Y360:SLICE_X28Y419
Exclude pblock 'p_X1Y3': with ranges:
RAMB36_X4Y36:RAMB36_X5Y47
RAMB18_X4Y72:RAMB18_X5Y95
HARD_SYNC_X8Y6:HARD_SYNC_X11Y7
DSP48E2_X6Y72:DSP48E2_X8Y95
SLICE_X29Y180:SLICE_X45Y239
Exclude pblock 'p_X1Y4': with ranges:
RAMB36_X4Y48:RAMB36_X5Y59
RAMB18_X4Y96:RAMB18_X5Y119
HARD_SYNC_X8Y8:HARD_SYNC_X11Y9
DSP48E2_X6Y96:DSP48E2_X8Y119
SLICE_X29Y240:SLICE_X45Y299
Exclude pblock 'p_X1Y5': with ranges:
RAMB36_X4Y60:RAMB36_X5Y71
RAMB18_X4Y120:RAMB18_X5Y143
HARD_SYNC_X8Y10:HARD_SYNC_X11Y11
DSP48E2_X6Y120:DSP48E2_X8Y143
SLICE_X29Y300:SLICE_X45Y359
Exclude pblock 'p_X1Y6': with ranges:
RAMB36_X4Y72:RAMB36_X5Y83
RAMB18_X4Y144:RAMB18_X5Y167
HARD_SYNC_X8Y12:HARD_SYNC_X11Y13
DSP48E2_X6Y144:DSP48E2_X8Y167
SLICE_X29Y360:SLICE_X45Y419
Exclude pblock 'p_X2Y0': with ranges:
RAMB36_X6Y0:RAMB36_X8Y11
RAMB18_X6Y0:RAMB18_X8Y23
HARD_SYNC_X12Y0:HARD_SYNC_X17Y1
DSP48E2_X9Y0:DSP48E2_X13Y23
SLICE_X46Y0:SLICE_X69Y59
Exclude pblock 'p_X2Y1': with ranges:
RAMB36_X6Y12:RAMB36_X8Y23
RAMB18_X6Y24:RAMB18_X8Y47
HARD_SYNC_X12Y2:HARD_SYNC_X17Y3
DSP48E2_X9Y24:DSP48E2_X13Y47
SLICE_X46Y60:SLICE_X69Y119
Exclude pblock 'p_X2Y2': with ranges:
RAMB36_X6Y24:RAMB36_X8Y35
RAMB18_X6Y48:RAMB18_X8Y71
HARD_SYNC_X12Y4:HARD_SYNC_X17Y5
DSP48E2_X9Y48:DSP48E2_X13Y71
SLICE_X46Y120:SLICE_X69Y179
Exclude pblock 'p_X2Y3': with ranges:
RAMB36_X6Y36:RAMB36_X8Y47
RAMB18_X6Y72:RAMB18_X8Y95
HARD_SYNC_X12Y6:HARD_SYNC_X17Y7
DSP48E2_X9Y72:DSP48E2_X13Y95
SLICE_X46Y180:SLICE_X69Y239
Exclude pblock 'p_X2Y4': with ranges:
RAMB36_X6Y48:RAMB36_X8Y59
RAMB18_X6Y96:RAMB18_X8Y119
HARD_SYNC_X12Y8:HARD_SYNC_X17Y9
DSP48E2_X9Y96:DSP48E2_X13Y119
SLICE_X46Y240:SLICE_X69Y299
Exclude pblock 'p_X2Y5': with ranges:
RAMB36_X6Y60:RAMB36_X8Y71
RAMB18_X6Y120:RAMB18_X8Y143
HARD_SYNC_X12Y10:HARD_SYNC_X17Y11
DSP48E2_X9Y120:DSP48E2_X13Y143
SLICE_X46Y300:SLICE_X69Y359
Exclude pblock 'p_X2Y6': with ranges:
RAMB36_X6Y72:RAMB36_X8Y83
RAMB18_X6Y144:RAMB18_X8Y167
HARD_SYNC_X12Y12:HARD_SYNC_X17Y13
DSP48E2_X9Y144:DSP48E2_X13Y167
SLICE_X46Y360:SLICE_X69Y419
Exclude pblock 'p_X3Y0': with ranges:
RAMB36_X9Y1:RAMB36_X12Y11
RAMB18_X9Y2:RAMB18_X12Y23
HARD_SYNC_X18Y0:HARD_SYNC_X25Y1
DSP48E2_X14Y2:DSP48E2_X17Y23
SLICE_X86Y5:SLICE_X95Y59
SLICE_X70Y5:SLICE_X84Y59
Exclude pblock 'p_X3Y1': with ranges:
RAMB36_X9Y13:RAMB36_X12Y23
RAMB18_X9Y26:RAMB18_X12Y47
HARD_SYNC_X18Y2:HARD_SYNC_X25Y3
DSP48E2_X14Y26:DSP48E2_X17Y47
SLICE_X86Y65:SLICE_X95Y119
SLICE_X70Y65:SLICE_X84Y119
Exclude pblock 'p_X3Y2': with ranges:
SYSMONE4_X0Y0:SYSMONE4_X0Y0
RAMB36_X9Y25:RAMB36_X12Y35
RAMB18_X9Y50:RAMB18_X12Y71
HARD_SYNC_X18Y4:HARD_SYNC_X25Y5
DSP48E2_X14Y50:DSP48E2_X17Y71
SLICE_X86Y125:SLICE_X95Y179
SLICE_X85Y150:SLICE_X85Y179
SLICE_X70Y125:SLICE_X84Y179
Exclude pblock 'p_X3Y3': with ranges:
RAMB36_X9Y37:RAMB36_X12Y47
RAMB18_X9Y74:RAMB18_X12Y95
HARD_SYNC_X18Y6:HARD_SYNC_X25Y7
DSP48E2_X14Y74:DSP48E2_X17Y95
SLICE_X86Y185:SLICE_X95Y239
SLICE_X70Y185:SLICE_X84Y239
Exclude pblock 'p_X3Y4': with ranges:
RAMB36_X9Y48:RAMB36_X12Y59
RAMB18_X9Y96:RAMB18_X12Y119
IOB_X0Y208:IOB_X0Y231
HDIO_VREF_X0Y2:HDIO_VREF_X0Y2
HDIO_BIAS_X0Y2:HDIO_BIAS_X0Y2
HDIOLOGIC_S_X0Y24:HDIOLOGIC_S_X0Y35
HDIOLOGIC_M_X0Y24:HDIOLOGIC_M_X0Y35
HDIOBDIFFINBUF_X0Y24:HDIOBDIFFINBUF_X0Y35
HARD_SYNC_X18Y8:HARD_SYNC_X25Y9
GTHE4_COMMON_X1Y1:GTHE4_COMMON_X1Y1
GTHE4_CHANNEL_X1Y4:GTHE4_CHANNEL_X1Y7
DSP48E2_X14Y96:DSP48E2_X17Y119
BUFG_GT_SYNC_X1Y15:BUFG_GT_SYNC_X1Y29
BUFG_GT_X1Y24:BUFG_GT_X1Y47
BUFGCE_HDIO_X0Y4:BUFGCE_HDIO_X1Y5
SLICE_X70Y240:SLICE_X96Y299
Exclude pblock 'p_X3Y5': with ranges:
RAMB36_X9Y60:RAMB36_X12Y71
RAMB18_X9Y120:RAMB18_X12Y143
IOB_X0Y232:IOB_X0Y255
HDIO_VREF_X0Y3:HDIO_VREF_X0Y3
HDIO_BIAS_X0Y3:HDIO_BIAS_X0Y3
HDIOLOGIC_S_X0Y36:HDIOLOGIC_S_X0Y47
HDIOLOGIC_M_X0Y36:HDIOLOGIC_M_X0Y47
HDIOBDIFFINBUF_X0Y36:HDIOBDIFFINBUF_X0Y47
HARD_SYNC_X18Y10:HARD_SYNC_X25Y11
GTHE4_COMMON_X1Y2:GTHE4_COMMON_X1Y2
GTHE4_CHANNEL_X1Y8:GTHE4_CHANNEL_X1Y11
DSP48E2_X14Y120:DSP48E2_X17Y143
BUFG_GT_SYNC_X1Y30:BUFG_GT_SYNC_X1Y44
BUFG_GT_X1Y48:BUFG_GT_X1Y71
BUFGCE_HDIO_X0Y6:BUFGCE_HDIO_X1Y7
SLICE_X70Y300:SLICE_X96Y359
Exclude pblock 'p_X3Y6': with ranges:
RAMB36_X9Y72:RAMB36_X12Y83
RAMB18_X9Y144:RAMB18_X12Y167
IOB_X0Y256:IOB_X0Y279
HDIO_VREF_X0Y4:HDIO_VREF_X0Y4
HDIO_BIAS_X0Y4:HDIO_BIAS_X0Y4
HDIOLOGIC_S_X0Y48:HDIOLOGIC_S_X0Y59
HDIOLOGIC_M_X0Y48:HDIOLOGIC_M_X0Y59
HDIOBDIFFINBUF_X0Y48:HDIOBDIFFINBUF_X0Y59
HARD_SYNC_X18Y12:HARD_SYNC_X25Y13
GTHE4_COMMON_X1Y3:GTHE4_COMMON_X1Y3
GTHE4_CHANNEL_X1Y12:GTHE4_CHANNEL_X1Y15
DSP48E2_X14Y144:DSP48E2_X17Y167
BUFG_GT_SYNC_X1Y45:BUFG_GT_SYNC_X1Y59
BUFG_GT_X1Y72:BUFG_GT_X1Y95
BUFGCE_HDIO_X0Y8:BUFGCE_HDIO_X1Y9
SLICE_X70Y360:SLICE_X96Y419
The unplaced BRAM are constrained as below: (listing maximum of 20 BRAMs per constraint)
Pblock 'p_X2Y5':
Pblock ranges:
RAMB36_X6Y60:RAMB36_X8Y71
RAMB18_X6Y120:RAMB18_X8Y143
HARD_SYNC_X12Y10:HARD_SYNC_X17Y11
DSP48E2_X9Y120:DSP48E2_X13Y143
SLICE_X46Y300:SLICE_X69Y359
  floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_31
  floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_23
  floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_23
  floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_23
  floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_23

  Number of BRAM required by this constraint: 32
  Number of BRAM available in this constraint region: 32
  Number of BRAM blocked in this constraint region: 13
  Utilization = 100%

  Some of the BRAMs are cascaded BRAMs in SYSTOLIC or PIPELINED mode that cannot cross clock region boundaries for timing reasons. This adds additional placement constraints.


ERROR: [Place 30-365] The following macros could not be placed:
floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_23 (RAMB36E2)
	The instance has been constrained to an area with the following utilization (BRAM/DSP/URAM): 90.28/0/0
The total BRAM utilization is 3.564, the total DSP utilization is 0 and the total URAM utilization is 0
A possible reason is high utilization of BRAMs, DSPs, URAMs, or RPMs. Please check user constraints to make sure design is not over-utilized in the constraint areas (if any) keeping in mind some macros require a number of consecutively available sites

Resolution: For technical support on this issue, please visit http://www.xilinx.com/support.
ERROR: [Place 30-859] Some BRAM area constraints are over utilized.

5 or more BRAM failed to place. 
Some BRAM sites are excluded by the following pblocks. Check whether sufficient sites exist for BRAM instances not included in the exclude pblocks.
Exclude pblock 'axi_leaf': with ranges:
RAMB36_X5Y0:RAMB36_X5Y35
RAMB18_X5Y0:RAMB18_X5Y71
HARD_SYNC_X10Y0:HARD_SYNC_X11Y5
DSP48E2_X7Y0:DSP48E2_X8Y71
SLICE_X37Y0:SLICE_X45Y179
Exclude pblock 'p_X0Y3': with ranges:
RAMB36_X0Y36:RAMB36_X3Y47
RAMB18_X0Y72:RAMB18_X3Y95
HARD_SYNC_X0Y6:HARD_SYNC_X7Y7
GTHE4_COMMON_X0Y0:GTHE4_COMMON_X0Y0
GTHE4_CHANNEL_X0Y0:GTHE4_CHANNEL_X0Y3
DSP48E2_X0Y72:DSP48E2_X5Y95
BUFG_GT_SYNC_X0Y0:BUFG_GT_SYNC_X0Y14
BUFG_GT_X0Y0:BUFG_GT_X0Y23
SLICE_X0Y180:SLICE_X28Y239
Exclude pblock 'p_X0Y4': with ranges:
RAMB36_X0Y48:RAMB36_X3Y59
RAMB18_X0Y96:RAMB18_X3Y119
HARD_SYNC_X0Y8:HARD_SYNC_X7Y9
GTHE4_COMMON_X0Y1:GTHE4_COMMON_X0Y1
GTHE4_CHANNEL_X0Y4:GTHE4_CHANNEL_X0Y7
DSP48E2_X0Y96:DSP48E2_X5Y119
BUFG_GT_SYNC_X0Y15:BUFG_GT_SYNC_X0Y29
BUFG_GT_X0Y24:BUFG_GT_X0Y47
SLICE_X0Y240:SLICE_X28Y299
Exclude pblock 'p_X0Y5': with ranges:
RAMB36_X0Y60:RAMB36_X3Y71
RAMB18_X0Y120:RAMB18_X3Y143
HARD_SYNC_X0Y10:HARD_SYNC_X7Y11
GTHE4_COMMON_X0Y2:GTHE4_COMMON_X0Y2
GTHE4_CHANNEL_X0Y8:GTHE4_CHANNEL_X0Y11
DSP48E2_X0Y120:DSP48E2_X5Y143
BUFG_GT_SYNC_X0Y30:BUFG_GT_SYNC_X0Y44
BUFG_GT_X0Y48:BUFG_GT_X0Y71
SLICE_X0Y300:SLICE_X28Y359
Exclude pblock 'p_X0Y6': with ranges:
RAMB36_X0Y72:RAMB36_X3Y83
RAMB18_X0Y144:RAMB18_X3Y167
HARD_SYNC_X0Y12:HARD_SYNC_X7Y13
GTHE4_COMMON_X0Y3:GTHE4_COMMON_X0Y3
GTHE4_CHANNEL_X0Y12:GTHE4_CHANNEL_X0Y15
DSP48E2_X0Y144:DSP48E2_X5Y167
BUFG_GT_SYNC_X0Y45:BUFG_GT_SYNC_X0Y59
BUFG_GT_X0Y72:BUFG_GT_X0Y95
SLICE_X0Y360:SLICE_X28Y419
Exclude pblock 'p_X1Y3': with ranges:
RAMB36_X4Y36:RAMB36_X5Y47
RAMB18_X4Y72:RAMB18_X5Y95
HARD_SYNC_X8Y6:HARD_SYNC_X11Y7
DSP48E2_X6Y72:DSP48E2_X8Y95
SLICE_X29Y180:SLICE_X45Y239
Exclude pblock 'p_X1Y4': with ranges:
RAMB36_X4Y48:RAMB36_X5Y59
RAMB18_X4Y96:RAMB18_X5Y119
HARD_SYNC_X8Y8:HARD_SYNC_X11Y9
DSP48E2_X6Y96:DSP48E2_X8Y119
SLICE_X29Y240:SLICE_X45Y299
Exclude pblock 'p_X1Y5': with ranges:
RAMB36_X4Y60:RAMB36_X5Y71
RAMB18_X4Y120:RAMB18_X5Y143
HARD_SYNC_X8Y10:HARD_SYNC_X11Y11
DSP48E2_X6Y120:DSP48E2_X8Y143
SLICE_X29Y300:SLICE_X45Y359
Exclude pblock 'p_X1Y6': with ranges:
RAMB36_X4Y72:RAMB36_X5Y83
RAMB18_X4Y144:RAMB18_X5Y167
HARD_SYNC_X8Y12:HARD_SYNC_X11Y13
DSP48E2_X6Y144:DSP48E2_X8Y167
SLICE_X29Y360:SLICE_X45Y419
Exclude pblock 'p_X2Y0': with ranges:
RAMB36_X6Y0:RAMB36_X8Y11
RAMB18_X6Y0:RAMB18_X8Y23
HARD_SYNC_X12Y0:HARD_SYNC_X17Y1
DSP48E2_X9Y0:DSP48E2_X13Y23
SLICE_X46Y0:SLICE_X69Y59
Exclude pblock 'p_X2Y1': with ranges:
RAMB36_X6Y12:RAMB36_X8Y23
RAMB18_X6Y24:RAMB18_X8Y47
HARD_SYNC_X12Y2:HARD_SYNC_X17Y3
DSP48E2_X9Y24:DSP48E2_X13Y47
SLICE_X46Y60:SLICE_X69Y119
Exclude pblock 'p_X2Y2': with ranges:
RAMB36_X6Y24:RAMB36_X8Y35
RAMB18_X6Y48:RAMB18_X8Y71
HARD_SYNC_X12Y4:HARD_SYNC_X17Y5
DSP48E2_X9Y48:DSP48E2_X13Y71
SLICE_X46Y120:SLICE_X69Y179
Exclude pblock 'p_X2Y3': with ranges:
RAMB36_X6Y36:RAMB36_X8Y47
RAMB18_X6Y72:RAMB18_X8Y95
HARD_SYNC_X12Y6:HARD_SYNC_X17Y7
DSP48E2_X9Y72:DSP48E2_X13Y95
SLICE_X46Y180:SLICE_X69Y239
Exclude pblock 'p_X2Y4': with ranges:
RAMB36_X6Y48:RAMB36_X8Y59
RAMB18_X6Y96:RAMB18_X8Y119
HARD_SYNC_X12Y8:HARD_SYNC_X17Y9
DSP48E2_X9Y96:DSP48E2_X13Y119
SLICE_X46Y240:SLICE_X69Y299
Exclude pblock 'p_X2Y5': with ranges:
RAMB36_X6Y60:RAMB36_X8Y71
RAMB18_X6Y120:RAMB18_X8Y143
HARD_SYNC_X12Y10:HARD_SYNC_X17Y11
DSP48E2_X9Y120:DSP48E2_X13Y143
SLICE_X46Y300:SLICE_X69Y359
Exclude pblock 'p_X2Y6': with ranges:
RAMB36_X6Y72:RAMB36_X8Y83
RAMB18_X6Y144:RAMB18_X8Y167
HARD_SYNC_X12Y12:HARD_SYNC_X17Y13
DSP48E2_X9Y144:DSP48E2_X13Y167
SLICE_X46Y360:SLICE_X69Y419
Exclude pblock 'p_X3Y0': with ranges:
RAMB36_X9Y1:RAMB36_X12Y11
RAMB18_X9Y2:RAMB18_X12Y23
HARD_SYNC_X18Y0:HARD_SYNC_X25Y1
DSP48E2_X14Y2:DSP48E2_X17Y23
SLICE_X86Y5:SLICE_X95Y59
SLICE_X70Y5:SLICE_X84Y59
Exclude pblock 'p_X3Y1': with ranges:
RAMB36_X9Y13:RAMB36_X12Y23
RAMB18_X9Y26:RAMB18_X12Y47
HARD_SYNC_X18Y2:HARD_SYNC_X25Y3
DSP48E2_X14Y26:DSP48E2_X17Y47
SLICE_X86Y65:SLICE_X95Y119
SLICE_X70Y65:SLICE_X84Y119
Exclude pblock 'p_X3Y2': with ranges:
SYSMONE4_X0Y0:SYSMONE4_X0Y0
RAMB36_X9Y25:RAMB36_X12Y35
RAMB18_X9Y50:RAMB18_X12Y71
HARD_SYNC_X18Y4:HARD_SYNC_X25Y5
DSP48E2_X14Y50:DSP48E2_X17Y71
SLICE_X86Y125:SLICE_X95Y179
SLICE_X85Y150:SLICE_X85Y179
SLICE_X70Y125:SLICE_X84Y179
Exclude pblock 'p_X3Y3': with ranges:
RAMB36_X9Y37:RAMB36_X12Y47
RAMB18_X9Y74:RAMB18_X12Y95
HARD_SYNC_X18Y6:HARD_SYNC_X25Y7
DSP48E2_X14Y74:DSP48E2_X17Y95
SLICE_X86Y185:SLICE_X95Y239
SLICE_X70Y185:SLICE_X84Y239
Exclude pblock 'p_X3Y4': with ranges:
RAMB36_X9Y48:RAMB36_X12Y59
RAMB18_X9Y96:RAMB18_X12Y119
IOB_X0Y208:IOB_X0Y231
HDIO_VREF_X0Y2:HDIO_VREF_X0Y2
HDIO_BIAS_X0Y2:HDIO_BIAS_X0Y2
HDIOLOGIC_S_X0Y24:HDIOLOGIC_S_X0Y35
HDIOLOGIC_M_X0Y24:HDIOLOGIC_M_X0Y35
HDIOBDIFFINBUF_X0Y24:HDIOBDIFFINBUF_X0Y35
HARD_SYNC_X18Y8:HARD_SYNC_X25Y9
GTHE4_COMMON_X1Y1:GTHE4_COMMON_X1Y1
GTHE4_CHANNEL_X1Y4:GTHE4_CHANNEL_X1Y7
DSP48E2_X14Y96:DSP48E2_X17Y119
BUFG_GT_SYNC_X1Y15:BUFG_GT_SYNC_X1Y29
BUFG_GT_X1Y24:BUFG_GT_X1Y47
BUFGCE_HDIO_X0Y4:BUFGCE_HDIO_X1Y5
SLICE_X70Y240:SLICE_X96Y299
Exclude pblock 'p_X3Y5': with ranges:
RAMB36_X9Y60:RAMB36_X12Y71
RAMB18_X9Y120:RAMB18_X12Y143
IOB_X0Y232:IOB_X0Y255
HDIO_VREF_X0Y3:HDIO_VREF_X0Y3
HDIO_BIAS_X0Y3:HDIO_BIAS_X0Y3
HDIOLOGIC_S_X0Y36:HDIOLOGIC_S_X0Y47
HDIOLOGIC_M_X0Y36:HDIOLOGIC_M_X0Y47
HDIOBDIFFINBUF_X0Y36:HDIOBDIFFINBUF_X0Y47
HARD_SYNC_X18Y10:HARD_SYNC_X25Y11
GTHE4_COMMON_X1Y2:GTHE4_COMMON_X1Y2
GTHE4_CHANNEL_X1Y8:GTHE4_CHANNEL_X1Y11
DSP48E2_X14Y120:DSP48E2_X17Y143
BUFG_GT_SYNC_X1Y30:BUFG_GT_SYNC_X1Y44
BUFG_GT_X1Y48:BUFG_GT_X1Y71
BUFGCE_HDIO_X0Y6:BUFGCE_HDIO_X1Y7
SLICE_X70Y300:SLICE_X96Y359
Exclude pblock 'p_X3Y6': with ranges:
RAMB36_X9Y72:RAMB36_X12Y83
RAMB18_X9Y144:RAMB18_X12Y167
IOB_X0Y256:IOB_X0Y279
HDIO_VREF_X0Y4:HDIO_VREF_X0Y4
HDIO_BIAS_X0Y4:HDIO_BIAS_X0Y4
HDIOLOGIC_S_X0Y48:HDIOLOGIC_S_X0Y59
HDIOLOGIC_M_X0Y48:HDIOLOGIC_M_X0Y59
HDIOBDIFFINBUF_X0Y48:HDIOBDIFFINBUF_X0Y59
HARD_SYNC_X18Y12:HARD_SYNC_X25Y13
GTHE4_COMMON_X1Y3:GTHE4_COMMON_X1Y3
GTHE4_CHANNEL_X1Y12:GTHE4_CHANNEL_X1Y15
DSP48E2_X14Y144:DSP48E2_X17Y167
BUFG_GT_SYNC_X1Y45:BUFG_GT_SYNC_X1Y59
BUFG_GT_X1Y72:BUFG_GT_X1Y95
BUFGCE_HDIO_X0Y8:BUFGCE_HDIO_X1Y9
SLICE_X70Y360:SLICE_X96Y419
The unplaced BRAM are constrained as below: (listing maximum of 20 BRAMs per constraint)
Pblock 'p_X2Y5':
Pblock ranges:
RAMB36_X6Y60:RAMB36_X8Y71
RAMB18_X6Y120:RAMB18_X8Y143
HARD_SYNC_X12Y10:HARD_SYNC_X17Y11
DSP48E2_X9Y120:DSP48E2_X13Y143
SLICE_X46Y300:SLICE_X69Y359
  floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_31
  floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_23
  floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_23
  floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_23
  floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_23

  Number of BRAM required by this constraint: 32
  Number of BRAM available in this constraint region: 32
  Number of BRAM blocked in this constraint region: 13
  Utilization = 100%

  Some of the BRAMs are cascaded BRAMs in SYSTOLIC or PIPELINED mode that cannot cross clock region boundaries for timing reasons. This adds additional placement constraints.


ERROR: [Place 30-433] Unplaced instances found. If the tcl command place_design -verbose is used, all unplaced instances will be shown below. Otherwise, only 1 example instance will be shown.
floorplan_static_i/pe_empty_X2Y5/inst/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_23
Resolution: For technical support on this issue, please visit http://www.xilinx.com/support
ERROR: [Place 30-99] Placer failed with error: 'Found unplaced instances.'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
ERROR: [Common 17-69] Command failed: Placer could not place all instances
