; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_red_fused_mv_17(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %7 = shl i32 %6, 6, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = and i32 %8, 64, !dbg !12
  %10 = lshr i32 %8, 1, !dbg !12
  %11 = and i32 %10, 63, !dbg !12
  %12 = and i32 %8, 63, !dbg !12
  %13 = or disjoint i32 %7, %11, !dbg !13
  %14 = or disjoint i32 %7, %12, !dbg !13
  %15 = icmp slt i32 %13, 2304, !dbg !14
  %16 = icmp slt i32 %14, 2304, !dbg !14
  %17 = shl i32 %8, 2, !dbg !15
  %18 = and i32 %17, 4, !dbg !15
  %.lobit = lshr exact i32 %9, 6, !dbg !15
  %.frozen = freeze i32 %14, !dbg !16
  %19 = sdiv i32 %.frozen, 9, !dbg !16
  %20 = mul i32 %19, 9, !dbg !17
  %.decomposed = sub i32 %.frozen, %20, !dbg !17
  %21 = srem i32 %13, 9, !dbg !17
  %22 = shl nsw i32 %.decomposed, 7, !dbg !18
  %23 = shl nsw i32 %21, 7, !dbg !18
  %24 = mul i32 %19, 1152, !dbg !19
  %25 = or disjoint i32 %23, %18
  %26 = shl i32 %8, 3
  %27 = and i32 %26, 504
  %28 = or disjoint i32 %27, %.lobit
  %29 = and i32 %17, 252
  %30 = shl nuw nsw i32 %9, 2
  %31 = or disjoint i32 %29, %30
  %32 = lshr exact i32 %27, 1
  %33 = add nuw nsw i32 %32, %28
  %34 = zext nneg i32 %33 to i64
  %35 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %34
  %36 = or disjoint i32 %28, 2
  %37 = add nuw nsw i32 %36, %32
  %38 = zext nneg i32 %37 to i64
  %39 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %38
  %40 = or disjoint i32 %28, 4
  %41 = add nuw nsw i32 %40, %32
  %42 = zext nneg i32 %41 to i64
  %43 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %42
  %44 = or disjoint i32 %28, 6
  %45 = add nuw nsw i32 %44, %32
  %46 = zext nneg i32 %45 to i64
  %47 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %46
  %48 = lshr exact i32 %31, 1
  %49 = and i32 %48, 252
  %50 = add nuw nsw i32 %49, %31
  %51 = zext nneg i32 %50 to i64
  %52 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %51
  %53 = sext i32 %25 to i64, !dbg !20
  %invariant.gep = getelementptr float, ptr addrspace(1) %1, i64 %53, !dbg !20
  %54 = insertelement <4 x i1> poison, i1 %15, i64 0, !dbg !21
  %55 = shufflevector <4 x i1> %54, <4 x i1> poison, <4 x i32> zeroinitializer, !dbg !21
  %invariant.op = or i32 %22, %.lobit, !dbg !20
  br label %56, !dbg !20

56:                                               ; preds = %5, %56
  %indvars.iv = phi i64 [ 0, %5 ], [ %indvars.iv.next, %56 ]
  %57 = phi <4 x float> [ zeroinitializer, %5 ], [ %111, %56 ]
  %58 = trunc nuw nsw i64 %indvars.iv to i32, !dbg !22
  %.reass.reass = or i32 %58, %invariant.op
  %59 = or disjoint i32 %.reass.reass, 2, !dbg !22
  %60 = or disjoint i32 %.reass.reass, 4, !dbg !22
  %61 = or disjoint i32 %.reass.reass, 6, !dbg !22
  %.reass.reass.frozen = freeze i32 %.reass.reass, !dbg !23
  %62 = sdiv i32 %.reass.reass.frozen, 9, !dbg !23
  %63 = mul i32 %62, 9, !dbg !24
  %.decomposed18 = sub i32 %.reass.reass.frozen, %63, !dbg !24
  %.frozen19 = freeze i32 %59, !dbg !23
  %64 = sdiv i32 %.frozen19, 9, !dbg !23
  %65 = mul i32 %64, 9, !dbg !24
  %.decomposed20 = sub i32 %.frozen19, %65, !dbg !24
  %.frozen21 = freeze i32 %60, !dbg !23
  %66 = sdiv i32 %.frozen21, 9, !dbg !23
  %67 = mul i32 %66, 9, !dbg !24
  %.decomposed22 = sub i32 %.frozen21, %67, !dbg !24
  %.frozen23 = freeze i32 %61, !dbg !23
  %68 = sdiv i32 %.frozen23, 9, !dbg !23
  %69 = mul i32 %68, 9, !dbg !24
  %.decomposed24 = sub i32 %.frozen23, %69, !dbg !24
  %70 = shl nsw i32 %.decomposed18, 7, !dbg !25
  %71 = shl nsw i32 %.decomposed20, 7, !dbg !25
  %72 = shl nsw i32 %.decomposed22, 7, !dbg !25
  %73 = shl nsw i32 %.decomposed24, 7, !dbg !25
  %74 = add i32 %62, %24, !dbg !26
  %75 = add i32 %74, %70, !dbg !27
  %76 = add i32 %64, %24, !dbg !26
  %77 = add i32 %76, %71, !dbg !27
  %78 = add i32 %66, %24, !dbg !26
  %79 = add i32 %78, %72, !dbg !27
  %80 = add i32 %68, %24, !dbg !26
  %81 = add i32 %80, %73, !dbg !27
  %82 = sext i32 %75 to i64, !dbg !28
  %83 = getelementptr float, ptr addrspace(1) %0, i64 %82, !dbg !28
  %84 = sext i32 %77 to i64, !dbg !28
  %85 = getelementptr float, ptr addrspace(1) %0, i64 %84, !dbg !28
  %86 = sext i32 %79 to i64, !dbg !28
  %87 = getelementptr float, ptr addrspace(1) %0, i64 %86, !dbg !28
  %88 = sext i32 %81 to i64, !dbg !28
  %89 = getelementptr float, ptr addrspace(1) %0, i64 %88, !dbg !28
  %90 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %83, i1 %16, i32 0, i1 %16) #3, !dbg !29
  %91 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %85, i1 %16, i32 0, i1 %16) #3, !dbg !29
  %92 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %87, i1 %16, i32 0, i1 %16) #3, !dbg !29
  %93 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %89, i1 %16, i32 0, i1 %16) #3, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %94 = insertelement <1 x i32> poison, i32 %90, i64 0, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %35, <1 x i32> %94, i1 true) #3, !dbg !29
  %95 = insertelement <1 x i32> poison, i32 %91, i64 0, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %39, <1 x i32> %95, i1 true) #3, !dbg !29
  %96 = insertelement <1 x i32> poison, i32 %92, i64 0, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %43, <1 x i32> %96, i1 true) #3, !dbg !29
  %97 = insertelement <1 x i32> poison, i32 %93, i64 0, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %47, <1 x i32> %97, i1 true) #3, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %gep = getelementptr float, ptr addrspace(1) %invariant.gep, i64 %indvars.iv, !dbg !30
  %98 = load <4 x float>, ptr addrspace(3) %52, align 16, !dbg !29
  %99 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %gep, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15) #3, !dbg !31
  %100 = extractvalue { i32, i32, i32, i32 } %99, 0, !dbg !31
  %101 = extractvalue { i32, i32, i32, i32 } %99, 1, !dbg !31
  %102 = extractvalue { i32, i32, i32, i32 } %99, 2, !dbg !31
  %103 = extractvalue { i32, i32, i32, i32 } %99, 3, !dbg !31
  %104 = insertelement <4 x i32> poison, i32 %100, i64 0, !dbg !31
  %105 = insertelement <4 x i32> %104, i32 %101, i64 1, !dbg !31
  %106 = insertelement <4 x i32> %105, i32 %102, i64 2, !dbg !31
  %107 = insertelement <4 x i32> %106, i32 %103, i64 3, !dbg !31
  %108 = bitcast <4 x i32> %107 to <4 x float>, !dbg !31
  %109 = fmul <4 x float> %98, %108, !dbg !32
  %110 = fadd <4 x float> %57, %109, !dbg !33
  %111 = select <4 x i1> %55, <4 x float> %110, <4 x float> %57, !dbg !21
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 8, !dbg !20
  %112 = icmp samesign ult i64 %indvars.iv, 120, !dbg !20
  br i1 %112, label %56, label %113, !dbg !20

113:                                              ; preds = %56
  %shift = shufflevector <4 x float> %111, <4 x float> poison, <4 x i32> <i32 1, i32 poison, i32 poison, i32 poison>, !dbg !34
  %114 = fadd <4 x float> %111, %shift, !dbg !34
  %shift16 = shufflevector <4 x float> %111, <4 x float> poison, <4 x i32> <i32 2, i32 poison, i32 poison, i32 poison>, !dbg !34
  %115 = fadd <4 x float> %shift16, %114, !dbg !34
  %shift17 = shufflevector <4 x float> %111, <4 x float> poison, <4 x i32> <i32 3, i32 poison, i32 poison, i32 poison>, !dbg !34
  %116 = fadd <4 x float> %shift17, %115, !dbg !34
  %117 = extractelement <4 x float> %116, i64 0, !dbg !34
  %118 = bitcast float %117 to i32, !dbg !39
  %119 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %118, i32 1, i32 31), !dbg !39
  %120 = bitcast i32 %119 to float, !dbg !39
  %121 = fadd float %117, %120, !dbg !34
  tail call void @llvm.nvvm.barrier0(), !dbg !40
  %122 = zext nneg i32 %11 to i64, !dbg !40
  %123 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %122, !dbg !40
  %124 = bitcast float %121 to <1 x i32>, !dbg !40
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %123, <1 x i32> %124, i1 true) #3, !dbg !40
  tail call void @llvm.nvvm.barrier0(), !dbg !40
  %125 = zext nneg i32 %12 to i64, !dbg !40
  %126 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %125, !dbg !40
  %127 = load i32, ptr addrspace(3) %126, align 4, !dbg !40
  %128 = sext i32 %14 to i64, !dbg !41
  %129 = getelementptr float, ptr addrspace(1) %2, i64 %128, !dbg !41
  %130 = icmp eq i32 %9, 0, !dbg !42
  %131 = and i1 %130, %16, !dbg !42
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %127, ptr addrspace(1) %129, i1 %131) #3, !dbg !42
  ret void, !dbg !43
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cfctj2if3j4y6mf366xpdlvpssf5f7crjl6hoa6abu4egsmimat4.py", directory: "inductor_cache/fc")
!4 = !{ptr @triton_red_fused_mv_17, !"kernel", i32 1}
!5 = !{ptr @triton_red_fused_mv_17, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_red_fused_mv_17", linkageName: "triton_red_fused_mv_17", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 33, scope: !7)
!16 = !DILocation(line: 27, column: 19, scope: !7)
!17 = !DILocation(line: 26, column: 19, scope: !7)
!18 = !DILocation(line: 34, column: 50, scope: !7)
!19 = !DILocation(line: 34, column: 67, scope: !7)
!20 = !DILocation(line: 30, column: 36, scope: !7)
!21 = !DILocation(line: 39, column: 46, scope: !7)
!22 = !DILocation(line: 34, column: 46, scope: !7)
!23 = !DILocation(line: 34, column: 90, scope: !7)
!24 = !DILocation(line: 34, column: 56, scope: !7)
!25 = !DILocation(line: 34, column: 40, scope: !7)
!26 = !DILocation(line: 34, column: 62, scope: !7)
!27 = !DILocation(line: 34, column: 73, scope: !7)
!28 = !DILocation(line: 34, column: 34, scope: !7)
!29 = !DILocation(line: 34, column: 95, scope: !7)
!30 = !DILocation(line: 35, column: 34, scope: !7)
!31 = !DILocation(line: 35, column: 48, scope: !7)
!32 = !DILocation(line: 36, column: 22, scope: !7)
!33 = !DILocation(line: 38, column: 23, scope: !7)
!34 = !DILocation(line: 256, column: 15, scope: !35, inlinedAt: !38)
!35 = distinct !DILexicalBlockFile(scope: !37, file: !36, discriminator: 0)
!36 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!37 = distinct !DILexicalBlockFile(scope: !7, file: !36, discriminator: 0)
!38 = !DILocation(line: 40, column: 25, scope: !7)
!39 = !DILocation(line: 267, column: 36, scope: !37, inlinedAt: !38)
!40 = !DILocation(line: 40, column: 28, scope: !7)
!41 = !DILocation(line: 41, column: 25, scope: !7)
!42 = !DILocation(line: 41, column: 36, scope: !7)
!43 = !DILocation(line: 41, column: 4, scope: !7)
