<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/mem_fb0/config/reg</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/mem_fb0/config/reg</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet">HWC MEM FB Register Address Map</h3>
    <p class="ldescdet">This address map contains module mem_fb register set.</p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_mem_fb0_config_reg">AddressMap abc_soc_top/mem_fb0/config/reg</h2>

    <!-- Registers for AddressMap abc_soc_top/mem_fb0/config/reg -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_37197071672E8273">SCRATCH</a>  </b></td>
        <td class="unboxed sdescmap">Scratch Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DC4132687E46FD7F">SOFT_RESET</a>  </b></td>
        <td class="unboxed sdescmap">Soft Reset Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E8014AE04930E738">ENABLE</a>  </b></td>
        <td class="unboxed sdescmap">Enable Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_294ECA3C2905F85E">LL_CORRUPT</a>  </b></td>
        <td class="unboxed sdescmap">Linked list corruption control Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B8DFAB8342727A1C">POWER_DOWN_CONTROL</a>  </b></td>
        <td class="unboxed sdescmap">Power down control register for the feedback memory</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0399C5240D34234E">POWER_DOWN_CONTROL_CHAIN</a>  </b></td>
        <td class="unboxed sdescmap">Power down control register for all memories except the feedback memory</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F23CA3A8BEA8C484">DMAC_HOLD_REQ</a>  </b></td>
        <td class="unboxed sdescmap">DMAC debug hold request</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000001c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9CEDFA48C7146203">DMAC_HOLD_ACK</a>  </b></td>
        <td class="unboxed sdescmap">DMAC debug hold acknowledge</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6BE5DE295DF0333F">LA_DEBUG_SEL</a>  </b></td>
        <td class="unboxed sdescmap">Select debug signals to be observed on the logic analyzer</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000024</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9D21208422CDBE56">DMAC_DEBUG_CHAN_SEL</a>  </b></td>
        <td class="unboxed sdescmap">Select a DMA channel for debug</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000028</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9AAA2BF0D6459A68">DMAC_DMA0_DEBUG</a>  </b></td>
        <td class="unboxed sdescmap">DMAC debug register for DMA0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000002c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1156D506C5429C79">DMAC_DMA1_DEBUG</a>  </b></td>
        <td class="unboxed sdescmap">DMAC debug register for DMA1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1A381A377F741FFB">DMAC0_CH_TFR_DONE_CNT</a>  </b></td>
        <td class="unboxed sdescmap">DMAC0 channel transfer done count.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000034</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2D1DFE23F84D1797">DMAC1_CH_TFR_DONE_CNT</a>  </b></td>
        <td class="unboxed sdescmap">DMAC1 channel transfer done count.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000038</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_82321E9C9141A4AA">DMAC0_DST_TFR_DONE_CNT</a>  </b></td>
        <td class="unboxed sdescmap">DMAC0 channel destination transfer done count.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000003c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CC5C9186B7EE1FA0">DMAC1_DST_TFR_DONE_CNT</a>  </b></td>
        <td class="unboxed sdescmap">DMAC1 channel destination transfer done count.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000040</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8CB42F2F3A2D7995">DMAC0_SRC_TFR_DONE_CNT</a>  </b></td>
        <td class="unboxed sdescmap">DMAC0 channel source transfer done count.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000044</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7A8D929DA43F6BE3">DMAC1_SRC_TFR_DONE_CNT</a>  </b></td>
        <td class="unboxed sdescmap">DMAC1 channel source transfer done count.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000048</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7A6892039E719EDB">TDD_STALL</a>  </b></td>
        <td class="unboxed sdescmap">Stall DMA0/1 during TDD operation.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000004c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DFA8F8723DBE7377">DMAC0_CH0_PAUSE_CNT</a>  </b></td>
        <td class="unboxed sdescmap">Burst count to pause CH0 of DMAC0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000050</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_65ACEC8D40818039">DMAC1_CH0_PAUSE_CNT</a>  </b></td>
        <td class="unboxed sdescmap">Burst count to pause CH0 of DMAC1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000054</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9BA2E39C4B37CCF4">DMAC0_CH1_PAUSE_CNT</a>  </b></td>
        <td class="unboxed sdescmap">Burst count to pause CH1 of DMAC0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000058</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_86F061068615E726">DMAC1_CH1_PAUSE_CNT</a>  </b></td>
        <td class="unboxed sdescmap">Burst count to pause CH1 of DMAC1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000005c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1BF6C44A5C791DD0">DMAC_LL_INVALID</a>  </b></td>
        <td class="unboxed sdescmap">DMAC linked list invalid</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000060</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A26A832A6EF99CC9">NSIP_CM0_PKT_LEN</a>  </b></td>
        <td class="unboxed sdescmap">NSIP CM0 packet length</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000064</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_947440CE3512A0BB">NSIP_CM1_PKT_LEN</a>  </b></td>
        <td class="unboxed sdescmap">NSIP CM1 packet length</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000068</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_260FA385366C2EFE">NSIP_CM_HALT_CFG</a>  </b></td>
        <td class="unboxed sdescmap">NSIP CM halt config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000006c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5E3031C893AD7EB8">NSIP_CM_HALT_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">NSIP CM halt status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000070</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EDF153C3F9F8BE56">NSIP_CM_STATE_DEBUG</a>  </b></td>
        <td class="unboxed sdescmap">NSIP CM state machine states</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000074</td>
        <td class="unboxed addr">0x00000077</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000078</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_075AD012384F88B0">INT_HI_AGG_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">Aggregate high priority interrupt status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000007c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_15219B90EF651421">INT_LO_AGG_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">Aggregate low priority interrupt status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000080</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_325FCF14769B8BAE">INT_FB_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">Interrupt Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000084</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6BA7AB3B14513A28">INT_FB_HIGH_EN</a>  </b></td>
        <td class="unboxed sdescmap">High Priority Interrupt Enable Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000088</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4C0ED1E7EA3AE3B6">INT_FB_LOW_EN</a>  </b></td>
        <td class="unboxed sdescmap">Low Priority Interrupt Enable Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000008c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_616E8B8BB9263820">INT_FB_CLEAR</a>  </b></td>
        <td class="unboxed sdescmap">Interrupt Clear Regsiter.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000090</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_41C15857F49B4EEC">INT_FB_FORCE</a>  </b></td>
        <td class="unboxed sdescmap">Interrupt Force Regsiter.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000094</td>
        <td class="unboxed addr">0x0000009f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B8CA650AB69ED4AB">INT_CRUX_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">Interrupt Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_95D2CA9E47001B72">INT_CRUX_HIGH_EN</a>  </b></td>
        <td class="unboxed sdescmap">Interrupt Status high enable</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_95D59EE9690DA533">INT_CRUX_LOW_EN</a>  </b></td>
        <td class="unboxed sdescmap">Interrupt Status low enable</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A1B32F99EB07A6D2">INT_CRUX_CLEAR</a>  </b></td>
        <td class="unboxed sdescmap">Interrupt Status low enable</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D429F3D15C1CEB05">INT_CRUX_FORCE</a>  </b></td>
        <td class="unboxed sdescmap">Interrupt Status low enable</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000000b4</td>
        <td class="unboxed addr">0x000000ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000100[+=0x10]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_874F8F35ABD36085">AXI_ECC_ERR_INFO[3]</a>  </b></td>
        <td class="unboxed sdescmap">ECC error info associated with the feedback memory</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000104[+=0x10]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_954184B235A9CEED">AXI_ECC_CTL[3]</a>  </b></td>
        <td class="unboxed sdescmap">ECC controls associated with the feedback memory</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000108[+=0x10]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1395B2CFEAFAD038">AXI_ECC_ERR_STAT[3]</a>  </b></td>
        <td class="unboxed sdescmap">ECC stats associated with the feedback memory</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000010c</td>
        <td class="unboxed addr">0x000001ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000200</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F58260484FA4360D">FB_MEM_PTR_PORT0</a>  </b></td>
        <td class="unboxed sdescmap">Initial pointer associated with the feedback memory for antenna port 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000204</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A70A0BB30D4138AE">FB_MEM_PTR_PORT1</a>  </b></td>
        <td class="unboxed sdescmap">Initial pointer associated with the feedback memory for antenna port 1.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000208</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_965920A08217E7BC">FB_MEM_PTR_PORT2</a>  </b></td>
        <td class="unboxed sdescmap">Initial pointer associated with the feedback memory for antenna port 2.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000020c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E402A3B27CA28FE7">FB_MEM_PTR_PORT3</a>  </b></td>
        <td class="unboxed sdescmap">Initial pointer associated with the feedback memory for antenna port 3.</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000210[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C025957DBCD8084D">SAMPLE_CNT[4]</a>  </b></td>
        <td class="unboxed sdescmap">Count of antenna data samples from a particular antenna.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000220</td>
        <td class="unboxed addr">0x00000227</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000228</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D7A2F11F450370B1">ANT_INTF_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">Antenna interface error status register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000022c</td>
        <td class="unboxed addr">0x000002ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000300[+=0x08]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FAC30E8767F17DA8">SECTOR_END_PTR[32]</a>  </b></td>
        <td class="unboxed sdescmap">End pointer for each sector in the feedback memory.</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000304[+=0x08]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C65685259DBA0503">SECTOR_NEXT_PTR[32]</a>  </b></td>
        <td class="unboxed sdescmap">Next pointer for each sector in the feedback memory.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000308</td>
        <td class="unboxed addr">0x000003ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000400[+=0x080]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F6EFAB6E6B8DEA72">BFN_TIMER1_DMA0[2]</a>  </b></td>
        <td class="unboxed sdescmap">Timer1 for DMA0 operation</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000404[+=0x080]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C1E0EFE47AC70DB9">BFN_TIMER2_DMA0[2]</a>  </b></td>
        <td class="unboxed sdescmap">Timer2 for DMA0 operation</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000408[+=0x080]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_76BABF6412FCACA5">BFN_TIMER_SEL_DMA0[2]</a>  </b></td>
        <td class="unboxed sdescmap">Select which timer to use for DMA0 operation</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x0000040c[+=0x080]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7442809723AD67F6">BFN_PAUSE_SOFT_DMA0[2]</a>  </b></td>
        <td class="unboxed sdescmap">This is used to pause DMA0 operation.</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000410[+=0x080]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6B4F76B72AD0750F">BFN_EXIT_TIMER_DMA0[2]</a>  </b></td>
        <td class="unboxed sdescmap">This is used to check if the DMA0 operation occurs in the specified time.</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000414[+=0x080]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7B24A0F702032D6A">SOFT_PAUSE_ST_DMA0[2]</a>  </b></td>
        <td class="unboxed sdescmap">DMA0 soft reset pause status</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000418[+=0x080]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_991713B32AC62344">HARD_PAUSE_ST_DMA0[2]</a>  </b></td>
        <td class="unboxed sdescmap">DMA0 hard reset pause status</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x0000041c[+=0x080]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0D03D0B00D3665DB">BFN_TIMER1_DMA1[2]</a>  </b></td>
        <td class="unboxed sdescmap">Timer1 for DMA1 operation</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000420[+=0x080]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_11051C86FEEAEFB2">BFN_TIMER2_DMA1[2]</a>  </b></td>
        <td class="unboxed sdescmap">Timer2 for DMA1 operation</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000424[+=0x080]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_873A1C1D59225DBD">BFN_TIMER_SEL_DMA1[2]</a>  </b></td>
        <td class="unboxed sdescmap">Select which timer to use for DMA1 operation</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000428[+=0x080]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6E03E5749894E5B6">BFN_PAUSE_SOFT_DMA1[2]</a>  </b></td>
        <td class="unboxed sdescmap">This is used to pause DMA1 operation.</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x0000042c[+=0x080]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F5A2635909BA464E">BFN_EXIT_TIMER_DMA1[2]</a>  </b></td>
        <td class="unboxed sdescmap">This is used to check if the DMA1 operation occurs in the specified time.</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000430[+=0x080]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7F81F75534FAC6AD">SOFT_PAUSE_ST_DMA1[2]</a>  </b></td>
        <td class="unboxed sdescmap">DMA1 soft reset pause status</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000434[+=0x080]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DFF19881545BEB99">HARD_PAUSE_ST_DMA1[2]</a>  </b></td>
        <td class="unboxed sdescmap">DMA1 hard reset pause status</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000438[+=0x080]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_75495EA352CF359C">BFN_STATE_DEBUG[2]</a>  </b></td>
        <td class="unboxed sdescmap">This register stores the BFN and DMA state machine states for debug.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000043c</td>
        <td class="unboxed addr">0x000004ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000500</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5E0997C8E7CF8C74">ISYNC_CTRL</a>  </b></td>
        <td class="unboxed sdescmap">ISYNC Control Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000504</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E640278C64A81D79">ISYNC_LCNT_INC</a>  </b></td>
        <td class="unboxed sdescmap">Isync Lower Count Increment Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000508</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8CC4A2854B10109B">ISYNC_TEN_MS_CNT</a>  </b></td>
        <td class="unboxed sdescmap">Isync 10ms Counter Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000050c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5C351705D2728C2C">ISYNC_INC_PRE</a>  </b></td>
        <td class="unboxed sdescmap">Isync Timer Increment/Preset Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000510</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9DD78BF21DF364D4">ISYNC_CNT_ADJ</a>  </b></td>
        <td class="unboxed sdescmap">Isync Timer Count Adjustment Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000514</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7F73436E8914B3F5">ISYNC_BFN_CNT_SYNC</a>  </b></td>
        <td class="unboxed sdescmap">BFN Count Sync</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000518</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A2D1B94BD10C66A8">ISYNC_BFN_CNT</a>  </b></td>
        <td class="unboxed sdescmap">BFN Count</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000051c</td>
        <td class="unboxed addr">0x0000052f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000530[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_97001CBC2C72AE3C">BFNE_CONFIG[8]</a>  </b></td>
        <td class="unboxed sdescmap">BFN Event Config Register</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000550[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CB3FB6BBEE0CEA70">BFNE_INCR[8]</a>  </b></td>
        <td class="unboxed sdescmap">BFN Event Increment</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000570[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_80361F947664FFFC">BFNE_START[8]</a>  </b></td>
        <td class="unboxed sdescmap">BFN Event Start</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000590[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7F6A155DA768118E">BFNE_STAT[8]</a>  </b></td>
        <td class="unboxed sdescmap">BFN Event Status Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000005b0</td>
        <td class="unboxed addr">0x000005ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000600[+=0x10]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F1757F72E379F374">DESC_ECC_ERR_INFO[2]</a>  </b></td>
        <td class="unboxed sdescmap">ECC error info associated with the descriptor memory</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000604[+=0x10]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9DE74B9F0D7D1D59">DESC_ECC_CTL[2]</a>  </b></td>
        <td class="unboxed sdescmap">ECC controls associated with the descriptor memory</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000608[+=0x10]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_609188479E682B96">DESC_ECC_ERR_STAT[2]</a>  </b></td>
        <td class="unboxed sdescmap">ECC stats associated with the descriptor memory</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000060c</td>
        <td class="unboxed addr">0x0000061f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000620[+=0x10]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8B65ABEA014D7FA6">DMA0_ECC_ERR_INFO[2]</a>  </b></td>
        <td class="unboxed sdescmap">ECC error info associated with the DMA0 FIFO memory</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000624[+=0x10]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1195DA689C4C5563">DMA0_ECC_CTL[2]</a>  </b></td>
        <td class="unboxed sdescmap">ECC controls associated with the DMA0 FIFO memory</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000628[+=0x10]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C3043DF450E13A9F">DMA0_ECC_ERR_STAT[2]</a>  </b></td>
        <td class="unboxed sdescmap">ECC stats associated with the DMA0 FIFO memory</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000062c</td>
        <td class="unboxed addr">0x0000063f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000640[+=0x10]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0CA026AA0AA56E2A">DMA1_ECC_ERR_INFO[2]</a>  </b></td>
        <td class="unboxed sdescmap">ECC error info associated with the DMA1 FIFO memory</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000644[+=0x10]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C44B18E04B7FD812">DMA1_ECC_CTL[2]</a>  </b></td>
        <td class="unboxed sdescmap">ECC controls associated with the DMA1 FIFO memory</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000648[+=0x10]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_62B2784DB15C2EE0">DMA1_ECC_ERR_STAT[2]</a>  </b></td>
        <td class="unboxed sdescmap">ECC stats associated with the DMA1 FIFO memory</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000064c</td>
        <td class="unboxed addr">0x0000065f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000660</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_579A86FC5C98A573">DMA_DP_INIT</a>  </b></td>
        <td class="unboxed sdescmap">DP init request</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000664</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_43BAAE4EB50B3B70">DMA_DP_INIT_DONE</a>  </b></td>
        <td class="unboxed sdescmap">DP init acknowledge</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000668</td>
        <td class="unboxed addr">0x0000067f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000680</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3C7DC9649C6E9C73">VEX_DMA_SEL_HALT</a>  </b></td>
        <td class="unboxed sdescmap">VEX DMA select/halt</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000684</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C1840FBD09D31513">VEX_MEM_START_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">VEX memory start address</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000688</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7A865D17FC96B7E9">VEX_MEM_END_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">VEX memory end address</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000068c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_828FD9B52CC186D7">VEX_DESC_START_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">VEX descriptor start address</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000690</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D864AF40529A4ACB">VEX_DESC_END_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">VEX descriptor end address</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000694</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0315F3C8361F68EF">VEX_REG_START_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">VEX register start address</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000698</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_818C6218A47E96DB">VEX_REG_END_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">VEX register end address</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000069c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9B115C99737B700B">VEX_ADDR_MASK</a>  </b></td>
        <td class="unboxed sdescmap">VEX address mask</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1FB365A2C98ED3AD">VEX_CM0_BAD_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">VEX CM0 bad address</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6C114AA875DD0434">VEX_CM1_BAD_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">VEX CM1 bad address</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0351DEA05E177CCD">VEX_CM0_DROP_IDX</a>  </b></td>
        <td class="unboxed sdescmap">VEX CM0 drop index</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_079DB912949AA185">VEX_CM1_DROP_IDX</a>  </b></td>
        <td class="unboxed sdescmap">VEX CM1 drop index</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_94276FBCC91F8A0A">VEX_TIMER</a>  </b></td>
        <td class="unboxed sdescmap">VEX timer value</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_31B1EFB08844B643">VEX_DEBUG</a>  </b></td>
        <td class="unboxed sdescmap">VEX debug</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000006b8</td>
        <td class="unboxed addr">0x000006bf</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F77B3D9DA4D3841E">VEX_DMA0_CH0_LLP</a>  </b></td>
        <td class="unboxed sdescmap">VEX DMA0_CH0 LLP address</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_55D22A3DA00774FC">VEX_DMA0_CH1_LLP</a>  </b></td>
        <td class="unboxed sdescmap">VEX DMA0_CH1 LLP address</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_80E4D24D79EB7308">VEX_DMA1_CH0_LLP</a>  </b></td>
        <td class="unboxed sdescmap">VEX DMA1_CH0 LLP address</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EABC8E93A059F424">VEX_DMA1_CH1_LLP</a>  </b></td>
        <td class="unboxed sdescmap">VEX DMA1_CH1 LLP address</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AAAC383B713888BF">VEX_DMA0_CH01_EN</a>  </b></td>
        <td class="unboxed sdescmap">VEX DMA0 CH01 enable</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4CCC2FF99932D39C">VEX_DMA1_CH01_EN</a>  </b></td>
        <td class="unboxed sdescmap">VEX DMA1 CH01 enable</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/mem_fb0/config/reg</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_37197071672E8273" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) SCRATCH</span><br/>
      <span class="sdescdet">Scratch Register</span><br/>
      <span class="ldescdet">This register can be used by software to verify reads/writes to this address space.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501000</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">SCRATCHPAD</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SCRATCHPAD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Scratch pad.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DC4132687E46FD7F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) SOFT_RESET</span><br/>
      <span class="sdescdet">Soft Reset Register</span><br/>
      <span class="ldescdet">This register can be used by software to soft reset the entire feedback memory block.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501004</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="1">SOFT_RESET_CM1</td>
        <td class="fldnorm" colspan="1">SOFT_RESET_CM0</td>
        <td class="fldnorm" colspan="1">SOFT_RESET_CONFIG</td>
        <td class="fldnorm" colspan="1">SOFT_RESET_DATAPATH</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SOFT_RESET_CM1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This bit is used to soft reset the common module 1. The common module should first be halted by setting the NSIP_CM1_HALT bit in the NSIP_CM_HALT_CFG register. Once the NSIP_CM1_HALT_STATUS bit in the NSIP_CM_HALT_STATUS register is set, only then can this bit be set. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SOFT_RESET_CM0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This bit is used to soft reset the common module 0. The common module should first be halted by setting the NSIP_CM0_HALT bit in the NSIP_CM_HALT_CFG register. Once the NSIP_CM0_HALT_STATUS bit in the NSIP_CM_HALT_STATUS register is set, only then can this bit be set. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SOFT_RESET_CONFIG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This bit is used to soft reset all the configuration inside the feedback memory. This bit is not self-clearing and therefore needs to be unset to release the soft reset. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SOFT_RESET_DATAPATH</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This bit is used to soft reset all the data path inside the feedback memory except for the common modules. The steps for reseting the common modules are outlined in bits 2 and 3 of this register. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E8014AE04930E738" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) ENABLE</span><br/>
      <span class="sdescdet">Enable Register</span><br/>
      <span class="ldescdet">This register can be used by software to enable the block.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501008</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">ENABLE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ENABLE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This bit is used to enable the feedback memory block.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_294ECA3C2905F85E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000000c</span> Register(32 bit) LL_CORRUPT</span><br/>
      <span class="sdescdet">Linked list corruption control Register</span><br/>
      <span class="ldescdet">This register can be used to control linked list corruption in the event of a multi-bit ECC error in the descriptor memory.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0450100c</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">LL_INVALID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LL_INVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> If this bit is set, whenever there is a multi-bit error in the descriptor memory it invalidates the linked list to prevent DMA operations from happening from unintended addresses. Under this scenario, software has to re-configure the descriptor memory and not use the bad address which was causing the multi-bit ECC error. </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B8DFAB8342727A1C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(32 bit) POWER_DOWN_CONTROL</span><br/>
      <span class="sdescdet">Power down control register for the feedback memory</span><br/>
      <span class="ldescdet">This register can be used by software to power down the sector memories.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501010</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">POWER_DOWN</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWER_DOWN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The feedback memory block contains a 1MByte memory which is divided into 32 sectors. These sectors can be powered down individually using these register bits. Here bit 0 corresponds to Sector 0 and bit 31 corresponds to Sector 31. When the bit is set, the sector corresponding to that bit is powered down and is not available for normal operation. </span></p>
          <p><b>Reset: </b>hex:0xffffffff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0399C5240D34234E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) POWER_DOWN_CONTROL_CHAIN</span><br/>
      <span class="sdescdet">Power down control register for all memories except the feedback memory</span><br/>
      <span class="ldescdet">This register can be used by software to power down the descriptor and the DMA FIFO memories.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501014</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">POWER_DOWN</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWER_DOWN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The descriptor memory and the four DMA FIFO memories are connected together to form a chain. When this bit is set, all the memories in this chain are powered down.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F23CA3A8BEA8C484" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000018</span> Register(32 bit) DMAC_HOLD_REQ</span><br/>
      <span class="sdescdet">DMAC debug hold request</span><br/>
      <span class="ldescdet">This register can be used during debug to stop the DMA0/1 operations.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501018</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">DMAC1_HOLD_REQ</td>
        <td class="fldnorm" colspan="1">DMAC0_HOLD_REQ</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMAC1_HOLD_REQ</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This bit can be set in debug mode to halt the DMAC1 operation. Note that it should be de-asserted only after DMAC1_HOLD_ACK bit has been set by hardware. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMAC0_HOLD_REQ</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This bit can be set in debug mode to halt the DMAC0 operation. Note that it should be de-asserted only after DMAC0_HOLD_ACK bit has been set by hardware. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9CEDFA48C7146203" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000001c</span> Register(32 bit) DMAC_HOLD_ACK</span><br/>
      <span class="sdescdet">DMAC debug hold acknowledge</span><br/>
      <span class="ldescdet">This register can be used during debug to acknowledge a DMAC hold request.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0450101c</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">DMAC1_HOLD_ACK</td>
        <td class="fldnorm" colspan="1">DMAC0_HOLD_ACK</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMAC1_HOLD_ACK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This bit is set by hardware to acknowledge a software request to halt the DMAC1 operation. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMAC0_HOLD_ACK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This bit is set by hardware to acknowledge a software request to halt the DMAC0 operation. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6BE5DE295DF0333F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000020</span> Register(32 bit) LA_DEBUG_SEL</span><br/>
      <span class="sdescdet">Select debug signals to be observed on the logic analyzer</span><br/>
      <span class="ldescdet">This register can be used to select signals which can be observed on the logic analyzer.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501020</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="4">DEBUG_SEL</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_SEL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Select AXI signals for debug.<br/>				  0000 =&gt; Select Manager port M1-&gt;subordinate port S8-&gt;APB ready/valid signals<br/>				  0001 =&gt; Select Manager port M1-&gt;subordinate port S6 ready/valid signals<br/>				  0010 =&gt; Select Manager port M1-&gt;subordinate port S1 ready/valid signals<br/>				  0011 =&gt; Select Manager port M2-&gt;subordinate port S1 ready/valid signals<br/>				  0100 =&gt; Select Manager port M2-&gt;subordinate port S2 ready/valid signals<br/>				  0101 =&gt; Select Manager port M2-&gt;subordinate port S4 ready/valid signals<br/>				  0110 =&gt; Select Manager port M2-&gt;subordinate port S7 ready/valid signals<br/>				  0111 =&gt; Select Manager port M3-&gt;subordinate port S1 ready/valid signals<br/>				  1000 =&gt; Select Manager port M3-&gt;subordinate port S3 ready/valid signals<br/>				  1001 =&gt; Select Manager port M3-&gt;subordinate port S5 ready/valid signals<br/>				  1010 =&gt; Select Manager port M3-&gt;subordinate port S7 ready/valid signals<br/>				  1011 =&gt; Select Manager port M4-&gt;subordinate port S1 ready/valid signals<br/>				  1100 =&gt; Select Manager port M4-&gt;subordinate port S6 ready/valid signals<br/>				  1101 =&gt; Select Manager port M4-&gt;subordinate port S8 ready/valid signals				  <br/>				  1110 =&gt; Select Manager port M5-&gt;subordinate port S8 ready/valid signals<br/>				  1111 =&gt; Select Manager port M6-&gt;subordinate port S8 ready/valid signals				  <br/>				  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9D21208422CDBE56" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000024</span> Register(32 bit) DMAC_DEBUG_CHAN_SEL</span><br/>
      <span class="sdescdet">Select a DMA channel for debug</span><br/>
      <span class="ldescdet">This register can be used to select which DMA channel should be enabled for debug.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501024</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">DMAC1_DEBUG_CH_NUM</td>
        <td class="fldnorm" colspan="1">DMAC0_DEBUG_CH_NUM</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMAC1_DEBUG_CH_NUM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Select channel number in DMA1 to debug. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMAC0_DEBUG_CH_NUM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Select channel number in DMA0 to debug. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9AAA2BF0D6459A68" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000028</span> Register(32 bit) DMAC_DMA0_DEBUG</span><br/>
      <span class="sdescdet">DMAC debug register for DMA0</span><br/>
      <span class="ldescdet">This register is used for debugging DMA0 operation.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501028</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0fc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="3">DEBUG_GRANT_INDEX_AR_CH_M1</td>
        <td class="fldnorm" colspan="3">DEBUG_GRANT_INDEX_AW_CH_M1</td>
        <td class="fldnorm" colspan="2">DEBUG_CH_WR_ARB_REQ_M1</td>
        <td class="fldnorm" colspan="2">DEBUG_CH_RD_ARB_REQ_M1</td>
        <td class="fldnorm" colspan="2">DEBUG_CH_LLI_RD_REQ_M1</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_NUM_I</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_SRC_BLK_TFR_DONE</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_DST_BLK_TFR_DONE</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_BLK_TFR_DONE</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_SRC_TRANS_DONE</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_DST_TRANS_DONE</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_DMA_TFR_DONE</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_SRC_TRANS_REQ</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_DST_TRANS_REQ</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_SRC_IS_IN_STR</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_DST_IS_IN_STR</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_SHADOWREG_OR_LLI_INVALID_ERR</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_ABORTED</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_SUSPENDED</td>
        <td class="fldnorm" colspan="2">DEBUG_CH_EN</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_GRANT_INDEX_AR_CH_M1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Debug port AXI Manager Interface 1 Read Address Channel Arbiter grant index. </span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_GRANT_INDEX_AW_CH_M1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Debug port AXI Manager Interface 1 Write Address Channel Arbiter grant index. </span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_WR_ARB_REQ_M1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Debug port AXI Manager Interface 1 Write Arbiter Request. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_RD_ARB_REQ_M1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Debug port AXI Manager Interface 1 Read Arbiter Request. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_LLI_RD_REQ_M1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Debug port AXI Manager Interface 1 LLI Read Arbiter Request. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_NUM_I</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Debug Interface Channel number. This channel number is used to multiplex debug signals from all channels to provide one set of debug signals corresponding to a Channel number - debug_ch_num_i. The following Channel specific debug signals are multiplexed based on the debug_ch_num_i: ch_src_blk_tfr_done, ch_dst_blk_tfr_done, ch_blk_tfr_done, ch_src_trans_done, ch_dst_trans_done, ch_dma_tfr_done, ch_src_trans_req, ch_dst_trans_req, ch_src_is_in_str, ch_dst_is_in_str, ch_aborted, ch_suspended, ch_shadowreg_or_lli_invalid_err. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_SRC_BLK_TFR_DONE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Multiplexed - Source Block Transfer Done debug signal corresponding to the channel debug_ch_num_i. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_DST_BLK_TFR_DONE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Multiplexed - Destination Block Transfer Done debug signal corresponding to the channel debug_ch_num_i. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_BLK_TFR_DONE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">  Multiplexed - DMA Block Transfer Done debug signal corresponding to the channel debug_ch_num_i. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_SRC_TRANS_DONE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">  Multiplexed - Source Transaction Done debug signal corresponding to the channel debug_ch_num_i. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_DST_TRANS_DONE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">  Multiplexed - Destination Transaction Done debug signal corresponding to the channel debug_ch_num_i. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_DMA_TFR_DONE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Multiplexed - DMA Transfer Done debug signal corresponding to the channel debug_ch_num_i . </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_SRC_TRANS_REQ</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">  Multiplexed - internally generated Source Transaction request (generated based on the Source dma_req* and dma_sgl_req*) debug signal corresponding to the channel debug_ch_num_i.. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_DST_TRANS_REQ</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">  Multiplexed - internally generated Destination Transaction request (generated based on the destination dma_req* and dma_sgl_req*) debug signal corresponding to the channel debug_ch_num_i.. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_SRC_IS_IN_STR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Multiplexed - Source State machine is in Single transaction region debug signal corresponding to the channel debug_ch_num_i. For more information, see "Single Transaction Region" section of the databook. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_DST_IS_IN_STR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Multiplexed - Destination State machine is in Single transaction region debug signal corresponding to the channel debug_ch_num_i. For more information, see "Single Transaction Region" section of the databook. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_SHADOWREG_OR_LLI_INVALID_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Multiplexed - Shadow register or LLI Invalid error debug signal corresponding to the channel debug_ch_num_i. For more information, see "Programming Flow for Shadow-Register-Based Multi-Block Transfer" and "Programming Flow for Linked-List-Based Multi-Bock Transfer" sections of the databook. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_ABORTED</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Multiplexed - Channel Abort status (generated due to Channel Suspend request, Channel disable, User Channel abort, or due to reception of AXI error response) debug signal corresponding to the channel debug_ch_num_i. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_SUSPENDED</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Multiplexed - Channel Suspend status debug signal corresponding to the channel debug_ch_num_i. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> DMA Channel enable debug signal. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1156D506C5429C79" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000002c</span> Register(32 bit) DMAC_DMA1_DEBUG</span><br/>
      <span class="sdescdet">DMAC debug register for DMA1</span><br/>
      <span class="ldescdet">This register is used for debugging DMA1 operation.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0450102c</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0fc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="3">DEBUG_GRANT_INDEX_AR_CH_M1</td>
        <td class="fldnorm" colspan="3">DEBUG_GRANT_INDEX_AW_CH_M1</td>
        <td class="fldnorm" colspan="2">DEBUG_CH_WR_ARB_REQ_M1</td>
        <td class="fldnorm" colspan="2">DEBUG_CH_RD_ARB_REQ_M1</td>
        <td class="fldnorm" colspan="2">DEBUG_CH_LLI_RD_REQ_M1</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_NUM_I</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_SRC_BLK_TFR_DONE</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_DST_BLK_TFR_DONE</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_BLK_TFR_DONE</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_SRC_TRANS_DONE</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_DST_TRANS_DONE</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_DMA_TFR_DONE</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_SRC_TRANS_REQ</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_DST_TRANS_REQ</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_SRC_IS_IN_STR</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_DST_IS_IN_STR</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_SHADOWREG_OR_LLI_INVALID_ERR</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_ABORTED</td>
        <td class="fldnorm" colspan="1">DEBUG_CH_SUSPENDED</td>
        <td class="fldnorm" colspan="2">DEBUG_CH_EN</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_GRANT_INDEX_AR_CH_M1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Debug port AXI Manager Interface 1 Read Address Channel Arbiter grant index. </span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_GRANT_INDEX_AW_CH_M1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Debug port AXI Manager Interface 1 Write Address Channel Arbiter grant index. </span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_WR_ARB_REQ_M1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Debug port AXI Manager Interface 1 Write Arbiter Request. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_RD_ARB_REQ_M1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Debug port AXI Manager Interface 1 Read Arbiter Request. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_LLI_RD_REQ_M1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Debug port AXI Manager Interface 1 LLI Read Arbiter Request. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_NUM_I</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Debug Interface Channel number. This channel number is used to multiplex debug signals from all channels to provide one set of debug signals corresponding to a Channel number - debug_ch_num_i. The following Channel specific debug signals are multiplexed based on the debug_ch_num_i: ch_src_blk_tfr_done, ch_dst_blk_tfr_done, ch_blk_tfr_done, ch_src_trans_done, ch_dst_trans_done, ch_dma_tfr_done, ch_src_trans_req, ch_dst_trans_req, ch_src_is_in_str, ch_dst_is_in_str, ch_aborted, ch_suspended, ch_shadowreg_or_lli_invalid_err. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_SRC_BLK_TFR_DONE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Multiplexed - Source Block Transfer Done debug signal corresponding to the channel debug_ch_num_i. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_DST_BLK_TFR_DONE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Multiplexed - Destination Block Transfer Done debug signal corresponding to the channel debug_ch_num_i. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_BLK_TFR_DONE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">  Multiplexed - DMA Block Transfer Done debug signal corresponding to the channel debug_ch_num_i. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_SRC_TRANS_DONE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">  Multiplexed - Source Transaction Done debug signal corresponding to the channel debug_ch_num_i. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_DST_TRANS_DONE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">  Multiplexed - Destination Transaction Done debug signal corresponding to the channel debug_ch_num_i. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_DMA_TFR_DONE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Multiplexed - DMA Transfer Done debug signal corresponding to the channel debug_ch_num_i . </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_SRC_TRANS_REQ</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">  Multiplexed - internally generated Source Transaction request (generated based on the Source dma_req* and dma_sgl_req*) debug signal corresponding to the channel debug_ch_num_i.. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_DST_TRANS_REQ</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">  Multiplexed - internally generated Destination Transaction request (generated based on the destination dma_req* and dma_sgl_req*) debug signal corresponding to the channel debug_ch_num_i.. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_SRC_IS_IN_STR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Multiplexed - Source State machine is in Single transaction region debug signal corresponding to the channel debug_ch_num_i. For more information, see "Single Transaction Region" section of the databook. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_DST_IS_IN_STR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Multiplexed - Destination State machine is in Single transaction region debug signal corresponding to the channel debug_ch_num_i. For more information, see "Single Transaction Region" section of the databook. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_SHADOWREG_OR_LLI_INVALID_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Multiplexed - Shadow register or LLI Invalid error debug signal corresponding to the channel debug_ch_num_i. For more information, see "Programming Flow for Shadow-Register-Based Multi-Block Transfer" and "Programming Flow for Linked-List-Based Multi-Bock Transfer" sections of the databook. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_ABORTED</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Multiplexed - Channel Abort status (generated due to Channel Suspend request, Channel disable, User Channel abort, or due to reception of AXI error response) debug signal corresponding to the channel debug_ch_num_i. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_SUSPENDED</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Multiplexed - Channel Suspend status debug signal corresponding to the channel debug_ch_num_i. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_CH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> DMA Channel enable debug signal. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1A381A377F741FFB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000030</span> Register(32 bit) DMAC0_CH_TFR_DONE_CNT</span><br/>
      <span class="sdescdet">DMAC0 channel transfer done count.</span><br/>
      <span class="ldescdet">This counts the number of DMAC0 channel transfers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501030</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">CH_TFR_DONE_CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CH_TFR_DONE_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Count of the DMAC0 source block transfers.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2D1DFE23F84D1797" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000034</span> Register(32 bit) DMAC1_CH_TFR_DONE_CNT</span><br/>
      <span class="sdescdet">DMAC1 channel transfer done count.</span><br/>
      <span class="ldescdet">This counts the number of DMAC1 channel transfers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501034</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">CH_TFR_DONE_CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CH_TFR_DONE_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Count of the DMAC1 source block transfers.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_82321E9C9141A4AA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000038</span> Register(32 bit) DMAC0_DST_TFR_DONE_CNT</span><br/>
      <span class="sdescdet">DMAC0 channel destination transfer done count.</span><br/>
      <span class="ldescdet">This counts the number of DMAC0 destination channel transfers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501038</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">DST_TFR_DONE_CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DST_TFR_DONE_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Count of the DMAC0 channel destination transfers.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CC5C9186B7EE1FA0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000003c</span> Register(32 bit) DMAC1_DST_TFR_DONE_CNT</span><br/>
      <span class="sdescdet">DMAC1 channel destination transfer done count.</span><br/>
      <span class="ldescdet">This counts the number of DMAC1 destination channel transfers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0450103c</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">DST_TFR_DONE_CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DST_TFR_DONE_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Count of the DMAC1 destination channel transfers.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8CB42F2F3A2D7995" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000040</span> Register(32 bit) DMAC0_SRC_TFR_DONE_CNT</span><br/>
      <span class="sdescdet">DMAC0 channel source transfer done count.</span><br/>
      <span class="ldescdet">This counts the number of DMAC0 source channel transfers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501040</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">SRC_TFR_DONE_CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SRC_TFR_DONE_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Count of the DMAC0 channel source transfers.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7A8D929DA43F6BE3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000044</span> Register(32 bit) DMAC1_SRC_TFR_DONE_CNT</span><br/>
      <span class="sdescdet">DMAC1 channel source transfer done count.</span><br/>
      <span class="ldescdet">This counts the number of DMAC1 source channel transfers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501044</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">SRC_TFR_DONE_CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SRC_TFR_DONE_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Count of the DMAC1 source channel transfers.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7A6892039E719EDB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000048</span> Register(32 bit) TDD_STALL</span><br/>
      <span class="sdescdet">Stall DMA0/1 during TDD operation.</span><br/>
      <span class="ldescdet">These register bits are used to stall either of the channels in DMA0/1 in TDD mode as there is no downlink traffic for periods of time.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501048</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="1">TDD_STALL_CH1_DMA1</td>
        <td class="fldnorm" colspan="1">TDD_STALL_CH1_DMA0</td>
        <td class="fldnorm" colspan="1">TDD_STALL_CH0_DMA1</td>
        <td class="fldnorm" colspan="1">TDD_STALL_CH0_DMA0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TDD_STALL_CH1_DMA1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> There are two main modes of operation in a LTE/NR system - Time Division Duplex (TDD) and Frequency Division Duplex (FDD). In TDD mode, since there are time durations when there is no data transfer in the down link direction, channel 1 of DMA1 can be stalled by setting this bit. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TDD_STALL_CH1_DMA0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> There are two main modes of operation in a LTE/NR system - Time Division Duplex (TDD) and Frequency Division Duplex (FDD). In TDD mode, since there are time durations when there is no data transfer in the down link direction, channel 1 of DMA0 can be stalled by setting this bit. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TDD_STALL_CH0_DMA1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> There are two main modes of operation in a LTE/NR system - Time Division Duplex (TDD) and Frequency Division Duplex (FDD). In TDD mode, since there are time durations when there is no data transfer in the down link direction, channel 0 of DMA1 can be stalled by setting this bit. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TDD_STALL_CH0_DMA0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> There are two main modes of operation in a LTE/NR system - Time Division Duplex (TDD) and Frequency Division Duplex (FDD). In TDD mode, since there are time durations when there is no data transfer in the down link direction, channel 0 of DMA0 can be stalled by setting this bit. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DFA8F8723DBE7377" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000004c</span> Register(32 bit) DMAC0_CH0_PAUSE_CNT</span><br/>
      <span class="sdescdet">Burst count to pause CH0 of DMAC0</span><br/>
      <span class="ldescdet">A count set in this register is used to pause channel0 of DMAC0. 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0450104c</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">BURST_CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BURST_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> The DMA does "block transfers" equal to the value programmed in this register and then pauses and waits for a new trigger. If the value in this field is zero, the DMA block ignores this field.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_65ACEC8D40818039" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000050</span> Register(32 bit) DMAC1_CH0_PAUSE_CNT</span><br/>
      <span class="sdescdet">Burst count to pause CH0 of DMAC1</span><br/>
      <span class="ldescdet">A count set in this register is used to pause channel0 of DMAC1.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501050</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">BURST_CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BURST_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> The DMA does "block transfers" equal to the value programmed in this register and then pauses and waits for a new trigger. If the value in this field is zero, the DMA block ignores this field. </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9BA2E39C4B37CCF4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000054</span> Register(32 bit) DMAC0_CH1_PAUSE_CNT</span><br/>
      <span class="sdescdet">Burst count to pause CH1 of DMAC0</span><br/>
      <span class="ldescdet">A count set in this register is used to pause channel1 of DMAC0.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501054</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">BURST_CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BURST_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> The DMA does "block transfers" equal to the value programmed in this register and then pauses and waits for a new trigger. If the value in this field is zero, the DMA block ignores this field. </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_86F061068615E726" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000058</span> Register(32 bit) DMAC1_CH1_PAUSE_CNT</span><br/>
      <span class="sdescdet">Burst count to pause CH1 of DMAC1</span><br/>
      <span class="ldescdet">A count set in this register is used to pause channel1 of DMAC1.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501058</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">BURST_CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BURST_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> The DMA does "block transfers" equal to the value programmed in this register and then pauses and waits for a new trigger. If the value in this field is zero, the DMA block ignores this field. </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1BF6C44A5C791DD0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000005c</span> Register(32 bit) DMAC_LL_INVALID</span><br/>
      <span class="sdescdet">DMAC linked list invalid</span><br/>
      <span class="ldescdet">This register is used to indicate a corrupted linked list in the descriptor memory.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0450105c</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW/1C</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">LL_ERR_STATUS</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW/1C</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LL_ERR_STATUS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This bit is set when a multi-bit ECC error is detected in the descriptor memory and the link list is invalidated and all DMA operations are stopped. Software should monitor the ShadowReg_Or_LLI_Invalid_ERR interrupt in the DMAC interrupt status register. Once the interrupt is set, software should check this bit and if set, it should clear this bit by writing a 1 to this register and then clear the interrupt as well. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A26A832A6EF99CC9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000060</span> Register(32 bit) NSIP_CM0_PKT_LEN</span><br/>
      <span class="sdescdet">NSIP CM0 packet length</span><br/>
      <span class="ldescdet">This register configures the packet lengths and packet drop options for the CM0 crux interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501060</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="1">DROP</td>
        <td class="fldnorm" colspan="3">CRUX_INTF_PKT_LEN</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> If this bit is set, packets will start getting dropped when the Crux interface back-pressures the common module and the FIFOs fill up.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CRUX_INTF_PKT_LEN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This field controls the packet length on the Crux interface. Actual packet length is (CRUX_INTF_PKT_LEN+1)*64 bytes. Acceptable values for this field are 0, 1, 3 and 7.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_947440CE3512A0BB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000064</span> Register(32 bit) NSIP_CM1_PKT_LEN</span><br/>
      <span class="sdescdet">NSIP CM1 packet length</span><br/>
      <span class="ldescdet">This register configures the packet lengths and packet drop options for the CM1 crux interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501064</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="1">DROP</td>
        <td class="fldnorm" colspan="3">CRUX_INTF_PKT_LEN</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> If this bit is set, packets will start getting dropped when the Crux interface back-pressures the common module and the FIFOs fill up.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CRUX_INTF_PKT_LEN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This field controls the packet length on the Crux interface. Actual packet length is (CRUX_INTF_PKT_LEN+1)*64 bytes. Acceptable values for this field are 0, 1, 3 and 7.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_260FA385366C2EFE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000068</span> Register(32 bit) NSIP_CM_HALT_CFG</span><br/>
      <span class="sdescdet">NSIP CM halt config</span><br/>
      <span class="ldescdet">This register is used to halt the common modules.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501068</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">NSIP_CM1_HALT</td>
        <td class="fldnorm" colspan="1">NSIP_CM0_HALT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSIP_CM1_HALT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is used to halt the operation of common module 1.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSIP_CM0_HALT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is used to halt the operation of common module 0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5E3031C893AD7EB8" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000006c</span> Register(32 bit) NSIP_CM_HALT_STATUS</span><br/>
      <span class="sdescdet">NSIP CM halt status</span><br/>
      <span class="ldescdet">This register is used to check the halt status of the common modules.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0450106c</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">NSIP_CM1_HALT_STATUS</td>
        <td class="fldnorm" colspan="1">NSIP_CM0_HALT_STATUS</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSIP_CM1_HALT_STATUS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is used to check the halt status of common module 1.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSIP_CM0_HALT_STATUS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is used to check the halt status of common module 0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EDF153C3F9F8BE56" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000070</span> Register(32 bit) NSIP_CM_STATE_DEBUG</span><br/>
      <span class="sdescdet">NSIP CM state machine states</span><br/>
      <span class="ldescdet">This register brings out the states in the two NSIP common modules for debug.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501070</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="4">NSIP_CM1_B2H_STATE</td>
        <td class="fldnorm" colspan="4">NSIP_CM0_B2H_STATE</td>
        <td class="fldnorm" colspan="2">NSIP_CM1_H2B_STATE</td>
        <td class="fldnorm" colspan="2">NSIP_CM0_H2B_STATE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSIP_CM1_B2H_STATE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Common module state machine state. <br/>					Monitor for debug. The following states are defined for each common module:<br/>					4'b0000: RESET_STATE      -&gt; This state is entered when the chip reset is asserted.<br/>					4'b0001: GOOD_STATE       -&gt; This state is entered when a SOP is received from the Crux interface.<br/>					4'b0011: PKT_ERROR_STATE  -&gt; This state is entered when error conditions like missing sop, missing eop, incorrect type field, incorrect length field etc. conditions are encountered.<br/>                                        4'b0010: RESP_STATE       -&gt; This state is entered in vex debug mode where the state machine waits for a bvalid response before issuing the next transaction.<br/>                                        4'b0111: HERROR_STATE     -&gt; This state ie entered when VEX requests a DMA operation from mem_fb without halting IQ traffic.<br/>                                        4'b0101: CHECK_HALT_STATE -&gt; In this state, the state machine checks if VEX is halted before starting the DMA operation.<br/>                                        4'b0100: FIFO_DEPTH_STATE -&gt; In this state, the state machine checks if the FIFO is full.<br/>                                        4'b1100: FERROR_STATE     -&gt; This state is entered if the FIFO is full and another DMA operation is attempted from the VEX.<br/>                                        4'b1101: WRITE_FIFO_STATE -&gt; In this state the data from the VEX is written into the FIFO.<br/>				        </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSIP_CM0_B2H_STATE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Common module state machine state. <br/>					Monitor for debug. The following states are defined for each common module:<br/>					4'b0000: RESET_STATE      -&gt; This state is entered when the chip reset is asserted.<br/>					4'b0001: GOOD_STATE       -&gt; This state is entered when a SOP is received from the Crux interface.<br/>					4'b0011: PKT_ERROR_STATE  -&gt; This state is entered when error conditions like missing sop, missing eop, incorrect type field, incorrect length field etc. conditions are encountered.<br/>                                        4'b0010: RESP_STATE       -&gt; This state is entered in vex debug mode where the state machine waits for a bvalid response before issuing the next transaction.<br/>                                        4'b0111: HERROR_STATE     -&gt; This state ie entered when VEX requests a DMA operation from mem_fb without halting IQ traffic.<br/>                                        4'b0101: CHECK_HALT_STATE -&gt; In this state, the state machine checks if VEX is halted before starting the DMA operation.<br/>                                        4'b0100: FIFO_DEPTH_STATE -&gt; In this state, the state machine checks if the FIFO is full.<br/>                                        4'b1100: FERROR_STATE     -&gt; This state is entered if the FIFO is full and another DMA operation is attempted from the VEX.<br/>                                        4'b1101: WRITE_FIFO_STATE -&gt; In this state the data from the VEX is written into the FIFO.<br/>				        </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSIP_CM1_H2B_STATE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Common module state machine state. <br/>					Monitor for debug. The following states are defined for each common module:<br/>					2'b00: SOP_STATE    -&gt; This state is entered when the chip reset is asserted.<br/>					2'b01: EOP_STATE    -&gt; This state is entered when the NSIP packet length is equal to the NSIP packet count.<br/>					2'b10: ERROR_STATE  -&gt; This state is entered on encountering an error condition like the FIFO becoming full.<br/>					2'b11: HOLD_STATE   -&gt; This state is entered from the ERROR_STATE when the end of packet condition is detected.<br/>				        </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSIP_CM0_H2B_STATE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Common module state machine state. <br/>					Monitor for debug. The following states are defined for each common module:<br/>					2'b00: SOP_STATE    -&gt; This state is entered when the chip reset is asserted.<br/>					2'b01: EOP_STATE    -&gt; This state is entered when the NSIP packet length is equal to the NSIP packet count.<br/>					2'b10: ERROR_STATE  -&gt; This state is entered on encountering an error condition like the FIFO becoming full.<br/>					2'b11: HOLD_STATE   -&gt; This state is entered from the ERROR_STATE when the end of packet condition is detected.<br/>				        </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_075AD012384F88B0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000078</span> Register(32 bit) INT_HI_AGG_STATUS</span><br/>
      <span class="sdescdet">Aggregate high priority interrupt status</span><br/>
      <span class="ldescdet">This register aggregates all the high priority status interrupts.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501078</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">CRUX_STATUS</td>
        <td class="fldnorm" colspan="1">NSIP1_STATUS</td>
        <td class="fldnorm" colspan="1">NSIP0_STATUS</td>
        <td class="fldnorm" colspan="1">DMAC1_STATUS</td>
        <td class="fldnorm" colspan="1">DMAC0_STATUS</td>
        <td class="fldnorm" colspan="1">FB_STATUS</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CRUX_STATUS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is set by interrupts arising from the Crux interface 0 and 1. Please read the INT_CRUX_STATUS register to find out which event caused the interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSIP1_STATUS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is set by interrupts arising from NSIP0. Please read the INT_STATUS register in NSIP1 to find out which event caused the interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSIP0_STATUS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is set by interrupts arising from NSIP0. Please read the INT_STATUS register in NSIP0 to find out which event caused the interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMAC1_STATUS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is set by interrupts arising from DMA1. Please first read the DMAC_INTSTATUSREG in DMA1 to find out which one of 1) common registers 2) channel 0 3) channel 1 caused the interrupt. Then based on the bit(s) set, please read DMAC_COMMONREG_INTSTATUSREG, CH1_INTSTATUS, CH2_INTSTATUS register to find out what event caused the interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMAC0_STATUS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is set by interrupts arising from DMA0. Please first read the DMAC_INTSTATUSREG in DMA0 to find out which one of 1) common registers 2) channel 0 3) channel 1 caused the interrupt. Then based on the bit(s) set, please read DMAC_COMMONREG_INTSTATUSREG, CH1_INTSTATUS, CH2_INTSTATUS register to find out what event caused the interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FB_STATUS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is set by interrupts arising from the feedback memory logic. Please read the INT_FB_STATUS register to find out what event caused the interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_15219B90EF651421" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000007c</span> Register(32 bit) INT_LO_AGG_STATUS</span><br/>
      <span class="sdescdet">Aggregate low priority interrupt status</span><br/>
      <span class="ldescdet">This register aggregates all the low priority status interrupts.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0450107c</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="1">NSIP1_STATUS</td>
        <td class="fldnorm" colspan="1">NSIP0_STATUS</td>
        <td class="fldnorm" colspan="1">DMAC1_STATUS</td>
        <td class="fldnorm" colspan="1">DMAC0_STATUS</td>
        <td class="fldnorm" colspan="1">FB_STATUS</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSIP1_STATUS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is set by interrupts arising from NSIP0. Please read the INT_STATUS register in NSIP1 to find out which event caused the interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSIP0_STATUS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is set by interrupts arising from NSIP0. Please read the INT_STATUS register in NSIP0 to find out which event caused the interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMAC1_STATUS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is set by interrupts arising from DMA1. Please first read the DMAC_INTSTATUSREG in DMA1 to find out which one of 1) common registers 2) channel 0 3) channel 1 caused the interrupt. Then based on the bit(s) set, please read DMAC_COMMONREG_INTSTATUSREG, CH1_INTSTATUS, CH2_INTSTATUS register to find out what event caused the interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMAC0_STATUS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is set by interrupts arising from DMA0. Please first read the DMAC_INTSTATUSREG in DMA0 to find out which one of 1) common registers 2) channel 0 3) channel 1 caused the interrupt. Then based on the bit(s) set, please read DMAC_COMMONREG_INTSTATUSREG, CH1_INTSTATUS, CH2_INTSTATUS register to find out what event caused the interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FB_STATUS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is set by interrupts arising from the feedback memory logic. Please read the INT_FB_STATUS register to find out what event caused the interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_325FCF14769B8BAE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000080</span> Register(32 bit) INT_FB_STATUS</span><br/>
      <span class="sdescdet">Interrupt Status Register</span><br/>
      <span class="ldescdet">This register is a sticky register that shows the raw status for all interrupt sources.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501080</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="1">DMA1_CH1_ECC_ERROR</td>
        <td class="fldnorm" colspan="1">DMA1_CH0_ECC_ERROR</td>
        <td class="fldnorm" colspan="1">DMA0_CH1_ECC_ERROR</td>
        <td class="fldnorm" colspan="1">DMA0_CH0_ECC_ERROR</td>
        <td class="fldnorm" colspan="1">DESC_ECC_ERROR_MEM1</td>
        <td class="fldnorm" colspan="1">DESC_ECC_ERROR_MEM0</td>
        <td class="fldnorm" colspan="1">AXI2ED_ECC_ERROR_ORION</td>
        <td class="fldnorm" colspan="1">AXI2ED_ECC_ERROR_DMA1</td>
        <td class="fldnorm" colspan="1">AXI2ED_ECC_ERROR_DMA0</td>
        <td class="fldnorm" colspan="1">ANT_INTF_ERROR</td>
        <td class="fldnorm" colspan="1">PHM_DB_OFLOW</td>
        <td class="fldnorm" colspan="1">ARB_INT_READ_AND_WRITE</td>
        <td class="fldnorm" colspan="1">ARB_INT_MULT_WRITES</td>
        <td class="fldnorm" colspan="1">ARB_INT_MULT_READS</td>
        <td class="fldnorm" colspan="1">CM1_FIFO_FULL</td>
        <td class="fldnorm" colspan="1">CM0_FIFO_FULL</td>
        <td class="fldnorm" colspan="1">BFN1_SM_DMA_NOT_IN_ENB_ST</td>
        <td class="fldnorm" colspan="1">BFN0_SM_DMA_NOT_IN_ENB_ST</td>
        <td class="fldnorm" colspan="1">DMA1_DST_NO_FIN</td>
        <td class="fldnorm" colspan="1">DMA0_DST_NO_FIN</td>
        <td class="fldnorm" colspan="1">DMA1_SM_TIMER_EXP_NO_FIN_ST</td>
        <td class="fldnorm" colspan="1">DMA0_SM_TIMER_EXP_NO_FIN_ST</td>
        <td class="fldnorm" colspan="1">DMA1_ACK_NOT_REC_ST</td>
        <td class="fldnorm" colspan="1">DMA0_ACK_NOT_REC_ST</td>
        <td class="fldnorm" colspan="1">DMA1_SM_TIMER_EXP_NO_ACK_ST</td>
        <td class="fldnorm" colspan="1">DMA0_SM_TIMER_EXP_NO_ACK_ST</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_CH1_ECC_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is asserted when a ECC error (single/multi-bit) or a single-bit ERR error overflow is detected on CH1 of the FIFO memory inside DMA1. Please read the register DMA1_ECC_ERR_STAT[1] to identify what event caused the error. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_CH0_ECC_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is asserted when a ECC error (single/multi-bit) or a single-bit ERR error overflow is detected on CH0 of the FIFO memory inside DMA1. Please read the register DMA1_ECC_ERR_STAT[0] to identify what event caused the error. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_CH1_ECC_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is asserted when a ECC error (single/multi-bit) or a single-bit ERR error overflow is detected on CH1 of the FIFO memory inside DMA0. Please read the register DMA0_ECC_ERR_STAT[1] to identify what event caused the error. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_CH0_ECC_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is asserted when a ECC error (single/multi-bit) or a single-bit ERR error overflow is detected on CH0 of the FIFO memory inside DMA0. Please read the register DMA0_ECC_ERR_STAT[0] to identify what event caused the error. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DESC_ECC_ERROR_MEM1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is asserted when a ECC error (single/multi-bit) or a single-bit ERR error overflow is detected on accesses to MEM1 of the descriptor memory. Please read the register DESC_ECC_ERR_STAT[1] to identify what event caused the error. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DESC_ECC_ERROR_MEM0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is asserted when a ECC error (single/multi-bit) or a single-bit ERR error overflow is detected on accesses to MEM0 of the descriptor memory. Please read the register DESC_ECC_ERR_STAT[0] to identify what event caused the error. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AXI2ED_ECC_ERROR_ORION</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is asserted when a ECC error (single/multi-bit) or a single-bit ERR error overflow is detected on accesses from the Orion. Please read the register AXI_ECC_ERR_STAT[2] to identify what event caused the error. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AXI2ED_ECC_ERROR_DMA1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is asserted when a ECC error (single/multi-bit) or a single-bit ERR error overflow is detected for accesses from DMA1. Please read the register AXI_ECC_ERR_STAT[1] to identify what event caused the error. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AXI2ED_ECC_ERROR_DMA0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is asserted when a ECC error (single/multi-bit) or a single-bit ERR error overflow is detected for accesses from DMA0. Please read the register AXI_ECC_ERR_STAT[0] to identify what event caused the error. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ANT_INTF_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is asserted when there is an error on the received sample count on any one of the antenna interface ports. Please read the register ANT_INTF_STATUS to identify which antenna port and the antenna ID which caused the error. Note that the register has to be read first before clearing this interrupt bit. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PHM_DB_OFLOW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is asserted when any one of the FIFOs inside the alarm module overflows. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARB_INT_READ_AND_WRITE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is asserted when reads and writes happen simultaneously from the same port to the same sector. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARB_INT_MULT_WRITES</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is asserted when writes happen simultaneously from different ports to the same sector. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARB_INT_MULT_READS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is asserted when reads happen simultaneously from different ports to the same sector. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CM1_FIFO_FULL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is asserted when the FIFO associated with the host to bridge direction in Common module1 became full. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CM0_FIFO_FULL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is asserted when the FIFO associated with the host to bridge direction in Common module0 became full. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BFN1_SM_DMA_NOT_IN_ENB_ST</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">BFN1 state machine cannot move to the triggered state. This bit indicates that the BFN state machine cannot move to the triggered state as the DMA state machine has not finished its operation. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BFN0_SM_DMA_NOT_IN_ENB_ST</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">BFN0 state machine cannot move to the triggered state. This bit indicates that the BFN state machine cannot move to the triggered state as the DMA state machine has not finished its operation. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_DST_NO_FIN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA1 destination interface did not issue a finish. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_DST_NO_FIN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA0 destination interface did not issue a finish. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_SM_TIMER_EXP_NO_FIN_ST</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA1 state machine timer expiry with no ack. This bit indicates that DMAC1 timer expired before the finish signal being asserted from the DMAC hardware. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_SM_TIMER_EXP_NO_FIN_ST</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA0 state machine timer expiry with no finish. This bit indicates that DMAC0 timer expired before the finish signal being asserted from the DMAC hardware. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_ACK_NOT_REC_ST</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA1 ack not received when req driven low. This bit indicates that when the hardware drives request low, the DMAC never acknowledges by driving the acknowledge signal low. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_ACK_NOT_REC_ST</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA0 ack not received when req driven low. This bit indicates that when the hardware drives request low, the DMAC never acknowledges by driving the acknowledge signal low. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_SM_TIMER_EXP_NO_ACK_ST</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA1 state machine timer expiry with no ack. This bit indicates that DMAC1 timer expired before receiving any acknowledge from the DMAC hardware. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_SM_TIMER_EXP_NO_ACK_ST</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA0 state machine timer expiry with no ack. This bit indicates that DMAC0 timer expired before receiving any acknowledge from the DMAC hardware. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6BA7AB3B14513A28" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000084</span> Register(32 bit) INT_FB_HIGH_EN</span><br/>
      <span class="sdescdet">High Priority Interrupt Enable Register</span><br/>
      <span class="ldescdet"> Setting the following fields to 1 enables the corresponding error events to drive a high priority interrupt output to the processor. The interrupt polarity is active high. 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501084</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="1">DMA1_CH1_ECC_ERROR_HIGH_EN</td>
        <td class="fldnorm" colspan="1">DMA1_CH0_ECC_ERROR_HIGH_EN</td>
        <td class="fldnorm" colspan="1">DMA0_CH1_ECC_ERROR_HIGH_EN</td>
        <td class="fldnorm" colspan="1">DMA0_CH0_ECC_ERROR_HIGH_EN</td>
        <td class="fldnorm" colspan="1">DESC_ECC_ERROR_MEM1_HIGH_EN</td>
        <td class="fldnorm" colspan="1">DESC_ECC_ERROR_MEM0_HIGH_EN</td>
        <td class="fldnorm" colspan="1">AXI2ED_ECC_ERROR_ORION_HIGH_EN</td>
        <td class="fldnorm" colspan="1">AXI2ED_ECC_ERROR_DMA1_HIGH_EN</td>
        <td class="fldnorm" colspan="1">AXI2ED_ECC_ERROR_DMA0_HIGH_EN</td>
        <td class="fldnorm" colspan="1">ANT_INTF_ERROR_HIGH_EN</td>
        <td class="fldnorm" colspan="1">PHM_DB_OFLOW_HIGH_EN</td>
        <td class="fldnorm" colspan="1">ARB_INT_READ_AND_WRITE_HIGH_EN</td>
        <td class="fldnorm" colspan="1">ARB_INT_MULT_WRITES_HIGH_EN</td>
        <td class="fldnorm" colspan="1">ARB_INT_MULT_READS_HIGH_EN</td>
        <td class="fldnorm" colspan="1">CM1_FIFO_FULL_HIGH_EN</td>
        <td class="fldnorm" colspan="1">CM0_FIFO_FULL_HIGH_EN</td>
        <td class="fldnorm" colspan="1">BFN1_SM_DMA_NOT_IN_ENB_HIGH_EN</td>
        <td class="fldnorm" colspan="1">BFN0_SM_DMA_NOT_IN_ENB_HIGH_EN</td>
        <td class="fldnorm" colspan="1">DMA1_DST_NO_FIN_HIGH_EN</td>
        <td class="fldnorm" colspan="1">DMA0_DST_NO_FIN_HIGH_EN</td>
        <td class="fldnorm" colspan="1">DMA1_SM_TIMER_EXP_NO_FIN_HIGH_EN</td>
        <td class="fldnorm" colspan="1">DMA0_SM_TIMER_EXP_NO_FIN_HIGH_EN</td>
        <td class="fldnorm" colspan="1">DMA1_ACK_NOT_REC_HIGH_EN</td>
        <td class="fldnorm" colspan="1">DMA0_ACK_NOT_REC_HIGH_EN</td>
        <td class="fldnorm" colspan="1">DMA1_SM_TIMER_EXP_NO_ACK_HIGH_EN</td>
        <td class="fldnorm" colspan="1">DMA0_SM_TIMER_EXP_NO_ACK_HIGH_EN</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_CH1_ECC_ERROR_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_CH0_ECC_ERROR_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_CH1_ECC_ERROR_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_CH0_ECC_ERROR_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DESC_ECC_ERROR_MEM1_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DESC_ECC_ERROR_MEM0_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AXI2ED_ECC_ERROR_ORION_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AXI2ED_ECC_ERROR_DMA1_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AXI2ED_ECC_ERROR_DMA0_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ANT_INTF_ERROR_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for the antenna interface error. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PHM_DB_OFLOW_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for the alarm FIFO overflow. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARB_INT_READ_AND_WRITE_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for read and write happening to the same sector from the same port. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARB_INT_MULT_WRITES_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for writes happening to the same sector from multiple ports. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARB_INT_MULT_READS_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for reads happening to the same sector from multiple ports. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CM1_FIFO_FULL_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for CM1 FIFO becoming full. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CM0_FIFO_FULL_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for CM0 FIFO becoming full. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BFN1_SM_DMA_NOT_IN_ENB_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for BFN1_SM_DMA_NOT_IN_ENB. This bit enables a high priority interrupt for the BFN1_SM_DMA_NOT_IN_ENB field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BFN0_SM_DMA_NOT_IN_ENB_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for BFN0_SM_DMA_NOT_IN_ENB. This bit enables a high priority interrupt for the BFN0_SM_DMA_NOT_IN_ENB field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_DST_NO_FIN_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High priority interrupt enable for DMA1 destination interface did not issue a finish. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_DST_NO_FIN_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High priority interrupt enable for DMA0 destination interface did not issue a finish. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_SM_TIMER_EXP_NO_FIN_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for DMA1_SM_TIMER_EXP_NO_FIN. This bit enables a high priority interrupt for the DMA1_SM_TIMER_EXP_NO_FIN field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_SM_TIMER_EXP_NO_FIN_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for DMA0_SM_TIMER_EXP_NO_FIN. This bit enables a high priority interrupt for the DMA0_SM_TIMER_EXP_NO_FIN field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_ACK_NOT_REC_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for DMA1_ACK_NOT_REC. This bit enables a high priority interrupt for the DMA1_ACK_NOT_REC field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_ACK_NOT_REC_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for DMA0_ACK_NOT_REC. This bit enables a high priority interrupt for the DMA0_ACK_NOT_REC field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_SM_TIMER_EXP_NO_ACK_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for DMA1_SM_TIMER_EXP_NO_ACK. This bit enables a high priority interrupt for the DMA1_SM_TIMER_EXP_NO_ACK field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_SM_TIMER_EXP_NO_ACK_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> High priority interrupt enable for DMA0_SM_TIMER_EXP_NO_ACK. This bit enables a high priority interrupt for the DMA0_SM_TIMER_EXP_NO_ACK field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4C0ED1E7EA3AE3B6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000088</span> Register(32 bit) INT_FB_LOW_EN</span><br/>
      <span class="sdescdet">Low Priority Interrupt Enable Register</span><br/>
      <span class="ldescdet"> Setting the following fields to 1 enables the corresponding error events to drive a low priority interrupt output to the processor. The interrupt polarity is active high.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501088</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="1">DMA1_CH1_ECC_ERROR_LOW_EN</td>
        <td class="fldnorm" colspan="1">DMA1_CH0_ECC_ERROR_LOW_EN</td>
        <td class="fldnorm" colspan="1">DMA0_CH1_ECC_ERROR_LOW_EN</td>
        <td class="fldnorm" colspan="1">DMA0_CH0_ECC_ERROR_LOW_EN</td>
        <td class="fldnorm" colspan="1">DESC_ECC_ERROR_MEM1_LOW_EN</td>
        <td class="fldnorm" colspan="1">DESC_ECC_ERROR_MEM0_LOW_EN</td>
        <td class="fldnorm" colspan="1">AXI2ED_ECC_ERROR_ORION_LOW_EN</td>
        <td class="fldnorm" colspan="1">AXI2ED_ECC_ERROR_DMA1_LOW_EN</td>
        <td class="fldnorm" colspan="1">AXI2ED_ECC_ERROR_DMA0_LOW_EN</td>
        <td class="fldnorm" colspan="1">ANT_INTF_ERROR_LOW_EN</td>
        <td class="fldnorm" colspan="1">PHM_DB_OFLOW_LOW_EN</td>
        <td class="fldnorm" colspan="1">ARB_INT_READ_AND_WRITE_LOW_EN</td>
        <td class="fldnorm" colspan="1">ARB_INT_MULT_WRITES_LOW_EN</td>
        <td class="fldnorm" colspan="1">ARB_INT_MULT_READS_LOW_EN</td>
        <td class="fldnorm" colspan="1">CM1_FIFO_FULL_LOW_EN</td>
        <td class="fldnorm" colspan="1">CM0_FIFO_FULL_LOW_EN</td>
        <td class="fldnorm" colspan="1">BFN1_SM_DMA_NOT_IN_ENB_LOW_EN</td>
        <td class="fldnorm" colspan="1">BFN0_SM_DMA_NOT_IN_ENB_LOW_EN</td>
        <td class="fldnorm" colspan="1">DMA1_DST_NO_FIN_LOW_EN</td>
        <td class="fldnorm" colspan="1">DMA0_DST_NO_FIN_LOW_EN</td>
        <td class="fldnorm" colspan="1">DMA1_SM_TIMER_EXP_NO_FIN_LOW_EN</td>
        <td class="fldnorm" colspan="1">DMA0_SM_TIMER_EXP_NO_FIN_LOW_EN</td>
        <td class="fldnorm" colspan="1">DMA1_ACK_NOT_REC_LOW_EN</td>
        <td class="fldnorm" colspan="1">DMA0_ACK_NOT_REC_LOW_EN</td>
        <td class="fldnorm" colspan="1">DMA1_SM_TIMER_EXP_NO_ACK_LOW_EN</td>
        <td class="fldnorm" colspan="1">DMA0_SM_TIMER_EXP_NO_ACK_LOW_EN</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_CH1_ECC_ERROR_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_CH0_ECC_ERROR_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_CH1_ECC_ERROR_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_CH0_ECC_ERROR_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DESC_ECC_ERROR_MEM1_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DESC_ECC_ERROR_MEM0_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AXI2ED_ECC_ERROR_ORION_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AXI2ED_ECC_ERROR_DMA1_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AXI2ED_ECC_ERROR_DMA0_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ANT_INTF_ERROR_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for the antenna interface error. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PHM_DB_OFLOW_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for the alarm FIFO overflow. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARB_INT_READ_AND_WRITE_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for read and write happening to the same sector from the same port. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARB_INT_MULT_WRITES_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for writes happening to the same sector from multiple ports. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARB_INT_MULT_READS_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for reads happening to the same sector from multiple ports. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CM1_FIFO_FULL_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for CM1 FIFO becoming full. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CM0_FIFO_FULL_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for CM0 FIFO becoming full. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BFN1_SM_DMA_NOT_IN_ENB_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for BFN1_SM_DMA_NOT_IN_ENB. This bit enables a low priority interrupt for the BFN1_SM_DMA_NOT_IN_ENB field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BFN0_SM_DMA_NOT_IN_ENB_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for BFN0_SM_DMA_NOT_IN_ENB. This bit enables a low priority interrupt for the BFN0_SM_DMA_NOT_IN_ENB field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_DST_NO_FIN_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low priority interrupt enable for DMA1 destination interface did not issue a finish. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_DST_NO_FIN_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low priority interrupt enable for DMA0 destination interface did not issue a finish. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_SM_TIMER_EXP_NO_FIN_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for DMA1_SM_TIMER_EXP_NO_FIN. This bit enables a low priority interrupt for the DMA1_SM_TIMER_EXP_NO_FIN field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_SM_TIMER_EXP_NO_FIN_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for DMA0_SM_TIMER_EXP_NO_FIN. This bit enables a low priority interrupt for the DMA0_SM_TIMER_EXP_NO_FIN field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_ACK_NOT_REC_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for DMA1_ACK_NOT_REC. This bit enables a low priority interrupt for the DMA1_ACK_NOT_REC field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_ACK_NOT_REC_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for DMA0_ACK_NOT_REC. This bit enables a low priority interrupt for the DMA0_ACK_NOT_REC field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_SM_TIMER_EXP_NO_ACK_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for DMA1_SM_TIMER_EXP_NO_ACK. This bit enables a low priority interrupt for the DMA1_SM_TIMER_EXP_NO_ACK field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_SM_TIMER_EXP_NO_ACK_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Low priority interrupt enable for DMA0_SM_TIMER_EXP_NO_ACK. This bit enables a low priority interrupt for the DMA0_SM_TIMER_EXP_NO_ACK field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_616E8B8BB9263820" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000008c</span> Register(32 bit) INT_FB_CLEAR</span><br/>
      <span class="sdescdet">Interrupt Clear Regsiter.</span><br/>
      <span class="ldescdet"> Setting the appropriate fields in this reigster clears the interrupt status associated with that field. 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0450108c</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="1">DMA1_CH1_ECC_ERROR_CLEAR</td>
        <td class="fldnorm" colspan="1">DMA1_CH0_ECC_ERROR_CLEAR</td>
        <td class="fldnorm" colspan="1">DMA0_CH1_ECC_ERROR_CLEAR</td>
        <td class="fldnorm" colspan="1">DMA0_CH0_ECC_ERROR_CLEAR</td>
        <td class="fldnorm" colspan="1">DESC_ECC_ERROR_MEM1_CLEAR</td>
        <td class="fldnorm" colspan="1">DESC_ECC_ERROR_MEM0_CLEAR</td>
        <td class="fldnorm" colspan="1">AXI2ED_ECC_ERROR_ORION_CLEAR</td>
        <td class="fldnorm" colspan="1">AXI2ED_ECC_ERROR_DMA1_CLEAR</td>
        <td class="fldnorm" colspan="1">AXI2ED_ECC_ERROR_DMA0_CLEAR</td>
        <td class="fldnorm" colspan="1">ANT_INTF_ERROR_CLEAR</td>
        <td class="fldnorm" colspan="1">PHM_DB_OFLOW_CLEAR</td>
        <td class="fldnorm" colspan="1">ARB_INT_READ_AND_WRITE_CLEAR</td>
        <td class="fldnorm" colspan="1">ARB_INT_MULT_WRITES_CLEAR</td>
        <td class="fldnorm" colspan="1">ARB_INT_MULT_READS_CLEAR</td>
        <td class="fldnorm" colspan="1">CM1_FIFO_FULL_CLEAR</td>
        <td class="fldnorm" colspan="1">CM0_FIFO_FULL_CLEAR</td>
        <td class="fldnorm" colspan="1">BFN1_SM_DMA_NOT_IN_ENB_CLEAR</td>
        <td class="fldnorm" colspan="1">BFN0_SM_DMA_NOT_IN_ENB_CLEAR</td>
        <td class="fldnorm" colspan="1">DMA1_DST_NO_FIN_CLEAR</td>
        <td class="fldnorm" colspan="1">DMA0_DST_NO_FIN_CLEAR</td>
        <td class="fldnorm" colspan="1">DMA1_SM_TIMER_EXP_NO_FIN_CLEAR</td>
        <td class="fldnorm" colspan="1">DMA0_SM_TIMER_EXP_NO_FIN_CLEAR</td>
        <td class="fldnorm" colspan="1">DMA1_ACK_NOT_REC_CLEAR</td>
        <td class="fldnorm" colspan="1">DMA0_ACK_NOT_REC_CLEAR</td>
        <td class="fldnorm" colspan="1">DMA1_SM_TIMER_EXP_NO_ACK_CLEAR</td>
        <td class="fldnorm" colspan="1">DMA0_SM_TIMER_EXP_NO_ACK_CLEAR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_CH1_ECC_ERROR_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_CH0_ECC_ERROR_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_CH1_ECC_ERROR_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_CH0_ECC_ERROR_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DESC_ECC_ERROR_MEM1_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DESC_ECC_ERROR_MEM0_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AXI2ED_ECC_ERROR_ORION_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AXI2ED_ECC_ERROR_DMA1_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AXI2ED_ECC_ERROR_DMA0_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ANT_INTF_ERROR_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for the antenna interface error. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PHM_DB_OFLOW_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for the alarm FIFO overflow. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARB_INT_READ_AND_WRITE_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for read and write happening to the same sector from the same port. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARB_INT_MULT_WRITES_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for writes happening to the same sector from multiple ports. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARB_INT_MULT_READS_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for reads happening to the same sector from multiple ports. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CM1_FIFO_FULL_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for CM1 FIFO becoming full. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CM0_FIFO_FULL_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for CM0 FIFO becoming full. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BFN1_SM_DMA_NOT_IN_ENB_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for BFN1_SM_DMA_NOT_IN_ENB. Setting this bit to a 1 will clear the interrupt associated with the BFN1_SM_DMA_NOT_IN_ENB field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BFN0_SM_DMA_NOT_IN_ENB_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for BFN0_SM_DMA_NOT_IN_ENB. Setting this bit to a 1 will clear the interrupt associated with the BFN0_SM_DMA_NOT_IN_ENB field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_DST_NO_FIN_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear interrupt for DMA1 destination interface did not issue a finish. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_DST_NO_FIN_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear interrupt for DMA0 destination interface did not issue a finish. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_SM_TIMER_EXP_NO_FIN_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for DMA1_SM_TIMER_EXP_NO_FIN. Setting this bit to a 1 will clear the interrupt associated with the DMA1_SM_TIMER_EXP_NO_FIN field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_SM_TIMER_EXP_NO_FIN_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for DMA0_SM_TIMER_EXP_NO_FIN. Setting this bit to a 1 will clear the interrupt associated with the DMA0_SM_TIMER_EXP_NO_FIN field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_ACK_NOT_REC_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for DMA1_ACK_NOT_REC. Setting this bit to a 1 will clear the interrupt associated with the DMA1_ACK_NOT_REC field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_ACK_NOT_REC_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for DMA0_ACK_NOT_REC. Setting this bit to a 1 will clear the interrupt associated with the DMA0_ACK_NOT_REC field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_SM_TIMER_EXP_NO_ACK_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for DMA1_SM_TIMER_EXP_NO_ACK. Setting this bit to a 1 will clear the interrupt associated with the DMA1_SM_TIMER_EXP_NO_ACK field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_SM_TIMER_EXP_NO_ACK_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for DMA0_SM_TIMER_EXP_NO_ACK. Setting this bit to a 1 will clear the interrupt associated with the DMA0_SM_TIMER_EXP_NO_ACK field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_41C15857F49B4EEC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000090</span> Register(32 bit) INT_FB_FORCE</span><br/>
      <span class="sdescdet">Interrupt Force Regsiter.</span><br/>
      <span class="ldescdet"> Setting the appropriate fields in this reigster forces the interrupt status associated with that field. 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501090</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="1">DMA1_CH1_ECC_ERROR_FORCE</td>
        <td class="fldnorm" colspan="1">DMA1_CH0_ECC_ERROR_FORCE</td>
        <td class="fldnorm" colspan="1">DMA0_CH1_ECC_ERROR_FORCE</td>
        <td class="fldnorm" colspan="1">DMA0_CH0_ECC_ERROR_FORCE</td>
        <td class="fldnorm" colspan="1">DESC_ECC_ERROR_MEM1_FORCE</td>
        <td class="fldnorm" colspan="1">DESC_ECC_ERROR_MEM0_FORCE</td>
        <td class="fldnorm" colspan="1">AXI2ED_ECC_ERROR_ORION_FORCE</td>
        <td class="fldnorm" colspan="1">AXI2ED_ECC_ERROR_DMA1_FORCE</td>
        <td class="fldnorm" colspan="1">AXI2ED_ECC_ERROR_DMA0_FORCE</td>
        <td class="fldnorm" colspan="1">ANT_INTF_ERROR_FORCE</td>
        <td class="fldnorm" colspan="1">PHM_DB_OFLOW_FORCE</td>
        <td class="fldnorm" colspan="1">ARB_INT_READ_AND_WRITE_FORCE</td>
        <td class="fldnorm" colspan="1">ARB_INT_MULT_WRITES_FORCE</td>
        <td class="fldnorm" colspan="1">ARB_INT_MULT_READS_FORCE</td>
        <td class="fldnorm" colspan="1">CM1_FIFO_FULL_FORCE</td>
        <td class="fldnorm" colspan="1">CM0_FIFO_FULL_FORCE</td>
        <td class="fldnorm" colspan="1">BFN1_SM_DMA_NOT_IN_ENB_FORCE</td>
        <td class="fldnorm" colspan="1">BFN0_SM_DMA_NOT_IN_ENB_FORCE</td>
        <td class="fldnorm" colspan="1">DMA1_DST_NO_FIN_FORCE</td>
        <td class="fldnorm" colspan="1">DMA0_DST_NO_FIN_FORCE</td>
        <td class="fldnorm" colspan="1">DMA1_SM_TIMER_EXP_NO_FIN_FORCE</td>
        <td class="fldnorm" colspan="1">DMA0_SM_TIMER_EXP_NO_FIN_FORCE</td>
        <td class="fldnorm" colspan="1">DMA1_ACK_NOT_REC_FORCE</td>
        <td class="fldnorm" colspan="1">DMA0_ACK_NOT_REC_FORCE</td>
        <td class="fldnorm" colspan="1">DMA1_SM_TIMER_EXP_NO_ACK_FORCE</td>
        <td class="fldnorm" colspan="1">DMA0_SM_TIMER_EXP_NO_ACK_FORCE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_CH1_ECC_ERROR_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_CH0_ECC_ERROR_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_CH1_ECC_ERROR_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_CH0_ECC_ERROR_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DESC_ECC_ERROR_MEM1_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DESC_ECC_ERROR_MEM0_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AXI2ED_ECC_ERROR_ORION_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AXI2ED_ECC_ERROR_DMA1_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AXI2ED_ECC_ERROR_DMA0_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ANT_INTF_ERROR_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for the antenna interface error. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PHM_DB_OFLOW_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for the alarm FIFO overflow. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARB_INT_READ_AND_WRITE_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt enable for read and write happening to the same sector from the same port. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARB_INT_MULT_WRITES_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt enable for writes happening to the same sector from multiple ports. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARB_INT_MULT_READS_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt enable for reads happening to the same sector from multiple ports. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CM1_FIFO_FULL_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for CM1 FIFO becoming full. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CM0_FIFO_FULL_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for CM0 FIFO becoming full. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BFN1_SM_DMA_NOT_IN_ENB_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for BFN1_SM_DMA_NOT_IN_ENB. Setting this bit to a 1 will force the interrupt associated with the BFN1_SM_DMA_NOT_IN_ENB field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BFN0_SM_DMA_NOT_IN_ENB_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for BFN0_SM_DMA_NOT_IN_ENB. Setting this bit to a 1 will force the interrupt associated with the BFN0_SM_DMA_NOT_IN_ENB field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_DST_NO_FIN_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force interrupt for DMA1 destination interface did not issue a finish. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_DST_NO_FIN_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force interrupt for DMA0 destination interface did not issue a finish. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_SM_TIMER_EXP_NO_FIN_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for DMA1_SM_TIMER_EXP_NO_FIN. Setting this bit to a 1 will force the interrupt associated with the DMA1_SM_TIMER_EXP_NO_FIN field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_SM_TIMER_EXP_NO_FIN_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for DMA0_SM_TIMER_EXP_NO_FIN. Setting this bit to a 1 will force the interrupt associated with the DMA0_SM_TIMER_EXP_NO_FIN field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_ACK_NOT_REC_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for DMA1_ACK_NOT_REC. Setting this bit to a 1 will force the interrupt associated with the DMA1_ACK_NOT_REC field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_ACK_NOT_REC_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for DMA0_ACK_NOT_REC. Setting this bit to a 1 will force the interrupt associated with the DMA0_ACK_NOT_REC field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_SM_TIMER_EXP_NO_ACK_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for DMA1_SM_TIMER_EXP_NO_ACK. Setting this bit to a 1 will force the interrupt associated with the DMA1_SM_TIMER_EXP_NO_ACK field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_SM_TIMER_EXP_NO_ACK_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for DMA0_SM_TIMER_EXP_NO_ACK. Setting this bit to a 1 will force the interrupt associated with the DMA0_SM_TIMER_EXP_NO_ACK field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B8CA650AB69ED4AB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a0</span> Register(32 bit) INT_CRUX_STATUS</span><br/>
      <span class="sdescdet">Interrupt Status Register</span><br/>
      <span class="ldescdet">This register is a sticky register that shows the raw status for all interrupt sources.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x045010a0</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">RSVD2</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_ACKL_CM1</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_ACKH_CM1</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_BAD_CHAN_CM1</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_BVALID_CM1</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_BAD_RESP_CM1</td>
        <td class="fldnorm" colspan="1">BAD_TYPE_CM1</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_FULL_CM1</td>
        <td class="fldnorm" colspan="1">BAD_RESP_CM1</td>
        <td class="fldnorm" colspan="1">MISSING_BVALID_CM1</td>
        <td class="fldnorm" colspan="1">SHORT_EOP_CM1</td>
        <td class="fldnorm" colspan="1">MISSING_EOP_CM1</td>
        <td class="fldnorm" colspan="1">MISSING_SOP_CM1</td>
        <td class="fldnorm" colspan="1">INVALID_ADDR_CM1</td>
        <td class="fldnorm" colspan="1">INVALID_LEN_CM1</td>
        <td class="fldnorm" colspan="2">RSVD1</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_ACKL_CM0</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_ACKH_CM0</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_BAD_CHAN_CM0</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_BVALID_CM0</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_BAD_RESP_CM0</td>
        <td class="fldnorm" colspan="1">BAD_TYPE_CM0</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_FULL_CM0</td>
        <td class="fldnorm" colspan="1">BAD_RESP_CM0</td>
        <td class="fldnorm" colspan="1">MISSING_BVALID_CM0</td>
        <td class="fldnorm" colspan="1">SHORT_EOP_CM0</td>
        <td class="fldnorm" colspan="1">MISSING_EOP_CM0</td>
        <td class="fldnorm" colspan="1">MISSING_SOP_CM0</td>
        <td class="fldnorm" colspan="1">INVALID_ADDR_CM0</td>
        <td class="fldnorm" colspan="1">INVALID_LEN_CM0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RSVD2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Reserved field.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_ACKL_CM1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> When the VEX FIFO issues de-asserts request to the DMA on CM0 but the acknowledge from the DMA never de-asserts, this bit ise set.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_ACKH_CM1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> When the VEX FIFO issues asserts request to the DMA on CM0 but never receives and acknowledge back, this bit is set.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_BAD_CHAN_CM1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> If a bad channel number was received on CM1 for a write transaction initiated form the VEX FIFO, this bit is set.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_BVALID_CM1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> If bvalid was never received for a DMA transaction initiated by the VEX in CM1, this bit is set. Please read the register VEX_BAD_ADDR to check which address caused this issue.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_BAD_RESP_CM1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> If a bad reponse code was received for a write transaction initiated form the VEX FIFO in CM1, this bit is set. Please read the register VEX_BAD_ADDR to check which address caused this issue.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_TYPE_CM1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is set if a bad type field is received on the CM1 Crux interface.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_FULL_CM1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is set if the FIFO inside CM1 which stores DMA requests from the VEX becomes full.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_RESP_CM1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> If a bad reponse code was received for a write transaction initiated by the VEX, this bit is set. Please read the register VEX_BAD_ADDR to check which address caused this issue.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_BVALID_CM1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> If bvalid was never received for a write transaction initiated by the VEX, this bit is set. Please read the register VEX_BAD_ADDR to check which address caused this issue.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SHORT_EOP_CM1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> If the value on the length field was x, x+1 words are expected on Crux interface 1. However, an EOP was detected before x+1 words are sent on the interface.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_EOP_CM1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Crux interface 1 is missing an EOP on the last word.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_SOP_CM1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Crux interface 1 is missing an SOP on the first word.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INVALID_ADDR_CM1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Crux interface 1 is trying to access a register outside the allowable range programmed in mem_fb. Please read the register VEX_BAD_ADDR to check which address caused this issue.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INVALID_LEN_CM1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> SOP and EOP were active on the same cycle for data from Crux interface 1 but the length field was not zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RSVD1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Reserved field.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_ACKL_CM0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> When the VEX FIFO issues de-asserts request to the DMA on CM0 but the acknowledge from the DMA never de-asserts, this bit ise set.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_ACKH_CM0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> When the VEX FIFO issues asserts request to the DMA on CM0 but never receives and acknowledge back, this bit is set.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_BAD_CHAN_CM0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> If a bad channel number was received on CM0 for a write transaction initiated form the VEX FIFO, this bit is set.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_BVALID_CM0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> If bvalid was never received for a DMA transaction initiated by the VEX in CM0, this bit is set. Please read the register VEX_BAD_ADDR to check which address caused this issue.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_BAD_RESP_CM0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> If a bad reponse code was received for a write transaction initiated form the VEX FIFO, this bit is set. Please read the register VEX_BAD_ADDR to check which address caused this issue.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_TYPE_CM0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is set if a bad type field is received on the CM0 Crux interface.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_FULL_CM0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is set if the FIFO inside CM0 which stores DMA requests from the VEX becomes full.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_RESP_CM0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> If a bad reponse code was received for a write transaction initiated by the VEX in CM0, this bit is set. Please read the register VEX_BAD_ADDR to check which address caused this issue.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_BVALID_CM0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> If bvalid was never received for a write transaction initiated by the VEX, this bit is set. Please read the register VEX_BAD_ADDR to check which address caused this issue.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SHORT_EOP_CM0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> If the value on the length field was x, x+1 words are expected on Crux interface 0. However, an EOP was detected before x+1 words are sent on the interface.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_EOP_CM0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Crux interface 0 is missing an EOP on the last word.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_SOP_CM0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Crux interface 0 is missing an SOP on the first word.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INVALID_ADDR_CM0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Crux interface 0 is trying to access a register outside the allowable range programmed in mem_fb. Please read the register VEX_BAD_ADDR to check which address caused this issue.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INVALID_LEN_CM0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> SOP and EOP were active on the same cycle for data from Crux interface 0 but the length field was not zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_95D2CA9E47001B72" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a4</span> Register(32 bit) INT_CRUX_HIGH_EN</span><br/>
      <span class="sdescdet">Interrupt Status high enable</span><br/>
      <span class="ldescdet">This register is a sticky register that shows the raw status for all interrupt sources.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x045010a4</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">RSVD2_HIGH_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_ACKL_CM1_HIGH_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_ACKH_CM1_HIGH_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_BAD_CHAN_CM1_HIGH_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_BVALID_CM1_HIGH_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_BAD_RESP_CM1_HIGH_EN</td>
        <td class="fldnorm" colspan="1">BAD_TYPE_CM1_HIGH_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_FULL_CM1_HIGH_EN</td>
        <td class="fldnorm" colspan="1">BAD_RESP_CM1_HIGH_EN</td>
        <td class="fldnorm" colspan="1">MISSING_BVALID_CM1_HIGH_EN</td>
        <td class="fldnorm" colspan="1">SHORT_EOP_CM1_HIGH_EN</td>
        <td class="fldnorm" colspan="1">MISSING_EOP_CM1_HIGH_EN</td>
        <td class="fldnorm" colspan="1">MISSING_SOP_CM1_HIGH_EN</td>
        <td class="fldnorm" colspan="1">INVALID_ADDR_CM1_HIGH_EN</td>
        <td class="fldnorm" colspan="1">INVALID_LEN_CM1_HIGH_EN</td>
        <td class="fldnorm" colspan="2">RSVD1_HIGH_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_ACKL_CM0_HIGH_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_ACKH_CM0_HIGH_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_BAD_CHAN_CM0_HIGH_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_BVALID_CM0_HIGH_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_BAD_RESP_CM0_HIGH_EN</td>
        <td class="fldnorm" colspan="1">BAD_TYPE_CM0_HIGH_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_FULL_CM0_HIGH_EN</td>
        <td class="fldnorm" colspan="1">BAD_RESP_CM0_HIGH_EN</td>
        <td class="fldnorm" colspan="1">MISSING_BVALID_CM0_HIGH_EN</td>
        <td class="fldnorm" colspan="1">SHORT_EOP_CM0_HIGH_EN</td>
        <td class="fldnorm" colspan="1">MISSING_EOP_CM0_HIGH_EN</td>
        <td class="fldnorm" colspan="1">MISSING_SOP_CM0_HIGH_EN</td>
        <td class="fldnorm" colspan="1">INVALID_ADDR_CM0_HIGH_EN</td>
        <td class="fldnorm" colspan="1">INVALID_LEN_CM0_HIGH_EN</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RSVD2_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This field is reserved. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_ACKL_CM1_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_ACKH_CM1_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_BAD_CHAN_CM1_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_BVALID_CM1_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_BAD_RESP_CM1_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_TYPE_CM1_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_FULL_CM1_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_RESP_CM1_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_BVALID_CM1_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SHORT_EOP_CM1_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_EOP_CM1_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_SOP_CM1_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INVALID_ADDR_CM1_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INVALID_LEN_CM1_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RSVD1_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This field is reserved. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_ACKL_CM0_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_ACKH_CM0_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_BAD_CHAN_CM0_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_BVALID_CM0_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_BAD_RESP_CM0_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_TYPE_CM0_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_FULL_CM0_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_RESP_CM0_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_BVALID_CM0_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SHORT_EOP_CM0_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_EOP_CM0_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_SOP_CM0_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INVALID_ADDR_CM0_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INVALID_LEN_CM0_HIGH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable high priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_95D59EE9690DA533" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a8</span> Register(32 bit) INT_CRUX_LOW_EN</span><br/>
      <span class="sdescdet">Interrupt Status low enable</span><br/>
      <span class="ldescdet">This register is a sticky register that shows the raw status for all interrupt sources.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x045010a8</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">RSVD2_LOW_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_ACKL_CM1_LOW_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_ACKH_CM1_LOW_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_BAD_CHAN_CM1_LOW_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_BVALID_CM1_LOW_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_BAD_RESP_CM1_LOW_EN</td>
        <td class="fldnorm" colspan="1">BAD_TYPE_CM1_LOW_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_FULL_CM1_LOW_EN</td>
        <td class="fldnorm" colspan="1">BAD_RESP_CM1_LOW_EN</td>
        <td class="fldnorm" colspan="1">MISSING_BVALID_CM1_LOW_EN</td>
        <td class="fldnorm" colspan="1">SHORT_EOP_CM1_LOW_EN</td>
        <td class="fldnorm" colspan="1">MISSING_EOP_CM1_LOW_EN</td>
        <td class="fldnorm" colspan="1">MISSING_SOP_CM1_LOW_EN</td>
        <td class="fldnorm" colspan="1">INVALID_ADDR_CM1_LOW_EN</td>
        <td class="fldnorm" colspan="1">INVALID_LEN_CM1_LOW_EN</td>
        <td class="fldnorm" colspan="2">RSVD1_LOW_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_ACKL_CM0_LOW_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_ACKH_CM0_LOW_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_BAD_CHAN_CM0_LOW_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_BVALID_CM0_LOW_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_BAD_RESP_CM0_LOW_EN</td>
        <td class="fldnorm" colspan="1">BAD_TYPE_CM0_LOW_EN</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_FULL_CM0_LOW_EN</td>
        <td class="fldnorm" colspan="1">BAD_RESP_CM0_LOW_EN</td>
        <td class="fldnorm" colspan="1">MISSING_BVALID_CM0_LOW_EN</td>
        <td class="fldnorm" colspan="1">SHORT_EOP_CM0_LOW_EN</td>
        <td class="fldnorm" colspan="1">MISSING_EOP_CM0_LOW_EN</td>
        <td class="fldnorm" colspan="1">MISSING_SOP_CM0_LOW_EN</td>
        <td class="fldnorm" colspan="1">INVALID_ADDR_CM0_LOW_EN</td>
        <td class="fldnorm" colspan="1">INVALID_LEN_CM0_LOW_EN</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RSVD2_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This field is reserved. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_ACKL_CM1_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_ACKH_CM1_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_BAD_CHAN_CM1_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_BVALID_CM1_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_BAD_RESP_CM1_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_TYPE_CM1_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_FULL_CM1_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_RESP_CM1_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_BVALID_CM1_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SHORT_EOP_CM1_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_EOP_CM1_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_SOP_CM1_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INVALID_ADDR_CM1_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INVALID_LEN_CM1_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RSVD1_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This field is reserved. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_ACKL_CM0_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_ACKH_CM0_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_BAD_CHAN_CM0_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_BVALID_CM0_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_BAD_RESP_CM0_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_TYPE_CM0_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_FULL_CM0_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_RESP_CM0_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_BVALID_CM0_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SHORT_EOP_CM0_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_EOP_CM0_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_SOP_CM0_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INVALID_ADDR_CM0_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INVALID_LEN_CM0_LOW_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Enable low priority interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A1B32F99EB07A6D2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ac</span> Register(32 bit) INT_CRUX_CLEAR</span><br/>
      <span class="sdescdet">Interrupt Status low enable</span><br/>
      <span class="ldescdet">This register is a sticky register that shows the raw status for all interrupt sources.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x045010ac</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">RSVD2_CLEAR</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_ACKL_CM1_CLEAR</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_ACKH_CM1_CLEAR</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_BAD_CHAN_CM1_CLEAR</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_BVALID_CM1_CLEAR</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_BAD_RESP_CM1_CLEAR</td>
        <td class="fldnorm" colspan="1">BAD_TYPE_CM1_CLEAR</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_FULL_CM1_CLEAR</td>
        <td class="fldnorm" colspan="1">BAD_RESP_CM1_CLEAR</td>
        <td class="fldnorm" colspan="1">MISSING_BVALID_CM1_CLEAR</td>
        <td class="fldnorm" colspan="1">SHORT_EOP_CM1_CLEAR</td>
        <td class="fldnorm" colspan="1">MISSING_EOP_CM1_CLEAR</td>
        <td class="fldnorm" colspan="1">MISSING_SOP_CM1_CLEAR</td>
        <td class="fldnorm" colspan="1">INVALID_ADDR_CM1_CLEAR</td>
        <td class="fldnorm" colspan="1">INVALID_LEN_CM1_CLEAR</td>
        <td class="fldnorm" colspan="2">RSVD1_CLEAR</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_ACKL_CM0_CLEAR</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_ACKH_CM0_CLEAR</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_BAD_CHAN_CM0_CLEAR</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_BVALID_CM0_CLEAR</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_BAD_RESP_CM0_CLEAR</td>
        <td class="fldnorm" colspan="1">BAD_TYPE_CM0_CLEAR</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_FULL_CM0_CLEAR</td>
        <td class="fldnorm" colspan="1">BAD_RESP_CM0_CLEAR</td>
        <td class="fldnorm" colspan="1">MISSING_BVALID_CM0_CLEAR</td>
        <td class="fldnorm" colspan="1">SHORT_EOP_CM0_CLEAR</td>
        <td class="fldnorm" colspan="1">MISSING_EOP_CM0_CLEAR</td>
        <td class="fldnorm" colspan="1">MISSING_SOP_CM0_CLEAR</td>
        <td class="fldnorm" colspan="1">INVALID_ADDR_CM0_CLEAR</td>
        <td class="fldnorm" colspan="1">INVALID_LEN_CM0_CLEAR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RSVD2_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This field is reserved. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_ACKL_CM1_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_ACKH_CM1_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_BAD_CHAN_CM1_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_BVALID_CM1_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_BAD_RESP_CM1_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_TYPE_CM1_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_FULL_CM1_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_RESP_CM1_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_BVALID_CM1_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SHORT_EOP_CM1_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_EOP_CM1_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_SOP_CM1_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INVALID_ADDR_CM1_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INVALID_LEN_CM1_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RSVD1_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This field is reserved. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_ACKL_CM0_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_ACKH_CM0_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_BAD_CHAN_CM0_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_BVALID_CM0_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_BAD_RESP_CM0_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_TYPE_CM0_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_FULL_CM0_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_RESP_CM0_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_BVALID_CM0_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SHORT_EOP_CM0_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_EOP_CM0_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_SOP_CM0_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INVALID_ADDR_CM0_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INVALID_LEN_CM0_CLEAR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Clear interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D429F3D15C1CEB05" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b0</span> Register(32 bit) INT_CRUX_FORCE</span><br/>
      <span class="sdescdet">Interrupt Status low enable</span><br/>
      <span class="ldescdet">This register is a sticky register that shows the raw status for all interrupt sources.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x045010b0</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">RSVD2_FORCE</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_ACKL_CM1_FORCE</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_ACKH_CM1_FORCE</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_BAD_CHAN_CM1_FORCE</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_BVALID_CM1_FORCE</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_BAD_RESP_CM1_FORCE</td>
        <td class="fldnorm" colspan="1">BAD_TYPE_CM1_FORCE</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_FULL_CM1_FORCE</td>
        <td class="fldnorm" colspan="1">BAD_RESP_CM1_FORCE</td>
        <td class="fldnorm" colspan="1">MISSING_BVALID_CM1_FORCE</td>
        <td class="fldnorm" colspan="1">SHORT_EOP_CM1_FORCE</td>
        <td class="fldnorm" colspan="1">MISSING_EOP_CM1_FORCE</td>
        <td class="fldnorm" colspan="1">MISSING_SOP_CM1_FORCE</td>
        <td class="fldnorm" colspan="1">INVALID_ADDR_CM1_FORCE</td>
        <td class="fldnorm" colspan="1">INVALID_LEN_CM1_FORCE</td>
        <td class="fldnorm" colspan="2">RSVD1_FORCE</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_ACKL_CM0_FORCE</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_ACKH_CM0_FORCE</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_BAD_CHAN_CM0_FORCE</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_MISSING_BVALID_CM0_FORCE</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_BAD_RESP_CM0_FORCE</td>
        <td class="fldnorm" colspan="1">BAD_TYPE_CM0_FORCE</td>
        <td class="fldnorm" colspan="1">VEX_FIFO_FULL_CM0_FORCE</td>
        <td class="fldnorm" colspan="1">BAD_RESP_CM0_FORCE</td>
        <td class="fldnorm" colspan="1">MISSING_BVALID_CM0_FORCE</td>
        <td class="fldnorm" colspan="1">SHORT_EOP_CM0_FORCE</td>
        <td class="fldnorm" colspan="1">MISSING_EOP_CM0_FORCE</td>
        <td class="fldnorm" colspan="1">MISSING_SOP_CM0_FORCE</td>
        <td class="fldnorm" colspan="1">INVALID_ADDR_CM0_FORCE</td>
        <td class="fldnorm" colspan="1">INVALID_LEN_CM0_FORCE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RSVD2_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This field is reserved. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_ACKL_CM1_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_ACKH_CM1_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_BAD_CHAN_CM1_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_BVALID_CM1_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_BAD_RESP_CM1_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_TYPE_CM1_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_FULL_CM1_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_RESP_CM1_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_BVALID_CM1_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SHORT_EOP_CM1_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_EOP_CM1_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_SOP_CM1_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INVALID_ADDR_CM1_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INVALID_LEN_CM1_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RSVD1_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This field is reserved. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_ACKL_CM0_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_ACKH_CM0_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_BAD_CHAN_CM0_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_MISSING_BVALID_CM0_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_BAD_RESP_CM0_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_TYPE_CM0_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VEX_FIFO_FULL_CM0_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_RESP_CM0_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_BVALID_CM0_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SHORT_EOP_CM0_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_EOP_CM0_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MISSING_SOP_CM0_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INVALID_ADDR_CM0_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INVALID_LEN_CM0_FORCE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Force interrupt for this field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_874F8F35ABD36085" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000100[+=0x10]</span> Register(32 bit) AXI_ECC_ERR_INFO[3]</span><br/>
      <span class="sdescdet">ECC error info associated with the feedback memory</span><br/>
      <span class="ldescdet">This register can be used by software to read error information associated with the feedback memory.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=3, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501100[+=0x10]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0800c000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0800c000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">SBE_COUNT</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="11">ERR_SYNDROME</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="14">ERR_ADDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="11">RO/V</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="14">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE_COUNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> SBE Count. This is the value of the SBE counter, which doesn't roll over and can be cleared by CNT_CLR bit in the corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_SYNDROME</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Error Syndrome. This is the captured ECC syndrome of the first DBE or SBE, but DBE has higher priority and can overwrite captured SBE syndrome. It can be cleared by ERR_CLR bit in the corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_ADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Error Address. This is the captured memory address of the first DBE or SBE, but DBE has higher priority and can overwrite captured SBE address. It can be cleared by ERR_CLR bit in the corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_954184B235A9CEED" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000104[+=0x10]</span> Register(32 bit) AXI_ECC_CTL[3]</span><br/>
      <span class="sdescdet">ECC controls associated with the feedback memory</span><br/>
      <span class="ldescdet">This register can be used by software to set the ECC controls associated with the feedback memory.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=3, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501104[+=0x10]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">GEN_DIS</td>
        <td class="fldnorm" colspan="1">CHK_DIS</td>
        <td class="fldnorm" colspan="1">CNT_CLR</td>
        <td class="fldnorm" colspan="1">ERR_CLR</td>
        <td class="fldnorm" colspan="1">FORCE_ERR</td>
        <td class="fldnorm" colspan="1">FORCE_TYPE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">GEN_DIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Generation Disable. When set, this bit disables ECC generation for the corresponding memory slice. It's used for debug and testing purpose.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CHK_DIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Check and Correction Disable. When set, this bit disables ECC checking and correction for the corresponding memory slice. It's used for debug and testing purpose.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CNT_CLR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Count Clear. Writing this bit to 1 clears ECC_SBE_COUNT and ECC_SBE_CNT_OVFL of the corresponding memory slice. This bit retains the last written value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_CLR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Error Clear. Writing this bit to 1 clears ECC_SBE, ECC_DBE, ECC_ERR_ADDR and ECC_ERR_SYNDROME of the correponding memory slice. This bit retains the last written value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Force Error. When set to 1, this bit enables to insert one ECC error determined by ECC_FORCE_TYPE. It's automatically cleared when the expected ECC error is seen by hardware.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_TYPE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Force Error Type. This bit indicates the type of ECC errors forced to be inserted. 1=Double Bit Error(DBE), 0=Single Bit Error(SBE).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1395B2CFEAFAD038" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000108[+=0x10]</span> Register(32 bit) AXI_ECC_ERR_STAT[3]</span><br/>
      <span class="sdescdet">ECC stats associated with the feedback memory</span><br/>
      <span class="ldescdet">This register can be used by software to read the ECC stats associated with the feedback memory.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=3, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501108[+=0x10]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="fldnorm" colspan="1">SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="1">DBE</td>
        <td class="fldnorm" colspan="1">SBE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE_CNT_OVFL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC SBE Count Overflow. When set, indicates the ECC_SBE_COUNT[3:0] is overflowed. It can be cleared by ECC_CNT_CLR bit in corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Double/Multi Bit Error. When set, indicates an ECC double/multi bit error was detected, and can be cleared by ECC_ERR_CLR bit in corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Single Bit Error. When set, indicates an ECC single bit error was detected, and can be cleared by ECC_ERR_CLR bit in corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F58260484FA4360D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000200</span> Register(32 bit) FB_MEM_PTR_PORT0</span><br/>
      <span class="sdescdet">Initial pointer associated with the feedback memory for antenna port 0</span><br/>
      <span class="ldescdet">This register can be used by software to set the initial pointer for data associated with antenna port 0.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501200</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="14">INIT_PTR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="14">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INIT_PTR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> When data is written from antenna port 0 into the memory, the very first address where it gets written is stored in this register.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A70A0BB30D4138AE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000204</span> Register(32 bit) FB_MEM_PTR_PORT1</span><br/>
      <span class="sdescdet">Initial pointer associated with the feedback memory for antenna port 1.</span><br/>
      <span class="ldescdet">This register can be used by software to set the initial pointer for data associated with antenna port 1.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501204</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="14">INIT_PTR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="14">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INIT_PTR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> When data is written from antenna port 1 into the memory, the very first address where it gets written is stored in this register.</span></p>
          <p><b>Reset: </b>hex:0x0800;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_965920A08217E7BC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000208</span> Register(32 bit) FB_MEM_PTR_PORT2</span><br/>
      <span class="sdescdet">Initial pointer associated with the feedback memory for antenna port 2.</span><br/>
      <span class="ldescdet">This register can be used by software to set the initial pointer for data associated with antenna port 2.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501208</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00001000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="14">INIT_PTR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="14">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INIT_PTR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> When data is written from antenna port 2 into the memory, the very first address where it gets written is stored in this register. </span></p>
          <p><b>Reset: </b>hex:0x1000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E402A3B27CA28FE7" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000020c</span> Register(32 bit) FB_MEM_PTR_PORT3</span><br/>
      <span class="sdescdet">Initial pointer associated with the feedback memory for antenna port 3.</span><br/>
      <span class="ldescdet">This register can be used by software to set the initial pointer for data associated with antenna port 3.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0450120c</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00001800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="14">INIT_PTR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="14">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INIT_PTR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> When data is written from antenna port 3 into the memory, the very first address where it gets written is stored in this register. </span></p>
          <p><b>Reset: </b>hex:0x1800;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C025957DBCD8084D" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000210[+=0x4]</span> Register(32 bit) SAMPLE_CNT[4]</span><br/>
      <span class="sdescdet">Count of antenna data samples from a particular antenna.</span><br/>
      <span class="ldescdet">This register can be used by software to set the expected count of antenna samples from a particular antenna before switching to a new antenna.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=4, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501210[+=0x4]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00002000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">STABLE</td>
        <td class="fldnorm" colspan="1">ENABLE_CNT_CHECK</td>
        <td class="fldnorm" colspan="20">CNT_VALUE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="20">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">STABLE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> The values in this register are used in a different clock domain than the domain where they are being written. Therefore, this bit should only be set once all the fields of this register have been set and are stable. Once this bit is set, the remaining values in this register should not be changed. If the values need to be changed, this bit has to be set to 0, the values changed and then this bit has to be set to a 1.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ENABLE_CNT_CHECK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> If this bit is set, the CNT_VALUE field in this register is checked against the received samples.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CNT_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> The hardware uses this value to match the number of samples received from a particular antenna before it switches to samples being received from a different antenna. If the samples don't match this programmed value, an interrupt is asserted. Note that a value of 0x2000 in this field corresponds to 64k samples as 8 samples can be sent in each clock cycle.</span></p>
          <p><b>Reset: </b>hex:0x02000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D7A2F11F450370B1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000228</span> Register(32 bit) ANT_INTF_STATUS</span><br/>
      <span class="sdescdet">Antenna interface error status register</span><br/>
      <span class="ldescdet">This register can be used by software to check any errors in sample counts on the antenna interface ports.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501228</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="2">ANT_ID_NO</td>
        <td class="fldnorm" colspan="2">ANT_PORT_NO</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ANT_ID_NO</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This field contains the antenna ID number on the port identified by ANT_PORT_NO where the occured. Note that each antenna port can support upto four antennas. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ANT_PORT_NO</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This field contains the antenna port number on which the error occured. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FAC30E8767F17DA8" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000300[+=0x08]</span> Register(32 bit) SECTOR_END_PTR[32]</span><br/>
      <span class="sdescdet">End pointer for each sector in the feedback memory.</span><br/>
      <span class="ldescdet">This register can be used by software to set the end pointer for each sector in the feedback memory.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=32, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501300[+=0x08]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="14">END_PTR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="14">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">END_PTR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">. The feedback memory is partitioned into 32 sectors. This field specifies the end pointer for the associated sector. </span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C65685259DBA0503" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000304[+=0x08]</span> Register(32 bit) SECTOR_NEXT_PTR[32]</span><br/>
      <span class="sdescdet">Next pointer for each sector in the feedback memory.</span><br/>
      <span class="ldescdet">This register can be used by software to set the next pointer for each sector in the feedback memory.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=32, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501304[+=0x08]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="14">NEXT_PTR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="14">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NEXT_PTR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> The feedback memory is partitioned into 32 sectors. This field specifies the end pointer for the associated sector.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F6EFAB6E6B8DEA72" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000400[+=0x080]</span> Register(32 bit) BFN_TIMER1_DMA0[2]</span><br/>
      <span class="sdescdet">Timer1 for DMA0 operation</span><br/>
      <span class="ldescdet">This register can be used by software to set the timer1 value for generation of request signals for DMA0. This is an array of two registers one for each DMA channel. 
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501400[+=0x080]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00001000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">TIMER1_VALUE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TIMER1_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA0 operation requires a request pulse to be generated to initiate the DMA operation. This needs to be generated periodically and the peridocity is controlled by the TIMER1 value. The value is with respect to a clock frequency of 983.04MHz. </span></p>
          <p><b>Reset: </b>hex:0x00001000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C1E0EFE47AC70DB9" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000404[+=0x080]</span> Register(32 bit) BFN_TIMER2_DMA0[2]</span><br/>
      <span class="sdescdet">Timer2 for DMA0 operation</span><br/>
      <span class="ldescdet">This register can be used by software to set the timer2 value for generation of request signals for DMA0. This is an array of two registers one for each DMA channel. 
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501404[+=0x080]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00001000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">TIMER2_VALUE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TIMER2_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA0 operation requires a request pulse to be generated to initiate the DMA operation. This needs to be generated periodically and the peridocity is controlled by the TIMER2 value. The value is with respect to a clock frequency of 983.04MHz. </span></p>
          <p><b>Reset: </b>hex:0x00001000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_76BABF6412FCACA5" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000408[+=0x080]</span> Register(32 bit) BFN_TIMER_SEL_DMA0[2]</span><br/>
      <span class="sdescdet">Select which timer to use for DMA0 operation</span><br/>
      <span class="ldescdet">This register can be used by software to select between two timers, TIMER1 and TIMER2, for generating requests to DMA0. This is an array of two registers, one for each DMA channel. 
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501408[+=0x080]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">TIMER_SEL</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TIMER_SEL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA0 operation requires a request pulse to be generated to initiate the DMA operation. This register bit is used to select either TIMER1 or TIMER2 to generate these periodic DMA0 requests. 0=&gt;TIMER1, 1=&gt;TIMER2. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7442809723AD67F6" class="boxed tabrbd"><span class="regname">+<span class="addr">0x0000040c[+=0x080]</span> Register(32 bit) BFN_PAUSE_SOFT_DMA0[2]</span><br/>
      <span class="sdescdet">This is used to pause DMA0 operation.</span><br/>
      <span class="ldescdet">This register bit can be used by software to pause the generation of requests to DMA0. This is an array ot two registers, one for each DMA channel. 
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0450140c[+=0x080]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">SOFT_PAUSE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SOFT_PAUSE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA0 operation requires periodic request pulses to be generated to initiate the DMA operation. This register bit can be set to pause the generation of these requests.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6B4F76B72AD0750F" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000410[+=0x080]</span> Register(32 bit) BFN_EXIT_TIMER_DMA0[2]</span><br/>
      <span class="sdescdet">This is used to check if the DMA0 operation occurs in the specified time.</span><br/>
      <span class="ldescdet">This register is used to monitor if the DMA0 operation completes on time. If it doesnt, an interrupt is generated indicating that an error has occured during the DMA operation. This is an array of two registers, one for each DMA channel. 
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501410[+=0x080]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">DMA_EXIT_TIMER</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA_EXIT_TIMER</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The design requires that the DMA0 operation complete in a specified unit of time. This timer monitors this operation. If the timer expires and the DMA0 operation has not completed, it indicates an error in the system and an interrupt is generated. The timer is with respect to a clock frequency of 983.04MHz. </span></p>
          <p><b>Reset: </b>hex:0xffffffff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7B24A0F702032D6A" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000414[+=0x080]</span> Register(32 bit) SOFT_PAUSE_ST_DMA0[2]</span><br/>
      <span class="sdescdet">DMA0 soft reset pause status</span><br/>
      <span class="ldescdet"> This is used to check if DMA0 is paused in response to the soft_pause bit set. 
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501414[+=0x080]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">PAUSE_SOFT_STATUS</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PAUSE_SOFT_STATUS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> DMA0 operation can be pause by setting the soft_pause bit. Once hardware pauses the DMA operation, it sets this bit which indicates to software that the hardware is paused. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_991713B32AC62344" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000418[+=0x080]</span> Register(32 bit) HARD_PAUSE_ST_DMA0[2]</span><br/>
      <span class="sdescdet">DMA0 hard reset pause status</span><br/>
      <span class="ldescdet"> This is used to check if DMA0 is paused in response to the hard_pause bit set. 
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501418[+=0x080]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">PAUSE_HARD_STATUS</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PAUSE_HARD_STATUS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> DMA0 operation can be pause by setting the hard_pause bit. Once hardware pauses the DMA operation, it sets this bit which indicates to software that the hardware is paused. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0D03D0B00D3665DB" class="boxed tabrbd"><span class="regname">+<span class="addr">0x0000041c[+=0x080]</span> Register(32 bit) BFN_TIMER1_DMA1[2]</span><br/>
      <span class="sdescdet">Timer1 for DMA1 operation</span><br/>
      <span class="ldescdet">This register can be used by software to set the timer1 value for generation of request signals for DMA1. This is an array of two registers one for each DMA channel. 
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0450141c[+=0x080]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00001000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">TIMER1_VALUE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TIMER1_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA1 operation requires a request pulse to be generated to initiate the DMA operation. This needs to be generated periodically and the peridocity is controlled by the TIMER1 value. The value is with respect to a clock frequency of 983.04MHz. </span></p>
          <p><b>Reset: </b>hex:0x00001000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_11051C86FEEAEFB2" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000420[+=0x080]</span> Register(32 bit) BFN_TIMER2_DMA1[2]</span><br/>
      <span class="sdescdet">Timer2 for DMA1 operation</span><br/>
      <span class="ldescdet">This register can be used by software to set the timer2 value for generation of request signals for DMA1. This is an array of two registers one for each DMA channel. 
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501420[+=0x080]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00001000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">TIMER2_VALUE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TIMER2_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA1 operation requires a request pulse to be generated to initiate the DMA operation. This needs to be generated periodically and the peridocity is controlled by the TIMER2 value. The value is with respect to a clock frequency of 983.04MHz. </span></p>
          <p><b>Reset: </b>hex:0x00001000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_873A1C1D59225DBD" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000424[+=0x080]</span> Register(32 bit) BFN_TIMER_SEL_DMA1[2]</span><br/>
      <span class="sdescdet">Select which timer to use for DMA1 operation</span><br/>
      <span class="ldescdet">This register can be used by software to select between two timers, TIMER1 and TIMER2, for generating requests to DMA1. This is an array of two registers, one for each DMA channel. 0=&gt;TIMER1, 1=&gt;TIMER2 
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501424[+=0x080]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">TIMER_SEL</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TIMER_SEL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA1 operation requires a request pulse to be generated to initiate the DMA operation. This register bit is used to select either TIMER1 or TIMER2 to generate these periodic DMA1 requests.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6E03E5749894E5B6" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000428[+=0x080]</span> Register(32 bit) BFN_PAUSE_SOFT_DMA1[2]</span><br/>
      <span class="sdescdet">This is used to pause DMA1 operation.</span><br/>
      <span class="ldescdet">This register bit can be used by software to pause the generation of requests to DMA1. This is an array ot two registers, one for each DMA channel. 
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501428[+=0x080]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">SOFT_PAUSE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SOFT_PAUSE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA1 operation requires periodic request pulses to be generated to initiate the DMA operation. This register bit can be set to pause the generation of these requests.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F5A2635909BA464E" class="boxed tabrbd"><span class="regname">+<span class="addr">0x0000042c[+=0x080]</span> Register(32 bit) BFN_EXIT_TIMER_DMA1[2]</span><br/>
      <span class="sdescdet">This is used to check if the DMA1 operation occurs in the specified time.</span><br/>
      <span class="ldescdet">This register is used to monitor if the DMA1 operation completes on time. If it doesnt, an interrupt is generated indicating that an error has occured during the DMA operation. This is an array of two registers, one for each DMA channel. 
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0450142c[+=0x080]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">DMA_EXIT_TIMER</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA_EXIT_TIMER</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The design requires that the DMA1 operation complete in a specified unit of time. This timer monitors this operation. If the timer expires and the DMA1 operation has not completed, it indicates an error in the system and an interrupt is generated. The timer is with respect to a clock frequency of 983.04MHz. </span></p>
          <p><b>Reset: </b>hex:0xffffffff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7F81F75534FAC6AD" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000430[+=0x080]</span> Register(32 bit) SOFT_PAUSE_ST_DMA1[2]</span><br/>
      <span class="sdescdet">DMA1 soft reset pause status</span><br/>
      <span class="ldescdet"> This is used to check if DMA1 is paused in response to the soft_pause bit set. 
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501430[+=0x080]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">PAUSE_SOFT_STATUS</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PAUSE_SOFT_STATUS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> DMA1 operation can be pause by setting the soft_pause bit. Once hardware pauses the DMA operation, it sets this bit which indicates to software that the hardware is paused. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DFF19881545BEB99" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000434[+=0x080]</span> Register(32 bit) HARD_PAUSE_ST_DMA1[2]</span><br/>
      <span class="sdescdet">DMA1 hard reset pause status</span><br/>
      <span class="ldescdet"> This is used to check if DMA1 is paused in response to the hard_pause bit set. 
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501434[+=0x080]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">PAUSE_HARD_STATUS</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PAUSE_HARD_STATUS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> DMA1 operation can be pause by setting the hard_pause bit. Once hardware pauses the DMA operation, it sets this bit which indicates to software that the hardware is paused. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_75495EA352CF359C" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000438[+=0x080]</span> Register(32 bit) BFN_STATE_DEBUG[2]</span><br/>
      <span class="sdescdet">This register stores the BFN and DMA state machine states for debug.</span><br/>
      <span class="ldescdet">This register is used to monitor the BFN and DMA state machine states for debug. Index 0 is for channel 0 and index 1 is for channel 1.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501438[+=0x080]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="6">DMA_STATE</td>
        <td class="fldnorm" colspan="6">BFN_STATE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="6">RO/V</td>
        <td class="accno" colspan="6">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA_STATE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> DMA state machine state. Bits [2:0] are for defined for DMA0 and bits[5:3] are defined for DMA1.<br/>					Monitor for debug. The following states are defined for each DMA:<br/>					3'b000: RESET_STATE    -&gt; This state is entered when the chip reset is asserted.<br/>					3'b001: ENABLED_STATE  -&gt; This state is entered when the memory feedback block is enabled.<br/>					3'b011: REQ_STATE    -&gt; This state is entered when a trigger event is detected from the BFN state machine.<br/>					3'b111: FINISH_STATE   -&gt; This state is entered when the finish and ack signals are asserted from the DMA hardware.<br/>					3'b110: CONT_STATE   -&gt; This state is entered when only the ack signal is assrted from the DMA hardware.<br/>				        </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BFN_STATE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> BFN state machine state. Bits [2:0] are for defined for DMA0 and bits[5:3] are defined for DMA1.<br/>				         Monitor for debug. The following states are defined for each DMA:<br/>					 3'b000: RESET_STATE        -&gt; This state is entered when the chip reset is asserted.<br/>					 3'b001: ENABLED_STATE      -&gt; This state is entered when the memory feedback block is enabled.<br/>					 3'b011: TRIGGERED_STATE    -&gt; This state is entered when a trigger event is detected.<br/>					 3'b111: WAIT_STATE         -&gt; This state is entered from the TRIGGERED_STATE and the timer countdown starts.<br/>					 3'b110: INIT_TIMER_STATE   -&gt; This state is entered when the timer has counted down to zero.<br/>					 3'b100: SOFT_PAUSE_STATE   -&gt; This state is entered when a soft pause event is detected.<br/>					 3'b101: HARD_PAUSE_STATE   -&gt; This state is entered when a hard pause event is detected.<br/>				  </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5E0997C8E7CF8C74" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000500</span> Register(32 bit) ISYNC_CTRL</span><br/>
      <span class="sdescdet">ISYNC Control Register</span><br/>
      <span class="ldescdet">This is the general control register for AW_isync instantiation
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501500</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff7fc8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff7fc8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="1">SOFT_RESET</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="1">BFN_CNT_SAMPLE</td>
        <td class="fldnorm" colspan="1">LOAD_READ</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">TIMER_CMD</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SOFT_RESET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Soft Reset for the entire AW_isync. Active high.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BFN_CNT_SAMPLE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Write to 1 (regardless of the current value) causes the circuit to sample the BFN_CNT and synchronize it into the register clock domain. After waiting 3-4 BFN clock cycles plus 3-4 register clock cycles, the sample is available to read in the ISYNC_BFN_CNT register</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOAD_READ</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When 1, load BFN count into the manager counter at the first timesync pulse, when 0, read BFN count from the Manager BFN counter at every timesync pulse.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TIMER_CMD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When i_isync value is 11, the command programmed in this register is executed.<br/><br/>3'b000, 3'b100, 3'b110 -&gt; bfn_lower_cnt is incremented with the value in BFN_LOWER_CNT_INC. If the<br/><br/>lower count value equals the TEN_MS_CNT value the bfn_upper_cnt value is incremented by 1.<br/><br/>3'b001 -&gt; bfn_lower_cnt and bfn_upper_cnt are preset to the value in the TIMER_INC_PRE register.<br/><br/>3'b010 -&gt; The internal registers corresponding to BFN_LOWER_CNT_INC., TIMER_INC_PRE, TIMER_INC_ADJ<br/><br/>TEN_MS_CNT are all initialized to their corresponding input values.<br/><br/>If the current bfn_lower_cnt value is equal to the TEN_MS_CNT value, the bfn_upper_cnt<br/><br/>is incremented by 1. If not, bfn_lower_cnt is incremented by the value in BFN_LOWER_CNT_INC.<br/><br/>register.<br/><br/>3'b011 -&gt; Increment the bfn_lower_cnt value with the value in the TIMER_INC_PRE register.<br/><br/>3'b101 -&gt; If bfn_lower_cnt value equals the TEN_MS_CNT value, reset the bfn_lower_cnt to zero and<br/><br/>increment the bfn_upper_cnt by 1. If not, increment bfn_lower_cnt by a value<br/><br/>in the BFN_LOWER_CNT_INC. register. A sync_adj_pulse is also generated so that when the<br/><br/>bfn_lower_cnt value is equal to the TEN_MS_CNT and the bfn_upper_cnt equals timer_cnt_adj<br/><br/>the bfn_lower_cnt is preset to the value in TIMER_INC_PRE and the bfn_upper_cnt is<br/><br/>incremented by the value in TIMER_INC_PRE register.<br/><br/>3'b111 -&gt; The current value in the bfn_lower_cnt and bfn_upper_cnt is captured and made available<br/><br/>in a register for the application to read.<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E640278C64A81D79" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000504</span> Register(32 bit) ISYNC_LCNT_INC</span><br/>
      <span class="sdescdet">Isync Lower Count Increment Register</span><br/>
      <span class="ldescdet">This register specifies the increment of AW_isync BFN lower counter every clock cycle.<br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501504</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">BFN_LOWER_CNT_INC</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BFN_LOWER_CNT_INC</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Increment for the Offset Counter.</span></p>
          <p><b>Reset: </b>hex:0x000001;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8CC4A2854B10109B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000508</span> Register(32 bit) ISYNC_TEN_MS_CNT</span><br/>
      <span class="sdescdet">Isync 10ms Counter Register</span><br/>
      <span class="ldescdet">This register controls lower BFN counter value for ten millisecond count.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501508</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0095ffff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">TEN_MS_CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TEN_MS_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles in 10ms (minus 1).</span></p>
          <p><b>Reset: </b>hex:0x95ffff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5C351705D2728C2C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000050c</span> Register(32 bit) ISYNC_INC_PRE</span><br/>
      <span class="sdescdet">Isync Timer Increment/Preset Register</span><br/>
      <span class="ldescdet">This is the value used to preset/increment the BFN counter or add to the BFN counter depending on the value of i_timer_cmd.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0450150c</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">FRAME_INCR</td>
        <td class="fldnorm" colspan="24">OFFSET_INCR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FRAME_INCR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Bits [7:0] of the 10ms frame counter.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET_INCR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Offset from nearest 10ms frame, in clock cycles.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9DD78BF21DF364D4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000510</span> Register(32 bit) ISYNC_CNT_ADJ</span><br/>
      <span class="sdescdet">Isync Timer Count Adjustment Register</span><br/>
      <span class="ldescdet">When the value of the BFN frame counter equals this value, the BFN counter is incremented by the value in TIMER_INC_PRE registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501510</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="8">FRAME_ADJ</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FRAME_ADJ</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Bits [7:0] of the 10ms frame counter.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7F73436E8914B3F5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000514</span> Register(32 bit) ISYNC_BFN_CNT_SYNC</span><br/>
      <span class="sdescdet">BFN Count Sync</span><br/>
      <span class="ldescdet">The value of the BFN counter that was sampled when isync=11 and TIMER_CMD=111.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501514</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">FRAME</td>
        <td class="fldnorm" colspan="24">OFFSET</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="24">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FRAME</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Bits [7:0] fo the count of 10ms frames.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Offset from nearest 10ms frame, in clock cycles.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A2D1B94BD10C66A8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000518</span> Register(32 bit) ISYNC_BFN_CNT</span><br/>
      <span class="sdescdet">BFN Count</span><br/>
      <span class="ldescdet">Sample of the current BFN counter, triggered by writing a 1 to the BFN_CNT_SAMPLE bit of the ISYNC_CTRL register Because of synchronization, this will be several clock cycles behind the actual current value.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501518</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">FRAME</td>
        <td class="fldnorm" colspan="24">OFFSET</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="24">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FRAME</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">LSB's of Count of 10ms frames.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Offset from nearest 10ms frame, in clock cycles.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_97001CBC2C72AE3C" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000530[+=0x4]</span> Register(32 bit) BFNE_CONFIG[8]</span><br/>
      <span class="sdescdet">BFN Event Config Register</span><br/>
      <span class="ldescdet">There are 8 BFN Events<br/>[0]=BFN TRIGGER 0. Used to trigger the start of DMA operation for DMA0 channel0 <br/>[1]=BFN TRIGGER 1. Used to trigger the start of DMA operation for DMA1 channel0 <br/>[2]=RESTART TRIGGER 0. Used to pause the DMA operation for DMA0 channel0 <br/>[3]=RESTART TRIGGER 1. Used to pause the DMA operation for DMA1 channel0 <br/>[4]=BFN TRIGGER 2. Used to trigger the start of DMA operation for DMA0 channel1 <br/>[5]=BFN TRIGGER 3. Used to trigger the start of DMA operation for DMA1 channel1 <br/>[6]=RESTART TRIGGER 2. Used to pause the DMA operation for DMA0 channel1 <br/>[7]=RESTART TRIGGER 3. Used to pause the DMA operation for DMA1 channel1 
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=8, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501530[+=0x4]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="2">DEBUG_MODE</td>
        <td class="fldnorm" colspan="1">OUTPUT_MODE</td>
        <td class="fldnorm" colspan="2">MODE</td>
        <td class="fldnorm" colspan="1">ENABLE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_MODE</span><br/>
          <span class="sdescdet">BFN Event Status Debug Mode</span><br/>
          <span class="ldescdet">Controls what appears in BFN_EVENT_STAT DEBUG field, which is 28 bits.<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BFN_EVENT_DEBUG_MODE_COUNT</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>When selected, the DEBUG field in the BFNE_STATUS register represents the number of events that have occured. It is a rotating count and will wrap freely.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">BFN_EVENT_DEBUG_MODE_LAST</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>When selected, the DEBUG field in the BFNE_STATUS register represents the upper 28 bits of the 32-bit bfn_cnt of the last event that occurred.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">BFN_EVENT_DEBUG_MODE_TARGET</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>When selected, the DEBUG field in the BFNE_STATUS register represents the upper 28 bits of the 32-bit bfn_cnt of the next event that scheduled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">BFN_EVENT_DEBUG_MODE_DELAY</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>When selected, the DEBUG field in the BFNE_STATUS register represents the number of clock cycles between the start (arming) of the BFN_EVENT and the first event. Note that this is limited to the available space, so will saturate at all ones.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUTPUT_MODE</span><br/>
          <span class="sdescdet">BFN Event Trigger Value</span><br/>
          <span class="ldescdet">Selects whether the BFN_EVENT output toggles at each event, or produces a single cycle pulse.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BFN_EVENT_OUTPUT_MODE_TOGGLE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Output Toggles at each event</td>
        </tr>
        <tr class="tabry"><td class="unboxed">BFN_EVENT_OUTPUT_MODE_PULSE</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Output Produces a single cycle pulse at each event</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MODE</span><br/>
          <span class="sdescdet">BFN Event Trigger Mode</span><br/>
          <span class="ldescdet">Selects the mode of operation. Note that the force mechanism can be triggered (see BFNE_START) regardless of which mode is selected here.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BFN_EVENT_MODE_SINGLE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>At the time specified by BFNE_START, the event (toggle or pulse) will occur</td>
        </tr>
        <tr class="tabry"><td class="unboxed">BFN_EVENT_MODE_DOUBLE</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>At the time specified by BFNE_START, the event (toggle or pulse) will occur. A second event will occur at BFNE_START+BFNE_INCR.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">BFN_EVENT_MODE_REPEAT</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>At the time specified by BFNE_START, the event (toggle or pulse) will occur. Events continue to occur at each BFNE_INCR.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ENABLE</span><br/>
          <span class="sdescdet">BFN Event Enable</span><br/>
          <span class="ldescdet">Set to 1 to enable the operation of the bfn_event module. When running in repeat mode, set this back to zero to immediately halt the operation. NOte that this must be set to 1 for the force mechanism (See BFN_START register) to work.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CB3FB6BBEE0CEA70" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000550[+=0x4]</span> Register(32 bit) BFNE_INCR[8]</span><br/>
      <span class="sdescdet">BFN Event Increment</span><br/>
      <span class="ldescdet">This register represents the increment, or delta, between events for BFN_EVENT_MODE_DOUBLE and BFN_EVENT_MODE_REPEAT. Please refer to the BFNE_CONFIG register for event trigger mapping.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=8, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501550[+=0x4]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">FRAME</td>
        <td class="fldnorm" colspan="24">OFFSET</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FRAME</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Count of 10ms frames.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Offset from nearest 10ms frame, in clock cycles.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_80361F947664FFFC" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000570[+=0x4]</span> Register(32 bit) BFNE_START[8]</span><br/>
      <span class="sdescdet">BFN Event Start</span><br/>
      <span class="ldescdet">This register should be programmed with the BFN_CNT value at which the first event should occur. A write to this register also triggers the bfn_event module to begin operation, if the ENABLE bit in the CONFIG register has already been set. In order to immediately force a value onto the output, the user should program this register with 0xFFFF_FFFF or 0xFFFF_FFFE. If the BFN event is enabled, and OUTPUT_MODE is selected as TOGGLE, the circuit will place the value programmed in bit 0 onto the output immediately, regardless of the mode. If OUTPUT_MODE is PULSE, the output will produce a single cycle pulse immediately. Please refer to the BFNE_CONFIG register for event trigger mapping.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=8, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501570[+=0x4]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">FRAME</td>
        <td class="fldnorm" colspan="24">OFFSET</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FRAME</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Count of 10ms frames.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Offset from nearest 10ms frame, in clock cycles.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7F6A155DA768118E" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000590[+=0x4]</span> Register(32 bit) BFNE_STAT[8]</span><br/>
      <span class="sdescdet">BFN Event Status Register</span><br/>
      <span class="ldescdet">This register provides statistics for the BFN event module. Please refer to the BFNE_CONFIG register for event trigger mapping.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=8, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501590[+=0x4]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">DEBUG</td>
        <td class="fldnorm" colspan="1">DONE</td>
        <td class="fldnorm" colspan="1">WAITING</td>
        <td class="fldnorm" colspan="1">CURRENT_VALUE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG</span><br/>
          <span class="sdescdet">BFN Debug</span><br/>
          <span class="ldescdet">This field is different based on the DEBUG_MODE setting in the BFNE_CONFIG register.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DONE</span><br/>
          <span class="sdescdet">BFN Done Flag</span><br/>
          <span class="ldescdet">This bit indicates that the bfn_module has reached its programmed bfn time. In Repeate mode, this will only toggle high during the single cycle of each event, so is not usefule.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WAITING</span><br/>
          <span class="sdescdet">BFN Event Waiting Flag</span><br/>
          <span class="ldescdet">This bit indicates when the bfn_event module is waiting for the programmed bfn_start time. In Repeat mode, this will only toggle low during the single cycle of each event, so is not useful.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CURRENT_VALUE</span><br/>
          <span class="sdescdet">BFN Event Current Value</span><br/>
          <span class="ldescdet">This bit shows the current output value of the bfn_event module</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F1757F72E379F374" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000600[+=0x10]</span> Register(32 bit) DESC_ECC_ERR_INFO[2]</span><br/>
      <span class="sdescdet">ECC error info associated with the descriptor memory</span><br/>
      <span class="ldescdet">This register can be used by software to read error information associated with the descriptor memory.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501600[+=0x10]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0f00f000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0f00f000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">SBE_COUNT</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="8">ERR_SYNDROME</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="12">ERR_ADDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="12">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE_COUNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> SBE Count. This is the value of the SBE counter, which doesn't roll over and can be cleared by CNT_CLR bit in the corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_SYNDROME</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Error Syndrome. This is the captured ECC syndrome of the first DBE or SBE, but DBE has higher priority and can overwrite captured SBE syndrome. It can be cleared by ERR_CLR bit in the corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_ADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Error Address. This is the captured memory address of the first DBE or SBE, but DBE has higher priority and can overwrite captured SBE address. It can be cleared by ERR_CLR bit in the corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9DE74B9F0D7D1D59" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000604[+=0x10]</span> Register(32 bit) DESC_ECC_CTL[2]</span><br/>
      <span class="sdescdet">ECC controls associated with the descriptor memory</span><br/>
      <span class="ldescdet">This register can be used by software to set the ECC controls associated with the descriptor memory.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501604[+=0x10]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">GEN_DIS</td>
        <td class="fldnorm" colspan="1">CHK_DIS</td>
        <td class="fldnorm" colspan="1">CNT_CLR</td>
        <td class="fldnorm" colspan="1">ERR_CLR</td>
        <td class="fldnorm" colspan="1">FORCE_ERR</td>
        <td class="fldnorm" colspan="1">FORCE_TYPE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">GEN_DIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Generation Disable. When set, this bit disables ECC generation for the corresponding memory slice. It's used for debug and testing purpose.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CHK_DIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Check and Correction Disable. When set, this bit disables ECC checking and correction for the corresponding memory slice. It's used for debug and testing purpose.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CNT_CLR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Count Clear. Writing this bit to 1 clears ECC_SBE_COUNT and ECC_SBE_CNT_OVFL of the corresponding memory slice. This bit retains the last written value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_CLR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Error Clear. Writing this bit to 1 clears ECC_SBE, ECC_DBE, ECC_ERR_ADDR and ECC_ERR_SYNDROME of the correponding memory slice. This bit retains the last written value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Force Error. When set to 1, this bit enables to insert one ECC error determined by ECC_FORCE_TYPE. It's automatically cleared when the expected ECC error is seen by hardware.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_TYPE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Force Error Type. This bit indicates the type of ECC errors forced to be inserted. 1=Double Bit Error(DBE), 0=Single Bit Error(SBE).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_609188479E682B96" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000608[+=0x10]</span> Register(32 bit) DESC_ECC_ERR_STAT[2]</span><br/>
      <span class="sdescdet">ECC stats associated with the descriptor memory</span><br/>
      <span class="ldescdet">This register can be used by software to read the ECC stats associated with the descriptor memory.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501608[+=0x10]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="fldnorm" colspan="1">SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="1">DBE</td>
        <td class="fldnorm" colspan="1">SBE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE_CNT_OVFL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC SBE Count Overflow. When set, indicates the ECC_SBE_COUNT[3:0] is overflowed. It can be cleared by ECC_CNT_CLR bit in corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Double/Multi Bit Error. When set, indicates an ECC double/multi bit error was detected, and can be cleared by ECC_ERR_CLR bit in corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Single Bit Error. When set, indicates an ECC single bit error was detected, and can be cleared by ECC_ERR_CLR bit in corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8B65ABEA014D7FA6" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000620[+=0x10]</span> Register(32 bit) DMA0_ECC_ERR_INFO[2]</span><br/>
      <span class="sdescdet">ECC error info associated with the DMA0 FIFO memory</span><br/>
      <span class="ldescdet">This register can be used by software to read error information associated with DMA0 memory.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501620[+=0x10]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0800ffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0800ffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">SBE_COUNT</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="11">ERR_SYNDROME</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="5">ERR_ADDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="11">RO/V</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="5">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE_COUNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> SBE Count. This is the value of the SBE counter, which doesn't roll over and can be cleared by CNT_CLR bit in the corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_SYNDROME</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Error Syndrome. This is the captured ECC syndrome of the first DBE or SBE, but DBE has higher priority and can overwrite captured SBE syndrome. It can be cleared by ERR_CLR bit in the corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_ADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Error Address. This is the captured memory address of the first DBE or SBE, but DBE has higher priority and can overwrite captured SBE address. It can be cleared by ERR_CLR bit in the corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1195DA689C4C5563" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000624[+=0x10]</span> Register(32 bit) DMA0_ECC_CTL[2]</span><br/>
      <span class="sdescdet">ECC controls associated with the DMA0 FIFO memory</span><br/>
      <span class="ldescdet">This register can be used by software to set the ECC controls associated with the DMA0 FIFO memory.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501624[+=0x10]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">GEN_DIS</td>
        <td class="fldnorm" colspan="1">CHK_DIS</td>
        <td class="fldnorm" colspan="1">CNT_CLR</td>
        <td class="fldnorm" colspan="1">ERR_CLR</td>
        <td class="fldnorm" colspan="1">FORCE_ERR</td>
        <td class="fldnorm" colspan="1">FORCE_TYPE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">GEN_DIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Generation Disable. When set, this bit disables ECC generation for the corresponding memory slice. It's used for debug and testing purpose.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CHK_DIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Check and Correction Disable. When set, this bit disables ECC checking and correction for the corresponding memory slice. It's used for debug and testing purpose.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CNT_CLR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Count Clear. Writing this bit to 1 clears ECC_SBE_COUNT and ECC_SBE_CNT_OVFL of the corresponding memory slice. This bit retains the last written value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_CLR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Error Clear. Writing this bit to 1 clears ECC_SBE, ECC_DBE, ECC_ERR_ADDR and ECC_ERR_SYNDROME of the correponding memory slice. This bit retains the last written value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Force Error. When set to 1, this bit enables to insert one ECC error determined by ECC_FORCE_TYPE. It's automatically cleared when the expected ECC error is seen by hardware.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_TYPE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Force Error Type. This bit indicates the type of ECC errors forced to be inserted. 1=Double Bit Error(DBE), 0=Single Bit Error(SBE).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C3043DF450E13A9F" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000628[+=0x10]</span> Register(32 bit) DMA0_ECC_ERR_STAT[2]</span><br/>
      <span class="sdescdet">ECC stats associated with the DMA0 FIFO memory</span><br/>
      <span class="ldescdet">This register can be used by software to read the ECC stats associated with the descriptor memory.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501628[+=0x10]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="fldnorm" colspan="1">SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="1">DBE</td>
        <td class="fldnorm" colspan="1">SBE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE_CNT_OVFL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC SBE Count Overflow. When set, indicates the ECC_SBE_COUNT[3:0] is overflowed. It can be cleared by ECC_CNT_CLR bit in corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Double/Multi Bit Error. When set, indicates an ECC double/multi bit error was detected, and can be cleared by ECC_ERR_CLR bit in corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Single Bit Error. When set, indicates an ECC single bit error was detected, and can be cleared by ECC_ERR_CLR bit in corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0CA026AA0AA56E2A" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000640[+=0x10]</span> Register(32 bit) DMA1_ECC_ERR_INFO[2]</span><br/>
      <span class="sdescdet">ECC error info associated with the DMA1 FIFO memory</span><br/>
      <span class="ldescdet">This register can be used by software to read error information associated with DMA1 memory.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501640[+=0x10]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0800ffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0800ffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">SBE_COUNT</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="11">ERR_SYNDROME</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="5">ERR_ADDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="11">RO/V</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="5">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE_COUNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> SBE Count. This is the value of the SBE counter, which doesn't roll over and can be cleared by CNT_CLR bit in the corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_SYNDROME</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Error Syndrome. This is the captured ECC syndrome of the first DBE or SBE, but DBE has higher priority and can overwrite captured SBE syndrome. It can be cleared by ERR_CLR bit in the corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_ADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Error Address. This is the captured memory address of the first DBE or SBE, but DBE has higher priority and can overwrite captured SBE address. It can be cleared by ERR_CLR bit in the corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C44B18E04B7FD812" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000644[+=0x10]</span> Register(32 bit) DMA1_ECC_CTL[2]</span><br/>
      <span class="sdescdet">ECC controls associated with the DMA1 FIFO memory</span><br/>
      <span class="ldescdet">This register can be used by software to set the ECC controls associated with the DMA1 FIFO memory.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501644[+=0x10]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">GEN_DIS</td>
        <td class="fldnorm" colspan="1">CHK_DIS</td>
        <td class="fldnorm" colspan="1">CNT_CLR</td>
        <td class="fldnorm" colspan="1">ERR_CLR</td>
        <td class="fldnorm" colspan="1">FORCE_ERR</td>
        <td class="fldnorm" colspan="1">FORCE_TYPE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">GEN_DIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Generation Disable. When set, this bit disables ECC generation for the corresponding memory slice. It's used for debug and testing purpose.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CHK_DIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Check and Correction Disable. When set, this bit disables ECC checking and correction for the corresponding memory slice. It's used for debug and testing purpose.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CNT_CLR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Count Clear. Writing this bit to 1 clears ECC_SBE_COUNT and ECC_SBE_CNT_OVFL of the corresponding memory slice. This bit retains the last written value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_CLR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Error Clear. Writing this bit to 1 clears ECC_SBE, ECC_DBE, ECC_ERR_ADDR and ECC_ERR_SYNDROME of the correponding memory slice. This bit retains the last written value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Force Error. When set to 1, this bit enables to insert one ECC error determined by ECC_FORCE_TYPE. It's automatically cleared when the expected ECC error is seen by hardware.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_TYPE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Force Error Type. This bit indicates the type of ECC errors forced to be inserted. 1=Double Bit Error(DBE), 0=Single Bit Error(SBE).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_62B2784DB15C2EE0" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000648[+=0x10]</span> Register(32 bit) DMA1_ECC_ERR_STAT[2]</span><br/>
      <span class="sdescdet">ECC stats associated with the DMA1 FIFO memory</span><br/>
      <span class="ldescdet">This register can be used by software to read the ECC stats associated with the descriptor memory.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501648[+=0x10]</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="fldnorm" colspan="1">SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="1">DBE</td>
        <td class="fldnorm" colspan="1">SBE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE_CNT_OVFL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC SBE Count Overflow. When set, indicates the ECC_SBE_COUNT[3:0] is overflowed. It can be cleared by ECC_CNT_CLR bit in corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Double/Multi Bit Error. When set, indicates an ECC double/multi bit error was detected, and can be cleared by ECC_ERR_CLR bit in corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Single Bit Error. When set, indicates an ECC single bit error was detected, and can be cleared by ECC_ERR_CLR bit in corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_579A86FC5C98A573" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000660</span> Register(32 bit) DMA_DP_INIT</span><br/>
      <span class="sdescdet">DP init request</span><br/>
      <span class="ldescdet">This register is used to control the Antenna up/down feature on the SOC..
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501660</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">DMA1_INIT_REQ</td>
        <td class="fldnorm" colspan="1">DMA0_INIT_REQ</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_INIT_REQ</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> When set, all triggers associated with DMA1 will stop. This bit should only be set as part of the Antenna bring-up/down event.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_INIT_REQ</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> When set, all triggers associated with DMA0 will stop. This bit should only be set as part of the Antenna bring-up/down event.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_43BAAE4EB50B3B70" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000664</span> Register(32 bit) DMA_DP_INIT_DONE</span><br/>
      <span class="sdescdet">DP init acknowledge</span><br/>
      <span class="ldescdet">This register is used to control the Antenna up/down feature on the SOC..
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501664</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">DMA1_INIT_ACK</td>
        <td class="fldnorm" colspan="1">DMA0_INIT_ACK</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_INIT_ACK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is set by the DMA1 hardware when all DMA transfers have ceased in response to the DMA1_INIT_REQ bit set in the DMA_DP_INIT register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_INIT_ACK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit is set by the DMA0 hardware when all DMA transfers have ceased in response to the DMA0_INIT_REQ bit set in the DMA_DP_INIT register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3C7DC9649C6E9C73" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000680</span> Register(32 bit) VEX_DMA_SEL_HALT</span><br/>
      <span class="sdescdet">VEX DMA select/halt</span><br/>
      <span class="ldescdet">This register is set by the VEX cores before they can start DMA accesses on a particular channel. This register can be written from the Orion or the VEX. However, it is recommended that this is setup by the RCS through the Orion.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501680</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">DMA1_HALT</td>
        <td class="fldnorm" colspan="1">DMA0_HALT</td>
        <td class="fldnorm" colspan="1">DMA1_CH1</td>
        <td class="fldnorm" colspan="1">DMA1_CH0</td>
        <td class="fldnorm" colspan="1">DMA0_CH1</td>
        <td class="fldnorm" colspan="1">DMA0_CH0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_HALT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit in conjunction with the bits in the VEX_CM1_DROP_IDX register are used to halt traffic towards the VEX.<br/>                                        </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_HALT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit in conjunction with the bits in the VEX_CM0_DROP_IDX register are used to halt traffic towards the VEX.<br/>                                        </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_CH1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit should be set when DMA requests from VEX need to be selected on DMA1 channel1 as opposed to IQ transfer requests. The bit needs to be unset once the DMA accesses are completed.<br/>                                        </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA1_CH0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit should be set when DMA requests from VEX need to be selected on DMA1 channel0 as opposed to IQ transfer requests. The bit needs to be unset once the DMA accesses are completed.<br/>                                        </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_CH1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit should be set when DMA requests from VEX need to be selected on DMA0 channel1 as opposed to IQ transfer requests. The bit needs to be unset once the DMA accesses are completed.<br/>                                        </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA0_CH0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit should be set when DMA requests from VEX need to be selected on DMA0 channel0 as opposed to IQ transfer requests. The bit needs to be unset once the DMA accesses are completed.<br/>                                        </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C1840FBD09D31513" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000684</span> Register(32 bit) VEX_MEM_START_ADDR</span><br/>
      <span class="sdescdet">VEX memory start address</span><br/>
      <span class="ldescdet">This register is used to mark the start address of the feed back memory space reserved for the VEX cores. This register can be written from the Orion or the VEX. However, it is recommended that this is setup by the RCS through the Orion.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501684</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="22">START_ADDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="22">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">START_ADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This field specifies the start address of the feed back memory which the VEX cores can access.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7A865D17FC96B7E9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000688</span> Register(32 bit) VEX_MEM_END_ADDR</span><br/>
      <span class="sdescdet">VEX memory end address</span><br/>
      <span class="ldescdet">This register is used to mark the end address of the feed back memory space reserved for the VEX cores. This register can be written from the Orion or the VEX. However, it is recommended that this is setup by the RCS through the Orion.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501688</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000fffff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="22">END_ADDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="22">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">END_ADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This field specifies the end address of the feed back memory which the VEX cores can access.</span></p>
          <p><b>Reset: </b>hex:0x0fffff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_828FD9B52CC186D7" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000068c</span> Register(32 bit) VEX_DESC_START_ADDR</span><br/>
      <span class="sdescdet">VEX descriptor start address</span><br/>
      <span class="ldescdet">This register is used to mark the start address of the feed back descriptor space reserved for the VEX cores. This register can be written from the Orion or the VEX. However, it is recommended that this is setup by the RCS through the Orion.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0450168c</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00110000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="22">START_ADDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="22">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">START_ADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This field specifies the start address of the feed back descriptor which the VEX cores can access.</span></p>
          <p><b>Reset: </b>hex:0x110000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D864AF40529A4ACB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000690</span> Register(32 bit) VEX_DESC_END_ADDR</span><br/>
      <span class="sdescdet">VEX descriptor end address</span><br/>
      <span class="ldescdet">This register is used to mark the end address of the feed back descriptor space reserved for the VEX cores. This register can be written from the Orion or the VEX. However, it is recommended that this is setup by the RCS through the Orion.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501690</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0011ffff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="22">END_ADDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="22">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">END_ADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This field specifies the end address of the feed back descriptor which the VEX cores can access.</span></p>
          <p><b>Reset: </b>hex:0x11ffff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0315F3C8361F68EF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000694</span> Register(32 bit) VEX_REG_START_ADDR</span><br/>
      <span class="sdescdet">VEX register start address</span><br/>
      <span class="ldescdet">This register is used to mark the start address of the register space reserved for the VEX cores. This register can be written from the Orion or the VEX. However, it is recommended that this is setup by the RCS through the Orion.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501694</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00101000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="22">START_ADDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="22">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">START_ADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This field specifies the start address of the register space which the VEX cores can access.</span></p>
          <p><b>Reset: </b>hex:0x101000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_818C6218A47E96DB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000698</span> Register(32 bit) VEX_REG_END_ADDR</span><br/>
      <span class="sdescdet">VEX register end address</span><br/>
      <span class="ldescdet">This register is used to mark the end address of the register space reserved for the VEX cores. This register can be written from the Orion or the VEX. However, it is recommended that this is setup by the RCS through the Orion.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04501698</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00103fff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="22">END_ADDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="22">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">END_ADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This field specifies the end address of the register space which the VEX cores can access.</span></p>
          <p><b>Reset: </b>hex:0x103fff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9B115C99737B700B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000069c</span> Register(32 bit) VEX_ADDR_MASK</span><br/>
      <span class="sdescdet">VEX address mask</span><br/>
      <span class="ldescdet">This register is used to mask the address received from the VEX cores. This register can be written from the Orion or the VEX. However, it is recommended that this is setup by the RCS through the Orion.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0450169c</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000fffff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="26">MASK</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="26">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MASK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> The address received from the VEX is ANDed with the value in this field to generate the actual address for the mem_fb block.</span></p>
          <p><b>Reset: </b>hex:0x00fffff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1FB365A2C98ED3AD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006a0</span> Register(32 bit) VEX_CM0_BAD_ADDR</span><br/>
      <span class="sdescdet">VEX CM0 bad address</span><br/>
      <span class="ldescdet"> This register stores the last bad address for a write transction from the VEX to CM0.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x045016a0</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">ADDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> If there is a write transaction from the VEX to CM0 which results in a bad response code or a missing response the bad address is stored in this field.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6C114AA875DD0434" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006a4</span> Register(32 bit) VEX_CM1_BAD_ADDR</span><br/>
      <span class="sdescdet">VEX CM1 bad address</span><br/>
      <span class="ldescdet"> This register stores the last bad address for a write transction from the VEX to CM0.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x045016a4</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">ADDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> If there is a write transaction from the VEX to CM1 which results in a bad response code or a missing response the bad address is stored in this field.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0351DEA05E177CCD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006a8</span> Register(32 bit) VEX_CM0_DROP_IDX</span><br/>
      <span class="sdescdet">VEX CM0 drop index</span><br/>
      <span class="ldescdet">Data from the DMA maps to 32 indices in CM0 in the H2B direction. This register specifies the indices in CM0 for which data needs to be dropped. This register can be written from the Orion or the VEX. However, it is recommended that this is setup by the RCS through the Orion.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x045016a8</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">DROP_ENABLE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DROP_ENABLE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Data from the DMA maps to 32 streams or indices in the common module. The indices are determined based on the destination address programmed in the descriptor. This register has a drop enable bit per index. If a bit corresponding to a particular index is set, DMA data destined for that index will be dropped and not sent to the common module. </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_079DB912949AA185" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006ac</span> Register(32 bit) VEX_CM1_DROP_IDX</span><br/>
      <span class="sdescdet">VEX CM1 drop index</span><br/>
      <span class="ldescdet">Data from the DMA maps to 32 indices in CM1 in the H2B direction. This register specifies the indices in CM1 for which data needs to be dropped. This register can be written from the Orion or the VEX. However, it is recommended that this is setup by the RCS through the Orion.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x045016ac</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">DROP_ENABLE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DROP_ENABLE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Data from the DMA maps to 32 streams or indices in the common module. The indices are determined based on the destination address programmed in the descriptor. This register has a drop enable bit per index. If a bit corresponding to a particular index is set, DMA data destined for that index will be dropped and not sent to the common module. </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_94276FBCC91F8A0A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006b0</span> Register(32 bit) VEX_TIMER</span><br/>
      <span class="sdescdet">VEX timer value</span><br/>
      <span class="ldescdet"> This timer is used in the B2H state machine in states where it is waiting for an event to happen. If the event never happens and this value counts down to zero, the state machine returns to the RESET STATE after asserting an interrupt. VEX should not write to this register. This register should only be setup by the RCS through the Orion.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x045016b0</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000ffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">TIMEOUT_VAL</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TIMEOUT_VAL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> Timeout value for the B2H state machine to exit a particular state when an expected event does not occur.</span></p>
          <p><b>Reset: </b>hex:0x0000ffff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_31B1EFB08844B643" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006b4</span> Register(32 bit) VEX_DEBUG</span><br/>
      <span class="sdescdet">VEX debug</span><br/>
      <span class="ldescdet"> This register enables debug of errored responses associated with writes from the VEX cores. VEX should not write to this register. This register should only be setup by the RCS through the Orion.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x045016b4</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">DEBUG_EN</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> When set, this bit helps debug of errors associated with writes from the VEX.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F77B3D9DA4D3841E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006c0</span> Register(32 bit) VEX_DMA0_CH0_LLP</span><br/>
      <span class="sdescdet">VEX DMA0_CH0 LLP address</span><br/>
      <span class="ldescdet">When any VEX core needs to initiate a DMA operation for either of the channels in either of the DMAs, it should target a write to this register. This register will not be written but it will trigger a DMA operation. The mem_fb hardware will automatically figure out the DMA and the channel number based on the write value to this register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x045016c0</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00102128</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">LLP_ADDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LLP_ADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">  The VEX cores need to use this address when they need to request a DMA operation from mem_fb.</span></p>
          <p><b>Reset: </b>hex:0x00102128;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_55D22A3DA00774FC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006c4</span> Register(32 bit) VEX_DMA0_CH1_LLP</span><br/>
      <span class="sdescdet">VEX DMA0_CH1 LLP address</span><br/>
      <span class="ldescdet"> VEX should not write to this register. This register should only be setup by the RCS through the Orion.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x045016c4</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00102228</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">LLP_ADDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LLP_ADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">  The VEX cores need to use this address when they need to request a DMA operation from mem_fb.</span></p>
          <p><b>Reset: </b>hex:0x00102228;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_80E4D24D79EB7308" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006c8</span> Register(32 bit) VEX_DMA1_CH0_LLP</span><br/>
      <span class="sdescdet">VEX DMA1_CH0 LLP address</span><br/>
      <span class="ldescdet"> VEX should not write to this register. This register should only be setup by the RCS through the Orion.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x045016c8</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00103128</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">LLP_ADDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LLP_ADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">  The VEX cores need to use this address when they need to request a DMA operation from mem_fb.</span></p>
          <p><b>Reset: </b>hex:0x00103128;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EABC8E93A059F424" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006cc</span> Register(32 bit) VEX_DMA1_CH1_LLP</span><br/>
      <span class="sdescdet">VEX DMA1_CH1 LLP address</span><br/>
      <span class="ldescdet"> VEX should not write to this register. This register should only be setup by the RCS through the Orion..
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x045016cc</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00103228</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">LLP_ADDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LLP_ADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">  The VEX cores need to use this address when they need to request a DMA operation from mem_fb.</span></p>
          <p><b>Reset: </b>hex:0x00103228;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AAAC383B713888BF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006d0</span> Register(32 bit) VEX_DMA0_CH01_EN</span><br/>
      <span class="sdescdet">VEX DMA0 CH01 enable</span><br/>
      <span class="ldescdet"> The value in this register is used by the mem_fb block to enable/disable channels in DMA0. VEX should not write to this register. This register should only be setup by the RCS through the Orion.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x045016d0</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00102018</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">CH01_ADDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CH01_ADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">  mem_fb block uses the value in the field to enable/disable channels in DMA0 before writing the CHx_LLP register.</span></p>
          <p><b>Reset: </b>hex:0x00102018;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4CCC2FF99932D39C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006d4</span> Register(32 bit) VEX_DMA1_CH01_EN</span><br/>
      <span class="sdescdet">VEX DMA1 CH01 enable</span><br/>
      <span class="ldescdet"> The value in this register is used by the mem_fb block to enable/disable channels in DMA1. VEX should not write to this register. This register should only be setup by the RCS through the Orion.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x045016d4</span> at NOC.mem_fb__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00103018</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">CH01_ADDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CH01_ADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">  mem_fb block uses the value in the field to enable/disable channels in DMA1 before writing the CHx_LLP register.</span></p>
          <p><b>Reset: </b>hex:0x00103018;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_fb0_config_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
