// Seed: 2537049875
module module_0;
  module_2 modCall_1 ();
  logic [7:0] id_1;
  assign id_1 = id_1;
  assign id_1 = id_1[1'd0];
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    input wire id_3
    , id_6#(
        .id_7(1),
        .id_8(id_2 + id_1 - 1)
    ),
    output tri0 id_4
);
  wire id_9;
  wire id_10, id_11, id_12, id_13;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2;
  wor  id_1;
  wire id_2;
  assign id_1 = 1'b0;
  wire id_4;
  wire id_5;
endmodule
