0.6
2019.1
May 24 2019
14:51:52
/home/it/Desktop/FPGA/LabsFPGA/task21/task21.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Desktop/FPGA/LabsFPGA/task21/task21.srcs/sim_1/new/tb_shift_register.sv,1732020449,systemVerilog,,,,tb_shift_register,,,,,,,,
/home/it/Desktop/FPGA/LabsFPGA/task21/task21.srcs/sources_1/new/shift_reg.sv,1732018849,systemVerilog,,/home/it/Desktop/FPGA/LabsFPGA/task21/task21.srcs/sim_1/new/tb_shift_register.sv,,shift_register,,,,,,,,
