{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442274455807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442274455807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 19:47:35 2015 " "Processing started: Mon Sep 14 19:47:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442274455807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442274455807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442274455807 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442274456307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2problem2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2problem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Problem2 " "Found entity 1: Lab2Problem2" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442274456425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442274456425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442274456430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442274456430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder3bits " "Found entity 1: fulladder3bits" {  } { { "fulladder3bits.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder3bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442274456434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442274456434 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fulladderTestBench.v(23) " "Verilog HDL information at fulladderTestBench.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "fulladderTestBench.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladderTestBench.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1442274456439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladdertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladdertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladderTestBench " "Found entity 1: fulladderTestBench" {  } { { "fulladderTestBench.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladderTestBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442274456440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442274456440 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2Problem2 " "Elaborating entity \"Lab2Problem2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442274456483 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(134) " "Verilog HDL warning at Lab2Problem2.v(134): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 134 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442274456484 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(135) " "Verilog HDL warning at Lab2Problem2.v(135): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 135 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442274456484 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(136) " "Verilog HDL warning at Lab2Problem2.v(136): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 136 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442274456484 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(137) " "Verilog HDL warning at Lab2Problem2.v(137): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 137 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442274456484 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(141) " "Verilog HDL warning at Lab2Problem2.v(141): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 141 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442274456484 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(142) " "Verilog HDL warning at Lab2Problem2.v(142): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 142 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442274456484 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(143) " "Verilog HDL warning at Lab2Problem2.v(143): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 143 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442274456485 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(144) " "Verilog HDL warning at Lab2Problem2.v(144): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 144 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442274456485 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sumABC 0 Lab2Problem2.v(64) " "Net \"sumABC\" at Lab2Problem2.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442274456485 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "carryABC 0 Lab2Problem2.v(65) " "Net \"carryABC\" at Lab2Problem2.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442274456485 "|Lab2Problem2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1442274457223 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CODE/Embedded Systems/Lab2Problem2/output_files/Lab2Problem2.map.smsg " "Generated suppressed messages file C:/CODE/Embedded Systems/Lab2Problem2/output_files/Lab2Problem2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1442274457459 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1442274457585 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442274457585 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[1\] " "No output dependent on input pin \"C\[1\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442274457633 "|Lab2Problem2|C[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[2\] " "No output dependent on input pin \"C\[2\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442274457633 "|Lab2Problem2|C[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[3\] " "No output dependent on input pin \"C\[3\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442274457633 "|Lab2Problem2|C[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442274457633 "|Lab2Problem2|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442274457633 "|Lab2Problem2|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1442274457633 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1442274457634 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1442274457634 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1442274457634 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1442274457634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442274457668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 19:47:37 2015 " "Processing ended: Mon Sep 14 19:47:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442274457668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442274457668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442274457668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442274457668 ""}
