// Seed: 935324276
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    input  wor   id_4,
    output tri   id_5
);
  logic id_7;
  tri1  id_8 = -1;
  logic id_9, id_10;
  wire id_11;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    input wire id_2,
    output uwire id_3,
    input supply1 id_4
);
  parameter id_6 = 1'b0;
  nor primCall (id_3, id_2, id_6, id_7, id_4);
  logic id_7;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_2,
      id_2,
      id_3
  );
  uwire id_8 = 1;
  assign id_7 = -1;
endmodule
