{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587577000218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587577000223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 13:36:40 2020 " "Processing started: Wed Apr 22 13:36:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587577000223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577000223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parity_bit_calc_sm -c parity_bit_calc_sm " "Command: quartus_map --read_settings_files=on --write_settings_files=off parity_bit_calc_sm -c parity_bit_calc_sm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577000223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587577000863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587577000863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_bit_calc_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_bit_calc_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parity_bit_calc_sm-rtl " "Found design unit 1: parity_bit_calc_sm-rtl" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587577011563 ""} { "Info" "ISGN_ENTITY_NAME" "1 parity_bit_calc_sm " "Found entity 1: parity_bit_calc_sm" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587577011563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parity_bit_calc_sm " "Elaborating entity \"parity_bit_calc_sm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "check_p_out parity_bit_calc_sm.vhd(27) " "VHDL Signal Declaration warning at parity_bit_calc_sm.vhd(27): used implicit default value for signal \"check_p_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "word_in parity_bit_calc_sm.vhd(131) " "VHDL Process Statement warning at parity_bit_calc_sm.vhd(131): signal \"word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "word_in_reg parity_bit_calc_sm.vhd(136) " "VHDL Process Statement warning at parity_bit_calc_sm.vhd(136): signal \"word_in_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index parity_bit_calc_sm.vhd(136) " "VHDL Process Statement warning at parity_bit_calc_sm.vhd(136): signal \"index\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "target_bit parity_bit_calc_sm.vhd(137) " "VHDL Process Statement warning at parity_bit_calc_sm.vhd(137): signal \"target_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_of_ones parity_bit_calc_sm.vhd(140) " "VHDL Process Statement warning at parity_bit_calc_sm.vhd(140): signal \"num_of_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index parity_bit_calc_sm.vhd(143) " "VHDL Process Statement warning at parity_bit_calc_sm.vhd(143): signal \"index\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p_bit parity_bit_calc_sm.vhd(118) " "VHDL Process Statement warning at parity_bit_calc_sm.vhd(118): inferring latch(es) for signal or variable \"p_bit\", which holds its previous value in one or more paths through the process" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p_valid parity_bit_calc_sm.vhd(118) " "VHDL Process Statement warning at parity_bit_calc_sm.vhd(118): inferring latch(es) for signal or variable \"p_valid\", which holds its previous value in one or more paths through the process" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "busy parity_bit_calc_sm.vhd(118) " "VHDL Process Statement warning at parity_bit_calc_sm.vhd(118): inferring latch(es) for signal or variable \"busy\", which holds its previous value in one or more paths through the process" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num_of_ones parity_bit_calc_sm.vhd(118) " "VHDL Process Statement warning at parity_bit_calc_sm.vhd(118): inferring latch(es) for signal or variable \"num_of_ones\", which holds its previous value in one or more paths through the process" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "index parity_bit_calc_sm.vhd(118) " "VHDL Process Statement warning at parity_bit_calc_sm.vhd(118): inferring latch(es) for signal or variable \"index\", which holds its previous value in one or more paths through the process" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "word_in_reg parity_bit_calc_sm.vhd(118) " "VHDL Process Statement warning at parity_bit_calc_sm.vhd(118): inferring latch(es) for signal or variable \"word_in_reg\", which holds its previous value in one or more paths through the process" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "target_bit_reg parity_bit_calc_sm.vhd(118) " "VHDL Process Statement warning at parity_bit_calc_sm.vhd(118): inferring latch(es) for signal or variable \"target_bit_reg\", which holds its previous value in one or more paths through the process" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "target_bit parity_bit_calc_sm.vhd(118) " "VHDL Process Statement warning at parity_bit_calc_sm.vhd(118): inferring latch(es) for signal or variable \"target_bit\", which holds its previous value in one or more paths through the process" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "target_bit parity_bit_calc_sm.vhd(118) " "Inferred latch for \"target_bit\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "target_bit_reg parity_bit_calc_sm.vhd(118) " "Inferred latch for \"target_bit_reg\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_in_reg\[0\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"word_in_reg\[0\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_in_reg\[1\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"word_in_reg\[1\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_in_reg\[2\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"word_in_reg\[2\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_in_reg\[3\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"word_in_reg\[3\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_in_reg\[4\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"word_in_reg\[4\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011603 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_in_reg\[5\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"word_in_reg\[5\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_in_reg\[6\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"word_in_reg\[6\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_in_reg\[7\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"word_in_reg\[7\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[0\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"index\[0\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[1\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"index\[1\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[2\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"index\[2\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[3\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"index\[3\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[4\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"index\[4\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[5\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"index\[5\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[6\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"index\[6\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[7\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"index\[7\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_ones\[0\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"num_of_ones\[0\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_ones\[1\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"num_of_ones\[1\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_ones\[2\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"num_of_ones\[2\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_ones\[3\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"num_of_ones\[3\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_ones\[4\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"num_of_ones\[4\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_ones\[5\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"num_of_ones\[5\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_ones\[6\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"num_of_ones\[6\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_ones\[7\] parity_bit_calc_sm.vhd(118) " "Inferred latch for \"num_of_ones\[7\]\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy parity_bit_calc_sm.vhd(118) " "Inferred latch for \"busy\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p_valid parity_bit_calc_sm.vhd(118) " "Inferred latch for \"p_valid\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p_bit parity_bit_calc_sm.vhd(118) " "Inferred latch for \"p_bit\" at parity_bit_calc_sm.vhd(118)" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577011610 "|parity_bit_calc_sm"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "p_valid\$latch p_bit\$latch " "Duplicate LATCH primitive \"p_valid\$latch\" merged with LATCH primitive \"p_bit\$latch\"" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587577012093 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1587577012093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p_bit\$latch " "Latch p_bit\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s4 " "Ports D and ENA on the latch are fed by the same signal state.s4" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587577012093 ""}  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587577012093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num_of_ones\[0\] " "Latch num_of_ones\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s2 " "Ports D and ENA on the latch are fed by the same signal state.s2" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587577012093 ""}  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587577012093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num_of_ones\[1\] " "Latch num_of_ones\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s2 " "Ports D and ENA on the latch are fed by the same signal state.s2" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587577012093 ""}  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587577012093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num_of_ones\[2\] " "Latch num_of_ones\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s2 " "Ports D and ENA on the latch are fed by the same signal state.s2" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587577012093 ""}  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587577012093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num_of_ones\[3\] " "Latch num_of_ones\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s2 " "Ports D and ENA on the latch are fed by the same signal state.s2" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587577012093 ""}  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587577012093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num_of_ones\[4\] " "Latch num_of_ones\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s2 " "Ports D and ENA on the latch are fed by the same signal state.s2" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587577012093 ""}  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587577012093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num_of_ones\[5\] " "Latch num_of_ones\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s2 " "Ports D and ENA on the latch are fed by the same signal state.s2" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587577012093 ""}  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587577012093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num_of_ones\[6\] " "Latch num_of_ones\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s2 " "Ports D and ENA on the latch are fed by the same signal state.s2" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587577012093 ""}  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587577012093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num_of_ones\[7\] " "Latch num_of_ones\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s2 " "Ports D and ENA on the latch are fed by the same signal state.s2" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587577012093 ""}  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587577012093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index\[0\] " "Latch index\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587577012093 ""}  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587577012093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index\[1\] " "Latch index\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587577012093 ""}  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587577012093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index\[2\] " "Latch index\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587577012093 ""}  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587577012093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index\[3\] " "Latch index\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587577012093 ""}  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587577012093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index\[4\] " "Latch index\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587577012093 ""}  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587577012093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index\[5\] " "Latch index\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587577012093 ""}  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587577012093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index\[6\] " "Latch index\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587577012093 ""}  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587577012093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index\[7\] " "Latch index\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587577012093 ""}  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587577012093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "busy " "Latch busy has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s5 " "Ports D and ENA on the latch are fed by the same signal state.s5" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587577012093 ""}  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587577012093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "target_bit_reg " "Latch target_bit_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s1 " "Ports D and ENA on the latch are fed by the same signal state.s1" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587577012093 ""}  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587577012093 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "check_p_out GND " "Pin \"check_p_out\" is stuck at GND" {  } { { "parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587577012103 "|parity_bit_calc_sm|check_p_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1587577012103 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587577012179 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587577012483 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587577012483 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587577012553 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587577012553 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587577012553 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587577012553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587577012593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 13:36:52 2020 " "Processing ended: Wed Apr 22 13:36:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587577012593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587577012593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587577012593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587577012593 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587577027714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587577027723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 13:37:07 2020 " "Processing started: Wed Apr 22 13:37:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587577027723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1587577027723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp parity_bit_calc_sm -c parity_bit_calc_sm --netlist_type=sgate " "Command: quartus_npp parity_bit_calc_sm -c parity_bit_calc_sm --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1587577027723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1587577027923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587577027943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 13:37:07 2020 " "Processing ended: Wed Apr 22 13:37:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587577027943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587577027943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587577027943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1587577027943 ""}
