<?xml version="1.0" encoding="UTF-8"?>
<package kind='package' name='ti.catalog.arm.cortexa8' nodoc='0' root='../../../../' summary='Package+of+devices+for+the+Cortex+A8+family+of+Arm+processors'>
    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Erequires%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2Fpackage.html%22+title%3D%22xdc.platform%22%3Exdc.platform%3C%2Fa%3E%3B'/>
    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Erequires%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2Fpackage.html%22+title%3D%22ti.catalog.peripherals.hdvicp2%22%3Eti.catalog.peripherals.hdvicp2%3C%2Fa%3E%3B'/>
    <line blank='1' always='0'/>
    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eti.catalog.arm.cortexa8%3C%2Fspan%3E%3C%2Fgo%3E+%5B1%2C+0%2C+0%5D+%7B'/>
    <line tab='0' content='%7D'/>
    <unit name='IAM335X' kind='interface' nodoc='0' metaonly='1' summary='An+interface+implemented+by+all+TI8168+devices' inherits='ti.catalog.ICpuDataSheet'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Einterface%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EIAM335X%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3EICpuDataSheet%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Einterface%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EIAM335X%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <docSect name='details'>
            <docPara content='This+interface+is+defined+to+factor+common+data+about+all+TI8168+type+devices%0A++into+a+single+place%3B+they+all+have+the+same+internal+memory.'/>
        </docSect>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+IAM335X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.IAM335X.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.IAM335X.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.IAM335X.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.IAM335X.hdvicp0' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp1' altext='ti.catalog.arm.cortexa8.IAM335X.hdvicp1' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp1%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp2' altext='ti.catalog.arm.cortexa8.IAM335X.hdvicp2' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp2%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.IAM335X.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.IAM335X.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM_LO%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522Secure%2BSRAM%2Blocked%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM_LO%2522%252C'/>
                <line tab='4' content='base%253A%2B0x402F0000%252C'/>
                <line tab='4' content='len%253A%2B0x00000400%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM_HI%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522Secure%2BSRAM%2Bopen%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM_HI%2522%252C'/>
                <line tab='4' content='base%253A%2B0x402F0400%252C'/>
                <line tab='4' content='len%253A%2B0x0000FC00%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='name%253A%2B%2522OCMC_SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40300000%252C'/>
                <line tab='4' content='len%253A%2B0x00010000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.IAM335X.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.IAM335X.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.IAM335X.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCore%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.IAM335X.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core.Revision%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCoreRevision%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.IAM335X.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23data.Word.Size%22+title%3D%22xdc.platform.ICpuDataSheet.dataWordSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.IAM335X.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='hdvicp0' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.IAM335X.hdvicp0' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary=''>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='hdvicp1' anchor='hdvicp1' altext='ti.catalog.arm.cortexa8.IAM335X.hdvicp1' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary=''>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp1%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='hdvicp2' anchor='hdvicp2' altext='ti.catalog.arm.cortexa8.IAM335X.hdvicp2' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary=''>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp2%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.IAM335X.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%23isa%22+title%3D%22ti.catalog.ICpuDataSheet.isa%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.IAM335X.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM_LO%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522Secure%2BSRAM%2Blocked%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM_LO%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x00000400%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM_HI%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522Secure%2BSRAM%2Bopen%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM_HI%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0400%252C'/>
                    <line tab='3' content='len%253A%2B0x0000FC00%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.IAM335X.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Data.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minDataUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.IAM335X.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Prog.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minProgUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.IAM335X.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.IAM335X.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.IAM335X.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22IAM335X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22IAM335X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22IAM335X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='IOMAP3xxx' kind='interface' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.ICpuDataSheet'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Einterface%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EIOMAP3xxx%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3EICpuDataSheet%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Einterface%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EIOMAP3xxx%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+IOMAP3xxx.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40200000%252C'/>
                <line tab='4' content='len%253A%2B0x00010000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCore%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core.Revision%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCoreRevision%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23data.Word.Size%22+title%3D%22xdc.platform.ICpuDataSheet.dataWordSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%23isa%22+title%3D%22ti.catalog.ICpuDataSheet.isa%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Data.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minDataUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Prog.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minProgUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22IOMAP3xxx.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22IOMAP3xxx.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22IOMAP3xxx.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='ITI811X' kind='interface' nodoc='0' metaonly='1' summary='An+interface+implemented+by+all+TI811X+devices' inherits='ti.catalog.ICpuDataSheet'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Einterface%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EITI811X%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3EICpuDataSheet%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Einterface%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EITI811X%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <docSect name='details'>
            <docPara content='This+interface+is+defined+to+factor+common+data+about+all+TI811X+type%0A++devices+into+a+single+place%3B+they+all+have+the+same+internal+memory.'/>
        </docSect>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+ITI811X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.ITI811X.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.ITI811X.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.ITI811X.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.ITI811X.hdvicp0' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.ITI811X.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.ITI811X.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x402F0000%252C'/>
                <line tab='4' content='len%253A%2B0x10000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='name%253A%2B%2522OCMC%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40300000%252C'/>
                <line tab='4' content='len%253A%2B0x20000'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI811X.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI811X.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.ITI811X.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCore%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.ITI811X.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core.Revision%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCoreRevision%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.ITI811X.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23data.Word.Size%22+title%3D%22xdc.platform.ICpuDataSheet.dataWordSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.ITI811X.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='hdvicp0' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.ITI811X.hdvicp0' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary=''>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.ITI811X.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%23isa%22+title%3D%22ti.catalog.ICpuDataSheet.isa%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.ITI811X.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x10000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x20000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI811X.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Data.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minDataUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI811X.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Prog.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minProgUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.ITI811X.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.ITI811X.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.ITI811X.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22ITI811X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22ITI811X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22ITI811X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='ITI813X' kind='interface' nodoc='0' metaonly='1' summary='An+interface+implemented+by+all+TI813X+devices' inherits='ti.catalog.ICpuDataSheet'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Einterface%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EITI813X%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3EICpuDataSheet%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Einterface%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EITI813X%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <docSect name='details'>
            <docPara content='This+interface+is+defined+to+factor+common+data+about+all+TI813X+type%0A++devices+into+a+single+place%3B+they+all+have+the+same+internal+memory.'/>
        </docSect>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+ITI813X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.ITI813X.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.ITI813X.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.ITI813X.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.ITI813X.hdvicp0' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.ITI813X.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.ITI813X.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x402F0000%252C'/>
                <line tab='4' content='len%253A%2B0x10000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='name%253A%2B%2522OCMC%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40300000%252C'/>
                <line tab='4' content='len%253A%2B0x20000'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI813X.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI813X.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.ITI813X.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCore%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.ITI813X.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core.Revision%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCoreRevision%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.ITI813X.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23data.Word.Size%22+title%3D%22xdc.platform.ICpuDataSheet.dataWordSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.ITI813X.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='hdvicp0' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.ITI813X.hdvicp0' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary=''>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.ITI813X.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%23isa%22+title%3D%22ti.catalog.ICpuDataSheet.isa%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.ITI813X.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x10000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x20000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI813X.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Data.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minDataUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI813X.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Prog.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minProgUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.ITI813X.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.ITI813X.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.ITI813X.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22ITI813X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22ITI813X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22ITI813X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='ITI8148' kind='interface' nodoc='0' metaonly='1' summary='An+interface+implemented+by+all+TI8148+devices' inherits='ti.catalog.ICpuDataSheet'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Einterface%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EITI8148%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3EICpuDataSheet%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Einterface%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EITI8148%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <docSect name='details'>
            <docPara content='This+interface+is+defined+to+factor+common+data+about+all+TI8148+type+devices%0A++into+a+single+place%3B+they+all+have+the+same+internal+memory.'/>
        </docSect>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+ITI8148.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.ITI8148.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.ITI8148.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.ITI8148.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.ITI8148.hdvicp0' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.ITI8148.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.ITI8148.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x402F0000%252C'/>
                <line tab='4' content='len%253A%2B0x10000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='name%253A%2B%2522OCMC%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40300000%252C'/>
                <line tab='4' content='len%253A%2B0x20000'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI8148.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI8148.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.ITI8148.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCore%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.ITI8148.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core.Revision%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCoreRevision%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.ITI8148.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23data.Word.Size%22+title%3D%22xdc.platform.ICpuDataSheet.dataWordSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.ITI8148.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='hdvicp0' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.ITI8148.hdvicp0' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary=''>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.ITI8148.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%23isa%22+title%3D%22ti.catalog.ICpuDataSheet.isa%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.ITI8148.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x10000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x20000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI8148.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Data.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minDataUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI8148.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Prog.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minProgUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.ITI8148.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.ITI8148.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.ITI8148.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22ITI8148.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22ITI8148.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22ITI8148.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='ITI8168' kind='interface' nodoc='0' metaonly='1' summary='An+interface+implemented+by+all+TI8168+devices' inherits='ti.catalog.ICpuDataSheet'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Einterface%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EITI8168%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3EICpuDataSheet%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Einterface%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EITI8168%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <docSect name='details'>
            <docPara content='This+interface+is+defined+to+factor+common+data+about+all+TI8168+type+devices%0A++into+a+single+place%3B+they+all+have+the+same+internal+memory.'/>
        </docSect>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+ITI8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.ITI8168.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.ITI8168.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.ITI8168.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.ITI8168.hdvicp0' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp1' altext='ti.catalog.arm.cortexa8.ITI8168.hdvicp1' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp1%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp2' altext='ti.catalog.arm.cortexa8.ITI8168.hdvicp2' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp2%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.ITI8168.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.ITI8168.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x402F0000%252C'/>
                <line tab='4' content='len%253A%2B0x10000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC_0%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='name%253A%2B%2522OCMC_0%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40300000%252C'/>
                <line tab='4' content='len%253A%2B0x40000'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC_1%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='name%253A%2B%2522OCMC_1%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40400000%252C'/>
                <line tab='4' content='len%253A%2B0x40000'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI8168.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI8168.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.ITI8168.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCore%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.ITI8168.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core.Revision%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCoreRevision%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.ITI8168.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23data.Word.Size%22+title%3D%22xdc.platform.ICpuDataSheet.dataWordSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.ITI8168.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='hdvicp0' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.ITI8168.hdvicp0' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary=''>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='hdvicp1' anchor='hdvicp1' altext='ti.catalog.arm.cortexa8.ITI8168.hdvicp1' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary=''>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp1%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='hdvicp2' anchor='hdvicp2' altext='ti.catalog.arm.cortexa8.ITI8168.hdvicp2' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary=''>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp2%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.ITI8168.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%23isa%22+title%3D%22ti.catalog.ICpuDataSheet.isa%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.ITI8168.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x10000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC_0%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_0%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x40000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC_1%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_1%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40400000%252C'/>
                    <line tab='3' content='len%253A%2B0x40000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI8168.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Data.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minDataUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI8168.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Prog.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minProgUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.ITI8168.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.ITI8168.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.ITI8168.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22ITI8168.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22ITI8168.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22ITI8168.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='AM3358' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.IAM335X'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EAM3358%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X%22%3EIAM335X%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EAM3358%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X%22%3Eti.catalog.arm.cortexa8.IAM335X%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+AM3358+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.AM3358%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3358.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.IAM335X.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.IAM335X.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.IAM335X.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.IAM335X.hdvicp0' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp1' altext='ti.catalog.arm.cortexa8.IAM335X.hdvicp1' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp1%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp2' altext='ti.catalog.arm.cortexa8.IAM335X.hdvicp2' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp2%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.IAM335X.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.IAM335X.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM_LO%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522Secure%2BSRAM%2Blocked%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM_LO%2522%252C'/>
                <line tab='4' content='base%253A%2B0x402F0000%252C'/>
                <line tab='4' content='len%253A%2B0x00000400%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM_HI%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522Secure%2BSRAM%2Bopen%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM_HI%2522%252C'/>
                <line tab='4' content='base%253A%2B0x402F0400%252C'/>
                <line tab='4' content='len%253A%2B0x0000FC00%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='name%253A%2B%2522OCMC_SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40300000%252C'/>
                <line tab='4' content='len%253A%2B0x00010000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.IAM335X.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.IAM335X.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.AM3358.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X.cpuCore%22%3EIAM335X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3358.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.AM3358.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X.cpuCoreRevision%22%3EIAM335X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3358.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.AM3358.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X.dataWordSize%22%3EIAM335X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3358.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.AM3358.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3358.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp0' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.AM3358.hdvicp0' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%23hdvicp0%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X.hdvicp0%22%3EIAM335X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3358.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp1' anchor='hdvicp1' altext='ti.catalog.arm.cortexa8.AM3358.hdvicp1' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%23hdvicp1%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X.hdvicp1%22%3EIAM335X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp1%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3358.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp1%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp2' anchor='hdvicp2' altext='ti.catalog.arm.cortexa8.AM3358.hdvicp2' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%23hdvicp2%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X.hdvicp2%22%3EIAM335X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp2%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3358.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp2%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.AM3358.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X.isa%22%3EIAM335X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3358.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.AM3358.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X.memMap%22%3EIAM335X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM_LO%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522Secure%2BSRAM%2Blocked%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM_LO%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x00000400%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM_HI%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522Secure%2BSRAM%2Bopen%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM_HI%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0400%252C'/>
                    <line tab='3' content='len%253A%2B0x0000FC00%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3358.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM_LO%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522Secure%2BSRAM%2Blocked%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM_LO%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x00000400%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM_HI%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522Secure%2BSRAM%2Bopen%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM_HI%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0400%252C'/>
                    <line tab='3' content='len%253A%2B0x0000FC00%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.AM3358.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X.minDataUnitSize%22%3EIAM335X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3358.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.AM3358.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X.minProgUnitSize%22%3EIAM335X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3358.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.AM3358.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3358.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3358.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FAM3358.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.AM3358.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+AM3358.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.AM3358.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.AM3358.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22AM3358.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22AM3358.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22AM3358.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='AM3359' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.IAM335X'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EAM3359%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X%22%3EIAM335X%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EAM3359%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X%22%3Eti.catalog.arm.cortexa8.IAM335X%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+AM3359+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.AM3359%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3359.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.IAM335X.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.IAM335X.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.IAM335X.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.IAM335X.hdvicp0' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp1' altext='ti.catalog.arm.cortexa8.IAM335X.hdvicp1' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp1%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp2' altext='ti.catalog.arm.cortexa8.IAM335X.hdvicp2' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp2%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.IAM335X.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.IAM335X.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM_LO%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522Secure%2BSRAM%2Blocked%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM_LO%2522%252C'/>
                <line tab='4' content='base%253A%2B0x402F0000%252C'/>
                <line tab='4' content='len%253A%2B0x00000400%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM_HI%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522Secure%2BSRAM%2Bopen%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM_HI%2522%252C'/>
                <line tab='4' content='base%253A%2B0x402F0400%252C'/>
                <line tab='4' content='len%253A%2B0x0000FC00%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='name%253A%2B%2522OCMC_SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40300000%252C'/>
                <line tab='4' content='len%253A%2B0x00010000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.IAM335X.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.IAM335X.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.AM3359.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X.cpuCore%22%3EIAM335X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3359.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.AM3359.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X.cpuCoreRevision%22%3EIAM335X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3359.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.AM3359.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X.dataWordSize%22%3EIAM335X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3359.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.AM3359.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3359.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp0' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.AM3359.hdvicp0' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%23hdvicp0%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X.hdvicp0%22%3EIAM335X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3359.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp1' anchor='hdvicp1' altext='ti.catalog.arm.cortexa8.AM3359.hdvicp1' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%23hdvicp1%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X.hdvicp1%22%3EIAM335X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp1%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3359.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp1%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp2' anchor='hdvicp2' altext='ti.catalog.arm.cortexa8.AM3359.hdvicp2' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%23hdvicp2%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X.hdvicp2%22%3EIAM335X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp2%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3359.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp2%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.AM3359.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X.isa%22%3EIAM335X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3359.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.AM3359.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X.memMap%22%3EIAM335X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM_LO%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522Secure%2BSRAM%2Blocked%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM_LO%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x00000400%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM_HI%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522Secure%2BSRAM%2Bopen%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM_HI%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0400%252C'/>
                    <line tab='3' content='len%253A%2B0x0000FC00%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3359.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM_LO%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522Secure%2BSRAM%2Blocked%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM_LO%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x00000400%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM_HI%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522Secure%2BSRAM%2Bopen%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM_HI%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0400%252C'/>
                    <line tab='3' content='len%253A%2B0x0000FC00%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.AM3359.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X.minDataUnitSize%22%3EIAM335X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3359.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.AM3359.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIAM335X.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IAM335X.minProgUnitSize%22%3EIAM335X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3359.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.AM3359.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3359.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3359.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FAM3359.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.AM3359.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+AM3359.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.AM3359.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.AM3359.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22AM3359.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22AM3359.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22AM3359.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='AM3505' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.IOMAP3xxx'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EAM3505%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3EIOMAP3xxx%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EAM3505%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3Eti.catalog.arm.cortexa8.IOMAP3xxx%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+AM3505+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.AM3505%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40200000%252C'/>
                <line tab='4' content='len%253A%2B0x00010000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.AM3505.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.AM3505.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.AM3505.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.AM3505.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.AM3505.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.isa%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.AM3505.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.memMap%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.AM3505.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.AM3505.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.AM3505.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3505.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FAM3505.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.AM3505.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+AM3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.AM3505.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.AM3505.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22AM3505.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22AM3505.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22AM3505.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='AM3517' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.IOMAP3xxx'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EAM3517%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3EIOMAP3xxx%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EAM3517%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3Eti.catalog.arm.cortexa8.IOMAP3xxx%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+AM3517+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.AM3517%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40200000%252C'/>
                <line tab='4' content='len%253A%2B0x00010000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.AM3517.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.AM3517.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.AM3517.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.AM3517.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.AM3517.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.isa%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.AM3517.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.memMap%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.AM3517.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.AM3517.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.AM3517.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+AM3517.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FAM3517.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.AM3517.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+AM3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.AM3517.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.AM3517.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22AM3517.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22AM3517.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22AM3517.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='DM37XX' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.IOMAP3xxx'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EDM37XX%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3EIOMAP3xxx%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EDM37XX%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3Eti.catalog.arm.cortexa8.IOMAP3xxx%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+DM37XX+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.DM37XX%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DM37XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40200000%252C'/>
                <line tab='4' content='len%253A%2B0x00010000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.DM37XX.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DM37XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.DM37XX.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DM37XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.DM37XX.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DM37XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.DM37XX.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DM37XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.DM37XX.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.isa%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DM37XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.DM37XX.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.memMap%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DM37XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.DM37XX.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DM37XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.DM37XX.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DM37XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.DM37XX.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DM37XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DM37XX.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FDM37XX.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.DM37XX.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+DM37XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.DM37XX.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.DM37XX.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22DM37XX.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22DM37XX.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22DM37XX.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='OMAP3403' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.IOMAP3xxx'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOMAP3403%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3EIOMAP3xxx%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOMAP3403%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3Eti.catalog.arm.cortexa8.IOMAP3xxx%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+OMAP3403+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.OMAP3403%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3403.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40200000%252C'/>
                <line tab='4' content='len%253A%2B0x00010000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.OMAP3403.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3403.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.OMAP3403.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3403.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.OMAP3403.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3403.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.OMAP3403.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3403.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.OMAP3403.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.isa%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3403.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.OMAP3403.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.memMap%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3403.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.OMAP3403.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3403.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.OMAP3403.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3403.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.OMAP3403.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3403.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3403.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FOMAP3403.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.OMAP3403.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+OMAP3403.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.OMAP3403.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.OMAP3403.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3403.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3403.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3403.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='OMAP3405' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.IOMAP3xxx'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOMAP3405%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3EIOMAP3xxx%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOMAP3405%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3Eti.catalog.arm.cortexa8.IOMAP3xxx%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+OMAP3405+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.OMAP3405%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3405.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40200000%252C'/>
                <line tab='4' content='len%253A%2B0x00010000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.OMAP3405.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3405.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.OMAP3405.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3405.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.OMAP3405.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3405.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.OMAP3405.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3405.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.OMAP3405.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.isa%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3405.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.OMAP3405.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.memMap%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3405.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.OMAP3405.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3405.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.OMAP3405.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3405.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.OMAP3405.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3405.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3405.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FOMAP3405.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.OMAP3405.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+OMAP3405.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.OMAP3405.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.OMAP3405.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3405.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3405.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3405.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='OMAP3425' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.IOMAP3xxx'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOMAP3425%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3EIOMAP3xxx%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOMAP3425%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3Eti.catalog.arm.cortexa8.IOMAP3xxx%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+OMAP3425+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.OMAP3425%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3425.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40200000%252C'/>
                <line tab='4' content='len%253A%2B0x00010000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.OMAP3425.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3425.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.OMAP3425.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3425.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.OMAP3425.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3425.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.OMAP3425.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3425.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.OMAP3425.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.isa%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3425.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.OMAP3425.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.memMap%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3425.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.OMAP3425.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3425.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.OMAP3425.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3425.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.OMAP3425.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3425.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3425.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FOMAP3425.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.OMAP3425.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+OMAP3425.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.OMAP3425.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.OMAP3425.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3425.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3425.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3425.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='OMAP3503' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.IOMAP3xxx'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOMAP3503%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3EIOMAP3xxx%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOMAP3503%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3Eti.catalog.arm.cortexa8.IOMAP3xxx%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+OMAP3503+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.OMAP3503%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3503.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40200000%252C'/>
                <line tab='4' content='len%253A%2B0x00010000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.OMAP3503.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3503.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.OMAP3503.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3503.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.OMAP3503.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3503.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.OMAP3503.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3503.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.OMAP3503.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.isa%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3503.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.OMAP3503.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.memMap%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3503.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.OMAP3503.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3503.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.OMAP3503.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3503.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.OMAP3503.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3503.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3503.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FOMAP3503.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.OMAP3503.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+OMAP3503.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.OMAP3503.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.OMAP3503.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3503.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3503.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3503.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='OMAP3505' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.IOMAP3xxx'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOMAP3505%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3EIOMAP3xxx%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOMAP3505%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3Eti.catalog.arm.cortexa8.IOMAP3xxx%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+OMAP3505+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.OMAP3505%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40200000%252C'/>
                <line tab='4' content='len%253A%2B0x00010000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.OMAP3505.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.OMAP3505.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.OMAP3505.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.OMAP3505.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.OMAP3505.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.isa%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.OMAP3505.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.memMap%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.OMAP3505.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.OMAP3505.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.OMAP3505.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3505.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FOMAP3505.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.OMAP3505.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+OMAP3505.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.OMAP3505.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.OMAP3505.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3505.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3505.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3505.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='OMAP3515' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.IOMAP3xxx'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOMAP3515%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3EIOMAP3xxx%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOMAP3515%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3Eti.catalog.arm.cortexa8.IOMAP3xxx%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+OMAP3515+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.OMAP3515%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3515.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40200000%252C'/>
                <line tab='4' content='len%253A%2B0x00010000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.OMAP3515.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3515.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.OMAP3515.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3515.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.OMAP3515.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3515.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.OMAP3515.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3515.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.OMAP3515.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.isa%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3515.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.OMAP3515.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.memMap%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3515.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.OMAP3515.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3515.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.OMAP3515.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3515.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.OMAP3515.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3515.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3515.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FOMAP3515.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.OMAP3515.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+OMAP3515.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.OMAP3515.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.OMAP3515.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3515.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3515.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3515.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='OMAP3517' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.IOMAP3xxx'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOMAP3517%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3EIOMAP3xxx%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOMAP3517%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3Eti.catalog.arm.cortexa8.IOMAP3xxx%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+OMAP3517+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.OMAP3517%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40200000%252C'/>
                <line tab='4' content='len%253A%2B0x00010000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.OMAP3517.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.OMAP3517.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.OMAP3517.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.OMAP3517.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.OMAP3517.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.isa%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.OMAP3517.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.memMap%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.OMAP3517.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.OMAP3517.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.OMAP3517.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3517.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FOMAP3517.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.OMAP3517.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+OMAP3517.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.OMAP3517.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.OMAP3517.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3517.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3517.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3517.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='OMAP3525' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.IOMAP3xxx'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOMAP3525%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3EIOMAP3xxx%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOMAP3525%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3Eti.catalog.arm.cortexa8.IOMAP3xxx%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+OMAP3525+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.OMAP3525%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3525.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40200000%252C'/>
                <line tab='4' content='len%253A%2B0x00010000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.OMAP3525.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3525.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.OMAP3525.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3525.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.OMAP3525.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3525.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.OMAP3525.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3525.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.OMAP3525.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.isa%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3525.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.OMAP3525.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.memMap%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3525.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.OMAP3525.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3525.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.OMAP3525.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3525.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.OMAP3525.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3525.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3525.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FOMAP3525.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.OMAP3525.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+OMAP3525.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.OMAP3525.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.OMAP3525.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3525.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3525.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3525.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='OMAP3530' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.IOMAP3xxx'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOMAP3530%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3EIOMAP3xxx%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOMAP3530%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3Eti.catalog.arm.cortexa8.IOMAP3xxx%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+OMAP3530+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.OMAP3530%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3530.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40200000%252C'/>
                <line tab='4' content='len%253A%2B0x00010000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.OMAP3530.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3530.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.OMAP3530.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3530.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.OMAP3530.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3530.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.OMAP3530.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3530.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.OMAP3530.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.isa%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3530.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.OMAP3530.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.memMap%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3530.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.OMAP3530.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3530.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.OMAP3530.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3530.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.OMAP3530.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3530.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP3530.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FOMAP3530.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.OMAP3530.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+OMAP3530.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.OMAP3530.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.OMAP3530.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3530.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3530.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP3530.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='TMS320C3430' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.IOMAP3xxx'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETMS320C3430%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3EIOMAP3xxx%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETMS320C3430%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx%22%3Eti.catalog.arm.cortexa8.IOMAP3xxx%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+TMS320C3430+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.TMS320C3430%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C3430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40200000%252C'/>
                <line tab='4' content='len%253A%2B0x00010000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.TMS320C3430.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCore%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C3430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.TMS320C3430.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.cpuCoreRevision%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C3430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.TMS320C3430.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.dataWordSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C3430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.TMS320C3430.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C3430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.TMS320C3430.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.isa%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C3430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.TMS320C3430.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.memMap%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C3430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40200000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.TMS320C3430.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minDataUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C3430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.TMS320C3430.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FIOMAP3xxx.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.IOMAP3xxx.minProgUnitSize%22%3EIOMAP3xxx%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C3430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.TMS320C3430.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C3430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C3430.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FTMS320C3430.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.TMS320C3430.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+TMS320C3430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.TMS320C3430.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.TMS320C3430.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320C3430.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320C3430.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320C3430.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='TMS320C6A8149' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.ITI8148'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETMS320C6A8149%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148%22%3EITI8148%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETMS320C6A8149%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148%22%3Eti.catalog.arm.cortexa8.ITI8148%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+TMS320C6A8149+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.TMS320C6A8149%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8149.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.ITI8148.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.ITI8148.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.ITI8148.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.ITI8148.hdvicp0' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.ITI8148.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.ITI8148.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x402F0000%252C'/>
                <line tab='4' content='len%253A%2B0x10000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='name%253A%2B%2522OCMC%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40300000%252C'/>
                <line tab='4' content='len%253A%2B0x20000'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI8148.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI8148.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.TMS320C6A8149.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.cpuCore%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8149.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.TMS320C6A8149.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.cpuCoreRevision%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8149.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.TMS320C6A8149.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.dataWordSize%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8149.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.TMS320C6A8149.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8149.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp0' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.TMS320C6A8149.hdvicp0' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23hdvicp0%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.hdvicp0%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8149.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.TMS320C6A8149.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.isa%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8149.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.TMS320C6A8149.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.memMap%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x10000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x20000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8149.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x10000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x20000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.TMS320C6A8149.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.minDataUnitSize%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8149.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.TMS320C6A8149.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.minProgUnitSize%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8149.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.TMS320C6A8149.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8149.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8149.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FTMS320C6A8149.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.TMS320C6A8149.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+TMS320C6A8149.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.TMS320C6A8149.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.TMS320C6A8149.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320C6A8149.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320C6A8149.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320C6A8149.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='TMS320C6A8168' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.ITI8168'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETMS320C6A8168%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168%22%3EITI8168%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETMS320C6A8168%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168%22%3Eti.catalog.arm.cortexa8.ITI8168%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+TMS320C6A8168+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.TMS320C6A8168%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.ITI8168.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.ITI8168.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.ITI8168.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.ITI8168.hdvicp0' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp1' altext='ti.catalog.arm.cortexa8.ITI8168.hdvicp1' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp1%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp2' altext='ti.catalog.arm.cortexa8.ITI8168.hdvicp2' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp2%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.ITI8168.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.ITI8168.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x402F0000%252C'/>
                <line tab='4' content='len%253A%2B0x10000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC_0%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='name%253A%2B%2522OCMC_0%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40300000%252C'/>
                <line tab='4' content='len%253A%2B0x40000'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC_1%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='name%253A%2B%2522OCMC_1%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40400000%252C'/>
                <line tab='4' content='len%253A%2B0x40000'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI8168.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI8168.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.TMS320C6A8168.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.cpuCore%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.TMS320C6A8168.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.cpuCoreRevision%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.TMS320C6A8168.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.dataWordSize%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.TMS320C6A8168.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp0' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.TMS320C6A8168.hdvicp0' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23hdvicp0%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.hdvicp0%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp1' anchor='hdvicp1' altext='ti.catalog.arm.cortexa8.TMS320C6A8168.hdvicp1' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23hdvicp1%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.hdvicp1%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp1%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp1%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp2' anchor='hdvicp2' altext='ti.catalog.arm.cortexa8.TMS320C6A8168.hdvicp2' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23hdvicp2%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.hdvicp2%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp2%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp2%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.TMS320C6A8168.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.isa%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.TMS320C6A8168.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.memMap%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x10000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC_0%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_0%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x40000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC_1%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_1%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40400000%252C'/>
                    <line tab='3' content='len%253A%2B0x40000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x10000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC_0%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_0%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x40000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC_1%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_1%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40400000%252C'/>
                    <line tab='3' content='len%253A%2B0x40000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.TMS320C6A8168.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.minDataUnitSize%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.TMS320C6A8168.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.minProgUnitSize%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.TMS320C6A8168.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320C6A8168.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FTMS320C6A8168.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.TMS320C6A8168.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+TMS320C6A8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.TMS320C6A8168.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.TMS320C6A8168.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320C6A8168.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320C6A8168.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320C6A8168.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='TMS320DM8148' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.ITI8148'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETMS320DM8148%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148%22%3EITI8148%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETMS320DM8148%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148%22%3Eti.catalog.arm.cortexa8.ITI8148%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+TMS320DM8148+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.TMS320DM8148%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8148.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.ITI8148.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.ITI8148.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.ITI8148.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.ITI8148.hdvicp0' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.ITI8148.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.ITI8148.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x402F0000%252C'/>
                <line tab='4' content='len%253A%2B0x10000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='name%253A%2B%2522OCMC%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40300000%252C'/>
                <line tab='4' content='len%253A%2B0x20000'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI8148.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI8148.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.TMS320DM8148.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.cpuCore%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8148.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.TMS320DM8148.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.cpuCoreRevision%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8148.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.TMS320DM8148.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.dataWordSize%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8148.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.TMS320DM8148.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8148.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp0' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.TMS320DM8148.hdvicp0' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23hdvicp0%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.hdvicp0%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8148.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.TMS320DM8148.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.isa%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8148.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.TMS320DM8148.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.memMap%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x10000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x20000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8148.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x10000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x20000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.TMS320DM8148.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.minDataUnitSize%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8148.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.TMS320DM8148.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.minProgUnitSize%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8148.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.TMS320DM8148.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8148.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8148.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FTMS320DM8148.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.TMS320DM8148.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+TMS320DM8148.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.TMS320DM8148.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.TMS320DM8148.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320DM8148.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320DM8148.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320DM8148.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='TMS320DM8168' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.ITI8168'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETMS320DM8168%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168%22%3EITI8168%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETMS320DM8168%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168%22%3Eti.catalog.arm.cortexa8.ITI8168%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+TMS320DM8168+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.TMS320DM8168%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.ITI8168.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.ITI8168.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.ITI8168.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.ITI8168.hdvicp0' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp1' altext='ti.catalog.arm.cortexa8.ITI8168.hdvicp1' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp1%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp2' altext='ti.catalog.arm.cortexa8.ITI8168.hdvicp2' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp2%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.ITI8168.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.ITI8168.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x402F0000%252C'/>
                <line tab='4' content='len%253A%2B0x10000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC_0%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='name%253A%2B%2522OCMC_0%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40300000%252C'/>
                <line tab='4' content='len%253A%2B0x40000'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC_1%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='name%253A%2B%2522OCMC_1%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40400000%252C'/>
                <line tab='4' content='len%253A%2B0x40000'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI8168.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI8168.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.TMS320DM8168.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.cpuCore%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.TMS320DM8168.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.cpuCoreRevision%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.TMS320DM8168.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.dataWordSize%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.TMS320DM8168.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp0' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.TMS320DM8168.hdvicp0' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23hdvicp0%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.hdvicp0%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp1' anchor='hdvicp1' altext='ti.catalog.arm.cortexa8.TMS320DM8168.hdvicp1' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23hdvicp1%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.hdvicp1%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp1%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp1%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp2' anchor='hdvicp2' altext='ti.catalog.arm.cortexa8.TMS320DM8168.hdvicp2' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23hdvicp2%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.hdvicp2%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp2%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp2%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.TMS320DM8168.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.isa%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.TMS320DM8168.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.memMap%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x10000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC_0%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_0%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x40000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC_1%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_1%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40400000%252C'/>
                    <line tab='3' content='len%253A%2B0x40000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x10000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC_0%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_0%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x40000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC_1%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_1%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40400000%252C'/>
                    <line tab='3' content='len%253A%2B0x40000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.TMS320DM8168.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.minDataUnitSize%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.TMS320DM8168.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.minProgUnitSize%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.TMS320DM8168.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320DM8168.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FTMS320DM8168.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.TMS320DM8168.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+TMS320DM8168.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.TMS320DM8168.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.TMS320DM8168.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320DM8168.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320DM8168.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320DM8168.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='TMS320TI811X' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.ITI811X'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETMS320TI811X%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI811X.html%22+title%3D%22ti.catalog.arm.cortexa8.ITI811X%22%3EITI811X%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETMS320TI811X%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI811X.html%22+title%3D%22ti.catalog.arm.cortexa8.ITI811X%22%3Eti.catalog.arm.cortexa8.ITI811X%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+TMS320TI811X+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.TMS320TI811X%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI811X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.ITI811X.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.ITI811X.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.ITI811X.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.ITI811X.hdvicp0' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.ITI811X.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.ITI811X.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x402F0000%252C'/>
                <line tab='4' content='len%253A%2B0x10000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='name%253A%2B%2522OCMC%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40300000%252C'/>
                <line tab='4' content='len%253A%2B0x20000'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI811X.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI811X.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.TMS320TI811X.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI811X.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.ITI811X.cpuCore%22%3EITI811X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI811X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.TMS320TI811X.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI811X.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.ITI811X.cpuCoreRevision%22%3EITI811X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI811X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.TMS320TI811X.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI811X.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI811X.dataWordSize%22%3EITI811X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI811X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.TMS320TI811X.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI811X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp0' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.TMS320TI811X.hdvicp0' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI811X.html%23hdvicp0%22+title%3D%22ti.catalog.arm.cortexa8.ITI811X.hdvicp0%22%3EITI811X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI811X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.TMS320TI811X.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI811X.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.ITI811X.isa%22%3EITI811X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI811X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.TMS320TI811X.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI811X.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.ITI811X.memMap%22%3EITI811X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x10000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x20000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI811X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x10000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x20000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.TMS320TI811X.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI811X.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI811X.minDataUnitSize%22%3EITI811X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI811X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.TMS320TI811X.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI811X.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI811X.minProgUnitSize%22%3EITI811X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI811X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.TMS320TI811X.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI811X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI811X.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FTMS320TI811X.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.TMS320TI811X.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+TMS320TI811X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.TMS320TI811X.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.TMS320TI811X.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320TI811X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320TI811X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320TI811X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='TMS320TI813X' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.ITI813X'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETMS320TI813X%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI813X.html%22+title%3D%22ti.catalog.arm.cortexa8.ITI813X%22%3EITI813X%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETMS320TI813X%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI813X.html%22+title%3D%22ti.catalog.arm.cortexa8.ITI813X%22%3Eti.catalog.arm.cortexa8.ITI813X%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+TMS320TI813X+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.TMS320TI813X%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI813X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.ITI813X.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.ITI813X.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.ITI813X.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.ITI813X.hdvicp0' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.ITI813X.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.ITI813X.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x402F0000%252C'/>
                <line tab='4' content='len%253A%2B0x10000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='name%253A%2B%2522OCMC%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40300000%252C'/>
                <line tab='4' content='len%253A%2B0x20000'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI813X.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI813X.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.TMS320TI813X.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI813X.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.ITI813X.cpuCore%22%3EITI813X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI813X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.TMS320TI813X.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI813X.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.ITI813X.cpuCoreRevision%22%3EITI813X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI813X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.TMS320TI813X.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI813X.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI813X.dataWordSize%22%3EITI813X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI813X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.TMS320TI813X.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI813X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp0' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.TMS320TI813X.hdvicp0' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI813X.html%23hdvicp0%22+title%3D%22ti.catalog.arm.cortexa8.ITI813X.hdvicp0%22%3EITI813X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI813X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.TMS320TI813X.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI813X.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.ITI813X.isa%22%3EITI813X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI813X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.TMS320TI813X.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI813X.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.ITI813X.memMap%22%3EITI813X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x10000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x20000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI813X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x10000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x20000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.TMS320TI813X.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI813X.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI813X.minDataUnitSize%22%3EITI813X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI813X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.TMS320TI813X.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI813X.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI813X.minProgUnitSize%22%3EITI813X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI813X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.TMS320TI813X.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI813X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI813X.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FTMS320TI813X.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.TMS320TI813X.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+TMS320TI813X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.TMS320TI813X.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.TMS320TI813X.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320TI813X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320TI813X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320TI813X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='TMS320TI814X' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.ITI8148'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETMS320TI814X%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148%22%3EITI8148%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETMS320TI814X%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148%22%3Eti.catalog.arm.cortexa8.ITI8148%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+TMS320TI814X+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.TMS320TI814X%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI814X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.ITI8148.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.ITI8148.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.ITI8148.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.ITI8148.hdvicp0' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.ITI8148.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.ITI8148.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x402F0000%252C'/>
                <line tab='4' content='len%253A%2B0x10000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='name%253A%2B%2522OCMC%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40300000%252C'/>
                <line tab='4' content='len%253A%2B0x20000'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI8148.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI8148.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.TMS320TI814X.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.cpuCore%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI814X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.TMS320TI814X.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.cpuCoreRevision%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI814X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.TMS320TI814X.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.dataWordSize%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI814X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.TMS320TI814X.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI814X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp0' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.TMS320TI814X.hdvicp0' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23hdvicp0%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.hdvicp0%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI814X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.TMS320TI814X.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.isa%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI814X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.TMS320TI814X.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.memMap%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x10000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x20000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI814X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x10000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x20000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.TMS320TI814X.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.minDataUnitSize%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI814X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.TMS320TI814X.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8148.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI8148.minProgUnitSize%22%3EITI8148%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI814X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.TMS320TI814X.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI814X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI814X.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FTMS320TI814X.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.TMS320TI814X.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+TMS320TI814X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.TMS320TI814X.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.TMS320TI814X.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320TI814X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320TI814X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320TI814X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='TMS320TI816X' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa8.ITI8168'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa8%22%3Eti.catalog.arm.cortexa8%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETMS320TI816X%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168%22%3EITI8168%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETMS320TI816X%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168%22%3Eti.catalog.arm.cortexa8.ITI8168%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+TMS320TI816X+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa8.TMS320TI816X%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI816X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.ITI8168.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.ITI8168.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.ITI8168.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.ITI8168.hdvicp0' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp1' altext='ti.catalog.arm.cortexa8.ITI8168.hdvicp1' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp1%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp2' altext='ti.catalog.arm.cortexa8.ITI8168.hdvicp2' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp2%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa8.ITI8168.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.ITI8168.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x402F0000%252C'/>
                <line tab='4' content='len%253A%2B0x10000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC_0%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='name%253A%2B%2522OCMC_0%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40300000%252C'/>
                <line tab='4' content='len%253A%2B0x40000'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC_1%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='name%253A%2B%2522OCMC_1%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40400000%252C'/>
                <line tab='4' content='len%253A%2B0x40000'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI8168.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.ITI8168.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa8.TMS320TI816X.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.cpuCore%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI816X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa8.TMS320TI816X.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.cpuCoreRevision%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI816X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa8.TMS320TI816X.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.dataWordSize%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI816X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa8.TMS320TI816X.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI816X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp0' anchor='hdvicp0' altext='ti.catalog.arm.cortexa8.TMS320TI816X.hdvicp0' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23hdvicp0%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.hdvicp0%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI816X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp1' anchor='hdvicp1' altext='ti.catalog.arm.cortexa8.TMS320TI816X.hdvicp1' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23hdvicp1%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.hdvicp1%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp1%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI816X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp1%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp2' anchor='hdvicp2' altext='ti.catalog.arm.cortexa8.TMS320TI816X.hdvicp2' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23hdvicp2%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.hdvicp2%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp2%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI816X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp2%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa8.TMS320TI816X.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23isa%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.isa%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI816X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa8.TMS320TI816X.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.memMap%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x10000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC_0%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_0%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x40000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC_1%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_1%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40400000%252C'/>
                    <line tab='3' content='len%253A%2B0x40000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI816X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x10000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC_0%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_0%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x40000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC_1%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_1%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40400000%252C'/>
                    <line tab='3' content='len%253A%2B0x40000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa8.TMS320TI816X.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.minDataUnitSize%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI816X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa8.TMS320TI816X.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FITI8168.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa8.ITI8168.minProgUnitSize%22%3EITI8168%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI816X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa8.TMS320TI816X.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI816X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TMS320TI816X.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa8%2FTMS320TI816X.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa8.TMS320TI816X.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+TMS320TI816X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa8.TMS320TI816X.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa8.TMS320TI816X.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320TI816X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320TI816X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TMS320TI816X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <docSect name='details'>
        <docPara content='Each+module+in+this+package+implements+the+xdc.platform.ICpuDataSheet%0A++interface.+This+interface+is+used+by+platforms+%28modules+that+implement%0A++xdc.platform.IPlatform%29+to+obtain+the+memory+map+supported+by+each+CPU.'/>
    </docSect>
</package>
