

================================================================
== Vivado HLS Report for 'digitrec'
================================================================
* Date:           Tue Sep 27 22:03:39 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        digitrec.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.518 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1065733|  1065733| 10.657 ms | 10.657 ms |  1065733|  1065733|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1              |       50|       50|         5|          -|          -|    10|    no    |
        | + Loop 1.1           |        3|        3|         1|          -|          -|     3|    no    |
        |- L1800               |  1065600|  1065600|       592|          -|          -|  1800|    no    |
        | + L10                |      590|      590|        59|          -|          -|    10|    no    |
        |  ++ L10.1            |       49|       49|         1|          -|          -|    49|    no    |
        |  ++ INSERT_LOOP      |        6|        6|         2|          -|          -|     3|    no    |
        |- DIGIT_LOOP          |       80|       80|         8|          -|          -|    10|    no    |
        | + DISTANCE_SUM_LOOP  |        6|        6|         2|          -|          -|     3|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    476|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |       96|      -|      12|      3|    0|
|Multiplexer      |        -|      -|       -|    248|    -|
|Register         |        -|      -|     279|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       96|      0|     291|    727|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       34|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |knn_set_V_U        |digitrec_knn_set_V    |        0|  12|   3|    0|     30|    6|     1|          180|
    |training_data_V_U  |digitrec_trainingbkb  |       96|   0|   0|    0|  18000|   48|     1|       864000|
    +-------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total              |                      |       96|  12|   3|    0|  18030|   54|     2|       864180|
    +-------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_345_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln544_fu_545_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln64_fu_371_p2        |     +    |      0|  0|  21|          15|          11|
    |add_ln66_fu_389_p2        |     +    |      0|  0|  21|          15|          15|
    |add_ln887_fu_475_p2       |     +    |      0|  0|  15|           6|           6|
    |dist_V_fu_453_p2          |     +    |      0|  0|  15|           6|           6|
    |distance_sum_fu_584_p2    |     +    |      0|  0|  15|           8|           8|
    |i_1_fu_361_p2             |     +    |      0|  0|  13|          11|           1|
    |i_2_fu_501_p2             |     +    |      0|  0|  13|           4|           1|
    |i_3_fu_436_p2             |     +    |      0|  0|  15|           6|           1|
    |i_4_fu_465_p2             |     +    |      0|  0|  10|           2|           1|
    |i_fu_305_p2               |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_535_p2             |     +    |      0|  0|  10|           2|           1|
    |j_fu_383_p2               |     +    |      0|  0|  13|           4|           1|
    |k_fu_335_p2               |     +    |      0|  0|  10|           2|           1|
    |sub_ln321_fu_323_p2       |     -    |      0|  0|  15|           6|           6|
    |sub_ln544_fu_519_p2       |     -    |      0|  0|  15|           6|           6|
    |sub_ln887_fu_411_p2       |     -    |      0|  0|  15|           6|           6|
    |icmp_ln106_fu_459_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln139_fu_495_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln148_fu_529_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln154_fu_559_p2      |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln58_fu_299_p2       |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln59_fu_329_p2       |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln63_fu_355_p2       |   icmp   |      0|  0|  13|          11|           9|
    |icmp_ln64_fu_377_p2       |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln887_fu_485_p2      |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln96_fu_430_p2       |   icmp   |      0|  0|  11|           6|           5|
    |select_ln154_1_fu_572_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln154_fu_565_p3    |  select  |      0|  0|  32|           1|          32|
    |ret_V_fu_421_p2           |    xor   |      0|  0|  49|          49|          49|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 476|         239|         267|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  56|         13|    1|         13|
    |ap_phi_mux_p_016_0_i_be_phi_fu_232_p4  |  15|          3|    6|         18|
    |ap_return                              |   9|          2|    4|          8|
    |bvh_d_index_reg_194                    |   9|          2|    6|         12|
    |curr_distance_V_reg_182                |   9|          2|    6|         12|
    |i1_0_i_reg_217                         |   9|          2|    2|          4|
    |i4_0_reg_148                           |   9|          2|   11|         22|
    |i_0_reg_126                            |   9|          2|    4|          8|
    |j_0_i_reg_288                          |   9|          2|    2|          4|
    |j_0_reg_159                            |   9|          2|    4|          8|
    |k_0_reg_137                            |   9|          2|    2|          4|
    |knn_set_V_address0                     |  27|          5|    5|         25|
    |knn_set_V_d0                           |  15|          3|    6|         18|
    |min_sum_0_i_reg_253                    |   9|          2|   32|         64|
    |min_sum_reg_276                        |   9|          2|    8|         16|
    |p_016_0_i_reg_205                      |   9|          2|    6|         12|
    |phi_mul_reg_171                        |   9|          2|   15|         30|
    |result_reg_265                         |   9|          2|    4|          8|
    |val_assign_reg_241                     |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 248|         54|  156|        350|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln64_reg_629          |  15|   0|   15|          0|
    |ap_CS_fsm                 |  12|   0|   12|          0|
    |ap_return_preg            |   4|   0|    4|          0|
    |bvh_d_index_reg_194       |   6|   0|    6|          0|
    |curr_distance_V_reg_182   |   6|   0|    6|          0|
    |i1_0_i_reg_217            |   2|   0|    2|          0|
    |i4_0_reg_148              |  11|   0|   11|          0|
    |i_0_reg_126               |   4|   0|    4|          0|
    |i_1_reg_619               |  11|   0|   11|          0|
    |i_2_reg_694               |   4|   0|    4|          0|
    |i_4_reg_673               |   2|   0|    2|          0|
    |i_reg_598                 |   4|   0|    4|          0|
    |j_0_i_reg_288             |   2|   0|    2|          0|
    |j_0_reg_159               |   4|   0|    4|          0|
    |j_1_reg_707               |   2|   0|    2|          0|
    |j_reg_637                 |   4|   0|    4|          0|
    |k_0_reg_137               |   2|   0|    2|          0|
    |knn_set_V_addr_2_reg_678  |   5|   0|    5|          0|
    |min_sum_0_i_reg_253       |  32|   0|   32|          0|
    |min_sum_reg_276           |   8|   0|    8|          0|
    |p_016_0_i_reg_205         |   6|   0|    6|          0|
    |phi_mul_reg_171           |  15|   0|   15|          0|
    |result_reg_265            |   4|   0|    4|          0|
    |ret_V_reg_652             |  49|   0|   49|          0|
    |sub_ln321_reg_603         |   6|   0|    6|          0|
    |sub_ln544_reg_699         |   6|   0|    6|          0|
    |sub_ln887_reg_647         |   6|   0|    6|          0|
    |val_assign_reg_241        |  32|   0|   32|          0|
    |zext_ln156_reg_686        |   4|   0|   32|         28|
    |zext_ln64_reg_624         |  11|   0|   15|          4|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 279|   0|  311|         32|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_done    | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_return  | out |    4| ap_ctrl_hs |   digitrec   | return value |
|input_V    |  in |   49|   ap_none  |    input_V   |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 10 
5 --> 6 4 
6 --> 7 
7 --> 7 8 
8 --> 9 5 
9 --> 8 
10 --> 11 
11 --> 12 10 
12 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)"   --->   Operation 13 'read' 'input_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.32ns)   --->   "%knn_set_V = alloca [30 x i6], align 1" [digitrec.cpp:55]   --->   Operation 14 'alloca' 'knn_set_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %.preheader15" [digitrec.cpp:58]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %.preheader15.preheader ], [ %i, %.preheader15.loopexit ]"   --->   Operation 16 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.30ns)   --->   "%icmp_ln58 = icmp eq i4 %i_0, -6" [digitrec.cpp:58]   --->   Operation 17 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [digitrec.cpp:58]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %.preheader.preheader, label %.preheader14.preheader" [digitrec.cpp:58]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i4 %i_0 to i6" [digitrec.cpp:61]   --->   Operation 21 'zext' 'zext_ln321' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i_0, i2 0)" [digitrec.cpp:61]   --->   Operation 22 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%sub_ln321 = sub i6 %tmp_1, %zext_ln321" [digitrec.cpp:61]   --->   Operation 23 'sub' 'sub_ln321' <Predicate = (!icmp_ln58)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %.preheader14" [digitrec.cpp:59]   --->   Operation 24 'br' <Predicate = (!icmp_ln58)> <Delay = 1.76>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader" [digitrec.cpp:63]   --->   Operation 25 'br' <Predicate = (icmp_ln58)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%k_0 = phi i2 [ %k, %0 ], [ 0, %.preheader14.preheader ]"   --->   Operation 26 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.95ns)   --->   "%icmp_ln59 = icmp eq i2 %k_0, -1" [digitrec.cpp:59]   --->   Operation 27 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 28 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.56ns)   --->   "%k = add i2 %k_0, 1" [digitrec.cpp:59]   --->   Operation 29 'add' 'k' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %.preheader15.loopexit, label %0" [digitrec.cpp:59]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln321_1 = zext i2 %k_0 to i6" [digitrec.cpp:61]   --->   Operation 31 'zext' 'zext_ln321_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.82ns)   --->   "%add_ln321 = add i6 %sub_ln321, %zext_ln321_1" [digitrec.cpp:61]   --->   Operation 32 'add' 'add_ln321' <Predicate = (!icmp_ln59)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i6 %add_ln321 to i64" [digitrec.cpp:61]   --->   Operation 33 'sext' 'sext_ln321' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%knn_set_V_addr = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %sext_ln321" [digitrec.cpp:61]   --->   Operation 34 'getelementptr' 'knn_set_V_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.32ns)   --->   "store i6 -14, i6* %knn_set_V_addr, align 1" [digitrec.cpp:61]   --->   Operation 35 'store' <Predicate = (!icmp_ln59)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %.preheader14" [digitrec.cpp:59]   --->   Operation 36 'br' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %.preheader15"   --->   Operation 37 'br' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.88>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%i4_0 = phi i11 [ %i_1, %L1800_end ], [ 0, %.preheader.preheader ]"   --->   Operation 38 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.88ns)   --->   "%icmp_ln63 = icmp eq i11 %i4_0, -248" [digitrec.cpp:63]   --->   Operation 39 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)"   --->   Operation 40 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.63ns)   --->   "%i_1 = add i11 %i4_0, 1" [digitrec.cpp:63]   --->   Operation 41 'add' 'i_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %.preheader3.preheader, label %L1800_begin" [digitrec.cpp:63]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind" [digitrec.cpp:63]   --->   Operation 43 'specloopname' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str)" [digitrec.cpp:63]   --->   Operation 44 'specregionbegin' 'tmp' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i11 %i4_0 to i15" [digitrec.cpp:64]   --->   Operation 45 'zext' 'zext_ln64' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.76ns)   --->   "br label %update_knn.exit" [digitrec.cpp:64]   --->   Operation 46 'br' <Predicate = (!icmp_ln63)> <Delay = 1.76>
ST_4 : Operation 47 [1/1] (1.76ns)   --->   "br label %.preheader3" [digitrec.cpp:156->digitrec.cpp:73]   --->   Operation 47 'br' <Predicate = (icmp_ln63)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 5.19>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ 0, %L1800_begin ], [ %j, %update_knn.exit.loopexit ]"   --->   Operation 48 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ 0, %L1800_begin ], [ %add_ln64, %update_knn.exit.loopexit ]" [digitrec.cpp:64]   --->   Operation 49 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.94ns)   --->   "%add_ln64 = add i15 %phi_mul, 1800" [digitrec.cpp:64]   --->   Operation 50 'add' 'add_ln64' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (1.30ns)   --->   "%icmp_ln64 = icmp eq i4 %j_0, -6" [digitrec.cpp:64]   --->   Operation 51 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 52 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [digitrec.cpp:64]   --->   Operation 53 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %L1800_end, label %1" [digitrec.cpp:64]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.94ns)   --->   "%add_ln66 = add i15 %phi_mul, %zext_ln64" [digitrec.cpp:66]   --->   Operation 55 'add' 'add_ln66' <Predicate = (!icmp_ln64)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i15 %add_ln66 to i64" [digitrec.cpp:66]   --->   Operation 56 'zext' 'zext_ln66_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%training_data_V_addr = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %zext_ln66_1" [digitrec.cpp:66]   --->   Operation 57 'getelementptr' 'training_data_V_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 58 [2/2] (3.25ns)   --->   "%training_instance_V = load i48* %training_data_V_addr, align 8" [digitrec.cpp:66]   --->   Operation 58 'load' 'training_instance_V' <Predicate = (!icmp_ln64)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 48> <Depth = 18000> <ROM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp)" [digitrec.cpp:70]   --->   Operation 59 'specregionend' 'empty_10' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader" [digitrec.cpp:63]   --->   Operation 60 'br' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 4.28>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [digitrec.cpp:64]   --->   Operation 61 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i4 %j_0 to i6" [digitrec.cpp:66]   --->   Operation 62 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_3 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %j_0, i2 0)" [digitrec.cpp:107->digitrec.cpp:68]   --->   Operation 63 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (1.82ns)   --->   "%sub_ln887 = sub i6 %tmp_3, %zext_ln66" [digitrec.cpp:107->digitrec.cpp:68]   --->   Operation 64 'sub' 'sub_ln887' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/2] (3.25ns)   --->   "%training_instance_V = load i48* %training_data_V_addr, align 8" [digitrec.cpp:66]   --->   Operation 65 'load' 'training_instance_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 48> <Depth = 18000> <ROM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i48 %training_instance_V to i49" [digitrec.cpp:66]   --->   Operation 66 'zext' 'zext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.02ns)   --->   "%ret_V = xor i49 %zext_ln66_2, %input_V_read" [digitrec.cpp:92->digitrec.cpp:68]   --->   Operation 67 'xor' 'ret_V' <Predicate = true> <Delay = 1.02> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.76ns)   --->   "br label %2" [digitrec.cpp:96->digitrec.cpp:68]   --->   Operation 68 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 1.82>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%curr_distance_V = phi i6 [ 0, %1 ], [ %dist_V, %3 ]"   --->   Operation 69 'phi' 'curr_distance_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%bvh_d_index = phi i6 [ 0, %1 ], [ %i_3, %3 ]"   --->   Operation 70 'phi' 'bvh_d_index' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i6 %bvh_d_index to i32" [digitrec.cpp:101->digitrec.cpp:68]   --->   Operation 71 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.42ns)   --->   "%icmp_ln96 = icmp eq i6 %bvh_d_index, -15" [digitrec.cpp:96->digitrec.cpp:68]   --->   Operation 72 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)"   --->   Operation 73 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.82ns)   --->   "%i_3 = add i6 %bvh_d_index, 1" [digitrec.cpp:96->digitrec.cpp:68]   --->   Operation 74 'add' 'i_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln96, label %.preheader.i.preheader, label %3" [digitrec.cpp:96->digitrec.cpp:68]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %ret_V, i32 %zext_ln101)" [digitrec.cpp:97->digitrec.cpp:68]   --->   Operation 76 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i1 %p_Result_s to i6" [digitrec.cpp:97->digitrec.cpp:68]   --->   Operation 77 'zext' 'zext_ln700' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.82ns)   --->   "%dist_V = add i6 %zext_ln700, %curr_distance_V" [digitrec.cpp:97->digitrec.cpp:68]   --->   Operation 78 'add' 'dist_V' <Predicate = (!icmp_ln96)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "br label %2" [digitrec.cpp:96->digitrec.cpp:68]   --->   Operation 79 'br' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.76ns)   --->   "br label %.preheader.i" [digitrec.cpp:106->digitrec.cpp:68]   --->   Operation 80 'br' <Predicate = (icmp_ln96)> <Delay = 1.76>

State 8 <SV = 6> <Delay = 4.14>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%p_016_0_i = phi i6 [ %curr_distance_V, %.preheader.i.preheader ], [ %p_016_0_i_be, %.preheader.i.backedge ]"   --->   Operation 81 'phi' 'p_016_0_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%i1_0_i = phi i2 [ 0, %.preheader.i.preheader ], [ %i_4, %.preheader.i.backedge ]"   --->   Operation 82 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.95ns)   --->   "%icmp_ln106 = icmp eq i2 %i1_0_i, -1" [digitrec.cpp:106->digitrec.cpp:68]   --->   Operation 83 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 84 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (1.56ns)   --->   "%i_4 = add i2 %i1_0_i, 1" [digitrec.cpp:106->digitrec.cpp:68]   --->   Operation 85 'add' 'i_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %update_knn.exit.loopexit, label %4" [digitrec.cpp:106->digitrec.cpp:68]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln887 = zext i2 %i1_0_i to i6" [digitrec.cpp:107->digitrec.cpp:68]   --->   Operation 87 'zext' 'zext_ln887' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (1.82ns)   --->   "%add_ln887 = add i6 %sub_ln887, %zext_ln887" [digitrec.cpp:107->digitrec.cpp:68]   --->   Operation 88 'add' 'add_ln887' <Predicate = (!icmp_ln106)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln887 = sext i6 %add_ln887 to i64" [digitrec.cpp:107->digitrec.cpp:68]   --->   Operation 89 'sext' 'sext_ln887' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%knn_set_V_addr_2 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %sext_ln887" [digitrec.cpp:107->digitrec.cpp:68]   --->   Operation 90 'getelementptr' 'knn_set_V_addr_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_8 : Operation 91 [2/2] (2.32ns)   --->   "%temp_V = load i6* %knn_set_V_addr_2, align 1" [digitrec.cpp:107->digitrec.cpp:68]   --->   Operation 91 'load' 'temp_V' <Predicate = (!icmp_ln106)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "br label %update_knn.exit"   --->   Operation 92 'br' <Predicate = (icmp_ln106)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 5.51>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str2) nounwind" [digitrec.cpp:106->digitrec.cpp:68]   --->   Operation 93 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/2] (2.32ns)   --->   "%temp_V = load i6* %knn_set_V_addr_2, align 1" [digitrec.cpp:107->digitrec.cpp:68]   --->   Operation 94 'load' 'temp_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_9 : Operation 95 [1/1] (1.42ns)   --->   "%icmp_ln887 = icmp ult i6 %p_016_0_i, %temp_V" [digitrec.cpp:107->digitrec.cpp:68]   --->   Operation 95 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (1.76ns)   --->   "br i1 %icmp_ln887, label %5, label %.preheader.i.backedge" [digitrec.cpp:107->digitrec.cpp:68]   --->   Operation 96 'br' <Predicate = true> <Delay = 1.76>
ST_9 : Operation 97 [1/1] (2.32ns)   --->   "store i6 %p_016_0_i, i6* %knn_set_V_addr_2, align 1" [digitrec.cpp:109->digitrec.cpp:68]   --->   Operation 97 'store' <Predicate = (icmp_ln887)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_9 : Operation 98 [1/1] (1.76ns)   --->   "br label %.preheader.i.backedge" [digitrec.cpp:111->digitrec.cpp:68]   --->   Operation 98 'br' <Predicate = (icmp_ln887)> <Delay = 1.76>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%p_016_0_i_be = phi i6 [ %temp_V, %5 ], [ %p_016_0_i, %4 ]"   --->   Operation 99 'phi' 'p_016_0_i_be' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader.i"   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 1.82>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%val_assign = phi i32 [ %select_ln154, %DIGIT_LOOP_end ], [ 0, %.preheader3.preheader ]" [digitrec.cpp:154->digitrec.cpp:73]   --->   Operation 101 'phi' 'val_assign' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%min_sum_0_i = phi i32 [ %select_ln154_1, %DIGIT_LOOP_end ], [ 150, %.preheader3.preheader ]" [digitrec.cpp:154->digitrec.cpp:73]   --->   Operation 102 'phi' 'min_sum_0_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%result = phi i4 [ %i_2, %DIGIT_LOOP_end ], [ 0, %.preheader3.preheader ]"   --->   Operation 103 'phi' 'result' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i4 %result to i32" [digitrec.cpp:156->digitrec.cpp:73]   --->   Operation 104 'zext' 'zext_ln156' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (1.30ns)   --->   "%icmp_ln139 = icmp eq i4 %result, -6" [digitrec.cpp:139->digitrec.cpp:73]   --->   Operation 105 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 106 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (1.73ns)   --->   "%i_2 = add i4 %result, 1" [digitrec.cpp:139->digitrec.cpp:73]   --->   Operation 107 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln139, label %knn_vote.exit, label %DIGIT_LOOP_begin" [digitrec.cpp:139->digitrec.cpp:73]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [digitrec.cpp:139->digitrec.cpp:73]   --->   Operation 109 'specloopname' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3)" [digitrec.cpp:139->digitrec.cpp:73]   --->   Operation 110 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i4 %result to i6" [digitrec.cpp:149->digitrec.cpp:73]   --->   Operation 111 'zext' 'zext_ln544' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %result, i2 0)" [digitrec.cpp:149->digitrec.cpp:73]   --->   Operation 112 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (1.82ns)   --->   "%sub_ln544 = sub i6 %tmp_2, %zext_ln544" [digitrec.cpp:149->digitrec.cpp:73]   --->   Operation 113 'sub' 'sub_ln544' <Predicate = (!icmp_ln139)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (1.76ns)   --->   "br label %6" [digitrec.cpp:148->digitrec.cpp:73]   --->   Operation 114 'br' <Predicate = (!icmp_ln139)> <Delay = 1.76>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln301 = trunc i32 %val_assign to i4" [digitrec.cpp:160->digitrec.cpp:73]   --->   Operation 115 'trunc' 'trunc_ln301' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "ret i4 %trunc_ln301" [digitrec.cpp:73]   --->   Operation 116 'ret' <Predicate = (icmp_ln139)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 4.14>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%min_sum = phi i8 [ 0, %DIGIT_LOOP_begin ], [ %distance_sum, %7 ]"   --->   Operation 117 'phi' 'min_sum' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ 0, %DIGIT_LOOP_begin ], [ %j_1, %7 ]"   --->   Operation 118 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.95ns)   --->   "%icmp_ln148 = icmp eq i2 %j_0_i, -1" [digitrec.cpp:148->digitrec.cpp:73]   --->   Operation 119 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 120 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (1.56ns)   --->   "%j_1 = add i2 %j_0_i, 1" [digitrec.cpp:148->digitrec.cpp:73]   --->   Operation 121 'add' 'j_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148, label %DIGIT_LOOP_end, label %7" [digitrec.cpp:148->digitrec.cpp:73]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i2 %j_0_i to i6" [digitrec.cpp:149->digitrec.cpp:73]   --->   Operation 123 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (1.82ns)   --->   "%add_ln544 = add i6 %sub_ln544, %zext_ln544_1" [digitrec.cpp:149->digitrec.cpp:73]   --->   Operation 124 'add' 'add_ln544' <Predicate = (!icmp_ln148)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln544 = sext i6 %add_ln544 to i64" [digitrec.cpp:149->digitrec.cpp:73]   --->   Operation 125 'sext' 'sext_ln544' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%knn_set_V_addr_1 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %sext_ln544" [digitrec.cpp:149->digitrec.cpp:73]   --->   Operation 126 'getelementptr' 'knn_set_V_addr_1' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_11 : Operation 127 [2/2] (2.32ns)   --->   "%knn_set_V_load = load i6* %knn_set_V_addr_1, align 1" [digitrec.cpp:149->digitrec.cpp:73]   --->   Operation 127 'load' 'knn_set_V_load' <Predicate = (!icmp_ln148)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i8 %min_sum to i32" [digitrec.cpp:155->digitrec.cpp:73]   --->   Operation 128 'zext' 'zext_ln155' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (2.47ns)   --->   "%icmp_ln154 = icmp slt i32 %zext_ln155, %min_sum_0_i" [digitrec.cpp:154->digitrec.cpp:73]   --->   Operation 129 'icmp' 'icmp_ln154' <Predicate = (icmp_ln148)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (0.69ns)   --->   "%select_ln154 = select i1 %icmp_ln154, i32 %zext_ln156, i32 %val_assign" [digitrec.cpp:154->digitrec.cpp:73]   --->   Operation 130 'select' 'select_ln154' <Predicate = (icmp_ln148)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.69ns)   --->   "%select_ln154_1 = select i1 %icmp_ln154, i32 %zext_ln155, i32 %min_sum_0_i" [digitrec.cpp:154->digitrec.cpp:73]   --->   Operation 131 'select' 'select_ln154_1' <Predicate = (icmp_ln148)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_i)" [digitrec.cpp:158->digitrec.cpp:73]   --->   Operation 132 'specregionend' 'empty_13' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "br label %.preheader3" [digitrec.cpp:139->digitrec.cpp:73]   --->   Operation 133 'br' <Predicate = (icmp_ln148)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 4.23>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str4) nounwind" [digitrec.cpp:148->digitrec.cpp:73]   --->   Operation 134 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/2] (2.32ns)   --->   "%knn_set_V_load = load i6* %knn_set_V_addr_1, align 1" [digitrec.cpp:149->digitrec.cpp:73]   --->   Operation 135 'load' 'knn_set_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i6 %knn_set_V_load to i8" [digitrec.cpp:149->digitrec.cpp:73]   --->   Operation 136 'zext' 'zext_ln149' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (1.91ns)   --->   "%distance_sum = add i8 %min_sum, %zext_ln149" [digitrec.cpp:150->digitrec.cpp:73]   --->   Operation 137 'add' 'distance_sum' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "br label %6" [digitrec.cpp:148->digitrec.cpp:73]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ training_data_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_V_read         (read             ) [ 0011111111000]
knn_set_V            (alloca           ) [ 0011111111111]
br_ln58              (br               ) [ 0111000000000]
i_0                  (phi              ) [ 0010000000000]
icmp_ln58            (icmp             ) [ 0011000000000]
empty                (speclooptripcount) [ 0000000000000]
i                    (add              ) [ 0111000000000]
br_ln58              (br               ) [ 0000000000000]
zext_ln321           (zext             ) [ 0000000000000]
tmp_1                (bitconcatenate   ) [ 0000000000000]
sub_ln321            (sub              ) [ 0001000000000]
br_ln59              (br               ) [ 0011000000000]
br_ln63              (br               ) [ 0011111111000]
k_0                  (phi              ) [ 0001000000000]
icmp_ln59            (icmp             ) [ 0011000000000]
empty_5              (speclooptripcount) [ 0000000000000]
k                    (add              ) [ 0011000000000]
br_ln59              (br               ) [ 0000000000000]
zext_ln321_1         (zext             ) [ 0000000000000]
add_ln321            (add              ) [ 0000000000000]
sext_ln321           (sext             ) [ 0000000000000]
knn_set_V_addr       (getelementptr    ) [ 0000000000000]
store_ln61           (store            ) [ 0000000000000]
br_ln59              (br               ) [ 0011000000000]
br_ln0               (br               ) [ 0111000000000]
i4_0                 (phi              ) [ 0000100000000]
icmp_ln63            (icmp             ) [ 0000111111000]
empty_6              (speclooptripcount) [ 0000000000000]
i_1                  (add              ) [ 0010111111000]
br_ln63              (br               ) [ 0000000000000]
specloopname_ln63    (specloopname     ) [ 0000000000000]
tmp                  (specregionbegin  ) [ 0000011111000]
zext_ln64            (zext             ) [ 0000011111000]
br_ln64              (br               ) [ 0000111111000]
br_ln156             (br               ) [ 0000111111111]
j_0                  (phi              ) [ 0000011000000]
phi_mul              (phi              ) [ 0000010000000]
add_ln64             (add              ) [ 0000111111000]
icmp_ln64            (icmp             ) [ 0000111111000]
empty_7              (speclooptripcount) [ 0000000000000]
j                    (add              ) [ 0000111111000]
br_ln64              (br               ) [ 0000000000000]
add_ln66             (add              ) [ 0000000000000]
zext_ln66_1          (zext             ) [ 0000000000000]
training_data_V_addr (getelementptr    ) [ 0000001000000]
empty_10             (specregionend    ) [ 0000000000000]
br_ln63              (br               ) [ 0010111111000]
specloopname_ln64    (specloopname     ) [ 0000000000000]
zext_ln66            (zext             ) [ 0000000000000]
tmp_3                (bitconcatenate   ) [ 0000000000000]
sub_ln887            (sub              ) [ 0000000111000]
training_instance_V  (load             ) [ 0000000000000]
zext_ln66_2          (zext             ) [ 0000000000000]
ret_V                (xor              ) [ 0000000100000]
br_ln96              (br               ) [ 0000111111000]
curr_distance_V      (phi              ) [ 0000000111000]
bvh_d_index          (phi              ) [ 0000000100000]
zext_ln101           (zext             ) [ 0000000000000]
icmp_ln96            (icmp             ) [ 0000111111000]
empty_8              (speclooptripcount) [ 0000000000000]
i_3                  (add              ) [ 0000111111000]
br_ln96              (br               ) [ 0000000000000]
p_Result_s           (bitselect        ) [ 0000000000000]
zext_ln700           (zext             ) [ 0000000000000]
dist_V               (add              ) [ 0000111111000]
br_ln96              (br               ) [ 0000111111000]
br_ln106             (br               ) [ 0000111111000]
p_016_0_i            (phi              ) [ 0000000011000]
i1_0_i               (phi              ) [ 0000000010000]
icmp_ln106           (icmp             ) [ 0000111111000]
empty_9              (speclooptripcount) [ 0000000000000]
i_4                  (add              ) [ 0000111111000]
br_ln106             (br               ) [ 0000000000000]
zext_ln887           (zext             ) [ 0000000000000]
add_ln887            (add              ) [ 0000000000000]
sext_ln887           (sext             ) [ 0000000000000]
knn_set_V_addr_2     (getelementptr    ) [ 0000000001000]
br_ln0               (br               ) [ 0000111111000]
specloopname_ln106   (specloopname     ) [ 0000000000000]
temp_V               (load             ) [ 0000000000000]
icmp_ln887           (icmp             ) [ 0000111111000]
br_ln107             (br               ) [ 0000000000000]
store_ln109          (store            ) [ 0000000000000]
br_ln111             (br               ) [ 0000000000000]
p_016_0_i_be         (phi              ) [ 0000111111000]
br_ln0               (br               ) [ 0000111111000]
val_assign           (phi              ) [ 0000000000111]
min_sum_0_i          (phi              ) [ 0000000000111]
result               (phi              ) [ 0000000000100]
zext_ln156           (zext             ) [ 0000000000011]
icmp_ln139           (icmp             ) [ 0000000000111]
empty_11             (speclooptripcount) [ 0000000000000]
i_2                  (add              ) [ 0000100000111]
br_ln139             (br               ) [ 0000000000000]
specloopname_ln139   (specloopname     ) [ 0000000000000]
tmp_i                (specregionbegin  ) [ 0000000000011]
zext_ln544           (zext             ) [ 0000000000000]
tmp_2                (bitconcatenate   ) [ 0000000000000]
sub_ln544            (sub              ) [ 0000000000011]
br_ln148             (br               ) [ 0000000000111]
trunc_ln301          (trunc            ) [ 0000000000000]
ret_ln73             (ret              ) [ 0000000000000]
min_sum              (phi              ) [ 0000000000011]
j_0_i                (phi              ) [ 0000000000010]
icmp_ln148           (icmp             ) [ 0000000000111]
empty_12             (speclooptripcount) [ 0000000000000]
j_1                  (add              ) [ 0000000000111]
br_ln148             (br               ) [ 0000000000000]
zext_ln544_1         (zext             ) [ 0000000000000]
add_ln544            (add              ) [ 0000000000000]
sext_ln544           (sext             ) [ 0000000000000]
knn_set_V_addr_1     (getelementptr    ) [ 0000000000001]
zext_ln155           (zext             ) [ 0000000000000]
icmp_ln154           (icmp             ) [ 0000000000000]
select_ln154         (select           ) [ 0000100000111]
select_ln154_1       (select           ) [ 0000100000111]
empty_13             (specregionend    ) [ 0000000000000]
br_ln139             (br               ) [ 0000100000111]
specloopname_ln148   (specloopname     ) [ 0000000000000]
knn_set_V_load       (load             ) [ 0000000000000]
zext_ln149           (zext             ) [ 0000000000000]
distance_sum         (add              ) [ 0000000000111]
br_ln148             (br               ) [ 0000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="training_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_data_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i49"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i49.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="knn_set_V_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="knn_set_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="input_V_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="49" slack="0"/>
<pin id="82" dir="0" index="1" bw="49" slack="0"/>
<pin id="83" dir="1" index="2" bw="49" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_V_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="knn_set_V_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="knn_set_V_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="6" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln61/3 temp_V/8 store_ln109/9 knn_set_V_load/11 "/>
</bind>
</comp>

<comp id="99" class="1004" name="training_data_V_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="48" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="15" slack="0"/>
<pin id="103" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_data_V_addr/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="15" slack="0"/>
<pin id="108" dir="0" index="1" bw="48" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="training_instance_V/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="knn_set_V_addr_2_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="6" slack="0"/>
<pin id="116" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="knn_set_V_addr_2/8 "/>
</bind>
</comp>

<comp id="119" class="1004" name="knn_set_V_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="6" slack="0"/>
<pin id="123" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="knn_set_V_addr_1/11 "/>
</bind>
</comp>

<comp id="126" class="1005" name="i_0_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="1"/>
<pin id="128" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_0_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="k_0_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="1"/>
<pin id="139" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="k_0_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/3 "/>
</bind>
</comp>

<comp id="148" class="1005" name="i4_0_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="1"/>
<pin id="150" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i4_0 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="i4_0_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="1" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0/4 "/>
</bind>
</comp>

<comp id="159" class="1005" name="j_0_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="1"/>
<pin id="161" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="j_0_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="4" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/5 "/>
</bind>
</comp>

<comp id="171" class="1005" name="phi_mul_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="15" slack="1"/>
<pin id="173" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="phi_mul_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="15" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="182" class="1005" name="curr_distance_V_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="1"/>
<pin id="184" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="curr_distance_V (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="curr_distance_V_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="6" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="curr_distance_V/7 "/>
</bind>
</comp>

<comp id="194" class="1005" name="bvh_d_index_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="1"/>
<pin id="196" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bvh_d_index (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="bvh_d_index_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="6" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bvh_d_index/7 "/>
</bind>
</comp>

<comp id="205" class="1005" name="p_016_0_i_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="1"/>
<pin id="207" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_016_0_i (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_016_0_i_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="6" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_016_0_i/8 "/>
</bind>
</comp>

<comp id="217" class="1005" name="i1_0_i_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="1"/>
<pin id="219" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_i (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="i1_0_i_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="2" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_i/8 "/>
</bind>
</comp>

<comp id="228" class="1005" name="p_016_0_i_be_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="1"/>
<pin id="230" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_016_0_i_be (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_016_0_i_be_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="6" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_016_0_i_be/9 "/>
</bind>
</comp>

<comp id="241" class="1005" name="val_assign_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="val_assign_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/10 "/>
</bind>
</comp>

<comp id="253" class="1005" name="min_sum_0_i_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_sum_0_i (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="min_sum_0_i_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="9" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_sum_0_i/10 "/>
</bind>
</comp>

<comp id="265" class="1005" name="result_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="1"/>
<pin id="267" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="result (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="result_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="1" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result/10 "/>
</bind>
</comp>

<comp id="276" class="1005" name="min_sum_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="1"/>
<pin id="278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="min_sum (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="min_sum_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="8" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_sum/11 "/>
</bind>
</comp>

<comp id="288" class="1005" name="j_0_i_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="1"/>
<pin id="290" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="j_0_i_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="2" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/11 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln58_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="4" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="i_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln321_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="0"/>
<pin id="317" dir="0" index="1" bw="4" slack="0"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sub_ln321_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="0" index="1" bw="4" slack="0"/>
<pin id="326" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln321/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln59_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="0"/>
<pin id="331" dir="0" index="1" bw="2" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="k_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln321_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="0"/>
<pin id="343" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_1/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln321_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="1"/>
<pin id="347" dir="0" index="1" bw="2" slack="0"/>
<pin id="348" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sext_ln321_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="6" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln321/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln63_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="11" slack="0"/>
<pin id="357" dir="0" index="1" bw="11" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="i_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln64_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="11" slack="0"/>
<pin id="369" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln64_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="15" slack="0"/>
<pin id="373" dir="0" index="1" bw="12" slack="0"/>
<pin id="374" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln64_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="0" index="1" bw="4" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="j_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln66_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="15" slack="0"/>
<pin id="391" dir="0" index="1" bw="11" slack="1"/>
<pin id="392" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln66_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="15" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_1/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln66_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="1"/>
<pin id="401" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_3_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="0"/>
<pin id="405" dir="0" index="1" bw="4" slack="1"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sub_ln887_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="6" slack="0"/>
<pin id="413" dir="0" index="1" bw="4" slack="0"/>
<pin id="414" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln887/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln66_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="48" slack="0"/>
<pin id="419" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_2/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="ret_V_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="49" slack="0"/>
<pin id="423" dir="0" index="1" bw="49" slack="4"/>
<pin id="424" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln101_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="icmp_ln96_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="0"/>
<pin id="432" dir="0" index="1" bw="6" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="i_3_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_Result_s_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="49" slack="1"/>
<pin id="445" dir="0" index="2" bw="6" slack="0"/>
<pin id="446" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln700_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="dist_V_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="6" slack="0"/>
<pin id="456" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dist_V/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln106_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="0"/>
<pin id="461" dir="0" index="1" bw="2" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="i_4_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="2" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/8 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln887_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="2" slack="0"/>
<pin id="473" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln887/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln887_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="2"/>
<pin id="477" dir="0" index="1" bw="2" slack="0"/>
<pin id="478" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln887/8 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sext_ln887_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln887/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln887_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="1"/>
<pin id="487" dir="0" index="1" bw="6" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/9 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln156_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156/10 "/>
</bind>
</comp>

<comp id="495" class="1004" name="icmp_ln139_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="0"/>
<pin id="497" dir="0" index="1" bw="4" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/10 "/>
</bind>
</comp>

<comp id="501" class="1004" name="i_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/10 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln544_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="0"/>
<pin id="509" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/10 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="6" slack="0"/>
<pin id="513" dir="0" index="1" bw="4" slack="0"/>
<pin id="514" dir="0" index="2" bw="1" slack="0"/>
<pin id="515" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sub_ln544_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="0"/>
<pin id="521" dir="0" index="1" bw="4" slack="0"/>
<pin id="522" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln544/10 "/>
</bind>
</comp>

<comp id="525" class="1004" name="trunc_ln301_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln301/10 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln148_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="2" slack="0"/>
<pin id="531" dir="0" index="1" bw="2" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/11 "/>
</bind>
</comp>

<comp id="535" class="1004" name="j_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="2" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/11 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln544_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2" slack="0"/>
<pin id="543" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/11 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln544_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="6" slack="1"/>
<pin id="547" dir="0" index="1" bw="2" slack="0"/>
<pin id="548" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln544/11 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sext_ln544_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="6" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln544/11 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln155_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="0"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155/11 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln154_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="1"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/11 "/>
</bind>
</comp>

<comp id="565" class="1004" name="select_ln154_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="1"/>
<pin id="568" dir="0" index="2" bw="32" slack="1"/>
<pin id="569" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154/11 "/>
</bind>
</comp>

<comp id="572" class="1004" name="select_ln154_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="0" index="2" bw="32" slack="1"/>
<pin id="576" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154_1/11 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln149_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="6" slack="0"/>
<pin id="582" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln149/12 "/>
</bind>
</comp>

<comp id="584" class="1004" name="distance_sum_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="1"/>
<pin id="586" dir="0" index="1" bw="6" slack="0"/>
<pin id="587" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="distance_sum/12 "/>
</bind>
</comp>

<comp id="590" class="1005" name="input_V_read_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="49" slack="4"/>
<pin id="592" dir="1" index="1" bw="49" slack="4"/>
</pin_list>
<bind>
<opset="input_V_read "/>
</bind>
</comp>

<comp id="598" class="1005" name="i_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="0"/>
<pin id="600" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="603" class="1005" name="sub_ln321_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="6" slack="1"/>
<pin id="605" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln321 "/>
</bind>
</comp>

<comp id="611" class="1005" name="k_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="2" slack="0"/>
<pin id="613" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="619" class="1005" name="i_1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="11" slack="0"/>
<pin id="621" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="zext_ln64_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="15" slack="1"/>
<pin id="626" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln64 "/>
</bind>
</comp>

<comp id="629" class="1005" name="add_ln64_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="15" slack="0"/>
<pin id="631" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln64 "/>
</bind>
</comp>

<comp id="637" class="1005" name="j_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="4" slack="0"/>
<pin id="639" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="642" class="1005" name="training_data_V_addr_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="15" slack="1"/>
<pin id="644" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="sub_ln887_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="6" slack="2"/>
<pin id="649" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln887 "/>
</bind>
</comp>

<comp id="652" class="1005" name="ret_V_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="49" slack="1"/>
<pin id="654" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="660" class="1005" name="i_3_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="6" slack="0"/>
<pin id="662" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="665" class="1005" name="dist_V_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="6" slack="0"/>
<pin id="667" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="dist_V "/>
</bind>
</comp>

<comp id="673" class="1005" name="i_4_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="0"/>
<pin id="675" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="678" class="1005" name="knn_set_V_addr_2_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="5" slack="1"/>
<pin id="680" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="knn_set_V_addr_2 "/>
</bind>
</comp>

<comp id="686" class="1005" name="zext_ln156_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln156 "/>
</bind>
</comp>

<comp id="694" class="1005" name="i_2_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="4" slack="0"/>
<pin id="696" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="699" class="1005" name="sub_ln544_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="6" slack="1"/>
<pin id="701" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln544 "/>
</bind>
</comp>

<comp id="707" class="1005" name="j_1_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="2" slack="0"/>
<pin id="709" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="712" class="1005" name="knn_set_V_addr_1_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="5" slack="1"/>
<pin id="714" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="knn_set_V_addr_1 "/>
</bind>
</comp>

<comp id="717" class="1005" name="select_ln154_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln154 "/>
</bind>
</comp>

<comp id="722" class="1005" name="select_ln154_1_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln154_1 "/>
</bind>
</comp>

<comp id="727" class="1005" name="distance_sum_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="1"/>
<pin id="729" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="distance_sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="112" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="119" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="163" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="215"><net_src comp="182" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="209" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="228" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="238"><net_src comp="92" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="205" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="240"><net_src comp="232" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="244"><net_src comp="66" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="256"><net_src comp="68" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="264"><net_src comp="257" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="268"><net_src comp="8" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="279"><net_src comp="72" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="280" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="291"><net_src comp="20" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="130" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="10" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="130" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="16" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="130" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="18" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="130" pin="4"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="20" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="327"><net_src comp="315" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="311" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="141" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="22" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="141" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="26" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="141" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="345" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="359"><net_src comp="152" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="34" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="152" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="38" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="152" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="175" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="48" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="163" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="10" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="163" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="16" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="175" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="402"><net_src comp="159" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="18" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="159" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="20" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="403" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="399" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="106" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="198" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="198" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="56" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="198" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="60" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="62" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="426" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="452"><net_src comp="442" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="186" pin="4"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="221" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="22" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="221" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="26" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="221" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="475" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="489"><net_src comp="205" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="92" pin="3"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="269" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="269" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="10" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="269" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="16" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="269" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="516"><net_src comp="18" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="269" pin="4"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="20" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="523"><net_src comp="511" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="507" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="245" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="292" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="22" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="292" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="26" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="292" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="541" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="545" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="558"><net_src comp="280" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="253" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="570"><net_src comp="559" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="241" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="577"><net_src comp="559" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="555" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="253" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="583"><net_src comp="92" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="276" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="580" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="80" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="601"><net_src comp="305" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="606"><net_src comp="323" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="614"><net_src comp="335" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="622"><net_src comp="361" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="627"><net_src comp="367" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="632"><net_src comp="371" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="640"><net_src comp="383" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="645"><net_src comp="99" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="650"><net_src comp="411" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="655"><net_src comp="421" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="663"><net_src comp="436" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="668"><net_src comp="453" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="676"><net_src comp="465" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="681"><net_src comp="112" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="689"><net_src comp="491" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="697"><net_src comp="501" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="702"><net_src comp="519" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="710"><net_src comp="535" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="715"><net_src comp="119" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="720"><net_src comp="565" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="725"><net_src comp="572" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="730"><net_src comp="584" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="280" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: training_data_V | {}
 - Input state : 
	Port: digitrec : input_V | {1 }
	Port: digitrec : training_data_V | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln58 : 1
		i : 1
		br_ln58 : 2
		zext_ln321 : 1
		tmp_1 : 1
		sub_ln321 : 2
	State 3
		icmp_ln59 : 1
		k : 1
		br_ln59 : 2
		zext_ln321_1 : 1
		add_ln321 : 2
		sext_ln321 : 3
		knn_set_V_addr : 4
		store_ln61 : 5
	State 4
		icmp_ln63 : 1
		i_1 : 1
		br_ln63 : 2
		zext_ln64 : 1
	State 5
		add_ln64 : 1
		icmp_ln64 : 1
		j : 1
		br_ln64 : 2
		add_ln66 : 1
		zext_ln66_1 : 2
		training_data_V_addr : 3
		training_instance_V : 4
	State 6
		sub_ln887 : 1
		zext_ln66_2 : 1
		ret_V : 2
	State 7
		zext_ln101 : 1
		icmp_ln96 : 1
		i_3 : 1
		br_ln96 : 2
		p_Result_s : 2
		zext_ln700 : 3
		dist_V : 4
	State 8
		icmp_ln106 : 1
		i_4 : 1
		br_ln106 : 2
		zext_ln887 : 1
		add_ln887 : 2
		sext_ln887 : 3
		knn_set_V_addr_2 : 4
		temp_V : 5
	State 9
		icmp_ln887 : 1
		br_ln107 : 2
		p_016_0_i_be : 3
	State 10
		zext_ln156 : 1
		icmp_ln139 : 1
		i_2 : 1
		br_ln139 : 2
		zext_ln544 : 1
		tmp_2 : 1
		sub_ln544 : 2
		trunc_ln301 : 1
		ret_ln73 : 2
	State 11
		icmp_ln148 : 1
		j_1 : 1
		br_ln148 : 2
		zext_ln544_1 : 1
		add_ln544 : 2
		sext_ln544 : 3
		knn_set_V_addr_1 : 4
		knn_set_V_load : 5
		zext_ln155 : 1
		icmp_ln154 : 2
		select_ln154 : 3
		select_ln154_1 : 3
	State 12
		zext_ln149 : 1
		distance_sum : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |         i_fu_305        |    0    |    13   |
|          |         k_fu_335        |    0    |    10   |
|          |     add_ln321_fu_345    |    0    |    15   |
|          |        i_1_fu_361       |    0    |    13   |
|          |     add_ln64_fu_371     |    0    |    21   |
|          |         j_fu_383        |    0    |    13   |
|          |     add_ln66_fu_389     |    0    |    21   |
|    add   |        i_3_fu_436       |    0    |    15   |
|          |      dist_V_fu_453      |    0    |    15   |
|          |        i_4_fu_465       |    0    |    10   |
|          |     add_ln887_fu_475    |    0    |    15   |
|          |        i_2_fu_501       |    0    |    13   |
|          |        j_1_fu_535       |    0    |    10   |
|          |     add_ln544_fu_545    |    0    |    15   |
|          |   distance_sum_fu_584   |    0    |    15   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln58_fu_299    |    0    |    9    |
|          |     icmp_ln59_fu_329    |    0    |    8    |
|          |     icmp_ln63_fu_355    |    0    |    13   |
|          |     icmp_ln64_fu_377    |    0    |    9    |
|   icmp   |     icmp_ln96_fu_430    |    0    |    11   |
|          |    icmp_ln106_fu_459    |    0    |    8    |
|          |    icmp_ln887_fu_485    |    0    |    11   |
|          |    icmp_ln139_fu_495    |    0    |    9    |
|          |    icmp_ln148_fu_529    |    0    |    8    |
|          |    icmp_ln154_fu_559    |    0    |    18   |
|----------|-------------------------|---------|---------|
|  select  |   select_ln154_fu_565   |    0    |    32   |
|          |  select_ln154_1_fu_572  |    0    |    32   |
|----------|-------------------------|---------|---------|
|    xor   |       ret_V_fu_421      |    0    |    49   |
|----------|-------------------------|---------|---------|
|          |     sub_ln321_fu_323    |    0    |    15   |
|    sub   |     sub_ln887_fu_411    |    0    |    15   |
|          |     sub_ln544_fu_519    |    0    |    15   |
|----------|-------------------------|---------|---------|
|   read   | input_V_read_read_fu_80 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln321_fu_311    |    0    |    0    |
|          |   zext_ln321_1_fu_341   |    0    |    0    |
|          |     zext_ln64_fu_367    |    0    |    0    |
|          |    zext_ln66_1_fu_394   |    0    |    0    |
|          |     zext_ln66_fu_399    |    0    |    0    |
|          |    zext_ln66_2_fu_417   |    0    |    0    |
|   zext   |    zext_ln101_fu_426    |    0    |    0    |
|          |    zext_ln700_fu_449    |    0    |    0    |
|          |    zext_ln887_fu_471    |    0    |    0    |
|          |    zext_ln156_fu_491    |    0    |    0    |
|          |    zext_ln544_fu_507    |    0    |    0    |
|          |   zext_ln544_1_fu_541   |    0    |    0    |
|          |    zext_ln155_fu_555    |    0    |    0    |
|          |    zext_ln149_fu_580    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       tmp_1_fu_315      |    0    |    0    |
|bitconcatenate|       tmp_3_fu_403      |    0    |    0    |
|          |       tmp_2_fu_511      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    sext_ln321_fu_350    |    0    |    0    |
|   sext   |    sext_ln887_fu_480    |    0    |    0    |
|          |    sext_ln544_fu_550    |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|    p_Result_s_fu_442    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln301_fu_525   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   476   |
|----------|-------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|knn_set_V|    0   |   12   |    3   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |   12   |    3   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln64_reg_629      |   15   |
|     bvh_d_index_reg_194    |    6   |
|   curr_distance_V_reg_182  |    6   |
|       dist_V_reg_665       |    6   |
|    distance_sum_reg_727    |    8   |
|       i1_0_i_reg_217       |    2   |
|        i4_0_reg_148        |   11   |
|         i_0_reg_126        |    4   |
|         i_1_reg_619        |   11   |
|         i_2_reg_694        |    4   |
|         i_3_reg_660        |    6   |
|         i_4_reg_673        |    2   |
|          i_reg_598         |    4   |
|    input_V_read_reg_590    |   49   |
|        j_0_i_reg_288       |    2   |
|         j_0_reg_159        |    4   |
|         j_1_reg_707        |    2   |
|          j_reg_637         |    4   |
|         k_0_reg_137        |    2   |
|          k_reg_611         |    2   |
|  knn_set_V_addr_1_reg_712  |    5   |
|  knn_set_V_addr_2_reg_678  |    5   |
|     min_sum_0_i_reg_253    |   32   |
|       min_sum_reg_276      |    8   |
|    p_016_0_i_be_reg_228    |    6   |
|      p_016_0_i_reg_205     |    6   |
|       phi_mul_reg_171      |   15   |
|       result_reg_265       |    4   |
|        ret_V_reg_652       |   49   |
|   select_ln154_1_reg_722   |   32   |
|    select_ln154_reg_717    |   32   |
|      sub_ln321_reg_603     |    6   |
|      sub_ln544_reg_699     |    6   |
|      sub_ln887_reg_647     |    6   |
|training_data_V_addr_reg_642|   15   |
|     val_assign_reg_241     |   32   |
|     zext_ln156_reg_686     |   32   |
|      zext_ln64_reg_624     |   15   |
+----------------------------+--------+
|            Total           |   456  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_92    |  p0  |   5  |   5  |   25   ||    27   |
|     grp_access_fu_92    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_106    |  p0  |   2  |  15  |   30   ||    9    |
|       j_0_reg_159       |  p0  |   2  |   4  |    8   ||    9    |
| curr_distance_V_reg_182 |  p0  |   2  |   6  |   12   ||    9    |
|    val_assign_reg_241   |  p0  |   2  |  32  |   64   ||    9    |
|   min_sum_0_i_reg_253   |  p0  |   2  |  32  |   64   ||    9    |
|     min_sum_reg_276     |  p0  |   2  |   8  |   16   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   231  || 14.2893 ||    90   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   476  |    -   |
|   Memory  |    0   |    -   |   12   |    3   |    0   |
|Multiplexer|    -   |   14   |    -   |   90   |    -   |
|  Register |    -   |    -   |   456  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   14   |   468  |   569  |    0   |
+-----------+--------+--------+--------+--------+--------+
