[
  {
    "title": "SystemVerilog ALU Design and Verification with RISC-V ISA",
    "slug": "alu-design-verification",
    "description": "Designed a SystemVerilog Arithmetic Logic Unit (ALU) implementing a RISC-V\u2013style RV32I instruction set architecture (ISA) including ADD, SUB, AND, OR, XOR, and SLT similar to ALU operations used in modern RISC-V decoders.",
    "fullDescription": [
      "Designed a SystemVerilog Arithmetic Logic Unit (ALU) implementing a RISC-V",
      "Utilized RISC-V instruction set architecture (ISA) including ADD, SUB, AND, OR, XOR, and SLT similar to ALU operations used in modern RISC-V decoders.",
      "Programmed a SystemVerilog UVM testbench to verify operations and edge cases, such as zero, overflow, and signed arithmetic in digital logic.",
      "Created reusable UVM components (driver, monitor, scoreboard, sequences) to apply randomized and directed stimuli for exhaustive functional coverage.",
      "Executed full RTL–to–UVM simulation flow in Questa (vlog → vopt → vsim), achieving a clean compile (0 errors), passing all 205 directed and randomized UVM tests, and reaching 89.6% functional coverage—demonstrating ISA-accurate ALU behavior and verification completeness."
    ],
    "techStack": ["SystemVerilog","UVM","RTL","Functional Verification","Constrained Randomization","Test Coverage"],
    "tags": ["Machine Learning","Cloud Computing","Data Engineering","AWS"],
    "year": "2025",
    "image": "images/alutake.png",
    "images": [],
    "githubUrl": "",
    "liveUrl": "",
    "challenges": "Ensuring the covergroups would capture all possible outputs from the bins while maintaining efficient simulation times.",
    "learnings": "Gained proficiency in SystemVerilog UVM methodologies, constrained random verification techniques, and the importance of comprehensive functional coverage in hardware design verification.",
    "sourceFiles": [
      {
        "filename": "design.sv",
        "language": "systemverilog",
        "path": "source-code/alu-design-verification/design.sv"
      },
      {
        "filename": "testbench.sv",
        "language": "systemverilog",
        "path": "source-code/alu-design-verification/testbench.sv"
      },
      {
        "filename": "output.sv",
        "language": "systemverilog",
        "path": "source-code/alu-design-verification/output.sv"
      },
      {
        "filename": "alu_interface.sv",
        "language": "systemverilog",
        "path": "source-code/alu-design-verification/alu_interface.sv"
      }
    ]
  },
  {
    "title": "VHDL 4-Bit Calculator with Testbenching and FSM Design on FPGA",
    "slug": "calculator-testbench",
    "description": "Produced and implemented a 4-bit calculator on FPGA using VHDL, supporting addition and accumulator clear (AC) operations with finite state machine (FSM) control logic.",
    "fullDescription": [
      "Produced and implemented a 4-bit calculator on FPGA using VHDL, supporting addition and accumulator clear (AC) operations with finite state machine (FSM) control logic.",
      "Architected modular RTL components including datapath (adder, 8-bit padding), FSM control circuit, and a register module interfaced via pushbuttons and slide switches.",
      "Created a comprehensive VHDL testbench to verify functional correctness of “Add” and “AC” operations, including state transitions and output waveform validation.",
      "Utilized Xilinx Vivado for simulation and synthesis; performed waveform analysis to debug and verify internal states using testbench stimulus and scope probing."
    ],
    "techStack": ["VHDL","FPGA","Vivado","Finite State Machine","Testbenching"],
    "tags": ["Data Engineering","Cloud Computing","Data Visualization","AWS"],
    "year": "2025",
    "image": "images/Lab_5_Portfolio.png",
    "images": [],
    "githubUrl": "",
    "liveUrl": "",
    "challenges": "Debugging state transitions in the FSM to ensure correct operation sequencing and timing under various input conditions.",
    "learnings": "Enhanced skills in VHDL coding for FPGA applications, FSM design principles, and the importance of thorough testbenching for validating digital logic designs.",
    "sourceFiles": [
      {
        "filename": "calc.vhd",
        "language": "vhdl",
        "path": "source-code/VHDL_Calc/calc.vhd"
      },
      {
        "filename": "reg.vhd",
        "language": "vhdl",
        "path": "source-code/VHDL_Calc/reg.vhd"
      },
      {
        "filename": "testbench.vhd",
        "language": "vhdl",
        "path": "source-code/VHDL_Calc/testbench.vhd"
      },
      {
        "filename": "constraint.xdc",
        "language": "xdc",
        "path": "source-code/VHDL_Calc/constraint.xdc"
      },
      {
        "filename": "waveform.png",
        "language": "image",
        "path": "source-code/VHDL_Calc/waveform.png"
      }
    ]
  },
  {
    "title": "Interactive Embedded Prop: Motion-Activated Detonator",
    "slug": "pcb-embedded",
    "description": "Fabricated an interactive detonator prop that combines embedded systems, 3D design, and software engineering through the use of a custom designed PCB along with experience in designing and prototyping.",
    "fullDescription": [
      "Prototyped a motion-activated detonator prop on a custom PCB.",
      "Integrated sensors, LEDs, and a DFPlayer Mini audio module directly on the board.",
      "Blended embedded firmware, enclosure design, and iterative fabrication workflows."
    ],
    "techStack": ["PCB Design","Embedded","Digital Logic","UART","Full Stack Development"],
    "tags": ["Data Engineering","Cloud Computing","Data Analytics","Azure"],
    "year": "2025",
    "image": "images/pcbimage.png",
    "images": [],
    "githubUrl": "",
    "liveUrl": "",
    "challenges": "Designing a compact PCB layout that accommodated all components while ensuring reliable connections and minimizing noise interference.",
    "learnings": "Gained hands-on experience in PCB design and fabrication, embedded systems programming, and the importance of iterative prototyping in product development.",
    "sourceFiles": [
      {
        "filename": "Design_PCB.png",
        "language": "image",
        "path": "source-code/pcb-embedded/Design_PCB.png"
      },
      {
        "filename": "Components_PCB.png",
        "language": "image",
        "path": "source-code/pcb-embedded/Components_PCB.png"
      },
      {
        "filename": "First_Revision_PCB.png",
        "language": "image",
        "path": "source-code/pcb-embedded/First_Revision_PCB.png"
      },
      {
        "filename": "Code_PCB.png",
        "language": "image",
        "path": "source-code/pcb-embedded/Code_PCB.png"
      },
      {
        "filename": "Final_Product_PCB.png",
        "language": "image",
        "path": "source-code/pcb-embedded/Final_Product_PCB.png"
      }
    ]
  }
]
