{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619670606078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619670606082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 29 00:30:05 2021 " "Processing started: Thu Apr 29 00:30:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619670606082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670606082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tiny_risc_v -c tiny_risc_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off tiny_risc_v -c tiny_risc_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670606082 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619670606365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619670606365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_parser.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_parser.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_parser " "Found entity 1: instruction_parser" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619670612167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612167 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tiny_risc_v.v(127) " "Verilog HDL information at tiny_risc_v.v(127): always construct contains both blocking and non-blocking assignments" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 127 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1619670612169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START tiny_risc_v.v(4) " "Verilog HDL Declaration information at tiny_risc_v.v(4): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619670612169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE tiny_risc_v.v(5) " "Verilog HDL Declaration information at tiny_risc_v.v(5): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619670612169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_risc_v.v 1 1 " "Found 1 design units, including 1 entities, in source file tiny_risc_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 tiny_risc_v " "Found entity 1: tiny_risc_v" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619670612170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619670612171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619670612172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619670612174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619670612175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions.v 1 1 " "Found 1 design units, including 1 entities, in source file instructions.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructions " "Found entity 1: instructions" {  } { { "instructions.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instructions.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619670612176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tiny_risc_v " "Elaborating entity \"tiny_risc_v\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619670612218 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tiny_risc_v.v(92) " "Verilog HDL Case Statement warning at tiny_risc_v.v(92): incomplete case statement has no default case item" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 92 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1619670612220 "|tiny_risc_v"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS tiny_risc_v.v(92) " "Verilog HDL Always Construct warning at tiny_risc_v.v(92): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619670612220 "|tiny_risc_v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tiny_risc_v.v(167) " "Verilog HDL assignment warning at tiny_risc_v.v(167): truncated value with size 32 to match size of target (1)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619670612221 "|tiny_risc_v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tiny_risc_v.v(328) " "Verilog HDL assignment warning at tiny_risc_v.v(328): truncated value with size 32 to match size of target (1)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619670612221 "|tiny_risc_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[0\] tiny_risc_v.v(92) " "Inferred latch for \"NS\[0\]\" at tiny_risc_v.v(92)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612229 "|tiny_risc_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[1\] tiny_risc_v.v(92) " "Inferred latch for \"NS\[1\]\" at tiny_risc_v.v(92)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612229 "|tiny_risc_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[2\] tiny_risc_v.v(92) " "Inferred latch for \"NS\[2\]\" at tiny_risc_v.v(92)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612229 "|tiny_risc_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[3\] tiny_risc_v.v(92) " "Inferred latch for \"NS\[3\]\" at tiny_risc_v.v(92)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612229 "|tiny_risc_v"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructions instructions:instruction_from_memory " "Elaborating entity \"instructions\" for hierarchy \"instructions:instruction_from_memory\"" {  } { { "tiny_risc_v.v" "instruction_from_memory" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619670612258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructions:instruction_from_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructions:instruction_from_memory\|altsyncram:altsyncram_component\"" {  } { { "instructions.v" "altsyncram_component" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instructions.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619670612287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructions:instruction_from_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructions:instruction_from_memory\|altsyncram:altsyncram_component\"" {  } { { "instructions.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instructions.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619670612288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructions:instruction_from_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructions:instruction_from_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670612288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670612288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructions_init.mif " "Parameter \"init_file\" = \"instructions_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670612288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670612288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670612288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670612288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670612288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670612288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670612288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670612288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670612288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670612288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670612288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670612288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670612288 ""}  } { { "instructions.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instructions.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619670612288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qej1 " "Found entity 1: altsyncram_qej1" {  } { { "db/altsyncram_qej1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/db/altsyncram_qej1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619670612334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qej1 instructions:instruction_from_memory\|altsyncram:altsyncram_component\|altsyncram_qej1:auto_generated " "Elaborating entity \"altsyncram_qej1\" for hierarchy \"instructions:instruction_from_memory\|altsyncram:altsyncram_component\|altsyncram_qej1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619670612334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_parser instruction_parser:iparse " "Elaborating entity \"instruction_parser\" for hierarchy \"instruction_parser:iparse\"" {  } { { "tiny_risc_v.v" "iparse" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619670612337 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "funct7 instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"funct7\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619670612338 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s2 instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"s2\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619670612338 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s1 instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"s1\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619670612338 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "de instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"de\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619670612338 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i7 instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"i7\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619670612338 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i5 instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"i5\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619670612338 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i12 instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"i12\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619670612338 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619670612338 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[0\] instruction_parser.v(47) " "Inferred latch for \"de\[0\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612338 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[1\] instruction_parser.v(47) " "Inferred latch for \"de\[1\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612338 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[2\] instruction_parser.v(47) " "Inferred latch for \"de\[2\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612338 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[3\] instruction_parser.v(47) " "Inferred latch for \"de\[3\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612338 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[4\] instruction_parser.v(47) " "Inferred latch for \"de\[4\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612338 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] instruction_parser.v(47) " "Inferred latch for \"address\[0\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612338 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] instruction_parser.v(47) " "Inferred latch for \"address\[1\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612338 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] instruction_parser.v(47) " "Inferred latch for \"address\[2\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] instruction_parser.v(47) " "Inferred latch for \"address\[3\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] instruction_parser.v(47) " "Inferred latch for \"address\[4\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] instruction_parser.v(47) " "Inferred latch for \"address\[5\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] instruction_parser.v(47) " "Inferred latch for \"address\[6\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] instruction_parser.v(47) " "Inferred latch for \"address\[7\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] instruction_parser.v(47) " "Inferred latch for \"address\[8\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] instruction_parser.v(47) " "Inferred latch for \"address\[9\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] instruction_parser.v(47) " "Inferred latch for \"address\[10\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] instruction_parser.v(47) " "Inferred latch for \"address\[11\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[12\] instruction_parser.v(47) " "Inferred latch for \"address\[12\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[13\] instruction_parser.v(47) " "Inferred latch for \"address\[13\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[14\] instruction_parser.v(47) " "Inferred latch for \"address\[14\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[15\] instruction_parser.v(47) " "Inferred latch for \"address\[15\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[16\] instruction_parser.v(47) " "Inferred latch for \"address\[16\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[17\] instruction_parser.v(47) " "Inferred latch for \"address\[17\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[18\] instruction_parser.v(47) " "Inferred latch for \"address\[18\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[19\] instruction_parser.v(47) " "Inferred latch for \"address\[19\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[0\] instruction_parser.v(40) " "Inferred latch for \"i5\[0\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[1\] instruction_parser.v(40) " "Inferred latch for \"i5\[1\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[2\] instruction_parser.v(40) " "Inferred latch for \"i5\[2\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[3\] instruction_parser.v(40) " "Inferred latch for \"i5\[3\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[4\] instruction_parser.v(40) " "Inferred latch for \"i5\[4\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[0\] instruction_parser.v(40) " "Inferred latch for \"s1\[0\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[1\] instruction_parser.v(40) " "Inferred latch for \"s1\[1\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[2\] instruction_parser.v(40) " "Inferred latch for \"s1\[2\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[3\] instruction_parser.v(40) " "Inferred latch for \"s1\[3\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[4\] instruction_parser.v(40) " "Inferred latch for \"s1\[4\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[0\] instruction_parser.v(40) " "Inferred latch for \"s2\[0\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[1\] instruction_parser.v(40) " "Inferred latch for \"s2\[1\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[2\] instruction_parser.v(40) " "Inferred latch for \"s2\[2\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[3\] instruction_parser.v(40) " "Inferred latch for \"s2\[3\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[4\] instruction_parser.v(40) " "Inferred latch for \"s2\[4\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[0\] instruction_parser.v(40) " "Inferred latch for \"i7\[0\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612339 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[1\] instruction_parser.v(40) " "Inferred latch for \"i7\[1\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[2\] instruction_parser.v(40) " "Inferred latch for \"i7\[2\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[3\] instruction_parser.v(40) " "Inferred latch for \"i7\[3\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[4\] instruction_parser.v(40) " "Inferred latch for \"i7\[4\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[5\] instruction_parser.v(40) " "Inferred latch for \"i7\[5\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[6\] instruction_parser.v(40) " "Inferred latch for \"i7\[6\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[0\] instruction_parser.v(34) " "Inferred latch for \"i12\[0\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[1\] instruction_parser.v(34) " "Inferred latch for \"i12\[1\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[2\] instruction_parser.v(34) " "Inferred latch for \"i12\[2\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[3\] instruction_parser.v(34) " "Inferred latch for \"i12\[3\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[4\] instruction_parser.v(34) " "Inferred latch for \"i12\[4\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[5\] instruction_parser.v(34) " "Inferred latch for \"i12\[5\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[6\] instruction_parser.v(34) " "Inferred latch for \"i12\[6\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[7\] instruction_parser.v(34) " "Inferred latch for \"i12\[7\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[8\] instruction_parser.v(34) " "Inferred latch for \"i12\[8\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[9\] instruction_parser.v(34) " "Inferred latch for \"i12\[9\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[10\] instruction_parser.v(34) " "Inferred latch for \"i12\[10\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[11\] instruction_parser.v(34) " "Inferred latch for \"i12\[11\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[0\] instruction_parser.v(20) " "Inferred latch for \"funct7\[0\]\" at instruction_parser.v(20)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[1\] instruction_parser.v(20) " "Inferred latch for \"funct7\[1\]\" at instruction_parser.v(20)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[2\] instruction_parser.v(20) " "Inferred latch for \"funct7\[2\]\" at instruction_parser.v(20)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[3\] instruction_parser.v(20) " "Inferred latch for \"funct7\[3\]\" at instruction_parser.v(20)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[4\] instruction_parser.v(20) " "Inferred latch for \"funct7\[4\]\" at instruction_parser.v(20)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[5\] instruction_parser.v(20) " "Inferred latch for \"funct7\[5\]\" at instruction_parser.v(20)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[6\] instruction_parser.v(20) " "Inferred latch for \"funct7\[6\]\" at instruction_parser.v(20)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612340 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:my_alu " "Elaborating entity \"alu\" for hierarchy \"alu:my_alu\"" {  } { { "tiny_risc_v.v" "my_alu" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619670612341 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(47) " "Verilog HDL Case Statement warning at alu.v(47): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1619670612342 "|tiny_risc_v|alu:my_alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AUIPCim alu.v(36) " "Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable \"AUIPCim\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619670612342 "|tiny_risc_v|alu:my_alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(36) " "Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619670612342 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(36) " "Inferred latch for \"result\[0\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612342 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(36) " "Inferred latch for \"result\[1\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612342 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(36) " "Inferred latch for \"result\[2\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612342 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(36) " "Inferred latch for \"result\[3\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612342 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(36) " "Inferred latch for \"result\[4\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612342 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(36) " "Inferred latch for \"result\[5\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612342 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(36) " "Inferred latch for \"result\[6\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612342 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(36) " "Inferred latch for \"result\[7\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612342 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(36) " "Inferred latch for \"result\[8\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612342 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(36) " "Inferred latch for \"result\[9\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(36) " "Inferred latch for \"result\[10\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(36) " "Inferred latch for \"result\[11\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(36) " "Inferred latch for \"result\[12\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(36) " "Inferred latch for \"result\[13\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(36) " "Inferred latch for \"result\[14\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(36) " "Inferred latch for \"result\[15\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.v(36) " "Inferred latch for \"result\[16\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.v(36) " "Inferred latch for \"result\[17\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.v(36) " "Inferred latch for \"result\[18\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.v(36) " "Inferred latch for \"result\[19\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.v(36) " "Inferred latch for \"result\[20\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.v(36) " "Inferred latch for \"result\[21\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.v(36) " "Inferred latch for \"result\[22\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.v(36) " "Inferred latch for \"result\[23\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.v(36) " "Inferred latch for \"result\[24\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.v(36) " "Inferred latch for \"result\[25\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.v(36) " "Inferred latch for \"result\[26\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.v(36) " "Inferred latch for \"result\[27\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.v(36) " "Inferred latch for \"result\[28\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.v(36) " "Inferred latch for \"result\[29\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.v(36) " "Inferred latch for \"result\[30\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.v(36) " "Inferred latch for \"result\[31\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 "|tiny_risc_v|alu:my_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register " "Elaborating entity \"register_file\" for hierarchy \"register_file:register\"" {  } { { "tiny_risc_v.v" "register" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619670612343 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 32 register_file.v(41) " "Verilog HDL assignment warning at register_file.v(41): truncated value with size 39 to match size of target (32)" {  } { { "register_file.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/register_file.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619670612349 "|tiny_risc_v|register_file:register"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 32 register_file.v(76) " "Verilog HDL assignment warning at register_file.v(76): truncated value with size 39 to match size of target (32)" {  } { { "register_file.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/register_file.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619670612349 "|tiny_risc_v|register_file:register"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 register_file.v(119) " "Verilog HDL assignment warning at register_file.v(119): truncated value with size 32 to match size of target (26)" {  } { { "register_file.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/register_file.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619670612349 "|tiny_risc_v|register_file:register"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:my_alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:my_alu\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619670613389 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1619670613389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:my_alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu:my_alu\|lpm_mult:Mult0\"" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619670613420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:my_alu\|lpm_mult:Mult0 " "Instantiated megafunction \"alu:my_alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670613420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670613420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670613420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670613420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670613420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670613420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670613420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670613420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619670613420 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619670613420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619670613460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670613460 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:my_alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"alu:my_alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 155 -1 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619670613497 "|tiny_risc_v|alu:my_alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:my_alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"alu:my_alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 155 -1 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619670613497 "|tiny_risc_v|alu:my_alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1619670613497 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1619670613497 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1619670613790 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1619670613790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS\[0\]\$latch " "Latch NS\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal S\[2\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613795 ""}  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 92 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS\[1\]\$latch " "Latch NS\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal S\[2\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613795 ""}  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 92 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS\[2\]\$latch " "Latch NS\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal S\[2\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613795 ""}  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 92 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[0\] " "Latch alu:my_alu\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[4\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[4\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613795 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[1\] " "Latch alu:my_alu\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[4\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[4\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613796 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[2\] " "Latch alu:my_alu\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[0\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613796 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[3\] " "Latch alu:my_alu\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[0\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613796 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[4\] " "Latch alu:my_alu\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613796 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[5\] " "Latch alu:my_alu\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[0\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613796 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[6\] " "Latch alu:my_alu\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613796 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[7\] " "Latch alu:my_alu\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[0\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613796 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[8\] " "Latch alu:my_alu\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[0\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613796 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[9\] " "Latch alu:my_alu\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[0\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613796 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[10\] " "Latch alu:my_alu\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[0\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613796 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[11\] " "Latch alu:my_alu\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[0\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613796 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[12\] " "Latch alu:my_alu\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613796 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[13\] " "Latch alu:my_alu\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[0\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613797 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[14\] " "Latch alu:my_alu\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613797 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[15\] " "Latch alu:my_alu\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[0\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613797 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[16\] " "Latch alu:my_alu\|result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[4\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[4\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613797 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[17\] " "Latch alu:my_alu\|result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613797 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[18\] " "Latch alu:my_alu\|result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613797 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[19\] " "Latch alu:my_alu\|result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613797 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[20\] " "Latch alu:my_alu\|result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613797 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[21\] " "Latch alu:my_alu\|result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613797 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[22\] " "Latch alu:my_alu\|result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613797 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[23\] " "Latch alu:my_alu\|result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613797 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[24\] " "Latch alu:my_alu\|result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613797 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[25\] " "Latch alu:my_alu\|result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613797 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[26\] " "Latch alu:my_alu\|result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613797 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[27\] " "Latch alu:my_alu\|result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613798 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[28\] " "Latch alu:my_alu\|result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613798 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[29\] " "Latch alu:my_alu\|result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613798 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[30\] " "Latch alu:my_alu\|result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[4\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[4\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613798 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[31\] " "Latch alu:my_alu\|result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[4\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[4\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613798 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:iparse\|i5\[0\] " "Latch instruction_parser:iparse\|i5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[6\] " "Ports D and ENA on the latch are fed by the same signal instruction\[6\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613798 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:iparse\|i5\[1\] " "Latch instruction_parser:iparse\|i5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[6\] " "Ports D and ENA on the latch are fed by the same signal instruction\[6\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613798 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:iparse\|i5\[2\] " "Latch instruction_parser:iparse\|i5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[6\] " "Ports D and ENA on the latch are fed by the same signal instruction\[6\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613798 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:iparse\|i5\[3\] " "Latch instruction_parser:iparse\|i5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[6\] " "Ports D and ENA on the latch are fed by the same signal instruction\[6\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613798 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:iparse\|i5\[4\] " "Latch instruction_parser:iparse\|i5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[6\] " "Ports D and ENA on the latch are fed by the same signal instruction\[6\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619670613798 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619670613798 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1619670613810 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1619670613810 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S\[3\] GND " "Pin \"S\[3\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619670614474 "|tiny_risc_v|S[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NS\[3\] GND " "Pin \"NS\[3\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619670614474 "|tiny_risc_v|NS[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1619670614474 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619670614618 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/output_files/tiny_risc_v.map.smsg " "Generated suppressed messages file C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/output_files/tiny_risc_v.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670619583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619670619774 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619670619774 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3759 " "Implemented 3759 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619670619972 ""} { "Info" "ICUT_CUT_TM_OPINS" "231 " "Implemented 231 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619670619972 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3487 " "Implemented 3487 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619670619972 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1619670619972 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1619670619972 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619670619972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619670619999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 29 00:30:19 2021 " "Processing ended: Thu Apr 29 00:30:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619670619999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619670619999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619670619999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619670619999 ""}
