orientation,row,col,pin_num_in_cell,port_name,mapped_pin,GPIO_type,Associated Clock,Clock Edge
TOP,7,1,0,gfpga_pad_pinput_A2F[0],TOP_0_IN[0],in,clk,rising
TOP,7,1,1,gfpga_pad_pinput_A2F[1],TOP_0_IN[1],in,clk,rising
TOP,7,1,2,gfpga_pad_pinput_A2F[2],TOP_0_IN[2],in,clk,rising
TOP,7,1,3,gfpga_pad_pinput_A2F[3],TOP_0_IN[3],in,clk,rising
TOP,7,1,4,gfpga_pad_pinput_A2F[4],TOP_0_IN[4],in,clk,rising
TOP,7,1,5,gfpga_pad_pinput_A2F[5],TOP_0_IN[5],in,clk,rising
TOP,7,1,6,gfpga_pad_poutput_F2A[0],TOP_0_OUT[0],out,clk,rising
TOP,7,1,7,gfpga_pad_poutput_F2A[1],TOP_0_OUT[1],out,clk,rising
TOP,7,1,8,gfpga_pad_poutput_F2A[2],TOP_0_OUT[2],out,clk,rising
TOP,7,1,9,gfpga_pad_poutput_F2A[3],TOP_0_OUT[3],out,clk,rising
TOP,7,1,10,gfpga_pad_poutput_F2A[4],TOP_0_OUT[4],out,clk,rising
TOP,7,1,11,gfpga_pad_poutput_F2A[5],TOP_0_OUT[5],out,clk,rising
TOP,7,2,0,gfpga_pad_pinput_A2F[6],TOP_1_IN[0],in,clk,rising
TOP,7,2,1,gfpga_pad_pinput_A2F[7],TOP_1_IN[1],in,clk,rising
TOP,7,2,2,gfpga_pad_pinput_A2F[8],TOP_1_IN[2],in,clk,rising
TOP,7,2,3,gfpga_pad_pinput_A2F[9],TOP_1_IN[3],in,clk,rising
TOP,7,2,4,gfpga_pad_pinput_A2F[10],TOP_1_IN[4],in,clk,rising
TOP,7,2,5,gfpga_pad_pinput_A2F[11],TOP_1_IN[5],in,clk,rising
TOP,7,2,6,gfpga_pad_poutput_F2A[6],TOP_1_OUT[0],out,clk,rising
TOP,7,2,7,gfpga_pad_poutput_F2A[7],TOP_1_OUT[1],out,clk,rising
TOP,7,2,8,gfpga_pad_poutput_F2A[8],TOP_1_OUT[2],out,clk,rising
TOP,7,2,9,gfpga_pad_poutput_F2A[9],TOP_1_OUT[3],out,clk,rising
TOP,7,2,10,gfpga_pad_poutput_F2A[10],TOP_1_OUT[4],out,clk,rising
TOP,7,2,11,gfpga_pad_poutput_F2A[11],TOP_1_OUT[5],out,clk,rising
TOP,7,3,0,gfpga_pad_pinput_A2F[12],TOP_2_IN[0],in,clk,rising
TOP,7,3,1,gfpga_pad_pinput_A2F[13],TOP_2_IN[1],in,clk,rising
TOP,7,3,2,gfpga_pad_pinput_A2F[14],TOP_2_IN[2],in,clk,rising
TOP,7,3,3,gfpga_pad_pinput_A2F[15],TOP_2_IN[3],in,clk,rising
TOP,7,3,4,gfpga_pad_pinput_A2F[16],TOP_2_IN[4],in,clk,rising
TOP,7,3,5,gfpga_pad_pinput_A2F[17],TOP_2_IN[5],in,clk,rising
TOP,7,3,6,gfpga_pad_poutput_F2A[12],TOP_2_OUT[0],out,clk,rising
TOP,7,3,7,gfpga_pad_poutput_F2A[13],TOP_2_OUT[1],out,clk,rising
TOP,7,3,8,gfpga_pad_poutput_F2A[14],TOP_2_OUT[2],out,clk,rising
TOP,7,3,9,gfpga_pad_poutput_F2A[15],TOP_2_OUT[3],out,clk,rising
TOP,7,3,10,gfpga_pad_poutput_F2A[16],TOP_2_OUT[4],out,clk,rising
TOP,7,3,11,gfpga_pad_poutput_F2A[17],TOP_2_OUT[5],out,clk,rising
TOP,7,4,0,gfpga_pad_pinput_A2F[18],TOP_3_IN[0],in,clk,rising
TOP,7,4,1,gfpga_pad_pinput_A2F[19],TOP_3_IN[1],in,clk,rising
TOP,7,4,2,gfpga_pad_pinput_A2F[20],TOP_3_IN[2],in,clk,rising
TOP,7,4,3,gfpga_pad_pinput_A2F[21],TOP_3_IN[3],in,clk,rising
TOP,7,4,4,gfpga_pad_pinput_A2F[22],TOP_3_IN[4],in,clk,rising
TOP,7,4,5,gfpga_pad_pinput_A2F[23],TOP_3_IN[5],in,clk,rising
TOP,7,4,6,gfpga_pad_poutput_F2A[18],TOP_3_OUT[0],out,clk,rising
TOP,7,4,7,gfpga_pad_poutput_F2A[19],TOP_3_OUT[1],out,clk,rising
TOP,7,4,8,gfpga_pad_poutput_F2A[20],TOP_3_OUT[2],out,clk,rising
TOP,7,4,9,gfpga_pad_poutput_F2A[21],TOP_3_OUT[3],out,clk,rising
TOP,7,4,10,gfpga_pad_poutput_F2A[22],TOP_3_OUT[4],out,clk,rising
TOP,7,4,11,gfpga_pad_poutput_F2A[23],TOP_3_OUT[5],out,clk,rising
TOP,7,5,0,gfpga_pad_pinput_A2F[24],TOP_4_IN[0],in,clk,rising
TOP,7,5,1,gfpga_pad_pinput_A2F[25],TOP_4_IN[1],in,clk,rising
TOP,7,5,2,gfpga_pad_pinput_A2F[26],TOP_4_IN[2],in,clk,rising
TOP,7,5,3,gfpga_pad_pinput_A2F[27],TOP_4_IN[3],in,clk,rising
TOP,7,5,4,gfpga_pad_pinput_A2F[28],TOP_4_IN[4],in,clk,rising
TOP,7,5,5,gfpga_pad_pinput_A2F[29],TOP_4_IN[5],in,clk,rising
TOP,7,5,6,gfpga_pad_poutput_F2A[24],TOP_4_OUT[0],out,clk,rising
TOP,7,5,7,gfpga_pad_poutput_F2A[25],TOP_4_OUT[1],out,clk,rising
TOP,7,5,8,gfpga_pad_poutput_F2A[26],TOP_4_OUT[2],out,clk,rising
TOP,7,5,9,gfpga_pad_poutput_F2A[27],TOP_4_OUT[3],out,clk,rising
TOP,7,5,10,gfpga_pad_poutput_F2A[28],TOP_4_OUT[4],out,clk,rising
TOP,7,5,11,gfpga_pad_poutput_F2A[29],TOP_4_OUT[5],out,clk,rising
RIGHT,1,6,0,gfpga_pad_pinput_A2F[60],RIGHT_0_IN[0],in,clk,rising
RIGHT,1,6,1,gfpga_pad_pinput_A2F[61],RIGHT_0_IN[1],in,clk,rising
RIGHT,1,6,2,gfpga_pad_pinput_A2F[62],RIGHT_0_IN[2],in,clk,rising
RIGHT,1,6,3,gfpga_pad_pinput_A2F[63],RIGHT_0_IN[3],in,clk,rising
RIGHT,1,6,4,gfpga_pad_pinput_A2F[64],RIGHT_0_IN[4],in,clk,rising
RIGHT,1,6,5,gfpga_pad_pinput_A2F[65],RIGHT_0_IN[5],in,clk,rising
RIGHT,1,6,6,gfpga_pad_poutput_F2A[60],RIGHT_0_OUT[0],out,clk,rising
RIGHT,1,6,7,gfpga_pad_poutput_F2A[61],RIGHT_0_OUT[1],out,clk,rising
RIGHT,1,6,8,gfpga_pad_poutput_F2A[62],RIGHT_0_OUT[2],out,clk,rising
RIGHT,1,6,9,gfpga_pad_poutput_F2A[63],RIGHT_0_OUT[3],out,clk,rising
RIGHT,1,6,10,gfpga_pad_poutput_F2A[64],RIGHT_0_OUT[4],out,clk,rising
RIGHT,1,6,11,gfpga_pad_poutput_F2A[65],RIGHT_0_OUT[5],out,clk,rising
RIGHT,2,6,0,gfpga_pad_pinput_A2F[54],RIGHT_1_IN[0],in,clk,rising
RIGHT,2,6,1,gfpga_pad_pinput_A2F[55],RIGHT_1_IN[1],in,clk,rising
RIGHT,2,6,2,gfpga_pad_pinput_A2F[56],RIGHT_1_IN[2],in,clk,rising
RIGHT,2,6,3,gfpga_pad_pinput_A2F[57],RIGHT_1_IN[3],in,clk,rising
RIGHT,2,6,4,gfpga_pad_pinput_A2F[58],RIGHT_1_IN[4],in,clk,rising
RIGHT,2,6,5,gfpga_pad_pinput_A2F[59],RIGHT_1_IN[5],in,clk,rising
RIGHT,2,6,6,gfpga_pad_poutput_F2A[54],RIGHT_1_OUT[0],out,clk,rising
RIGHT,2,6,7,gfpga_pad_poutput_F2A[55],RIGHT_1_OUT[1],out,clk,rising
RIGHT,2,6,8,gfpga_pad_poutput_F2A[56],RIGHT_1_OUT[2],out,clk,rising
RIGHT,2,6,9,gfpga_pad_poutput_F2A[57],RIGHT_1_OUT[3],out,clk,rising
RIGHT,2,6,10,gfpga_pad_poutput_F2A[58],RIGHT_1_OUT[4],out,clk,rising
RIGHT,2,6,11,gfpga_pad_poutput_F2A[59],RIGHT_1_OUT[5],out,clk,rising
RIGHT,3,6,0,gfpga_pad_pinput_A2F[48],RIGHT_2_IN[0],in,clk,rising
RIGHT,3,6,1,gfpga_pad_pinput_A2F[49],RIGHT_2_IN[1],in,clk,rising
RIGHT,3,6,2,gfpga_pad_pinput_A2F[50],RIGHT_2_IN[2],in,clk,rising
RIGHT,3,6,3,gfpga_pad_pinput_A2F[51],RIGHT_2_IN[3],in,clk,rising
RIGHT,3,6,4,gfpga_pad_pinput_A2F[52],RIGHT_2_IN[4],in,clk,rising
RIGHT,3,6,5,gfpga_pad_pinput_A2F[53],RIGHT_2_IN[5],in,clk,rising
RIGHT,3,6,6,gfpga_pad_poutput_F2A[48],RIGHT_2_OUT[0],out,clk,rising
RIGHT,3,6,7,gfpga_pad_poutput_F2A[49],RIGHT_2_OUT[1],out,clk,rising
RIGHT,3,6,8,gfpga_pad_poutput_F2A[50],RIGHT_2_OUT[2],out,clk,rising
RIGHT,3,6,9,gfpga_pad_poutput_F2A[51],RIGHT_2_OUT[3],out,clk,rising
RIGHT,3,6,10,gfpga_pad_poutput_F2A[52],RIGHT_2_OUT[4],out,clk,rising
RIGHT,3,6,11,gfpga_pad_poutput_F2A[53],RIGHT_2_OUT[5],out,clk,rising
RIGHT,4,6,0,gfpga_pad_pinput_A2F[42],RIGHT_3_IN[0],in,clk,rising
RIGHT,4,6,1,gfpga_pad_pinput_A2F[43],RIGHT_3_IN[1],in,clk,rising
RIGHT,4,6,2,gfpga_pad_pinput_A2F[44],RIGHT_3_IN[2],in,clk,rising
RIGHT,4,6,3,gfpga_pad_pinput_A2F[45],RIGHT_3_IN[3],in,clk,rising
RIGHT,4,6,4,gfpga_pad_pinput_A2F[46],RIGHT_3_IN[4],in,clk,rising
RIGHT,4,6,5,gfpga_pad_pinput_A2F[47],RIGHT_3_IN[5],in,clk,rising
RIGHT,4,6,6,gfpga_pad_poutput_F2A[42],RIGHT_3_OUT[0],out,clk,rising
RIGHT,4,6,7,gfpga_pad_poutput_F2A[43],RIGHT_3_OUT[1],out,clk,rising
RIGHT,4,6,8,gfpga_pad_poutput_F2A[44],RIGHT_3_OUT[2],out,clk,rising
RIGHT,4,6,9,gfpga_pad_poutput_F2A[45],RIGHT_3_OUT[3],out,clk,rising
RIGHT,4,6,10,gfpga_pad_poutput_F2A[46],RIGHT_3_OUT[4],out,clk,rising
RIGHT,4,6,11,gfpga_pad_poutput_F2A[47],RIGHT_3_OUT[5],out,clk,rising
RIGHT,5,6,0,gfpga_pad_pinput_A2F[36],RIGHT_4_IN[0],in,clk,rising
RIGHT,5,6,1,gfpga_pad_pinput_A2F[37],RIGHT_4_IN[1],in,clk,rising
RIGHT,5,6,2,gfpga_pad_pinput_A2F[38],RIGHT_4_IN[2],in,clk,rising
RIGHT,5,6,3,gfpga_pad_pinput_A2F[39],RIGHT_4_IN[3],in,clk,rising
RIGHT,5,6,4,gfpga_pad_pinput_A2F[40],RIGHT_4_IN[4],in,clk,rising
RIGHT,5,6,5,gfpga_pad_pinput_A2F[41],RIGHT_4_IN[5],in,clk,rising
RIGHT,5,6,6,gfpga_pad_poutput_F2A[36],RIGHT_4_OUT[0],out,clk,rising
RIGHT,5,6,7,gfpga_pad_poutput_F2A[37],RIGHT_4_OUT[1],out,clk,rising
RIGHT,5,6,8,gfpga_pad_poutput_F2A[38],RIGHT_4_OUT[2],out,clk,rising
RIGHT,5,6,9,gfpga_pad_poutput_F2A[39],RIGHT_4_OUT[3],out,clk,rising
RIGHT,5,6,10,gfpga_pad_poutput_F2A[40],RIGHT_4_OUT[4],out,clk,rising
RIGHT,5,6,11,gfpga_pad_poutput_F2A[41],RIGHT_4_OUT[5],out,clk,rising
RIGHT,6,6,0,gfpga_pad_pinput_A2F[30],RIGHT_5_IN[0],in,clk,rising
RIGHT,6,6,1,gfpga_pad_pinput_A2F[31],RIGHT_5_IN[1],in,clk,rising
RIGHT,6,6,2,gfpga_pad_pinput_A2F[32],RIGHT_5_IN[2],in,clk,rising
RIGHT,6,6,3,gfpga_pad_pinput_A2F[33],RIGHT_5_IN[3],in,clk,rising
RIGHT,6,6,4,gfpga_pad_pinput_A2F[34],RIGHT_5_IN[4],in,clk,rising
RIGHT,6,6,5,gfpga_pad_pinput_A2F[35],RIGHT_5_IN[5],in,clk,rising
RIGHT,6,6,6,gfpga_pad_poutput_F2A[30],RIGHT_5_OUT[0],out,clk,rising
RIGHT,6,6,7,gfpga_pad_poutput_F2A[31],RIGHT_5_OUT[1],out,clk,rising
RIGHT,6,6,8,gfpga_pad_poutput_F2A[32],RIGHT_5_OUT[2],out,clk,rising
RIGHT,6,6,9,gfpga_pad_poutput_F2A[33],RIGHT_5_OUT[3],out,clk,rising
RIGHT,6,6,10,gfpga_pad_poutput_F2A[34],RIGHT_5_OUT[4],out,clk,rising
RIGHT,6,6,11,gfpga_pad_poutput_F2A[35],RIGHT_5_OUT[5],out,clk,rising
BOTTOM,0,1,0,gfpga_pad_pinput_dchain_A2F[4],BOTTOM_0_IN[0],in,clk,rising
BOTTOM,0,1,1,gfpga_pad_pinput_A2F[86],BOTTOM_0_IN[1],in,clk,rising
BOTTOM,0,1,2,gfpga_pad_pinput_A2F[87],BOTTOM_0_IN[2],in,clk,rising
BOTTOM,0,1,3,gfpga_pad_pinput_A2F[88],BOTTOM_0_IN[3],in,clk,rising
BOTTOM,0,1,4,gfpga_pad_pinput_A2F[89],BOTTOM_0_IN[4],in,clk,rising
BOTTOM,0,1,5,gfpga_pad_pinput_A2F[90],BOTTOM_0_IN[5],in,clk,rising
BOTTOM,0,1,6,gfpga_pad_poutput_F2A[90],BOTTOM_0_OUT[0],out,clk,rising
BOTTOM,0,1,7,gfpga_pad_poutput_F2A[91],BOTTOM_0_OUT[1],out,clk,rising
BOTTOM,0,1,8,gfpga_pad_poutput_F2A[92],BOTTOM_0_OUT[2],out,clk,rising
BOTTOM,0,1,9,gfpga_pad_poutput_F2A[93],BOTTOM_0_OUT[3],out,clk,rising
BOTTOM,0,1,10,gfpga_pad_poutput_F2A[94],BOTTOM_0_OUT[4],out,clk,rising
BOTTOM,0,1,11,gfpga_pad_poutput_F2A[95],BOTTOM_0_OUT[5],out,clk,rising
BOTTOM,0,2,0,gfpga_pad_pinput_dchain_A2F[3],BOTTOM_1_IN[0],in,clk,rising
BOTTOM,0,2,1,gfpga_pad_pinput_A2F[81],BOTTOM_1_IN[1],in,clk,rising
BOTTOM,0,2,2,gfpga_pad_pinput_A2F[82],BOTTOM_1_IN[2],in,clk,rising
BOTTOM,0,2,3,gfpga_pad_pinput_A2F[83],BOTTOM_1_IN[3],in,clk,rising
BOTTOM,0,2,4,gfpga_pad_pinput_A2F[84],BOTTOM_1_IN[4],in,clk,rising
BOTTOM,0,2,5,gfpga_pad_pinput_A2F[85],BOTTOM_1_IN[5],in,clk,rising
BOTTOM,0,2,6,gfpga_pad_poutput_F2A[84],BOTTOM_1_OUT[0],out,clk,rising
BOTTOM,0,2,7,gfpga_pad_poutput_F2A[85],BOTTOM_1_OUT[1],out,clk,rising
BOTTOM,0,2,8,gfpga_pad_poutput_F2A[86],BOTTOM_1_OUT[2],out,clk,rising
BOTTOM,0,2,9,gfpga_pad_poutput_F2A[87],BOTTOM_1_OUT[3],out,clk,rising
BOTTOM,0,2,10,gfpga_pad_poutput_F2A[88],BOTTOM_1_OUT[4],out,clk,rising
BOTTOM,0,2,11,gfpga_pad_poutput_F2A[89],BOTTOM_1_OUT[5],out,clk,rising
BOTTOM,0,3,0,gfpga_pad_pinput_dchain_A2F[2],BOTTOM_2_IN[0],in,clk,rising
BOTTOM,0,3,1,gfpga_pad_pinput_A2F[76],BOTTOM_2_IN[1],in,clk,rising
BOTTOM,0,3,2,gfpga_pad_pinput_A2F[77],BOTTOM_2_IN[2],in,clk,rising
BOTTOM,0,3,3,gfpga_pad_pinput_A2F[78],BOTTOM_2_IN[3],in,clk,rising
BOTTOM,0,3,4,gfpga_pad_pinput_A2F[79],BOTTOM_2_IN[4],in,clk,rising
BOTTOM,0,3,5,gfpga_pad_pinput_A2F[80],BOTTOM_2_IN[5],in,clk,rising
BOTTOM,0,3,6,gfpga_pad_poutput_F2A[78],BOTTOM_2_OUT[0],out,clk,rising
BOTTOM,0,3,7,gfpga_pad_poutput_F2A[79],BOTTOM_2_OUT[1],out,clk,rising
BOTTOM,0,3,8,gfpga_pad_poutput_F2A[80],BOTTOM_2_OUT[2],out,clk,rising
BOTTOM,0,3,9,gfpga_pad_poutput_F2A[81],BOTTOM_2_OUT[3],out,clk,rising
BOTTOM,0,3,10,gfpga_pad_poutput_F2A[82],BOTTOM_2_OUT[4],out,clk,rising
BOTTOM,0,3,11,gfpga_pad_poutput_F2A[83],BOTTOM_2_OUT[5],out,clk,rising
BOTTOM,0,4,0,gfpga_pad_pinput_dchain_A2F[1],BOTTOM_3_IN[0],in,clk,rising
BOTTOM,0,4,1,gfpga_pad_pinput_A2F[71],BOTTOM_3_IN[1],in,clk,rising
BOTTOM,0,4,2,gfpga_pad_pinput_A2F[72],BOTTOM_3_IN[2],in,clk,rising
BOTTOM,0,4,3,gfpga_pad_pinput_A2F[73],BOTTOM_3_IN[3],in,clk,rising
BOTTOM,0,4,4,gfpga_pad_pinput_A2F[74],BOTTOM_3_IN[4],in,clk,rising
BOTTOM,0,4,5,gfpga_pad_pinput_A2F[75],BOTTOM_3_IN[5],in,clk,rising
BOTTOM,0,4,6,gfpga_pad_poutput_F2A[72],BOTTOM_3_OUT[0],out,clk,rising
BOTTOM,0,4,7,gfpga_pad_poutput_F2A[73],BOTTOM_3_OUT[1],out,clk,rising
BOTTOM,0,4,8,gfpga_pad_poutput_F2A[74],BOTTOM_3_OUT[2],out,clk,rising
BOTTOM,0,4,9,gfpga_pad_poutput_F2A[75],BOTTOM_3_OUT[3],out,clk,rising
BOTTOM,0,4,10,gfpga_pad_poutput_F2A[76],BOTTOM_3_OUT[4],out,clk,rising
BOTTOM,0,4,11,gfpga_pad_poutput_F2A[77],BOTTOM_3_OUT[5],out,clk,rising
BOTTOM,0,5,0,gfpga_pad_pinput_dchain_A2F[0],BOTTOM_4_IN[0],in,clk,rising
BOTTOM,0,5,1,gfpga_pad_pinput_A2F[66],BOTTOM_4_IN[1],in,clk,rising
BOTTOM,0,5,2,gfpga_pad_pinput_A2F[67],BOTTOM_4_IN[2],in,clk,rising
BOTTOM,0,5,3,gfpga_pad_pinput_A2F[68],BOTTOM_4_IN[3],in,clk,rising
BOTTOM,0,5,4,gfpga_pad_pinput_A2F[69],BOTTOM_4_IN[4],in,clk,rising
BOTTOM,0,5,5,gfpga_pad_pinput_A2F[70],BOTTOM_4_IN[5],in,clk,rising
BOTTOM,0,5,6,gfpga_pad_poutput_F2A[66],BOTTOM_4_OUT[0],out,clk,rising
BOTTOM,0,5,7,gfpga_pad_poutput_F2A[67],BOTTOM_4_OUT[1],out,clk,rising
BOTTOM,0,5,8,gfpga_pad_poutput_F2A[68],BOTTOM_4_OUT[2],out,clk,rising
BOTTOM,0,5,9,gfpga_pad_poutput_F2A[69],BOTTOM_4_OUT[3],out,clk,rising
BOTTOM,0,5,10,gfpga_pad_poutput_F2A[70],BOTTOM_4_OUT[4],out,clk,rising
BOTTOM,0,5,11,gfpga_pad_poutput_F2A[71],BOTTOM_4_OUT[5],out,clk,rising
LEFT,1,0,0,gfpga_pad_pinput_extmode56_A2F[0],LEFT_0_IN[0],in,clk,rising
LEFT,1,0,1,gfpga_pad_pinput_A2F[91],LEFT_0_IN[1],in,clk,rising
LEFT,1,0,2,gfpga_pad_pinput_A2F[92],LEFT_0_IN[2],in,clk,rising
LEFT,1,0,3,gfpga_pad_pinput_A2F[93],LEFT_0_IN[3],in,clk,rising
LEFT,1,0,4,gfpga_pad_pinput_A2F[94],LEFT_0_IN[4],in,clk,rising
LEFT,1,0,5,gfpga_pad_pinput_A2F[95],LEFT_0_IN[5],in,clk,rising
LEFT,1,0,6,gfpga_pad_pinput_A2F[96],LEFT_0_IN[6],in,clk,rising
LEFT,1,0,7,gfpga_pad_poutput_F2A[96],LEFT_0_OUT[0],out,clk,rising
LEFT,1,0,8,gfpga_pad_poutput_F2A[97],LEFT_0_OUT[1],out,clk,rising
LEFT,1,0,9,gfpga_pad_poutput_F2A[98],LEFT_0_OUT[2],out,clk,rising
LEFT,1,0,10,gfpga_pad_poutput_F2A[99],LEFT_0_OUT[3],out,clk,rising
LEFT,1,0,11,gfpga_pad_poutput_F2A[100],LEFT_0_OUT[4],out,clk,rising
LEFT,1,0,12,gfpga_pad_poutput_F2A[101],LEFT_0_OUT[5],out,clk,rising
LEFT,2,0,0,gfpga_pad_pinput_A2F[97],LEFT_1_IN[0],in,clk,rising
LEFT,2,0,1,gfpga_pad_pinput_A2F[98],LEFT_1_IN[1],in,clk,rising
LEFT,2,0,2,gfpga_pad_pinput_A2F[99],LEFT_1_IN[2],in,clk,rising
LEFT,2,0,3,gfpga_pad_pinput_A2F[100],LEFT_1_IN[3],in,clk,rising
LEFT,2,0,4,gfpga_pad_pinput_A2F[101],LEFT_1_IN[4],in,clk,rising
LEFT,2,0,5,gfpga_pad_pinput_A2F[102],LEFT_1_IN[5],in,clk,rising
LEFT,2,0,6,gfpga_pad_poutput_F2A[102],LEFT_1_OUT[0],out,clk,rising
LEFT,2,0,7,gfpga_pad_poutput_F2A[103],LEFT_1_OUT[1],out,clk,rising
LEFT,2,0,8,gfpga_pad_poutput_F2A[104],LEFT_1_OUT[2],out,clk,rising
LEFT,2,0,9,gfpga_pad_poutput_F2A[105],LEFT_1_OUT[3],out,clk,rising
LEFT,2,0,10,gfpga_pad_poutput_F2A[106],LEFT_1_OUT[4],out,clk,rising
LEFT,2,0,11,gfpga_pad_poutput_F2A[107],LEFT_1_OUT[5],out,clk,rising
LEFT,3,0,0,gfpga_pad_pinput_A2F[103],LEFT_2_IN[0],in,clk,rising
LEFT,3,0,1,gfpga_pad_pinput_A2F[104],LEFT_2_IN[1],in,clk,rising
LEFT,3,0,2,gfpga_pad_pinput_A2F[105],LEFT_2_IN[2],in,clk,rising
LEFT,3,0,3,gfpga_pad_pinput_A2F[106],LEFT_2_IN[3],in,clk,rising
LEFT,3,0,4,gfpga_pad_pinput_A2F[107],LEFT_2_IN[4],in,clk,rising
LEFT,3,0,5,gfpga_pad_pinput_A2F[108],LEFT_2_IN[5],in,clk,rising
LEFT,3,0,6,gfpga_pad_poutput_F2A[108],LEFT_2_OUT[0],out,clk,rising
LEFT,3,0,7,gfpga_pad_poutput_F2A[109],LEFT_2_OUT[1],out,clk,rising
LEFT,3,0,8,gfpga_pad_poutput_F2A[110],LEFT_2_OUT[2],out,clk,rising
LEFT,3,0,9,gfpga_pad_poutput_F2A[111],LEFT_2_OUT[3],out,clk,rising
LEFT,3,0,10,gfpga_pad_poutput_F2A[112],LEFT_2_OUT[4],out,clk,rising
LEFT,3,0,11,gfpga_pad_poutput_F2A[113],LEFT_2_OUT[5],out,clk,rising
LEFT,4,0,0,gfpga_pad_pinput_A2F[109],LEFT_3_IN[0],in,clk,rising
LEFT,4,0,1,gfpga_pad_pinput_A2F[110],LEFT_3_IN[1],in,clk,rising
LEFT,4,0,2,gfpga_pad_pinput_A2F[111],LEFT_3_IN[2],in,clk,rising
LEFT,4,0,3,gfpga_pad_pinput_A2F[112],LEFT_3_IN[3],in,clk,rising
LEFT,4,0,4,gfpga_pad_pinput_A2F[113],LEFT_3_IN[4],in,clk,rising
LEFT,4,0,5,gfpga_pad_pinput_A2F[114],LEFT_3_IN[5],in,clk,rising
LEFT,4,0,6,gfpga_pad_poutput_F2A[114],LEFT_3_OUT[0],out,clk,rising
LEFT,4,0,7,gfpga_pad_poutput_F2A[115],LEFT_3_OUT[1],out,clk,rising
LEFT,4,0,8,gfpga_pad_poutput_F2A[116],LEFT_3_OUT[2],out,clk,rising
LEFT,4,0,9,gfpga_pad_poutput_F2A[117],LEFT_3_OUT[3],out,clk,rising
LEFT,4,0,10,gfpga_pad_poutput_F2A[118],LEFT_3_OUT[4],out,clk,rising
LEFT,4,0,11,gfpga_pad_poutput_F2A[119],LEFT_3_OUT[5],out,clk,rising
LEFT,5,0,0,gfpga_pad_pinput_A2F[115],LEFT_4_IN[0],in,clk,rising
LEFT,5,0,1,gfpga_pad_pinput_A2F[116],LEFT_4_IN[1],in,clk,rising
LEFT,5,0,2,gfpga_pad_pinput_A2F[117],LEFT_4_IN[2],in,clk,rising
LEFT,5,0,3,gfpga_pad_pinput_A2F[118],LEFT_4_IN[3],in,clk,rising
LEFT,5,0,4,gfpga_pad_pinput_A2F[119],LEFT_4_IN[4],in,clk,rising
LEFT,5,0,5,gfpga_pad_pinput_A2F[120],LEFT_4_IN[5],in,clk,rising
LEFT,5,0,6,gfpga_pad_poutput_F2A[120],LEFT_4_OUT[0],out,clk,rising
LEFT,5,0,7,gfpga_pad_poutput_F2A[121],LEFT_4_OUT[1],out,clk,rising
LEFT,5,0,8,gfpga_pad_poutput_F2A[122],LEFT_4_OUT[2],out,clk,rising
LEFT,5,0,9,gfpga_pad_poutput_F2A[123],LEFT_4_OUT[3],out,clk,rising
LEFT,5,0,10,gfpga_pad_poutput_F2A[124],LEFT_4_OUT[4],out,clk,rising
LEFT,5,0,11,gfpga_pad_poutput_F2A[125],LEFT_4_OUT[5],out,clk,rising
LEFT,6,0,0,gfpga_pad_pinput_A2F[121],LEFT_5_IN[0],in,clk,rising
LEFT,6,0,1,gfpga_pad_pinput_A2F[122],LEFT_5_IN[1],in,clk,rising
LEFT,6,0,2,gfpga_pad_pinput_A2F[123],LEFT_5_IN[2],in,clk,rising
LEFT,6,0,3,gfpga_pad_pinput_A2F[124],LEFT_5_IN[3],in,clk,rising
LEFT,6,0,4,gfpga_pad_pinput_A2F[125],LEFT_5_IN[4],in,clk,rising
LEFT,6,0,5,gfpga_pad_pinput_A2F[126],LEFT_5_IN[5],in,clk,rising
LEFT,6,0,6,gfpga_pad_poutput_F2A[126],LEFT_5_OUT[0],out,clk,rising
LEFT,6,0,7,gfpga_pad_poutput_F2A[127],LEFT_5_OUT[1],out,clk,rising
LEFT,6,0,8,gfpga_pad_poutput_F2A[128],LEFT_5_OUT[2],out,clk,rising
LEFT,6,0,9,gfpga_pad_poutput_F2A[129],LEFT_5_OUT[3],out,clk,rising
LEFT,6,0,10,gfpga_pad_poutput_F2A[130],LEFT_5_OUT[4],out,clk,rising
LEFT,6,0,11,gfpga_pad_poutput_F2A[131],LEFT_5_OUT[5],out,clk,rising
