
---------- Begin Simulation Statistics ----------
final_tick                                 1093266800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184542                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406860                       # Number of bytes of host memory used
host_op_rate                                   321216                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.19                       # Real time elapsed on the host
host_tick_rate                               97713690                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2064729                       # Number of instructions simulated
sim_ops                                       3593908                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001093                       # Number of seconds simulated
sim_ticks                                  1093266800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               436085                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24495                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            462472                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             238140                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          436085                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197945                       # Number of indirect misses.
system.cpu.branchPred.lookups                  488499                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11274                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12447                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2367707                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1931850                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24583                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     344985                       # Number of branches committed
system.cpu.commit.bw_lim_events                596578                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          884712                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2064729                       # Number of instructions committed
system.cpu.commit.committedOps                3593908                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2328739                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.543285                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723974                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1153220     49.52%     49.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       179025      7.69%     57.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       171177      7.35%     64.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       228739      9.82%     74.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       596578     25.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2328739                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      76025                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9404                       # Number of function calls committed.
system.cpu.commit.int_insts                   3537137                       # Number of committed integer instructions.
system.cpu.commit.loads                        492403                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20699      0.58%      0.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2825494     78.62%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1350      0.04%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38180      1.06%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2964      0.08%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6274      0.17%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11601      0.32%     80.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12518      0.35%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7239      0.20%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1242      0.03%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          472817     13.16%     94.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         160429      4.46%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19586      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12267      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3593908                       # Class of committed instruction
system.cpu.commit.refs                         665099                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2064729                       # Number of Instructions Simulated
system.cpu.committedOps                       3593908                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.323742                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.323742                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8316                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33798                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49497                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4483                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1020268                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4696720                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   295905                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1139810                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24642                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89243                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      575298                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2020                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      192388                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           166                       # TLB misses on write requests
system.cpu.fetch.Branches                      488499                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    238972                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2214696                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4678                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2833502                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  129                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           641                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49284                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178730                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             329753                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             249414                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.036710                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2569868                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.935227                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931195                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1222782     47.58%     47.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73737      2.87%     50.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59221      2.30%     52.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    75413      2.93%     55.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1138715     44.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2569868                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    125099                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    68797                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    216840400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    216840400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    216840000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    216840000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    216840000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    216840000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8737600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8736800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       581600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       581600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       581200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       581200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4521200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4690800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4876000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4700000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     78216000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     78200800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     78232800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     78235600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1652514000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          163300                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29063                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   374864                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.508589                       # Inst execution rate
system.cpu.iew.exec_refs                       769207                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     192377                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  692172                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                607645                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                957                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               549                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               202655                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4478573                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                576830                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34956                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4123226                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3383                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7925                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24642                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14178                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           612                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39564                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          235                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115240                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29958                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             71                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20865                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8198                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5776281                       # num instructions consuming a value
system.cpu.iew.wb_count                       4101129                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567052                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3275449                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.500504                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4108058                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6388484                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3542550                       # number of integer regfile writes
system.cpu.ipc                               0.755434                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.755434                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26897      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3252604     78.22%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1383      0.03%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42303      1.02%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4524      0.11%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1290      0.03%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6941      0.17%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15469      0.37%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14428      0.35%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7843      0.19%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2289      0.06%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               561283     13.50%     94.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              181432      4.36%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25878      0.62%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13622      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4158186                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   93530                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              188370                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        89986                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             137477                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4037759                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10715916                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4011143                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5225820                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4477424                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4158186                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1149                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          884654                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18050                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            389                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1320059                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2569868                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.618054                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669753                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1165423     45.35%     45.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              173295      6.74%     52.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              299712     11.66%     63.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              340285     13.24%     77.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              591153     23.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2569868                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.521380                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      239078                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           359                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              7807                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2406                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               607645                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              202655                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1553778                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2733168                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  837959                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4922372                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               54                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46716                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   346495                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  13992                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4607                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12074236                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4621066                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6316491                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1169887                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72305                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24642                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                170517                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1394093                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            162760                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7336646                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20368                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                896                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    207809                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            947                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6210781                       # The number of ROB reads
system.cpu.rob.rob_writes                     9199303                       # The number of ROB writes
system.cpu.timesIdled                            1622                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18637                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          441                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38554                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              441                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          664                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            664                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               92                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9466                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23056                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1093266800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12264                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1352                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8114                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1326                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1326                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12264                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       956288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       956288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  956288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13590                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13590    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13590                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11410673                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29508427                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1093266800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17828                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4134                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24056                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                933                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2089                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2089                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17828                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8442                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50024                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58466                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       185536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1266816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1452352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10493                       # Total snoops (count)
system.l2bus.snoopTraffic                       86912                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30405                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014998                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121545                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29949     98.50%     98.50% # Request fanout histogram
system.l2bus.snoop_fanout::1                      456      1.50%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30405                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20419999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19118536                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3481599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1093266800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1093266800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       235369                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           235369                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       235369                       # number of overall hits
system.cpu.icache.overall_hits::total          235369                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3602                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3602                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3602                       # number of overall misses
system.cpu.icache.overall_misses::total          3602                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    178390000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    178390000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    178390000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    178390000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       238971                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       238971                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       238971                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       238971                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015073                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015073                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015073                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015073                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49525.263742                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49525.263742                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49525.263742                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49525.263742                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           71                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          701                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          701                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          701                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          701                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2901                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2901                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2901                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2901                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143840000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143840000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143840000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143840000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012140                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012140                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012140                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012140                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49582.902447                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49582.902447                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49582.902447                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49582.902447                       # average overall mshr miss latency
system.cpu.icache.replacements                   2644                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       235369                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          235369                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3602                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3602                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    178390000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    178390000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       238971                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       238971                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49525.263742                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49525.263742                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          701                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          701                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2901                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2901                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143840000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143840000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012140                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012140                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49582.902447                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49582.902447                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1093266800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1093266800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.484800                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              231191                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2645                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.406805                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.484800                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990175                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990175                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            480843                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           480843                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1093266800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1093266800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1093266800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       672791                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           672791                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       672791                       # number of overall hits
system.cpu.dcache.overall_hits::total          672791                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34544                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34544                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34544                       # number of overall misses
system.cpu.dcache.overall_misses::total         34544                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1661474000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1661474000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1661474000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1661474000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       707335                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       707335                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       707335                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       707335                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048837                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048837                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048837                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048837                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48097.325151                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48097.325151                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48097.325151                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48097.325151                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28415                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          155                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               767                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.046936                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    77.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1797                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2780                       # number of writebacks
system.cpu.dcache.writebacks::total              2780                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21982                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21982                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21982                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21982                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12562                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12562                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12562                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4455                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17017                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    574222000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    574222000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    574222000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    254277203                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    828499203                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017760                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017760                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017760                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024058                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45711.033275                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45711.033275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45711.033275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57076.813244                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48686.560675                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15992                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       502216                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          502216                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1557652800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1557652800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       534631                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       534631                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060631                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060631                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48053.456733                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48053.456733                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21942                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21942                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10473                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10473                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    473471200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    473471200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45208.746300                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45208.746300                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       170575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         170575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2129                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2129                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103821200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103821200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       172704                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       172704                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48765.241898                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48765.241898                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2089                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2089                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100750800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100750800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48229.200574                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48229.200574                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4455                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4455                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    254277203                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    254277203                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57076.813244                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57076.813244                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1093266800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1093266800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.751901                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633914                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15992                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.639445                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   735.439611                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   242.312290                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.718203                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.236633                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954836                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          239                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          785                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          478                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          245                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.233398                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.766602                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1431686                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1431686                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1093266800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             927                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4969                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          947                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6843                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            927                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4969                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          947                       # number of overall hits
system.l2cache.overall_hits::total               6843                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1970                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7590                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3508                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13068                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1970                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7590                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3508                       # number of overall misses
system.l2cache.overall_misses::total            13068                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132539600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    517099200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    243849533                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    893488333                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132539600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    517099200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    243849533                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    893488333                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2897                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12559                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4455                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19911                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2897                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12559                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4455                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19911                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.680014                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604347                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.787430                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656321                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.680014                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604347                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.787430                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656321                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67278.984772                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68129.011858                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69512.409635                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68372.232400                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67278.984772                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68129.011858                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69512.409635                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68372.232400                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1352                       # number of writebacks
system.l2cache.writebacks::total                 1352                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             30                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           18                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            30                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1970                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7578                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3490                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13038                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1970                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7578                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3490                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          552                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13590                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116779600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    455933200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    215350751                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    788063551                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116779600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    455933200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    215350751                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32856289                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    820919840                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.680014                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603392                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.783389                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654814                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.680014                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603392                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.783389                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.682537                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59278.984772                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60165.373449                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61705.086246                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60443.591885                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59278.984772                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60165.373449                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61705.086246                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59522.262681                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60406.169242                       # average overall mshr miss latency
system.l2cache.replacements                      9554                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2782                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2782                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2782                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2782                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          552                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          552                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32856289                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32856289                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59522.262681                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59522.262681                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          758                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              758                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1331                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1331                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     91874400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     91874400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2089                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2089                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.637147                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.637147                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69026.596544                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69026.596544                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1326                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1326                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81110400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81110400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.634753                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.634753                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61169.230769                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61169.230769                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          927                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4211                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          947                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6085                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1970                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6259                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3508                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11737                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132539600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425224800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    243849533                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    801613933                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2897                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10470                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4455                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17822                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.680014                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.597803                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.787430                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.658568                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67278.984772                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67938.137083                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69512.409635                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68298.026157                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1970                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6252                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3490                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11712                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116779600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374822800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    215350751                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    706953151                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.680014                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.597135                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.783389                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.657165                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59278.984772                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59952.463212                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61705.086246                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60361.437073                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1093266800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1093266800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3714.693828                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25998                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9554                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.721164                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.490111                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   284.999679                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2364.988898                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   910.129148                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   141.085991                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003293                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.069580                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.577390                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.222199                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034445                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.906908                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1200                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2896                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          141                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1054                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          970                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1827                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.292969                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               321962                       # Number of tag accesses
system.l2cache.tags.data_accesses              321962                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1093266800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          484992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       223360                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              869760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126080                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126080                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86528                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86528                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1970                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7578                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3490                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          552                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13590                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1352                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1352                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          115324091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          443617240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    204305116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32314162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              795560608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     115324091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         115324091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        79146280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              79146280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        79146280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         115324091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         443617240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    204305116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32314162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             874706888                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1166105600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2594473                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407884                       # Number of bytes of host memory used
host_op_rate                                  4516133                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.90                       # Real time elapsed on the host
host_tick_rate                               81006174                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2332692                       # Number of instructions simulated
sim_ops                                       4060736                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000073                       # Number of seconds simulated
sim_ticks                                    72838800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                24436                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               563                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             24388                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              23206                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           24436                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1230                       # Number of indirect misses.
system.cpu.branchPred.lookups                   24539                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      69                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          145                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1104946                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   225129                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               563                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      23092                       # Number of branches committed
system.cpu.commit.bw_lim_events                 96297                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            8848                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               267963                       # Number of instructions committed
system.cpu.commit.committedOps                 466828                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       177153                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.635168                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.522986                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         6841      3.86%      3.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        68105     38.44%     42.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         4195      2.37%     44.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1715      0.97%     45.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        96297     54.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       177153                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        659                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   45                       # Number of function calls committed.
system.cpu.commit.int_insts                    465997                       # Number of committed integer instructions.
system.cpu.commit.loads                         23817                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          581      0.12%      0.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           438062     93.84%     93.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     93.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.01%     93.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.01%     93.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.01%     93.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              44      0.01%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.01%     94.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     94.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              88      0.02%     94.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             44      0.01%     94.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     94.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     94.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            35      0.01%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           23623      5.06%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3847      0.82%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          194      0.04%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          108      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            466828                       # Class of committed instruction
system.cpu.commit.refs                          27772                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      267963                       # Number of Instructions Simulated
system.cpu.committedOps                        466828                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.679560                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.679560                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           23                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           18                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           48                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 21642                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 481063                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    26695                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    118092                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    566                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 12507                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       24570                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            15                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4063                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       24539                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     22609                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        155141                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   117                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         281153                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1132                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.134758                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              23795                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              23275                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.543974                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             179502                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.733591                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.672721                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    38582     21.49%     21.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    12703      7.08%     28.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    11801      6.57%     35.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    11284      6.29%     41.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   105132     58.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               179502                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1132                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      680                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     29417200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     29416800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     29417200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     29417200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     29417200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     29417200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        42000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        42400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        42400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      2867600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      2868800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      2868800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      2871600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      188217200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2595                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  607                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    23271                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.586122                       # Inst execution rate
system.cpu.iew.exec_refs                        28629                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4063                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    3450                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 24760                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                13                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4129                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              475676                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 24566                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               326                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                470925                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     14                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    566                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    25                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              146                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          943                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          175                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              3                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          195                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            412                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1103864                       # num instructions consuming a value
system.cpu.iew.wb_count                        470484                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.375404                       # average fanout of values written-back
system.cpu.iew.wb_producers                    414395                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.583700                       # insts written-back per cycle
system.cpu.iew.wb_sent                         470786                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   941040                       # number of integer regfile reads
system.cpu.int_regfile_writes                  442373                       # number of integer regfile writes
system.cpu.ipc                               1.471540                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.471540                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               708      0.15%      0.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                441257     93.64%     93.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     93.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    72      0.02%     93.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  50      0.01%     93.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     93.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  48      0.01%     93.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     93.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     93.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     93.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     93.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     93.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   57      0.01%     93.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     93.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  122      0.03%     93.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     93.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  121      0.03%     93.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  56      0.01%     93.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     93.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     93.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 68      0.01%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                24313      5.16%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3970      0.84%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             294      0.06%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            114      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 471250                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     938                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1884                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          886                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1585                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 469604                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1120227                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       469598                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            482942                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     475644                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    471250                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  32                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            8848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               108                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        22799                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        179502                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.625319                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.219299                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                7067      3.94%      3.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               27266     15.19%     19.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               55459     30.90%     50.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               25774     14.36%     64.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               63936     35.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          179502                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.587906                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       22609                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              3269                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3194                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                24760                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4129                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   74990                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                           182097                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    4400                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                663184                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  12162                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    32578                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     52                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2153779                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 479003                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              679687                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    123930                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    379                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    566                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 17508                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    16508                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1659                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           956724                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            520                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     32501                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       556532                       # The number of ROB reads
system.cpu.rob.rob_writes                      953702                       # The number of ROB writes
system.cpu.timesIdled                              26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            208                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           53                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           110                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     72838800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 52                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               52                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 3                       # Transaction distribution
system.membus.trans_dist::ReadExResp                3                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            54                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                57                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      57    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  57                       # Request fanout histogram
system.membus.reqLayer2.occupancy               45600                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy             118500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     72838800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  99                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            16                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               143                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  4                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 4                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            101                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          173                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     311                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     7552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                56                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                161                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.037267                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.190007                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      155     96.27%     96.27% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      3.73%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  161                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               55200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                95996                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               68400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        72838800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     72838800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        22508                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            22508                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        22508                       # number of overall hits
system.cpu.icache.overall_hits::total           22508                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          101                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            101                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          101                       # number of overall misses
system.cpu.icache.overall_misses::total           101                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3725200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3725200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3725200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3725200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        22609                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        22609                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        22609                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        22609                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004467                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004467                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004467                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004467                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36883.168317                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36883.168317                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36883.168317                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36883.168317                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           42                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           42                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           59                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           59                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2375600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2375600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2375600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2375600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002610                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002610                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002610                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002610                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40264.406780                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40264.406780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40264.406780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40264.406780                       # average overall mshr miss latency
system.cpu.icache.replacements                     57                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        22508                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           22508                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          101                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           101                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3725200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3725200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        22609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        22609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004467                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004467                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36883.168317                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36883.168317                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           42                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           59                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2375600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2375600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002610                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002610                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40264.406780                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40264.406780                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     72838800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     72838800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 703                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                57                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.333333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             45275                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            45275                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     72838800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     72838800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     72838800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        28277                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            28277                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        28277                       # number of overall hits
system.cpu.dcache.overall_hits::total           28277                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           98                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             98                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           98                       # number of overall misses
system.cpu.dcache.overall_misses::total            98                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3684800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3684800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3684800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3684800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        28375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        28375                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        28375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        28375                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003454                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003454                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003454                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003454                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        37600                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        37600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        37600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        37600                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 6                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           15                       # number of writebacks
system.cpu.dcache.writebacks::total                15                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           55                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           55                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           43                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           43                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1772800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1772800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1772800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1800796                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001515                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001515                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001515                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001621                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41227.906977                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41227.906977                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41227.906977                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39147.739130                       # average overall mshr miss latency
system.cpu.dcache.replacements                     46                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        24326                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           24326                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           94                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            94                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3479200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3479200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        24420                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        24420                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003849                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003849                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37012.765957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37012.765957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           39                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1570400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1570400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001597                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001597                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40266.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40266.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3951                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3951                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            4                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       205600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       205600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3955                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3955                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        51400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        51400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       202400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       202400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        50600                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        50600                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     72838800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     72838800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1866                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                46                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.565217                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   797.572052                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   226.427948                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.778879                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.221121                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          226                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          798                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          609                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.220703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             56796                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            56796                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     72838800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              26                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              19                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  48                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             26                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             19                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 48                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            33                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            24                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                57                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           33                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           24                       # number of overall misses
system.l2cache.overall_misses::total               57                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2087600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1560400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3648000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2087600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1560400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3648000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           59                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           43                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             105                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           59                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           43                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            105                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.559322                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.558140                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.542857                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.559322                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.558140                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.542857                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 63260.606061                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65016.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        64000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 63260.606061                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65016.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        64000                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           33                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           24                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           33                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           24                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1839600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1368400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3208000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1839600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1368400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3208000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.559322                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.558140                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.542857                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.559322                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.558140                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.542857                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 55745.454545                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57016.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 56280.701754                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 55745.454545                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57016.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 56280.701754                       # average overall mshr miss latency
system.l2cache.replacements                        56                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           15                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           15                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           15                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           15                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            3                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              3                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       189200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       189200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.750000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 63066.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 63066.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            3                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            3                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       165200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       165200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 55066.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 55066.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           26                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           18                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           47                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           33                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           21                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           54                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2087600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1371200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3458800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           59                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           39                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          101                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.559322                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.538462                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.534653                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 63260.606061                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65295.238095                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 64051.851852                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           33                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           21                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           54                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1839600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1203200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3042800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.559322                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.538462                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.534653                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 55745.454545                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57295.238095                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56348.148148                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     72838800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     72838800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    176                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   56                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.142857                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    37.042324                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1072.311537                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1801.605545                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1055.040594                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          130                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009044                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.261795                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.439845                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.257578                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031738                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1186                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2910                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           24                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1160                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          360                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2492                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.289551                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.710449                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1720                       # Number of tag accesses
system.l2cache.tags.data_accesses                1720                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     72838800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               31                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               24                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   55                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           27238230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           21087662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               48325892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      27238230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          27238230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          878653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                878653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          878653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          27238230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          21087662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              49204545                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1193382800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               10835058                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413004                       # Number of bytes of host memory used
host_op_rate                                 18880117                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.22                       # Real time elapsed on the host
host_tick_rate                              125613747                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2352088                       # Number of instructions simulated
sim_ops                                       4099596                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000027                       # Number of seconds simulated
sim_ticks                                    27277200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 6856                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               934                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6443                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2075                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6856                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4781                       # Number of indirect misses.
system.cpu.branchPred.lookups                    7375                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     362                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          781                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     24984                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    16707                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               956                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3790                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5902                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           18802                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                19396                       # Number of instructions committed
system.cpu.commit.committedOps                  38860                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        40417                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.961477                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.502810                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26405     65.33%     65.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3304      8.17%     73.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2470      6.11%     79.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2336      5.78%     85.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5902     14.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        40417                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2760                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  215                       # Number of function calls committed.
system.cpu.commit.int_insts                     37724                       # Number of committed integer instructions.
system.cpu.commit.loads                          5855                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          279      0.72%      0.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            28081     72.26%     72.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              12      0.03%     73.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.58%     73.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            139      0.36%     73.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.58%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.28%     74.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             202      0.52%     75.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             312      0.80%     76.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            248      0.64%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            81      0.21%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5009     12.89%     89.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2536      6.53%     96.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          846      2.18%     98.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          556      1.43%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             38860                       # Class of committed instruction
system.cpu.commit.refs                           8947                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       19396                       # Number of Instructions Simulated
system.cpu.committedOps                         38860                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.515828                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.515828                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           74                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          217                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          372                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            24                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 16860                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  64831                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11022                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     15652                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    962                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1324                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7549                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            92                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3713                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        7375                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4066                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         32040                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   366                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          35291                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           142                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1924                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.108149                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12645                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2437                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.517516                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              45820                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.554190                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.890580                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26466     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1007      2.20%     59.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1082      2.36%     62.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1018      2.22%     64.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    16247     35.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                45820                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3636                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2218                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2497200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2497600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2497600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2497600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2497600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2497600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        55200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        56000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       121200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       120800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       122000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       121600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1167200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1168400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1166800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1167600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       20426000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22373                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1172                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4580                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.737539                       # Inst execution rate
system.cpu.iew.exec_refs                        11231                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3702                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11115                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8458                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                196                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                26                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4221                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               57652                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7529                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1382                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 50295                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     43                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    14                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    962                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    91                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              298                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2605                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1129                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1033                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            139                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     58072                       # num instructions consuming a value
system.cpu.iew.wb_count                         49606                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.605541                       # average fanout of values written-back
system.cpu.iew.wb_producers                     35165                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.727435                       # insts written-back per cycle
system.cpu.iew.wb_sent                          49884                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    72432                       # number of integer regfile reads
system.cpu.int_regfile_writes                   39313                       # number of integer regfile writes
system.cpu.ipc                               0.284428                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.284428                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               612      1.18%      1.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 37461     72.49%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   13      0.03%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   265      0.51%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 199      0.39%     74.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.46%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  133      0.26%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  304      0.59%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  383      0.74%     76.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 271      0.52%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                123      0.24%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6744     13.05%     90.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3266      6.32%     96.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1067      2.06%     98.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            597      1.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  51674                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3361                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                6755                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3220                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               4832                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  47701                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             142777                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        46386                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             71628                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      57361                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     51674                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 291                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           18802                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               361                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            163                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        25244                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         45820                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.127761                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.554527                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27434     59.87%     59.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3419      7.46%     67.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3700      8.08%     75.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4213      9.19%     84.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7054     15.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           45820                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.757761                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4091                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            58                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               162                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              188                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8458                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4221                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   21510                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            68193                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   12120                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 46459                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    392                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    11939                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    245                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    24                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                158197                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  62396                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               73180                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     15970                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1150                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    962                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2200                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    26742                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              4765                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            92197                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2629                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                149                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2558                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            163                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        92177                       # The number of ROB reads
system.cpu.rob.rob_writes                      120762                       # The number of ROB writes
system.cpu.timesIdled                             272                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          734                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           46                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1461                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               46                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          371                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           769                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27277200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                393                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           24                       # Transaction distribution
system.membus.trans_dist::CleanEvict              347                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           391                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        27136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        27136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   27136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               398                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     398    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 398                       # Request fanout histogram
system.membus.reqLayer2.occupancy              346044                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy             862156                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27277200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 722                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            99                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1041                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  9                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 9                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            721                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1382                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          810                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2192                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        22080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    51584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               409                       # Total snoops (count)
system.l2bus.snoopTraffic                        1536                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1139                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.043898                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.204959                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1089     95.61%     95.61% # Request fanout histogram
system.l2bus.snoop_fanout::1                       50      4.39%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1139                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              324000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               659151                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              553200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27277200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27277200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3504                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3504                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3504                       # number of overall hits
system.cpu.icache.overall_hits::total            3504                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          562                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            562                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          562                       # number of overall misses
system.cpu.icache.overall_misses::total           562                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23664000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23664000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23664000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23664000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4066                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4066                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4066                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4066                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.138219                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.138219                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.138219                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.138219                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42106.761566                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42106.761566                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42106.761566                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42106.761566                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          102                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          102                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          460                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          460                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18598000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18598000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18598000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18598000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.113133                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.113133                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.113133                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.113133                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40430.434783                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40430.434783                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40430.434783                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40430.434783                       # average overall mshr miss latency
system.cpu.icache.replacements                    461                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3504                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3504                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          562                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           562                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23664000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23664000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4066                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4066                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.138219                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.138219                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42106.761566                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42106.761566                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          102                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18598000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18598000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.113133                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.113133                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40430.434783                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40430.434783                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27277200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27277200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               32906                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               717                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             45.894003                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8593                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8593                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27277200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27277200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27277200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9854                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9854                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9854                       # number of overall hits
system.cpu.dcache.overall_hits::total            9854                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          459                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            459                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          459                       # number of overall misses
system.cpu.dcache.overall_misses::total           459                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19701200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19701200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19701200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19701200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10313                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10313                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10313                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10313                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.044507                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044507                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.044507                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044507                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42922.004357                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42922.004357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42922.004357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42922.004357                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                30                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           75                       # number of writebacks
system.cpu.dcache.writebacks::total                75                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          233                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          233                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          226                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           44                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          270                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9286400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9286400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9286400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2861551                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12147951                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021914                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021914                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021914                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026181                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41090.265487                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41090.265487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41090.265487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65035.250000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44992.411111                       # average overall mshr miss latency
system.cpu.dcache.replacements                    270                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          450                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           450                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19170800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19170800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7214                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7214                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062379                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062379                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42601.777778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42601.777778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          233                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          233                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          217                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          217                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8763200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8763200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.030080                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030080                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40383.410138                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40383.410138                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       530400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       530400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002904                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002904                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58933.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58933.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       523200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       523200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002904                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002904                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58133.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58133.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           44                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           44                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2861551                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2861551                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65035.250000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 65035.250000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27277200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27277200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               92475                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1294                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             71.464451                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   813.799276                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   210.200724                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.794726                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.205274                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          190                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          834                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          604                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.185547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             20896                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            20896                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27277200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             223                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             104                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 331                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            223                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            104                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                331                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           237                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           122                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           40                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               399                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          237                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          122                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           40                       # number of overall misses
system.l2cache.overall_misses::total              399                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16168400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8130400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2806756                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     27105556                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16168400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8130400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2806756                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     27105556                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          460                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          226                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           44                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             730                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          460                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          226                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           44                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            730                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.515217                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.539823                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.909091                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.546575                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.515217                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.539823                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.909091                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.546575                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68221.097046                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66642.622951                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 70168.900000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67933.724311                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68221.097046                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66642.622951                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 70168.900000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67933.724311                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             24                       # number of writebacks
system.l2cache.writebacks::total                   24                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          237                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          122                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           40                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          237                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          122                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           40                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14264400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7154400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2486756                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     23905556                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14264400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7154400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2486756                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     23905556                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.515217                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.539823                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.909091                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.546575                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.515217                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.539823                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.909091                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.546575                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60187.341772                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58642.622951                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62168.900000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59913.674185                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60187.341772                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58642.622951                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62168.900000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59913.674185                       # average overall mshr miss latency
system.l2cache.replacements                       409                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           75                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           75                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           75                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           75                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       495600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       495600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.777778                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.777778                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        70800                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        70800                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       439600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       439600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.777778                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        62800                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        62800                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          223                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          102                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          329                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          237                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          115                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           40                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          392                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16168400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7634800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2806756                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     26609956                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          460                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          217                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          721                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.515217                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.529954                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.909091                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.543689                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68221.097046                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66389.565217                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 70168.900000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67882.540816                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          237                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          115                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           40                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          392                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14264400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6714800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2486756                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23465956                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.515217                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.529954                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.909091                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.543689                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60187.341772                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58389.565217                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62168.900000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59862.132653                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27277200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27277200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14190                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4505                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.149834                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.801006                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1149.159361                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1761.126287                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1019.260626                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   125.652721                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009961                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.280556                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.429962                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.248843                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030677                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1082                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3014                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           35                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1038                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2495                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.264160                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.735840                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12089                       # Number of tag accesses
system.l2cache.tags.data_accesses               12089                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27277200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7808                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               25600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15232                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15232                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1536                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1536                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              238                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              122                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           40                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  400                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            24                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  24                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          558415087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          286246389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     93851275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              938512751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     558415087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         558415087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        56310765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              56310765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        56310765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         558415087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         286246389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     93851275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             994823516                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
