{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655657309364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655657309364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 19 17:48:29 2022 " "Processing started: Sun Jun 19 17:48:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655657309364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657309364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P1Teste -c P1Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off P1Teste -c P1Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657309364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655657310204 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655657310204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1testefsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p1testefsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P1TesteFSM-Behavioral " "Found design unit 1: P1TesteFSM-Behavioral" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655657323665 ""} { "Info" "ISGN_ENTITY_NAME" "1 P1TesteFSM " "Found entity 1: P1TesteFSM" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655657323665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657323665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1teste.bdf 1 1 " "Found 1 design units, including 1 entities, in source file p1teste.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 P1Teste " "Found entity 1: P1Teste" {  } { { "P1Teste.bdf" "" { Schematic "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1Teste.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655657323667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657323667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCD-Behavioral " "Found design unit 1: Bin2BCD-Behavioral" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/Bin2BCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655657323670 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/Bin2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655657323670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657323670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655657323673 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655657323673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657323673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655657323676 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655657323676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657323676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydecoderp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaydecoderp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayDecoderP-Behavioral " "Found design unit 1: DisplayDecoderP-Behavioral" {  } { { "DisplayDecoderP.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/DisplayDecoderP.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655657323678 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayDecoderP " "Found entity 1: DisplayDecoderP" {  } { { "DisplayDecoderP.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/DisplayDecoderP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655657323678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657323678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maqlavartimer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maqlavartimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaqLavarTimer-Behavioral " "Found design unit 1: MaqLavarTimer-Behavioral" {  } { { "MaqLavarTimer.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/MaqLavarTimer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655657323681 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaqLavarTimer " "Found entity 1: MaqLavarTimer" {  } { { "MaqLavarTimer.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/MaqLavarTimer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655657323681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657323681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "P1Teste " "Elaborating entity \"P1Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655657323764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoder Bin7SegDecoder:inst7 " "Elaborating entity \"Bin7SegDecoder\" for hierarchy \"Bin7SegDecoder:inst7\"" {  } { { "P1Teste.bdf" "inst7" { Schematic "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1Teste.bdf" { { 544 1488 1696 624 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655657323766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin2BCD Bin2BCD:inst12 " "Elaborating entity \"Bin2BCD\" for hierarchy \"Bin2BCD:inst12\"" {  } { { "P1Teste.bdf" "inst12" { Schematic "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1Teste.bdf" { { 592 1224 1400 672 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655657323769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaqLavarTimer MaqLavarTimer:inst2 " "Elaborating entity \"MaqLavarTimer\" for hierarchy \"MaqLavarTimer:inst2\"" {  } { { "P1Teste.bdf" "inst2" { Schematic "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1Teste.bdf" { { 592 976 1192 736 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655657323771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDividerN ClkDividerN:inst " "Elaborating entity \"ClkDividerN\" for hierarchy \"ClkDividerN:inst\"" {  } { { "P1Teste.bdf" "inst" { Schematic "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1Teste.bdf" { { 664 288 432 744 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655657323775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P1TesteFSM P1TesteFSM:inst14 " "Elaborating entity \"P1TesteFSM\" for hierarchy \"P1TesteFSM:inst14\"" {  } { { "P1Teste.bdf" "inst14" { Schematic "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1Teste.bdf" { { 288 504 704 496 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655657323777 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startStop P1TesteFSM.vhd(108) " "VHDL Process Statement warning at P1TesteFSM.vhd(108): signal \"startStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655657323780 "|P1Teste|P1TesteFSM:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startStop P1TesteFSM.vhd(131) " "VHDL Process Statement warning at P1TesteFSM.vhd(131): signal \"startStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655657323780 "|P1Teste|P1TesteFSM:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startStop P1TesteFSM.vhd(154) " "VHDL Process Statement warning at P1TesteFSM.vhd(154): signal \"startStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655657323780 "|P1Teste|P1TesteFSM:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ultimoestado P1TesteFSM.vhd(230) " "VHDL Process Statement warning at P1TesteFSM.vhd(230): signal \"s_ultimoestado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655657323780 "|P1Teste|P1TesteFSM:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ultimoestado_1 P1TesteFSM.vhd(230) " "VHDL Process Statement warning at P1TesteFSM.vhd(230): signal \"s_ultimoestado_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655657323781 "|P1Teste|P1TesteFSM:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ultimoestado P1TesteFSM.vhd(232) " "VHDL Process Statement warning at P1TesteFSM.vhd(232): signal \"s_ultimoestado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655657323781 "|P1Teste|P1TesteFSM:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ultimoestado_1 P1TesteFSM.vhd(232) " "VHDL Process Statement warning at P1TesteFSM.vhd(232): signal \"s_ultimoestado_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655657323781 "|P1Teste|P1TesteFSM:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ultimoestado P1TesteFSM.vhd(234) " "VHDL Process Statement warning at P1TesteFSM.vhd(234): signal \"s_ultimoestado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655657323781 "|P1Teste|P1TesteFSM:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_isP1 P1TesteFSM.vhd(278) " "VHDL Process Statement warning at P1TesteFSM.vhd(278): signal \"s_isP1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655657323782 "|P1Teste|P1TesteFSM:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ultimoestado_1 P1TesteFSM.vhd(282) " "VHDL Process Statement warning at P1TesteFSM.vhd(282): signal \"s_ultimoestado_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655657323782 "|P1Teste|P1TesteFSM:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ultimoestado_2 P1TesteFSM.vhd(282) " "VHDL Process Statement warning at P1TesteFSM.vhd(282): signal \"s_ultimoestado_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655657323782 "|P1Teste|P1TesteFSM:inst14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "water_valve P1TesteFSM.vhd(73) " "VHDL Process Statement warning at P1TesteFSM.vhd(73): inferring latch(es) for signal or variable \"water_valve\", which holds its previous value in one or more paths through the process" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655657323783 "|P1Teste|P1TesteFSM:inst14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rinse P1TesteFSM.vhd(73) " "VHDL Process Statement warning at P1TesteFSM.vhd(73): inferring latch(es) for signal or variable \"rinse\", which holds its previous value in one or more paths through the process" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655657323783 "|P1Teste|P1TesteFSM:inst14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_isP1 P1TesteFSM.vhd(73) " "VHDL Process Statement warning at P1TesteFSM.vhd(73): inferring latch(es) for signal or variable \"s_isP1\", which holds its previous value in one or more paths through the process" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655657323784 "|P1Teste|P1TesteFSM:inst14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_ultimoestado P1TesteFSM.vhd(73) " "VHDL Process Statement warning at P1TesteFSM.vhd(73): inferring latch(es) for signal or variable \"s_ultimoestado\", which holds its previous value in one or more paths through the process" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655657323784 "|P1Teste|P1TesteFSM:inst14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_ultimoestado_1 P1TesteFSM.vhd(73) " "VHDL Process Statement warning at P1TesteFSM.vhd(73): inferring latch(es) for signal or variable \"s_ultimoestado_1\", which holds its previous value in one or more paths through the process" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655657323784 "|P1Teste|P1TesteFSM:inst14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_ultimoestado_2 P1TesteFSM.vhd(73) " "VHDL Process Statement warning at P1TesteFSM.vhd(73): inferring latch(es) for signal or variable \"s_ultimoestado_2\", which holds its previous value in one or more paths through the process" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655657323784 "|P1Teste|P1TesteFSM:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_ultimoestado_2 P1TesteFSM.vhd(73) " "Inferred latch for \"s_ultimoestado_2\" at P1TesteFSM.vhd(73)" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657323785 "|P1Teste|P1TesteFSM:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_ultimoestado_1 P1TesteFSM.vhd(73) " "Inferred latch for \"s_ultimoestado_1\" at P1TesteFSM.vhd(73)" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657323785 "|P1Teste|P1TesteFSM:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_ultimoestado P1TesteFSM.vhd(73) " "Inferred latch for \"s_ultimoestado\" at P1TesteFSM.vhd(73)" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657323786 "|P1Teste|P1TesteFSM:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_isP1 P1TesteFSM.vhd(73) " "Inferred latch for \"s_isP1\" at P1TesteFSM.vhd(73)" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657323786 "|P1Teste|P1TesteFSM:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rinse P1TesteFSM.vhd(73) " "Inferred latch for \"rinse\" at P1TesteFSM.vhd(73)" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657323786 "|P1Teste|P1TesteFSM:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "water_valve P1TesteFSM.vhd(73) " "Inferred latch for \"water_valve\" at P1TesteFSM.vhd(73)" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657323786 "|P1Teste|P1TesteFSM:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDecoderP DisplayDecoderP:inst4 " "Elaborating entity \"DisplayDecoderP\" for hierarchy \"DisplayDecoderP:inst4\"" {  } { { "P1Teste.bdf" "inst4" { Schematic "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1Teste.bdf" { { 128 848 1024 208 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655657323809 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:inst12\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:inst12\|Mod0\"" {  } { { "Bin2BCD.vhd" "Mod0" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/Bin2BCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655657324190 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:inst12\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:inst12\|Div0\"" {  } { { "Bin2BCD.vhd" "Div0" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/Bin2BCD.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655657324190 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:inst11\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:inst11\|Mod0\"" {  } { { "Bin2BCD.vhd" "Mod0" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/Bin2BCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655657324190 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:inst11\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:inst11\|Div0\"" {  } { { "Bin2BCD.vhd" "Div0" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/Bin2BCD.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655657324190 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1655657324190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:inst12\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Bin2BCD:inst12\|lpm_divide:Mod0\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/Bin2BCD.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655657324239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:inst12\|lpm_divide:Mod0 " "Instantiated megafunction \"Bin2BCD:inst12\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655657324239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655657324239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655657324239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655657324239 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/Bin2BCD.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655657324239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655657324310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657324310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655657324330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657324330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655657324354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657324354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655657324414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657324414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655657324467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657324467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:inst12\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Bin2BCD:inst12\|lpm_divide:Div0\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/Bin2BCD.vhd" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655657324475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:inst12\|lpm_divide:Div0 " "Instantiated megafunction \"Bin2BCD:inst12\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655657324475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655657324475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655657324475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655657324475 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/Bin2BCD.vhd" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655657324475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/db/lpm_divide_nhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655657324528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657324528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:inst11\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Bin2BCD:inst11\|lpm_divide:Mod0\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/Bin2BCD.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655657324537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:inst11\|lpm_divide:Mod0 " "Instantiated megafunction \"Bin2BCD:inst11\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655657324537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655657324537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655657324537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655657324537 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/Bin2BCD.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655657324537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:inst11\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Bin2BCD:inst11\|lpm_divide:Div0\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/Bin2BCD.vhd" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655657324545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:inst11\|lpm_divide:Div0 " "Instantiated megafunction \"Bin2BCD:inst11\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655657324545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655657324545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655657324545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655657324545 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/Bin2BCD.vhd" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655657324545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P1TesteFSM:inst14\|s_ultimoestado_1 " "Latch P1TesteFSM:inst14\|s_ultimoestado_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA P1TesteFSM:inst14\|s_currentState.TEnxaguar " "Ports D and ENA on the latch are fed by the same signal P1TesteFSM:inst14\|s_currentState.TEnxaguar" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655657324837 ""}  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655657324837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P1TesteFSM:inst14\|s_ultimoestado " "Latch P1TesteFSM:inst14\|s_ultimoestado has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA P1TesteFSM:inst14\|s_currentState.TEnxaguar " "Ports D and ENA on the latch are fed by the same signal P1TesteFSM:inst14\|s_currentState.TEnxaguar" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655657324837 ""}  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655657324837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P1TesteFSM:inst14\|s_isP1 " "Latch P1TesteFSM:inst14\|s_isP1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA P1TesteFSM:inst14\|s_currentState.TP2 " "Ports D and ENA on the latch are fed by the same signal P1TesteFSM:inst14\|s_currentState.TP2" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655657324837 ""}  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655657324837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P1TesteFSM:inst14\|s_ultimoestado_2 " "Latch P1TesteFSM:inst14\|s_ultimoestado_2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA P1TesteFSM:inst14\|s_currentState.TEnxaguar " "Ports D and ENA on the latch are fed by the same signal P1TesteFSM:inst14\|s_currentState.TEnxaguar" {  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655657324837 ""}  } { { "P1TesteFSM.vhd" "" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1TesteFSM.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655657324837 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "P1Teste.bdf" "" { Schematic "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1Teste.bdf" { { 328 784 960 344 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655657324975 "|P1Teste|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1Teste.bdf" { { 152 1032 1208 168 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655657324975 "|P1Teste|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1Teste.bdf" { { 152 1032 1208 168 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655657324975 "|P1Teste|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1Teste.bdf" { { 152 1032 1208 168 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655657324975 "|P1Teste|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "P1Teste.bdf" "" { Schematic "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1Teste.bdf" { { 152 1032 1208 168 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655657324975 "|P1Teste|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "P1Teste.bdf" "" { Schematic "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1Teste.bdf" { { 152 1032 1208 168 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655657324975 "|P1Teste|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1Teste.bdf" { { 152 1032 1208 168 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655657324975 "|P1Teste|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/P1Teste.bdf" { { 152 1032 1208 168 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655657324975 "|P1Teste|HEX7[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655657324975 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655657325072 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:inst11\|lpm_divide:Mod0\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"Bin2BCD:inst11\|lpm_divide:Mod0\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/db/alt_u_div_i4f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655657325772 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:inst11\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"Bin2BCD:inst11\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/Afonso/OneDrive/Documentos/pFinal/LSD/P1Teste/db/alt_u_div_i4f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655657325772 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1655657325772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655657326099 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655657326099 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "461 " "Implemented 461 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655657326232 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655657326232 ""} { "Info" "ICUT_CUT_TM_LCELLS" "408 " "Implemented 408 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655657326232 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655657326232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655657326273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 19 17:48:46 2022 " "Processing ended: Sun Jun 19 17:48:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655657326273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655657326273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655657326273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655657326273 ""}
