xrun(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.03-s003: Started on Jun 08, 2023 at 01:17:44 CST
xrun
	tb.sv
	LASER.v
	+define+USECOLOR+RTL
	+access+r
	-clean
	-createdebugdb
	-input xrun.tcl
xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
file: tb.sv
	module worklib.testfixture:sv
		errors: 0, warnings: 0
file: LASER.v
	module worklib.LASER:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		testfixture
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.LASER:v <0x60597df0>
			streams:  30, words: 22566
		worklib.testfixture:sv <0x29b60792>
			streams:  35, words: 56542
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Generating Debug Data:
		LWD Database path: (/home/eda/new/2023-IC-Design-Contest/xcelium.d/worklib/testfixture/sv/debug_db/testfixture)
		Power Aware Instances:                    0
		Liberty Instances:                        0
		Out Of Module References:                 0
		Assertions:                               0
		Liberty Information:
			PG Pins:	                  0
			Liberty Pins:	                  0
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               72      72
		Scalar wires:             3       -
		Vectored wires:           9       -
		Always blocks:           17      17
		Initial blocks:          12      12
		Cont. assignments:        3       3
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_xcelium171.so
xcelium> source /usr/cad/cadence/XCELIUM/XCELIUM_22.03.003/tools/xcelium/files/xmsimrc
xcelium> ida_probe -log

[INDAGO]: Multi-Core recording is enabled

xcelium> ida_probe -wave -wave_probe_args="[scope -tops] -all -depth all -memories"
database -open ida.db/ida.shm 
Created SHM database ida.db/ida.shm

database -setdefault ida.db/ida.shm
ida.db/ida.shm is set as default SHM database

probe testfixture -all -depth all -memories -emptyok
xmsim: *W,PRLDYN: The design contains dynamic objects. The "-all" option excludes dynamic objects to improve performance. To enable probing of dynamic objects the "-all -dynamic" options should be added to the probe command.
Created probe 1

xcelium> run
FSDB Dumper for Xcelium, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
***********************************************************************
*  WARNING -                                                          *
*  The simulator version is newer than the FSDB Writer version which  *
*  may cause abnormal behavior, please contact Cadence support for    *
*  assistance.                                                        *
***********************************************************************
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'LASER.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
*******************************
** Simulation Start          **
*******************************
== PATTERN img1.pattern
---- Used Cycle:      41943
---- Get Return: C1( 1,15),C2( 9,11)
---- cover =  18, optimum =  30
== PATTERN img2.pattern
---- Used Cycle:      41943
---- Get Return: C1( 5, 3),C2( 9,11)
---- cover =  20, optimum =  28
== PATTERN img3.pattern
---- Used Cycle:      41943
---- Get Return: C1( 0, 2),C2( 2,12)
---- cover =   5, optimum =  29
== PATTERN img4.pattern
---- Used Cycle:      41943
---- Get Return: C1( 4,12),C2( 4, 4)
---- cover =  15, optimum =  30
== PATTERN img5.pattern
---- Used Cycle:      41943
---- Get Return: C1( 2, 4),C2(14, 0)
---- cover =  11, optimum =  23
== PATTERN img6.pattern
---- Used Cycle:      41943
---- Get Return: C1(11, 5),C2( 3,13)
---- cover =  17, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     251913  **
**   Cover total =  86/170   **
*******************************
Simulation complete via $finish(1) at time 2015300 NS + 0
./tb.sv:270                  $finish;
xcelium> exit
TOOL:	xrun(64)	22.03-s003: Exiting on Jun 08, 2023 at 01:17:48 CST  (total: 00:00:04)
