// This is auto-gen data for Capstone engine (www.capstone-engine.org)
// By Nguyen Anh Quynh <aquynh@gmail.com>

	{ ARM64_INS_ABS_ZPmZ_B, "abs" },
	{ ARM64_INS_ABS_ZPmZ_D, "abs" },
	{ ARM64_INS_ABS_ZPmZ_H, "abs" },
	{ ARM64_INS_ABS_ZPmZ_S, "abs" },
	{ ARM64_INS_ABSv16i8, "abs" },
	{ ARM64_INS_ABSv1i64, "abs" },
	{ ARM64_INS_ABSv2i32, "abs" },
	{ ARM64_INS_ABSv2i64, "abs" },
	{ ARM64_INS_ABSv4i16, "abs" },
	{ ARM64_INS_ABSv4i32, "abs" },
	{ ARM64_INS_ABSv8i16, "abs" },
	{ ARM64_INS_ABSv8i8, "abs" },
	{ ARM64_INS_ADCSWr, "adcs" },
	{ ARM64_INS_ADCSXr, "adcs" },
	{ ARM64_INS_ADCWr, "adc" },
	{ ARM64_INS_ADCXr, "adc" },
	{ ARM64_INS_ADDHNv2i64_v2i32, "addhn" },
	{ ARM64_INS_ADDHNv2i64_v4i32, "addhn2" },
	{ ARM64_INS_ADDHNv4i32_v4i16, "addhn" },
	{ ARM64_INS_ADDHNv4i32_v8i16, "addhn2" },
	{ ARM64_INS_ADDHNv8i16_v16i8, "addhn2" },
	{ ARM64_INS_ADDHNv8i16_v8i8, "addhn" },
	{ ARM64_INS_ADDPL_XXI, "addpl" },
	{ ARM64_INS_ADDPv16i8, "addp" },
	{ ARM64_INS_ADDPv2i32, "addp" },
	{ ARM64_INS_ADDPv2i64, "addp" },
	{ ARM64_INS_ADDPv2i64p, "addp" },
	{ ARM64_INS_ADDPv4i16, "addp" },
	{ ARM64_INS_ADDPv4i32, "addp" },
	{ ARM64_INS_ADDPv8i16, "addp" },
	{ ARM64_INS_ADDPv8i8, "addp" },
	{ ARM64_INS_ADDSWri, "adds" },
	{ ARM64_INS_ADDSWrs, "adds" },
	{ ARM64_INS_ADDSWrx, "adds" },
	{ ARM64_INS_ADDSXri, "adds" },
	{ ARM64_INS_ADDSXrs, "adds" },
	{ ARM64_INS_ADDSXrx, "adds" },
	{ ARM64_INS_ADDSXrx64, "adds" },
	{ ARM64_INS_ADDVL_XXI, "addvl" },
	{ ARM64_INS_ADDVv16i8v, "addv" },
	{ ARM64_INS_ADDVv4i16v, "addv" },
	{ ARM64_INS_ADDVv4i32v, "addv" },
	{ ARM64_INS_ADDVv8i16v, "addv" },
	{ ARM64_INS_ADDVv8i8v, "addv" },
	{ ARM64_INS_ADDWri, "add" },
	{ ARM64_INS_ADDWrs, "add" },
	{ ARM64_INS_ADDWrx, "add" },
	{ ARM64_INS_ADDXri, "add" },
	{ ARM64_INS_ADDXrs, "add" },
	{ ARM64_INS_ADDXrx, "add" },
	{ ARM64_INS_ADDXrx64, "add" },
	{ ARM64_INS_ADD_ZI_B, "add" },
	{ ARM64_INS_ADD_ZI_D, "add" },
	{ ARM64_INS_ADD_ZI_H, "add" },
	{ ARM64_INS_ADD_ZI_S, "add" },
	{ ARM64_INS_ADD_ZPmZ_B, "add" },
	{ ARM64_INS_ADD_ZPmZ_D, "add" },
	{ ARM64_INS_ADD_ZPmZ_H, "add" },
	{ ARM64_INS_ADD_ZPmZ_S, "add" },
	{ ARM64_INS_ADD_ZZZ_B, "add" },
	{ ARM64_INS_ADD_ZZZ_D, "add" },
	{ ARM64_INS_ADD_ZZZ_H, "add" },
	{ ARM64_INS_ADD_ZZZ_S, "add" },
	{ ARM64_INS_ADDv16i8, "add" },
	{ ARM64_INS_ADDv1i64, "add" },
	{ ARM64_INS_ADDv2i32, "add" },
	{ ARM64_INS_ADDv2i64, "add" },
	{ ARM64_INS_ADDv4i16, "add" },
	{ ARM64_INS_ADDv4i32, "add" },
	{ ARM64_INS_ADDv8i16, "add" },
	{ ARM64_INS_ADDv8i8, "add" },
	{ ARM64_INS_ADR, "adr" },
	{ ARM64_INS_ADRP, "adrp" },
	{ ARM64_INS_ADR_LSL_ZZZ_D_0, "adr" },
	{ ARM64_INS_ADR_LSL_ZZZ_D_1, "adr" },
	{ ARM64_INS_ADR_LSL_ZZZ_D_2, "adr" },
	{ ARM64_INS_ADR_LSL_ZZZ_D_3, "adr" },
	{ ARM64_INS_ADR_LSL_ZZZ_S_0, "adr" },
	{ ARM64_INS_ADR_LSL_ZZZ_S_1, "adr" },
	{ ARM64_INS_ADR_LSL_ZZZ_S_2, "adr" },
	{ ARM64_INS_ADR_LSL_ZZZ_S_3, "adr" },
	{ ARM64_INS_ADR_SXTW_ZZZ_D_0, "adr" },
	{ ARM64_INS_ADR_SXTW_ZZZ_D_1, "adr" },
	{ ARM64_INS_ADR_SXTW_ZZZ_D_2, "adr" },
	{ ARM64_INS_ADR_SXTW_ZZZ_D_3, "adr" },
	{ ARM64_INS_ADR_UXTW_ZZZ_D_0, "adr" },
	{ ARM64_INS_ADR_UXTW_ZZZ_D_1, "adr" },
	{ ARM64_INS_ADR_UXTW_ZZZ_D_2, "adr" },
	{ ARM64_INS_ADR_UXTW_ZZZ_D_3, "adr" },
	{ ARM64_INS_AESDrr, "aesd" },
	{ ARM64_INS_AESErr, "aese" },
	{ ARM64_INS_AESIMCrr, "aesimc" },
	{ ARM64_INS_AESMCrr, "aesmc" },
	{ ARM64_INS_ANDSWri, "ands" },
	{ ARM64_INS_ANDSWrs, "ands" },
	{ ARM64_INS_ANDSXri, "ands" },
	{ ARM64_INS_ANDSXrs, "ands" },
	{ ARM64_INS_ANDS_PPzPP, "ands" },
	{ ARM64_INS_ANDV_VPZ_B, "andv" },
	{ ARM64_INS_ANDV_VPZ_D, "andv" },
	{ ARM64_INS_ANDV_VPZ_H, "andv" },
	{ ARM64_INS_ANDV_VPZ_S, "andv" },
	{ ARM64_INS_ANDWri, "and" },
	{ ARM64_INS_ANDWrs, "and" },
	{ ARM64_INS_ANDXri, "and" },
	{ ARM64_INS_ANDXrs, "and" },
	{ ARM64_INS_AND_PPzPP, "and" },
	{ ARM64_INS_AND_ZI, "and" },
	{ ARM64_INS_AND_ZPmZ_B, "and" },
	{ ARM64_INS_AND_ZPmZ_D, "and" },
	{ ARM64_INS_AND_ZPmZ_H, "and" },
	{ ARM64_INS_AND_ZPmZ_S, "and" },
	{ ARM64_INS_AND_ZZZ, "and" },
	{ ARM64_INS_ANDv16i8, "and" },
	{ ARM64_INS_ANDv8i8, "and" },
	{ ARM64_INS_ASRD_ZPmI_B, "asrd" },
	{ ARM64_INS_ASRD_ZPmI_D, "asrd" },
	{ ARM64_INS_ASRD_ZPmI_H, "asrd" },
	{ ARM64_INS_ASRD_ZPmI_S, "asrd" },
	{ ARM64_INS_ASRR_ZPmZ_B, "asrr" },
	{ ARM64_INS_ASRR_ZPmZ_D, "asrr" },
	{ ARM64_INS_ASRR_ZPmZ_H, "asrr" },
	{ ARM64_INS_ASRR_ZPmZ_S, "asrr" },
	{ ARM64_INS_ASRVWr, "asr" },
	{ ARM64_INS_ASRVXr, "asr" },
	{ ARM64_INS_ASR_WIDE_ZPmZ_B, "asr" },
	{ ARM64_INS_ASR_WIDE_ZPmZ_H, "asr" },
	{ ARM64_INS_ASR_WIDE_ZPmZ_S, "asr" },
	{ ARM64_INS_ASR_WIDE_ZZZ_B, "asr" },
	{ ARM64_INS_ASR_WIDE_ZZZ_H, "asr" },
	{ ARM64_INS_ASR_WIDE_ZZZ_S, "asr" },
	{ ARM64_INS_ASR_ZPmI_B, "asr" },
	{ ARM64_INS_ASR_ZPmI_D, "asr" },
	{ ARM64_INS_ASR_ZPmI_H, "asr" },
	{ ARM64_INS_ASR_ZPmI_S, "asr" },
	{ ARM64_INS_ASR_ZPmZ_B, "asr" },
	{ ARM64_INS_ASR_ZPmZ_D, "asr" },
	{ ARM64_INS_ASR_ZPmZ_H, "asr" },
	{ ARM64_INS_ASR_ZPmZ_S, "asr" },
	{ ARM64_INS_ASR_ZZI_B, "asr" },
	{ ARM64_INS_ASR_ZZI_D, "asr" },
	{ ARM64_INS_ASR_ZZI_H, "asr" },
	{ ARM64_INS_ASR_ZZI_S, "asr" },
	{ ARM64_INS_AUTDA, "autda" },
	{ ARM64_INS_AUTDB, "autdb" },
	{ ARM64_INS_AUTDZA, "autdza" },
	{ ARM64_INS_AUTDZB, "autdzb" },
	{ ARM64_INS_AUTIA, "autia" },
	{ ARM64_INS_AUTIA1716, "autia1716" },
	{ ARM64_INS_AUTIASP, "autiasp" },
	{ ARM64_INS_AUTIAZ, "autiaz" },
	{ ARM64_INS_AUTIB, "autib" },
	{ ARM64_INS_AUTIB1716, "autib1716" },
	{ ARM64_INS_AUTIBSP, "autibsp" },
	{ ARM64_INS_AUTIBZ, "autibz" },
	{ ARM64_INS_AUTIZA, "autiza" },
	{ ARM64_INS_AUTIZB, "autizb" },
	{ ARM64_INS_B, "b" },
	{ ARM64_INS_BCAX, "bcax" },
	{ ARM64_INS_BFMWri, "bfm" },
	{ ARM64_INS_BFMXri, "bfm" },
	{ ARM64_INS_BICSWrs, "bics" },
	{ ARM64_INS_BICSXrs, "bics" },
	{ ARM64_INS_BICS_PPzPP, "bics" },
	{ ARM64_INS_BICWrs, "bic" },
	{ ARM64_INS_BICXrs, "bic" },
	{ ARM64_INS_BIC_PPzPP, "bic" },
	{ ARM64_INS_BIC_ZPmZ_B, "bic" },
	{ ARM64_INS_BIC_ZPmZ_D, "bic" },
	{ ARM64_INS_BIC_ZPmZ_H, "bic" },
	{ ARM64_INS_BIC_ZPmZ_S, "bic" },
	{ ARM64_INS_BIC_ZZZ, "bic" },
	{ ARM64_INS_BICv16i8, "bic" },
	{ ARM64_INS_BICv2i32, "bic" },
	{ ARM64_INS_BICv4i16, "bic" },
	{ ARM64_INS_BICv4i32, "bic" },
	{ ARM64_INS_BICv8i16, "bic" },
	{ ARM64_INS_BICv8i8, "bic" },
	{ ARM64_INS_BIFv16i8, "bif" },
	{ ARM64_INS_BIFv8i8, "bif" },
	{ ARM64_INS_BITv16i8, "bit" },
	{ ARM64_INS_BITv8i8, "bit" },
	{ ARM64_INS_BL, "bl" },
	{ ARM64_INS_BLR, "blr" },
	{ ARM64_INS_BLRAA, "blraa" },
	{ ARM64_INS_BLRAAZ, "blraaz" },
	{ ARM64_INS_BLRAB, "blrab" },
	{ ARM64_INS_BLRABZ, "blrabz" },
	{ ARM64_INS_BR, "br" },
	{ ARM64_INS_BRAA, "braa" },
	{ ARM64_INS_BRAAZ, "braaz" },
	{ ARM64_INS_BRAB, "brab" },
	{ ARM64_INS_BRABZ, "brabz" },
	{ ARM64_INS_BRK, "brk" },
	{ ARM64_INS_BRKAS_PPzP, "brkas" },
	{ ARM64_INS_BRKA_PPmP, "brka" },
	{ ARM64_INS_BRKA_PPzP, "brka" },
	{ ARM64_INS_BRKBS_PPzP, "brkbs" },
	{ ARM64_INS_BRKB_PPmP, "brkb" },
	{ ARM64_INS_BRKB_PPzP, "brkb" },
	{ ARM64_INS_BRKNS_PPzP, "brkns" },
	{ ARM64_INS_BRKN_PPzP, "brkn" },
	{ ARM64_INS_BRKPAS_PPzPP, "brkpas" },
	{ ARM64_INS_BRKPA_PPzPP, "brkpa" },
	{ ARM64_INS_BRKPBS_PPzPP, "brkpbs" },
	{ ARM64_INS_BRKPB_PPzPP, "brkpb" },
	{ ARM64_INS_BSLv16i8, "bsl" },
	{ ARM64_INS_BSLv8i8, "bsl" },
	{ ARM64_INS_Bcc, "b.$cond" },
	{ ARM64_INS_CASAB, "casab" },
	{ ARM64_INS_CASAH, "casah" },
	{ ARM64_INS_CASALB, "casalb" },
	{ ARM64_INS_CASALH, "casalh" },
	{ ARM64_INS_CASALW, "casal" },
	{ ARM64_INS_CASALX, "casal" },
	{ ARM64_INS_CASAW, "casa" },
	{ ARM64_INS_CASAX, "casa" },
	{ ARM64_INS_CASB, "casb" },
	{ ARM64_INS_CASH, "cash" },
	{ ARM64_INS_CASLB, "caslb" },
	{ ARM64_INS_CASLH, "caslh" },
	{ ARM64_INS_CASLW, "casl" },
	{ ARM64_INS_CASLX, "casl" },
	{ ARM64_INS_CASPALW, "caspal" },
	{ ARM64_INS_CASPALX, "caspal" },
	{ ARM64_INS_CASPAW, "caspa" },
	{ ARM64_INS_CASPAX, "caspa" },
	{ ARM64_INS_CASPLW, "caspl" },
	{ ARM64_INS_CASPLX, "caspl" },
	{ ARM64_INS_CASPW, "casp" },
	{ ARM64_INS_CASPX, "casp" },
	{ ARM64_INS_CASW, "cas" },
	{ ARM64_INS_CASX, "cas" },
	{ ARM64_INS_CBNZW, "cbnz" },
	{ ARM64_INS_CBNZX, "cbnz" },
	{ ARM64_INS_CBZW, "cbz" },
	{ ARM64_INS_CBZX, "cbz" },
	{ ARM64_INS_CCMNWi, "ccmn" },
	{ ARM64_INS_CCMNWr, "ccmn" },
	{ ARM64_INS_CCMNXi, "ccmn" },
	{ ARM64_INS_CCMNXr, "ccmn" },
	{ ARM64_INS_CCMPWi, "ccmp" },
	{ ARM64_INS_CCMPWr, "ccmp" },
	{ ARM64_INS_CCMPXi, "ccmp" },
	{ ARM64_INS_CCMPXr, "ccmp" },
	{ ARM64_INS_CFINV, "cfinv" },
	{ ARM64_INS_CLASTA_RPZ_B, "clasta" },
	{ ARM64_INS_CLASTA_RPZ_D, "clasta" },
	{ ARM64_INS_CLASTA_RPZ_H, "clasta" },
	{ ARM64_INS_CLASTA_RPZ_S, "clasta" },
	{ ARM64_INS_CLASTA_VPZ_B, "clasta" },
	{ ARM64_INS_CLASTA_VPZ_D, "clasta" },
	{ ARM64_INS_CLASTA_VPZ_H, "clasta" },
	{ ARM64_INS_CLASTA_VPZ_S, "clasta" },
	{ ARM64_INS_CLASTA_ZPZ_B, "clasta" },
	{ ARM64_INS_CLASTA_ZPZ_D, "clasta" },
	{ ARM64_INS_CLASTA_ZPZ_H, "clasta" },
	{ ARM64_INS_CLASTA_ZPZ_S, "clasta" },
	{ ARM64_INS_CLASTB_RPZ_B, "clastb" },
	{ ARM64_INS_CLASTB_RPZ_D, "clastb" },
	{ ARM64_INS_CLASTB_RPZ_H, "clastb" },
	{ ARM64_INS_CLASTB_RPZ_S, "clastb" },
	{ ARM64_INS_CLASTB_VPZ_B, "clastb" },
	{ ARM64_INS_CLASTB_VPZ_D, "clastb" },
	{ ARM64_INS_CLASTB_VPZ_H, "clastb" },
	{ ARM64_INS_CLASTB_VPZ_S, "clastb" },
	{ ARM64_INS_CLASTB_ZPZ_B, "clastb" },
	{ ARM64_INS_CLASTB_ZPZ_D, "clastb" },
	{ ARM64_INS_CLASTB_ZPZ_H, "clastb" },
	{ ARM64_INS_CLASTB_ZPZ_S, "clastb" },
	{ ARM64_INS_CLREX, "clrex" },
	{ ARM64_INS_CLSWr, "cls" },
	{ ARM64_INS_CLSXr, "cls" },
	{ ARM64_INS_CLS_ZPmZ_B, "cls" },
	{ ARM64_INS_CLS_ZPmZ_D, "cls" },
	{ ARM64_INS_CLS_ZPmZ_H, "cls" },
	{ ARM64_INS_CLS_ZPmZ_S, "cls" },
	{ ARM64_INS_CLSv16i8, "cls" },
	{ ARM64_INS_CLSv2i32, "cls" },
	{ ARM64_INS_CLSv4i16, "cls" },
	{ ARM64_INS_CLSv4i32, "cls" },
	{ ARM64_INS_CLSv8i16, "cls" },
	{ ARM64_INS_CLSv8i8, "cls" },
	{ ARM64_INS_CLZWr, "clz" },
	{ ARM64_INS_CLZXr, "clz" },
	{ ARM64_INS_CLZ_ZPmZ_B, "clz" },
	{ ARM64_INS_CLZ_ZPmZ_D, "clz" },
	{ ARM64_INS_CLZ_ZPmZ_H, "clz" },
	{ ARM64_INS_CLZ_ZPmZ_S, "clz" },
	{ ARM64_INS_CLZv16i8, "clz" },
	{ ARM64_INS_CLZv2i32, "clz" },
	{ ARM64_INS_CLZv4i16, "clz" },
	{ ARM64_INS_CLZv4i32, "clz" },
	{ ARM64_INS_CLZv8i16, "clz" },
	{ ARM64_INS_CLZv8i8, "clz" },
	{ ARM64_INS_CMEQv16i8, "cmeq" },
	{ ARM64_INS_CMEQv16i8rz, "cmeq" },
	{ ARM64_INS_CMEQv1i64, "cmeq" },
	{ ARM64_INS_CMEQv1i64rz, "cmeq" },
	{ ARM64_INS_CMEQv2i32, "cmeq" },
	{ ARM64_INS_CMEQv2i32rz, "cmeq" },
	{ ARM64_INS_CMEQv2i64, "cmeq" },
	{ ARM64_INS_CMEQv2i64rz, "cmeq" },
	{ ARM64_INS_CMEQv4i16, "cmeq" },
	{ ARM64_INS_CMEQv4i16rz, "cmeq" },
	{ ARM64_INS_CMEQv4i32, "cmeq" },
	{ ARM64_INS_CMEQv4i32rz, "cmeq" },
	{ ARM64_INS_CMEQv8i16, "cmeq" },
	{ ARM64_INS_CMEQv8i16rz, "cmeq" },
	{ ARM64_INS_CMEQv8i8, "cmeq" },
	{ ARM64_INS_CMEQv8i8rz, "cmeq" },
	{ ARM64_INS_CMGEv16i8, "cmge" },
	{ ARM64_INS_CMGEv16i8rz, "cmge" },
	{ ARM64_INS_CMGEv1i64, "cmge" },
	{ ARM64_INS_CMGEv1i64rz, "cmge" },
	{ ARM64_INS_CMGEv2i32, "cmge" },
	{ ARM64_INS_CMGEv2i32rz, "cmge" },
	{ ARM64_INS_CMGEv2i64, "cmge" },
	{ ARM64_INS_CMGEv2i64rz, "cmge" },
	{ ARM64_INS_CMGEv4i16, "cmge" },
	{ ARM64_INS_CMGEv4i16rz, "cmge" },
	{ ARM64_INS_CMGEv4i32, "cmge" },
	{ ARM64_INS_CMGEv4i32rz, "cmge" },
	{ ARM64_INS_CMGEv8i16, "cmge" },
	{ ARM64_INS_CMGEv8i16rz, "cmge" },
	{ ARM64_INS_CMGEv8i8, "cmge" },
	{ ARM64_INS_CMGEv8i8rz, "cmge" },
	{ ARM64_INS_CMGTv16i8, "cmgt" },
	{ ARM64_INS_CMGTv16i8rz, "cmgt" },
	{ ARM64_INS_CMGTv1i64, "cmgt" },
	{ ARM64_INS_CMGTv1i64rz, "cmgt" },
	{ ARM64_INS_CMGTv2i32, "cmgt" },
	{ ARM64_INS_CMGTv2i32rz, "cmgt" },
	{ ARM64_INS_CMGTv2i64, "cmgt" },
	{ ARM64_INS_CMGTv2i64rz, "cmgt" },
	{ ARM64_INS_CMGTv4i16, "cmgt" },
	{ ARM64_INS_CMGTv4i16rz, "cmgt" },
	{ ARM64_INS_CMGTv4i32, "cmgt" },
	{ ARM64_INS_CMGTv4i32rz, "cmgt" },
	{ ARM64_INS_CMGTv8i16, "cmgt" },
	{ ARM64_INS_CMGTv8i16rz, "cmgt" },
	{ ARM64_INS_CMGTv8i8, "cmgt" },
	{ ARM64_INS_CMGTv8i8rz, "cmgt" },
	{ ARM64_INS_CMHIv16i8, "cmhi" },
	{ ARM64_INS_CMHIv1i64, "cmhi" },
	{ ARM64_INS_CMHIv2i32, "cmhi" },
	{ ARM64_INS_CMHIv2i64, "cmhi" },
	{ ARM64_INS_CMHIv4i16, "cmhi" },
	{ ARM64_INS_CMHIv4i32, "cmhi" },
	{ ARM64_INS_CMHIv8i16, "cmhi" },
	{ ARM64_INS_CMHIv8i8, "cmhi" },
	{ ARM64_INS_CMHSv16i8, "cmhs" },
	{ ARM64_INS_CMHSv1i64, "cmhs" },
	{ ARM64_INS_CMHSv2i32, "cmhs" },
	{ ARM64_INS_CMHSv2i64, "cmhs" },
	{ ARM64_INS_CMHSv4i16, "cmhs" },
	{ ARM64_INS_CMHSv4i32, "cmhs" },
	{ ARM64_INS_CMHSv8i16, "cmhs" },
	{ ARM64_INS_CMHSv8i8, "cmhs" },
	{ ARM64_INS_CMLEv16i8rz, "cmle" },
	{ ARM64_INS_CMLEv1i64rz, "cmle" },
	{ ARM64_INS_CMLEv2i32rz, "cmle" },
	{ ARM64_INS_CMLEv2i64rz, "cmle" },
	{ ARM64_INS_CMLEv4i16rz, "cmle" },
	{ ARM64_INS_CMLEv4i32rz, "cmle" },
	{ ARM64_INS_CMLEv8i16rz, "cmle" },
	{ ARM64_INS_CMLEv8i8rz, "cmle" },
	{ ARM64_INS_CMLTv16i8rz, "cmlt" },
	{ ARM64_INS_CMLTv1i64rz, "cmlt" },
	{ ARM64_INS_CMLTv2i32rz, "cmlt" },
	{ ARM64_INS_CMLTv2i64rz, "cmlt" },
	{ ARM64_INS_CMLTv4i16rz, "cmlt" },
	{ ARM64_INS_CMLTv4i32rz, "cmlt" },
	{ ARM64_INS_CMLTv8i16rz, "cmlt" },
	{ ARM64_INS_CMLTv8i8rz, "cmlt" },
	{ ARM64_INS_CMPEQ_PPzZI_B, "cmpeq" },
	{ ARM64_INS_CMPEQ_PPzZI_D, "cmpeq" },
	{ ARM64_INS_CMPEQ_PPzZI_H, "cmpeq" },
	{ ARM64_INS_CMPEQ_PPzZI_S, "cmpeq" },
	{ ARM64_INS_CMPEQ_PPzZZ_B, "cmpeq" },
	{ ARM64_INS_CMPEQ_PPzZZ_D, "cmpeq" },
	{ ARM64_INS_CMPEQ_PPzZZ_H, "cmpeq" },
	{ ARM64_INS_CMPEQ_PPzZZ_S, "cmpeq" },
	{ ARM64_INS_CMPEQ_WIDE_PPzZZ_B, "cmpeq" },
	{ ARM64_INS_CMPEQ_WIDE_PPzZZ_H, "cmpeq" },
	{ ARM64_INS_CMPEQ_WIDE_PPzZZ_S, "cmpeq" },
	{ ARM64_INS_CMPGE_PPzZI_B, "cmpge" },
	{ ARM64_INS_CMPGE_PPzZI_D, "cmpge" },
	{ ARM64_INS_CMPGE_PPzZI_H, "cmpge" },
	{ ARM64_INS_CMPGE_PPzZI_S, "cmpge" },
	{ ARM64_INS_CMPGE_PPzZZ_B, "cmpge" },
	{ ARM64_INS_CMPGE_PPzZZ_D, "cmpge" },
	{ ARM64_INS_CMPGE_PPzZZ_H, "cmpge" },
	{ ARM64_INS_CMPGE_PPzZZ_S, "cmpge" },
	{ ARM64_INS_CMPGE_WIDE_PPzZZ_B, "cmpge" },
	{ ARM64_INS_CMPGE_WIDE_PPzZZ_H, "cmpge" },
	{ ARM64_INS_CMPGE_WIDE_PPzZZ_S, "cmpge" },
	{ ARM64_INS_CMPGT_PPzZI_B, "cmpgt" },
	{ ARM64_INS_CMPGT_PPzZI_D, "cmpgt" },
	{ ARM64_INS_CMPGT_PPzZI_H, "cmpgt" },
	{ ARM64_INS_CMPGT_PPzZI_S, "cmpgt" },
	{ ARM64_INS_CMPGT_PPzZZ_B, "cmpgt" },
	{ ARM64_INS_CMPGT_PPzZZ_D, "cmpgt" },
	{ ARM64_INS_CMPGT_PPzZZ_H, "cmpgt" },
	{ ARM64_INS_CMPGT_PPzZZ_S, "cmpgt" },
	{ ARM64_INS_CMPGT_WIDE_PPzZZ_B, "cmpgt" },
	{ ARM64_INS_CMPGT_WIDE_PPzZZ_H, "cmpgt" },
	{ ARM64_INS_CMPGT_WIDE_PPzZZ_S, "cmpgt" },
	{ ARM64_INS_CMPHI_PPzZI_B, "cmphi" },
	{ ARM64_INS_CMPHI_PPzZI_D, "cmphi" },
	{ ARM64_INS_CMPHI_PPzZI_H, "cmphi" },
	{ ARM64_INS_CMPHI_PPzZI_S, "cmphi" },
	{ ARM64_INS_CMPHI_PPzZZ_B, "cmphi" },
	{ ARM64_INS_CMPHI_PPzZZ_D, "cmphi" },
	{ ARM64_INS_CMPHI_PPzZZ_H, "cmphi" },
	{ ARM64_INS_CMPHI_PPzZZ_S, "cmphi" },
	{ ARM64_INS_CMPHI_WIDE_PPzZZ_B, "cmphi" },
	{ ARM64_INS_CMPHI_WIDE_PPzZZ_H, "cmphi" },
	{ ARM64_INS_CMPHI_WIDE_PPzZZ_S, "cmphi" },
	{ ARM64_INS_CMPHS_PPzZI_B, "cmphs" },
	{ ARM64_INS_CMPHS_PPzZI_D, "cmphs" },
	{ ARM64_INS_CMPHS_PPzZI_H, "cmphs" },
	{ ARM64_INS_CMPHS_PPzZI_S, "cmphs" },
	{ ARM64_INS_CMPHS_PPzZZ_B, "cmphs" },
	{ ARM64_INS_CMPHS_PPzZZ_D, "cmphs" },
	{ ARM64_INS_CMPHS_PPzZZ_H, "cmphs" },
	{ ARM64_INS_CMPHS_PPzZZ_S, "cmphs" },
	{ ARM64_INS_CMPHS_WIDE_PPzZZ_B, "cmphs" },
	{ ARM64_INS_CMPHS_WIDE_PPzZZ_H, "cmphs" },
	{ ARM64_INS_CMPHS_WIDE_PPzZZ_S, "cmphs" },
	{ ARM64_INS_CMPLE_PPzZI_B, "cmple" },
	{ ARM64_INS_CMPLE_PPzZI_D, "cmple" },
	{ ARM64_INS_CMPLE_PPzZI_H, "cmple" },
	{ ARM64_INS_CMPLE_PPzZI_S, "cmple" },
	{ ARM64_INS_CMPLE_WIDE_PPzZZ_B, "cmple" },
	{ ARM64_INS_CMPLE_WIDE_PPzZZ_H, "cmple" },
	{ ARM64_INS_CMPLE_WIDE_PPzZZ_S, "cmple" },
	{ ARM64_INS_CMPLO_PPzZI_B, "cmplo" },
	{ ARM64_INS_CMPLO_PPzZI_D, "cmplo" },
	{ ARM64_INS_CMPLO_PPzZI_H, "cmplo" },
	{ ARM64_INS_CMPLO_PPzZI_S, "cmplo" },
	{ ARM64_INS_CMPLO_WIDE_PPzZZ_B, "cmplo" },
	{ ARM64_INS_CMPLO_WIDE_PPzZZ_H, "cmplo" },
	{ ARM64_INS_CMPLO_WIDE_PPzZZ_S, "cmplo" },
	{ ARM64_INS_CMPLS_PPzZI_B, "cmpls" },
	{ ARM64_INS_CMPLS_PPzZI_D, "cmpls" },
	{ ARM64_INS_CMPLS_PPzZI_H, "cmpls" },
	{ ARM64_INS_CMPLS_PPzZI_S, "cmpls" },
	{ ARM64_INS_CMPLS_WIDE_PPzZZ_B, "cmpls" },
	{ ARM64_INS_CMPLS_WIDE_PPzZZ_H, "cmpls" },
	{ ARM64_INS_CMPLS_WIDE_PPzZZ_S, "cmpls" },
	{ ARM64_INS_CMPLT_PPzZI_B, "cmplt" },
	{ ARM64_INS_CMPLT_PPzZI_D, "cmplt" },
	{ ARM64_INS_CMPLT_PPzZI_H, "cmplt" },
	{ ARM64_INS_CMPLT_PPzZI_S, "cmplt" },
	{ ARM64_INS_CMPLT_WIDE_PPzZZ_B, "cmplt" },
	{ ARM64_INS_CMPLT_WIDE_PPzZZ_H, "cmplt" },
	{ ARM64_INS_CMPLT_WIDE_PPzZZ_S, "cmplt" },
	{ ARM64_INS_CMPNE_PPzZI_B, "cmpne" },
	{ ARM64_INS_CMPNE_PPzZI_D, "cmpne" },
	{ ARM64_INS_CMPNE_PPzZI_H, "cmpne" },
	{ ARM64_INS_CMPNE_PPzZI_S, "cmpne" },
	{ ARM64_INS_CMPNE_PPzZZ_B, "cmpne" },
	{ ARM64_INS_CMPNE_PPzZZ_D, "cmpne" },
	{ ARM64_INS_CMPNE_PPzZZ_H, "cmpne" },
	{ ARM64_INS_CMPNE_PPzZZ_S, "cmpne" },
	{ ARM64_INS_CMPNE_WIDE_PPzZZ_B, "cmpne" },
	{ ARM64_INS_CMPNE_WIDE_PPzZZ_H, "cmpne" },
	{ ARM64_INS_CMPNE_WIDE_PPzZZ_S, "cmpne" },
	{ ARM64_INS_CMTSTv16i8, "cmtst" },
	{ ARM64_INS_CMTSTv1i64, "cmtst" },
	{ ARM64_INS_CMTSTv2i32, "cmtst" },
	{ ARM64_INS_CMTSTv2i64, "cmtst" },
	{ ARM64_INS_CMTSTv4i16, "cmtst" },
	{ ARM64_INS_CMTSTv4i32, "cmtst" },
	{ ARM64_INS_CMTSTv8i16, "cmtst" },
	{ ARM64_INS_CMTSTv8i8, "cmtst" },
	{ ARM64_INS_CNOT_ZPmZ_B, "cnot" },
	{ ARM64_INS_CNOT_ZPmZ_D, "cnot" },
	{ ARM64_INS_CNOT_ZPmZ_H, "cnot" },
	{ ARM64_INS_CNOT_ZPmZ_S, "cnot" },
	{ ARM64_INS_CNTB_XPiI, "cntb" },
	{ ARM64_INS_CNTD_XPiI, "cntd" },
	{ ARM64_INS_CNTH_XPiI, "cnth" },
	{ ARM64_INS_CNTP_XPP_B, "cntp" },
	{ ARM64_INS_CNTP_XPP_D, "cntp" },
	{ ARM64_INS_CNTP_XPP_H, "cntp" },
	{ ARM64_INS_CNTP_XPP_S, "cntp" },
	{ ARM64_INS_CNTW_XPiI, "cntw" },
	{ ARM64_INS_CNT_ZPmZ_B, "cnt" },
	{ ARM64_INS_CNT_ZPmZ_D, "cnt" },
	{ ARM64_INS_CNT_ZPmZ_H, "cnt" },
	{ ARM64_INS_CNT_ZPmZ_S, "cnt" },
	{ ARM64_INS_CNTv16i8, "cnt" },
	{ ARM64_INS_CNTv8i8, "cnt" },
	{ ARM64_INS_COMPACT_ZPZ_D, "compact" },
	{ ARM64_INS_COMPACT_ZPZ_S, "compact" },
	{ ARM64_INS_CPY_ZPmI_B, "cpy" },
	{ ARM64_INS_CPY_ZPmI_D, "cpy" },
	{ ARM64_INS_CPY_ZPmI_H, "cpy" },
	{ ARM64_INS_CPY_ZPmI_S, "cpy" },
	{ ARM64_INS_CPY_ZPmR_B, "cpy" },
	{ ARM64_INS_CPY_ZPmR_D, "cpy" },
	{ ARM64_INS_CPY_ZPmR_H, "cpy" },
	{ ARM64_INS_CPY_ZPmR_S, "cpy" },
	{ ARM64_INS_CPY_ZPmV_B, "cpy" },
	{ ARM64_INS_CPY_ZPmV_D, "cpy" },
	{ ARM64_INS_CPY_ZPmV_H, "cpy" },
	{ ARM64_INS_CPY_ZPmV_S, "cpy" },
	{ ARM64_INS_CPY_ZPzI_B, "cpy" },
	{ ARM64_INS_CPY_ZPzI_D, "cpy" },
	{ ARM64_INS_CPY_ZPzI_H, "cpy" },
	{ ARM64_INS_CPY_ZPzI_S, "cpy" },
	{ ARM64_INS_CPYi16, "mov" },
	{ ARM64_INS_CPYi32, "mov" },
	{ ARM64_INS_CPYi64, "mov" },
	{ ARM64_INS_CPYi8, "mov" },
	{ ARM64_INS_CRC32Brr, "crc32b" },
	{ ARM64_INS_CRC32CBrr, "crc32cb" },
	{ ARM64_INS_CRC32CHrr, "crc32ch" },
	{ ARM64_INS_CRC32CWrr, "crc32cw" },
	{ ARM64_INS_CRC32CXrr, "crc32cx" },
	{ ARM64_INS_CRC32Hrr, "crc32h" },
	{ ARM64_INS_CRC32Wrr, "crc32w" },
	{ ARM64_INS_CRC32Xrr, "crc32x" },
	{ ARM64_INS_CSELWr, "csel" },
	{ ARM64_INS_CSELXr, "csel" },
	{ ARM64_INS_CSINCWr, "csinc" },
	{ ARM64_INS_CSINCXr, "csinc" },
	{ ARM64_INS_CSINVWr, "csinv" },
	{ ARM64_INS_CSINVXr, "csinv" },
	{ ARM64_INS_CSNEGWr, "csneg" },
	{ ARM64_INS_CSNEGXr, "csneg" },
	{ ARM64_INS_CTERMEQ_WW, "ctermeq" },
	{ ARM64_INS_CTERMEQ_XX, "ctermeq" },
	{ ARM64_INS_CTERMNE_WW, "ctermne" },
	{ ARM64_INS_CTERMNE_XX, "ctermne" },
	{ ARM64_INS_DCPS1, "dcps1" },
	{ ARM64_INS_DCPS2, "dcps2" },
	{ ARM64_INS_DCPS3, "dcps3" },
	{ ARM64_INS_DECB_XPiI, "decb" },
	{ ARM64_INS_DECD_XPiI, "decd" },
	{ ARM64_INS_DECD_ZPiI, "decd" },
	{ ARM64_INS_DECH_XPiI, "dech" },
	{ ARM64_INS_DECH_ZPiI, "dech" },
	{ ARM64_INS_DECP_XP_B, "decp" },
	{ ARM64_INS_DECP_XP_D, "decp" },
	{ ARM64_INS_DECP_XP_H, "decp" },
	{ ARM64_INS_DECP_XP_S, "decp" },
	{ ARM64_INS_DECP_ZP_D, "decp" },
	{ ARM64_INS_DECP_ZP_H, "decp" },
	{ ARM64_INS_DECP_ZP_S, "decp" },
	{ ARM64_INS_DECW_XPiI, "decw" },
	{ ARM64_INS_DECW_ZPiI, "decw" },
	{ ARM64_INS_DMB, "dmb" },
	{ ARM64_INS_DRPS, "drps" },
	{ ARM64_INS_DSB, "dsb" },
	{ ARM64_INS_DUPM_ZI, "dupm" },
	{ ARM64_INS_DUP_ZI_B, "dup" },
	{ ARM64_INS_DUP_ZI_D, "dup" },
	{ ARM64_INS_DUP_ZI_H, "dup" },
	{ ARM64_INS_DUP_ZI_S, "dup" },
	{ ARM64_INS_DUP_ZR_B, "dup" },
	{ ARM64_INS_DUP_ZR_D, "dup" },
	{ ARM64_INS_DUP_ZR_H, "dup" },
	{ ARM64_INS_DUP_ZR_S, "dup" },
	{ ARM64_INS_DUP_ZZI_B, "dup" },
	{ ARM64_INS_DUP_ZZI_D, "dup" },
	{ ARM64_INS_DUP_ZZI_H, "dup" },
	{ ARM64_INS_DUP_ZZI_Q, "dup" },
	{ ARM64_INS_DUP_ZZI_S, "dup" },
	{ ARM64_INS_DUPv16i8gpr, "dup" },
	{ ARM64_INS_DUPv16i8lane, "dup" },
	{ ARM64_INS_DUPv2i32gpr, "dup" },
	{ ARM64_INS_DUPv2i32lane, "dup" },
	{ ARM64_INS_DUPv2i64gpr, "dup" },
	{ ARM64_INS_DUPv2i64lane, "dup" },
	{ ARM64_INS_DUPv4i16gpr, "dup" },
	{ ARM64_INS_DUPv4i16lane, "dup" },
	{ ARM64_INS_DUPv4i32gpr, "dup" },
	{ ARM64_INS_DUPv4i32lane, "dup" },
	{ ARM64_INS_DUPv8i16gpr, "dup" },
	{ ARM64_INS_DUPv8i16lane, "dup" },
	{ ARM64_INS_DUPv8i8gpr, "dup" },
	{ ARM64_INS_DUPv8i8lane, "dup" },
	{ ARM64_INS_EONWrs, "eon" },
	{ ARM64_INS_EONXrs, "eon" },
	{ ARM64_INS_EOR3, "eor3" },
	{ ARM64_INS_EORS_PPzPP, "eors" },
	{ ARM64_INS_EORV_VPZ_B, "eorv" },
	{ ARM64_INS_EORV_VPZ_D, "eorv" },
	{ ARM64_INS_EORV_VPZ_H, "eorv" },
	{ ARM64_INS_EORV_VPZ_S, "eorv" },
	{ ARM64_INS_EORWri, "eor" },
	{ ARM64_INS_EORWrs, "eor" },
	{ ARM64_INS_EORXri, "eor" },
	{ ARM64_INS_EORXrs, "eor" },
	{ ARM64_INS_EOR_PPzPP, "eor" },
	{ ARM64_INS_EOR_ZI, "eor" },
	{ ARM64_INS_EOR_ZPmZ_B, "eor" },
	{ ARM64_INS_EOR_ZPmZ_D, "eor" },
	{ ARM64_INS_EOR_ZPmZ_H, "eor" },
	{ ARM64_INS_EOR_ZPmZ_S, "eor" },
	{ ARM64_INS_EOR_ZZZ, "eor" },
	{ ARM64_INS_EORv16i8, "eor" },
	{ ARM64_INS_EORv8i8, "eor" },
	{ ARM64_INS_ERET, "eret" },
	{ ARM64_INS_ERETAA, "eretaa" },
	{ ARM64_INS_ERETAB, "eretab" },
	{ ARM64_INS_EXTRWrri, "extr" },
	{ ARM64_INS_EXTRXrri, "extr" },
	{ ARM64_INS_EXT_ZZI, "ext" },
	{ ARM64_INS_EXTv16i8, "ext" },
	{ ARM64_INS_EXTv8i8, "ext" },
	{ ARM64_INS_FABD16, "fabd" },
	{ ARM64_INS_FABD32, "fabd" },
	{ ARM64_INS_FABD64, "fabd" },
	{ ARM64_INS_FABD_ZPmZ_D, "fabd" },
	{ ARM64_INS_FABD_ZPmZ_H, "fabd" },
	{ ARM64_INS_FABD_ZPmZ_S, "fabd" },
	{ ARM64_INS_FABDv2f32, "fabd" },
	{ ARM64_INS_FABDv2f64, "fabd" },
	{ ARM64_INS_FABDv4f16, "fabd" },
	{ ARM64_INS_FABDv4f32, "fabd" },
	{ ARM64_INS_FABDv8f16, "fabd" },
	{ ARM64_INS_FABSDr, "fabs" },
	{ ARM64_INS_FABSHr, "fabs" },
	{ ARM64_INS_FABSSr, "fabs" },
	{ ARM64_INS_FABS_ZPmZ_D, "fabs" },
	{ ARM64_INS_FABS_ZPmZ_H, "fabs" },
	{ ARM64_INS_FABS_ZPmZ_S, "fabs" },
	{ ARM64_INS_FABSv2f32, "fabs" },
	{ ARM64_INS_FABSv2f64, "fabs" },
	{ ARM64_INS_FABSv4f16, "fabs" },
	{ ARM64_INS_FABSv4f32, "fabs" },
	{ ARM64_INS_FABSv8f16, "fabs" },
	{ ARM64_INS_FACGE16, "facge" },
	{ ARM64_INS_FACGE32, "facge" },
	{ ARM64_INS_FACGE64, "facge" },
	{ ARM64_INS_FACGE_PPzZZ_D, "facge" },
	{ ARM64_INS_FACGE_PPzZZ_H, "facge" },
	{ ARM64_INS_FACGE_PPzZZ_S, "facge" },
	{ ARM64_INS_FACGEv2f32, "facge" },
	{ ARM64_INS_FACGEv2f64, "facge" },
	{ ARM64_INS_FACGEv4f16, "facge" },
	{ ARM64_INS_FACGEv4f32, "facge" },
	{ ARM64_INS_FACGEv8f16, "facge" },
	{ ARM64_INS_FACGT16, "facgt" },
	{ ARM64_INS_FACGT32, "facgt" },
	{ ARM64_INS_FACGT64, "facgt" },
	{ ARM64_INS_FACGT_PPzZZ_D, "facgt" },
	{ ARM64_INS_FACGT_PPzZZ_H, "facgt" },
	{ ARM64_INS_FACGT_PPzZZ_S, "facgt" },
	{ ARM64_INS_FACGTv2f32, "facgt" },
	{ ARM64_INS_FACGTv2f64, "facgt" },
	{ ARM64_INS_FACGTv4f16, "facgt" },
	{ ARM64_INS_FACGTv4f32, "facgt" },
	{ ARM64_INS_FACGTv8f16, "facgt" },
	{ ARM64_INS_FADDA_VPZ_D, "fadda" },
	{ ARM64_INS_FADDA_VPZ_H, "fadda" },
	{ ARM64_INS_FADDA_VPZ_S, "fadda" },
	{ ARM64_INS_FADDDrr, "fadd" },
	{ ARM64_INS_FADDHrr, "fadd" },
	{ ARM64_INS_FADDPv2f32, "faddp" },
	{ ARM64_INS_FADDPv2f64, "faddp" },
	{ ARM64_INS_FADDPv2i16p, "faddp" },
	{ ARM64_INS_FADDPv2i32p, "faddp" },
	{ ARM64_INS_FADDPv2i64p, "faddp" },
	{ ARM64_INS_FADDPv4f16, "faddp" },
	{ ARM64_INS_FADDPv4f32, "faddp" },
	{ ARM64_INS_FADDPv8f16, "faddp" },
	{ ARM64_INS_FADDSrr, "fadd" },
	{ ARM64_INS_FADDV_VPZ_D, "faddv" },
	{ ARM64_INS_FADDV_VPZ_H, "faddv" },
	{ ARM64_INS_FADDV_VPZ_S, "faddv" },
	{ ARM64_INS_FADD_ZPmI_D, "fadd" },
	{ ARM64_INS_FADD_ZPmI_H, "fadd" },
	{ ARM64_INS_FADD_ZPmI_S, "fadd" },
	{ ARM64_INS_FADD_ZPmZ_D, "fadd" },
	{ ARM64_INS_FADD_ZPmZ_H, "fadd" },
	{ ARM64_INS_FADD_ZPmZ_S, "fadd" },
	{ ARM64_INS_FADD_ZZZ_D, "fadd" },
	{ ARM64_INS_FADD_ZZZ_H, "fadd" },
	{ ARM64_INS_FADD_ZZZ_S, "fadd" },
	{ ARM64_INS_FADDv2f32, "fadd" },
	{ ARM64_INS_FADDv2f64, "fadd" },
	{ ARM64_INS_FADDv4f16, "fadd" },
	{ ARM64_INS_FADDv4f32, "fadd" },
	{ ARM64_INS_FADDv8f16, "fadd" },
	{ ARM64_INS_FCADD_ZPmZ_D, "fcadd" },
	{ ARM64_INS_FCADD_ZPmZ_H, "fcadd" },
	{ ARM64_INS_FCADD_ZPmZ_S, "fcadd" },
	{ ARM64_INS_FCADDv2f32, "fcadd" },
	{ ARM64_INS_FCADDv2f64, "fcadd" },
	{ ARM64_INS_FCADDv4f16, "fcadd" },
	{ ARM64_INS_FCADDv4f32, "fcadd" },
	{ ARM64_INS_FCADDv8f16, "fcadd" },
	{ ARM64_INS_FCCMPDrr, "fccmp" },
	{ ARM64_INS_FCCMPEDrr, "fccmpe" },
	{ ARM64_INS_FCCMPEHrr, "fccmpe" },
	{ ARM64_INS_FCCMPESrr, "fccmpe" },
	{ ARM64_INS_FCCMPHrr, "fccmp" },
	{ ARM64_INS_FCCMPSrr, "fccmp" },
	{ ARM64_INS_FCMEQ16, "fcmeq" },
	{ ARM64_INS_FCMEQ32, "fcmeq" },
	{ ARM64_INS_FCMEQ64, "fcmeq" },
	{ ARM64_INS_FCMEQ_PPzZ0_D, "fcmeq" },
	{ ARM64_INS_FCMEQ_PPzZ0_H, "fcmeq" },
	{ ARM64_INS_FCMEQ_PPzZ0_S, "fcmeq" },
	{ ARM64_INS_FCMEQ_PPzZZ_D, "fcmeq" },
	{ ARM64_INS_FCMEQ_PPzZZ_H, "fcmeq" },
	{ ARM64_INS_FCMEQ_PPzZZ_S, "fcmeq" },
	{ ARM64_INS_FCMEQv1i16rz, "fcmeq" },
	{ ARM64_INS_FCMEQv1i32rz, "fcmeq" },
	{ ARM64_INS_FCMEQv1i64rz, "fcmeq" },
	{ ARM64_INS_FCMEQv2f32, "fcmeq" },
	{ ARM64_INS_FCMEQv2f64, "fcmeq" },
	{ ARM64_INS_FCMEQv2i32rz, "fcmeq" },
	{ ARM64_INS_FCMEQv2i64rz, "fcmeq" },
	{ ARM64_INS_FCMEQv4f16, "fcmeq" },
	{ ARM64_INS_FCMEQv4f32, "fcmeq" },
	{ ARM64_INS_FCMEQv4i16rz, "fcmeq" },
	{ ARM64_INS_FCMEQv4i32rz, "fcmeq" },
	{ ARM64_INS_FCMEQv8f16, "fcmeq" },
	{ ARM64_INS_FCMEQv8i16rz, "fcmeq" },
	{ ARM64_INS_FCMGE16, "fcmge" },
	{ ARM64_INS_FCMGE32, "fcmge" },
	{ ARM64_INS_FCMGE64, "fcmge" },
	{ ARM64_INS_FCMGE_PPzZ0_D, "fcmge" },
	{ ARM64_INS_FCMGE_PPzZ0_H, "fcmge" },
	{ ARM64_INS_FCMGE_PPzZ0_S, "fcmge" },
	{ ARM64_INS_FCMGE_PPzZZ_D, "fcmge" },
	{ ARM64_INS_FCMGE_PPzZZ_H, "fcmge" },
	{ ARM64_INS_FCMGE_PPzZZ_S, "fcmge" },
	{ ARM64_INS_FCMGEv1i16rz, "fcmge" },
	{ ARM64_INS_FCMGEv1i32rz, "fcmge" },
	{ ARM64_INS_FCMGEv1i64rz, "fcmge" },
	{ ARM64_INS_FCMGEv2f32, "fcmge" },
	{ ARM64_INS_FCMGEv2f64, "fcmge" },
	{ ARM64_INS_FCMGEv2i32rz, "fcmge" },
	{ ARM64_INS_FCMGEv2i64rz, "fcmge" },
	{ ARM64_INS_FCMGEv4f16, "fcmge" },
	{ ARM64_INS_FCMGEv4f32, "fcmge" },
	{ ARM64_INS_FCMGEv4i16rz, "fcmge" },
	{ ARM64_INS_FCMGEv4i32rz, "fcmge" },
	{ ARM64_INS_FCMGEv8f16, "fcmge" },
	{ ARM64_INS_FCMGEv8i16rz, "fcmge" },
	{ ARM64_INS_FCMGT16, "fcmgt" },
	{ ARM64_INS_FCMGT32, "fcmgt" },
	{ ARM64_INS_FCMGT64, "fcmgt" },
	{ ARM64_INS_FCMGT_PPzZ0_D, "fcmgt" },
	{ ARM64_INS_FCMGT_PPzZ0_H, "fcmgt" },
	{ ARM64_INS_FCMGT_PPzZ0_S, "fcmgt" },
	{ ARM64_INS_FCMGT_PPzZZ_D, "fcmgt" },
	{ ARM64_INS_FCMGT_PPzZZ_H, "fcmgt" },
	{ ARM64_INS_FCMGT_PPzZZ_S, "fcmgt" },
	{ ARM64_INS_FCMGTv1i16rz, "fcmgt" },
	{ ARM64_INS_FCMGTv1i32rz, "fcmgt" },
	{ ARM64_INS_FCMGTv1i64rz, "fcmgt" },
	{ ARM64_INS_FCMGTv2f32, "fcmgt" },
	{ ARM64_INS_FCMGTv2f64, "fcmgt" },
	{ ARM64_INS_FCMGTv2i32rz, "fcmgt" },
	{ ARM64_INS_FCMGTv2i64rz, "fcmgt" },
	{ ARM64_INS_FCMGTv4f16, "fcmgt" },
	{ ARM64_INS_FCMGTv4f32, "fcmgt" },
	{ ARM64_INS_FCMGTv4i16rz, "fcmgt" },
	{ ARM64_INS_FCMGTv4i32rz, "fcmgt" },
	{ ARM64_INS_FCMGTv8f16, "fcmgt" },
	{ ARM64_INS_FCMGTv8i16rz, "fcmgt" },
	{ ARM64_INS_FCMLA_ZPmZZ_D, "fcmla" },
	{ ARM64_INS_FCMLA_ZPmZZ_H, "fcmla" },
	{ ARM64_INS_FCMLA_ZPmZZ_S, "fcmla" },
	{ ARM64_INS_FCMLA_ZZZI_H, "fcmla" },
	{ ARM64_INS_FCMLA_ZZZI_S, "fcmla" },
	{ ARM64_INS_FCMLAv2f32, "fcmla" },
	{ ARM64_INS_FCMLAv2f64, "fcmla" },
	{ ARM64_INS_FCMLAv4f16, "fcmla" },
	{ ARM64_INS_FCMLAv4f16_indexed, "fcmla" },
	{ ARM64_INS_FCMLAv4f32, "fcmla" },
	{ ARM64_INS_FCMLAv4f32_indexed, "fcmla" },
	{ ARM64_INS_FCMLAv8f16, "fcmla" },
	{ ARM64_INS_FCMLAv8f16_indexed, "fcmla" },
	{ ARM64_INS_FCMLE_PPzZ0_D, "fcmle" },
	{ ARM64_INS_FCMLE_PPzZ0_H, "fcmle" },
	{ ARM64_INS_FCMLE_PPzZ0_S, "fcmle" },
	{ ARM64_INS_FCMLEv1i16rz, "fcmle" },
	{ ARM64_INS_FCMLEv1i32rz, "fcmle" },
	{ ARM64_INS_FCMLEv1i64rz, "fcmle" },
	{ ARM64_INS_FCMLEv2i32rz, "fcmle" },
	{ ARM64_INS_FCMLEv2i64rz, "fcmle" },
	{ ARM64_INS_FCMLEv4i16rz, "fcmle" },
	{ ARM64_INS_FCMLEv4i32rz, "fcmle" },
	{ ARM64_INS_FCMLEv8i16rz, "fcmle" },
	{ ARM64_INS_FCMLT_PPzZ0_D, "fcmlt" },
	{ ARM64_INS_FCMLT_PPzZ0_H, "fcmlt" },
	{ ARM64_INS_FCMLT_PPzZ0_S, "fcmlt" },
	{ ARM64_INS_FCMLTv1i16rz, "fcmlt" },
	{ ARM64_INS_FCMLTv1i32rz, "fcmlt" },
	{ ARM64_INS_FCMLTv1i64rz, "fcmlt" },
	{ ARM64_INS_FCMLTv2i32rz, "fcmlt" },
	{ ARM64_INS_FCMLTv2i64rz, "fcmlt" },
	{ ARM64_INS_FCMLTv4i16rz, "fcmlt" },
	{ ARM64_INS_FCMLTv4i32rz, "fcmlt" },
	{ ARM64_INS_FCMLTv8i16rz, "fcmlt" },
	{ ARM64_INS_FCMNE_PPzZ0_D, "fcmne" },
	{ ARM64_INS_FCMNE_PPzZ0_H, "fcmne" },
	{ ARM64_INS_FCMNE_PPzZ0_S, "fcmne" },
	{ ARM64_INS_FCMNE_PPzZZ_D, "fcmne" },
	{ ARM64_INS_FCMNE_PPzZZ_H, "fcmne" },
	{ ARM64_INS_FCMNE_PPzZZ_S, "fcmne" },
	{ ARM64_INS_FCMPDri, "fcmp" },
	{ ARM64_INS_FCMPDrr, "fcmp" },
	{ ARM64_INS_FCMPEDri, "fcmpe" },
	{ ARM64_INS_FCMPEDrr, "fcmpe" },
	{ ARM64_INS_FCMPEHri, "fcmpe" },
	{ ARM64_INS_FCMPEHrr, "fcmpe" },
	{ ARM64_INS_FCMPESri, "fcmpe" },
	{ ARM64_INS_FCMPESrr, "fcmpe" },
	{ ARM64_INS_FCMPHri, "fcmp" },
	{ ARM64_INS_FCMPHrr, "fcmp" },
	{ ARM64_INS_FCMPSri, "fcmp" },
	{ ARM64_INS_FCMPSrr, "fcmp" },
	{ ARM64_INS_FCMUO_PPzZZ_D, "fcmuo" },
	{ ARM64_INS_FCMUO_PPzZZ_H, "fcmuo" },
	{ ARM64_INS_FCMUO_PPzZZ_S, "fcmuo" },
	{ ARM64_INS_FCPY_ZPmI_D, "fcpy" },
	{ ARM64_INS_FCPY_ZPmI_H, "fcpy" },
	{ ARM64_INS_FCPY_ZPmI_S, "fcpy" },
	{ ARM64_INS_FCSELDrrr, "fcsel" },
	{ ARM64_INS_FCSELHrrr, "fcsel" },
	{ ARM64_INS_FCSELSrrr, "fcsel" },
	{ ARM64_INS_FCVTASUWDr, "fcvtas" },
	{ ARM64_INS_FCVTASUWHr, "fcvtas" },
	{ ARM64_INS_FCVTASUWSr, "fcvtas" },
	{ ARM64_INS_FCVTASUXDr, "fcvtas" },
	{ ARM64_INS_FCVTASUXHr, "fcvtas" },
	{ ARM64_INS_FCVTASUXSr, "fcvtas" },
	{ ARM64_INS_FCVTASv1f16, "fcvtas" },
	{ ARM64_INS_FCVTASv1i32, "fcvtas" },
	{ ARM64_INS_FCVTASv1i64, "fcvtas" },
	{ ARM64_INS_FCVTASv2f32, "fcvtas" },
	{ ARM64_INS_FCVTASv2f64, "fcvtas" },
	{ ARM64_INS_FCVTASv4f16, "fcvtas" },
	{ ARM64_INS_FCVTASv4f32, "fcvtas" },
	{ ARM64_INS_FCVTASv8f16, "fcvtas" },
	{ ARM64_INS_FCVTAUUWDr, "fcvtau" },
	{ ARM64_INS_FCVTAUUWHr, "fcvtau" },
	{ ARM64_INS_FCVTAUUWSr, "fcvtau" },
	{ ARM64_INS_FCVTAUUXDr, "fcvtau" },
	{ ARM64_INS_FCVTAUUXHr, "fcvtau" },
	{ ARM64_INS_FCVTAUUXSr, "fcvtau" },
	{ ARM64_INS_FCVTAUv1f16, "fcvtau" },
	{ ARM64_INS_FCVTAUv1i32, "fcvtau" },
	{ ARM64_INS_FCVTAUv1i64, "fcvtau" },
	{ ARM64_INS_FCVTAUv2f32, "fcvtau" },
	{ ARM64_INS_FCVTAUv2f64, "fcvtau" },
	{ ARM64_INS_FCVTAUv4f16, "fcvtau" },
	{ ARM64_INS_FCVTAUv4f32, "fcvtau" },
	{ ARM64_INS_FCVTAUv8f16, "fcvtau" },
	{ ARM64_INS_FCVTDHr, "fcvt" },
	{ ARM64_INS_FCVTDSr, "fcvt" },
	{ ARM64_INS_FCVTHDr, "fcvt" },
	{ ARM64_INS_FCVTHSr, "fcvt" },
	{ ARM64_INS_FCVTLv2i32, "fcvtl" },
	{ ARM64_INS_FCVTLv4i16, "fcvtl" },
	{ ARM64_INS_FCVTLv4i32, "fcvtl2" },
	{ ARM64_INS_FCVTLv8i16, "fcvtl2" },
	{ ARM64_INS_FCVTMSUWDr, "fcvtms" },
	{ ARM64_INS_FCVTMSUWHr, "fcvtms" },
	{ ARM64_INS_FCVTMSUWSr, "fcvtms" },
	{ ARM64_INS_FCVTMSUXDr, "fcvtms" },
	{ ARM64_INS_FCVTMSUXHr, "fcvtms" },
	{ ARM64_INS_FCVTMSUXSr, "fcvtms" },
	{ ARM64_INS_FCVTMSv1f16, "fcvtms" },
	{ ARM64_INS_FCVTMSv1i32, "fcvtms" },
	{ ARM64_INS_FCVTMSv1i64, "fcvtms" },
	{ ARM64_INS_FCVTMSv2f32, "fcvtms" },
	{ ARM64_INS_FCVTMSv2f64, "fcvtms" },
	{ ARM64_INS_FCVTMSv4f16, "fcvtms" },
	{ ARM64_INS_FCVTMSv4f32, "fcvtms" },
	{ ARM64_INS_FCVTMSv8f16, "fcvtms" },
	{ ARM64_INS_FCVTMUUWDr, "fcvtmu" },
	{ ARM64_INS_FCVTMUUWHr, "fcvtmu" },
	{ ARM64_INS_FCVTMUUWSr, "fcvtmu" },
	{ ARM64_INS_FCVTMUUXDr, "fcvtmu" },
	{ ARM64_INS_FCVTMUUXHr, "fcvtmu" },
	{ ARM64_INS_FCVTMUUXSr, "fcvtmu" },
	{ ARM64_INS_FCVTMUv1f16, "fcvtmu" },
	{ ARM64_INS_FCVTMUv1i32, "fcvtmu" },
	{ ARM64_INS_FCVTMUv1i64, "fcvtmu" },
	{ ARM64_INS_FCVTMUv2f32, "fcvtmu" },
	{ ARM64_INS_FCVTMUv2f64, "fcvtmu" },
	{ ARM64_INS_FCVTMUv4f16, "fcvtmu" },
	{ ARM64_INS_FCVTMUv4f32, "fcvtmu" },
	{ ARM64_INS_FCVTMUv8f16, "fcvtmu" },
	{ ARM64_INS_FCVTNSUWDr, "fcvtns" },
	{ ARM64_INS_FCVTNSUWHr, "fcvtns" },
	{ ARM64_INS_FCVTNSUWSr, "fcvtns" },
	{ ARM64_INS_FCVTNSUXDr, "fcvtns" },
	{ ARM64_INS_FCVTNSUXHr, "fcvtns" },
	{ ARM64_INS_FCVTNSUXSr, "fcvtns" },
	{ ARM64_INS_FCVTNSv1f16, "fcvtns" },
	{ ARM64_INS_FCVTNSv1i32, "fcvtns" },
	{ ARM64_INS_FCVTNSv1i64, "fcvtns" },
	{ ARM64_INS_FCVTNSv2f32, "fcvtns" },
	{ ARM64_INS_FCVTNSv2f64, "fcvtns" },
	{ ARM64_INS_FCVTNSv4f16, "fcvtns" },
	{ ARM64_INS_FCVTNSv4f32, "fcvtns" },
	{ ARM64_INS_FCVTNSv8f16, "fcvtns" },
	{ ARM64_INS_FCVTNUUWDr, "fcvtnu" },
	{ ARM64_INS_FCVTNUUWHr, "fcvtnu" },
	{ ARM64_INS_FCVTNUUWSr, "fcvtnu" },
	{ ARM64_INS_FCVTNUUXDr, "fcvtnu" },
	{ ARM64_INS_FCVTNUUXHr, "fcvtnu" },
	{ ARM64_INS_FCVTNUUXSr, "fcvtnu" },
	{ ARM64_INS_FCVTNUv1f16, "fcvtnu" },
	{ ARM64_INS_FCVTNUv1i32, "fcvtnu" },
	{ ARM64_INS_FCVTNUv1i64, "fcvtnu" },
	{ ARM64_INS_FCVTNUv2f32, "fcvtnu" },
	{ ARM64_INS_FCVTNUv2f64, "fcvtnu" },
	{ ARM64_INS_FCVTNUv4f16, "fcvtnu" },
	{ ARM64_INS_FCVTNUv4f32, "fcvtnu" },
	{ ARM64_INS_FCVTNUv8f16, "fcvtnu" },
	{ ARM64_INS_FCVTNv2i32, "fcvtn" },
	{ ARM64_INS_FCVTNv4i16, "fcvtn" },
	{ ARM64_INS_FCVTNv4i32, "fcvtn2" },
	{ ARM64_INS_FCVTNv8i16, "fcvtn2" },
	{ ARM64_INS_FCVTPSUWDr, "fcvtps" },
	{ ARM64_INS_FCVTPSUWHr, "fcvtps" },
	{ ARM64_INS_FCVTPSUWSr, "fcvtps" },
	{ ARM64_INS_FCVTPSUXDr, "fcvtps" },
	{ ARM64_INS_FCVTPSUXHr, "fcvtps" },
	{ ARM64_INS_FCVTPSUXSr, "fcvtps" },
	{ ARM64_INS_FCVTPSv1f16, "fcvtps" },
	{ ARM64_INS_FCVTPSv1i32, "fcvtps" },
	{ ARM64_INS_FCVTPSv1i64, "fcvtps" },
	{ ARM64_INS_FCVTPSv2f32, "fcvtps" },
	{ ARM64_INS_FCVTPSv2f64, "fcvtps" },
	{ ARM64_INS_FCVTPSv4f16, "fcvtps" },
	{ ARM64_INS_FCVTPSv4f32, "fcvtps" },
	{ ARM64_INS_FCVTPSv8f16, "fcvtps" },
	{ ARM64_INS_FCVTPUUWDr, "fcvtpu" },
	{ ARM64_INS_FCVTPUUWHr, "fcvtpu" },
	{ ARM64_INS_FCVTPUUWSr, "fcvtpu" },
	{ ARM64_INS_FCVTPUUXDr, "fcvtpu" },
	{ ARM64_INS_FCVTPUUXHr, "fcvtpu" },
	{ ARM64_INS_FCVTPUUXSr, "fcvtpu" },
	{ ARM64_INS_FCVTPUv1f16, "fcvtpu" },
	{ ARM64_INS_FCVTPUv1i32, "fcvtpu" },
	{ ARM64_INS_FCVTPUv1i64, "fcvtpu" },
	{ ARM64_INS_FCVTPUv2f32, "fcvtpu" },
	{ ARM64_INS_FCVTPUv2f64, "fcvtpu" },
	{ ARM64_INS_FCVTPUv4f16, "fcvtpu" },
	{ ARM64_INS_FCVTPUv4f32, "fcvtpu" },
	{ ARM64_INS_FCVTPUv8f16, "fcvtpu" },
	{ ARM64_INS_FCVTSDr, "fcvt" },
	{ ARM64_INS_FCVTSHr, "fcvt" },
	{ ARM64_INS_FCVTXNv1i64, "fcvtxn" },
	{ ARM64_INS_FCVTXNv2f32, "fcvtxn" },
	{ ARM64_INS_FCVTXNv4f32, "fcvtxn2" },
	{ ARM64_INS_FCVTZSSWDri, "fcvtzs" },
	{ ARM64_INS_FCVTZSSWHri, "fcvtzs" },
	{ ARM64_INS_FCVTZSSWSri, "fcvtzs" },
	{ ARM64_INS_FCVTZSSXDri, "fcvtzs" },
	{ ARM64_INS_FCVTZSSXHri, "fcvtzs" },
	{ ARM64_INS_FCVTZSSXSri, "fcvtzs" },
	{ ARM64_INS_FCVTZSUWDr, "fcvtzs" },
	{ ARM64_INS_FCVTZSUWHr, "fcvtzs" },
	{ ARM64_INS_FCVTZSUWSr, "fcvtzs" },
	{ ARM64_INS_FCVTZSUXDr, "fcvtzs" },
	{ ARM64_INS_FCVTZSUXHr, "fcvtzs" },
	{ ARM64_INS_FCVTZSUXSr, "fcvtzs" },
	{ ARM64_INS_FCVTZS_ZPmZ_DtoD, "fcvtzs" },
	{ ARM64_INS_FCVTZS_ZPmZ_DtoS, "fcvtzs" },
	{ ARM64_INS_FCVTZS_ZPmZ_HtoD, "fcvtzs" },
	{ ARM64_INS_FCVTZS_ZPmZ_HtoH, "fcvtzs" },
	{ ARM64_INS_FCVTZS_ZPmZ_HtoS, "fcvtzs" },
	{ ARM64_INS_FCVTZS_ZPmZ_StoD, "fcvtzs" },
	{ ARM64_INS_FCVTZS_ZPmZ_StoS, "fcvtzs" },
	{ ARM64_INS_FCVTZSd, "fcvtzs" },
	{ ARM64_INS_FCVTZSh, "fcvtzs" },
	{ ARM64_INS_FCVTZSs, "fcvtzs" },
	{ ARM64_INS_FCVTZSv1f16, "fcvtzs" },
	{ ARM64_INS_FCVTZSv1i32, "fcvtzs" },
	{ ARM64_INS_FCVTZSv1i64, "fcvtzs" },
	{ ARM64_INS_FCVTZSv2f32, "fcvtzs" },
	{ ARM64_INS_FCVTZSv2f64, "fcvtzs" },
	{ ARM64_INS_FCVTZSv2i32_shift, "fcvtzs" },
	{ ARM64_INS_FCVTZSv2i64_shift, "fcvtzs" },
	{ ARM64_INS_FCVTZSv4f16, "fcvtzs" },
	{ ARM64_INS_FCVTZSv4f32, "fcvtzs" },
	{ ARM64_INS_FCVTZSv4i16_shift, "fcvtzs" },
	{ ARM64_INS_FCVTZSv4i32_shift, "fcvtzs" },
	{ ARM64_INS_FCVTZSv8f16, "fcvtzs" },
	{ ARM64_INS_FCVTZSv8i16_shift, "fcvtzs" },
	{ ARM64_INS_FCVTZUSWDri, "fcvtzu" },
	{ ARM64_INS_FCVTZUSWHri, "fcvtzu" },
	{ ARM64_INS_FCVTZUSWSri, "fcvtzu" },
	{ ARM64_INS_FCVTZUSXDri, "fcvtzu" },
	{ ARM64_INS_FCVTZUSXHri, "fcvtzu" },
	{ ARM64_INS_FCVTZUSXSri, "fcvtzu" },
	{ ARM64_INS_FCVTZUUWDr, "fcvtzu" },
	{ ARM64_INS_FCVTZUUWHr, "fcvtzu" },
	{ ARM64_INS_FCVTZUUWSr, "fcvtzu" },
	{ ARM64_INS_FCVTZUUXDr, "fcvtzu" },
	{ ARM64_INS_FCVTZUUXHr, "fcvtzu" },
	{ ARM64_INS_FCVTZUUXSr, "fcvtzu" },
	{ ARM64_INS_FCVTZU_ZPmZ_DtoD, "fcvtzu" },
	{ ARM64_INS_FCVTZU_ZPmZ_DtoS, "fcvtzu" },
	{ ARM64_INS_FCVTZU_ZPmZ_HtoD, "fcvtzu" },
	{ ARM64_INS_FCVTZU_ZPmZ_HtoH, "fcvtzu" },
	{ ARM64_INS_FCVTZU_ZPmZ_HtoS, "fcvtzu" },
	{ ARM64_INS_FCVTZU_ZPmZ_StoD, "fcvtzu" },
	{ ARM64_INS_FCVTZU_ZPmZ_StoS, "fcvtzu" },
	{ ARM64_INS_FCVTZUd, "fcvtzu" },
	{ ARM64_INS_FCVTZUh, "fcvtzu" },
	{ ARM64_INS_FCVTZUs, "fcvtzu" },
	{ ARM64_INS_FCVTZUv1f16, "fcvtzu" },
	{ ARM64_INS_FCVTZUv1i32, "fcvtzu" },
	{ ARM64_INS_FCVTZUv1i64, "fcvtzu" },
	{ ARM64_INS_FCVTZUv2f32, "fcvtzu" },
	{ ARM64_INS_FCVTZUv2f64, "fcvtzu" },
	{ ARM64_INS_FCVTZUv2i32_shift, "fcvtzu" },
	{ ARM64_INS_FCVTZUv2i64_shift, "fcvtzu" },
	{ ARM64_INS_FCVTZUv4f16, "fcvtzu" },
	{ ARM64_INS_FCVTZUv4f32, "fcvtzu" },
	{ ARM64_INS_FCVTZUv4i16_shift, "fcvtzu" },
	{ ARM64_INS_FCVTZUv4i32_shift, "fcvtzu" },
	{ ARM64_INS_FCVTZUv8f16, "fcvtzu" },
	{ ARM64_INS_FCVTZUv8i16_shift, "fcvtzu" },
	{ ARM64_INS_FCVT_ZPmZ_DtoH, "fcvt" },
	{ ARM64_INS_FCVT_ZPmZ_DtoS, "fcvt" },
	{ ARM64_INS_FCVT_ZPmZ_HtoD, "fcvt" },
	{ ARM64_INS_FCVT_ZPmZ_HtoS, "fcvt" },
	{ ARM64_INS_FCVT_ZPmZ_StoD, "fcvt" },
	{ ARM64_INS_FCVT_ZPmZ_StoH, "fcvt" },
	{ ARM64_INS_FDIVDrr, "fdiv" },
	{ ARM64_INS_FDIVHrr, "fdiv" },
	{ ARM64_INS_FDIVR_ZPmZ_D, "fdivr" },
	{ ARM64_INS_FDIVR_ZPmZ_H, "fdivr" },
	{ ARM64_INS_FDIVR_ZPmZ_S, "fdivr" },
	{ ARM64_INS_FDIVSrr, "fdiv" },
	{ ARM64_INS_FDIV_ZPmZ_D, "fdiv" },
	{ ARM64_INS_FDIV_ZPmZ_H, "fdiv" },
	{ ARM64_INS_FDIV_ZPmZ_S, "fdiv" },
	{ ARM64_INS_FDIVv2f32, "fdiv" },
	{ ARM64_INS_FDIVv2f64, "fdiv" },
	{ ARM64_INS_FDIVv4f16, "fdiv" },
	{ ARM64_INS_FDIVv4f32, "fdiv" },
	{ ARM64_INS_FDIVv8f16, "fdiv" },
	{ ARM64_INS_FDUP_ZI_D, "fdup" },
	{ ARM64_INS_FDUP_ZI_H, "fdup" },
	{ ARM64_INS_FDUP_ZI_S, "fdup" },
	{ ARM64_INS_FEXPA_ZZ_D, "fexpa" },
	{ ARM64_INS_FEXPA_ZZ_H, "fexpa" },
	{ ARM64_INS_FEXPA_ZZ_S, "fexpa" },
	{ ARM64_INS_FJCVTZS, "fjcvtzs" },
	{ ARM64_INS_FMADDDrrr, "fmadd" },
	{ ARM64_INS_FMADDHrrr, "fmadd" },
	{ ARM64_INS_FMADDSrrr, "fmadd" },
	{ ARM64_INS_FMAD_ZPmZZ_D, "fmad" },
	{ ARM64_INS_FMAD_ZPmZZ_H, "fmad" },
	{ ARM64_INS_FMAD_ZPmZZ_S, "fmad" },
	{ ARM64_INS_FMAXDrr, "fmax" },
	{ ARM64_INS_FMAXHrr, "fmax" },
	{ ARM64_INS_FMAXNMDrr, "fmaxnm" },
	{ ARM64_INS_FMAXNMHrr, "fmaxnm" },
	{ ARM64_INS_FMAXNMPv2f32, "fmaxnmp" },
	{ ARM64_INS_FMAXNMPv2f64, "fmaxnmp" },
	{ ARM64_INS_FMAXNMPv2i16p, "fmaxnmp" },
	{ ARM64_INS_FMAXNMPv2i32p, "fmaxnmp" },
	{ ARM64_INS_FMAXNMPv2i64p, "fmaxnmp" },
	{ ARM64_INS_FMAXNMPv4f16, "fmaxnmp" },
	{ ARM64_INS_FMAXNMPv4f32, "fmaxnmp" },
	{ ARM64_INS_FMAXNMPv8f16, "fmaxnmp" },
	{ ARM64_INS_FMAXNMSrr, "fmaxnm" },
	{ ARM64_INS_FMAXNMV_VPZ_D, "fmaxnmv" },
	{ ARM64_INS_FMAXNMV_VPZ_H, "fmaxnmv" },
	{ ARM64_INS_FMAXNMV_VPZ_S, "fmaxnmv" },
	{ ARM64_INS_FMAXNMVv4i16v, "fmaxnmv" },
	{ ARM64_INS_FMAXNMVv4i32v, "fmaxnmv" },
	{ ARM64_INS_FMAXNMVv8i16v, "fmaxnmv" },
	{ ARM64_INS_FMAXNM_ZPmI_D, "fmaxnm" },
	{ ARM64_INS_FMAXNM_ZPmI_H, "fmaxnm" },
	{ ARM64_INS_FMAXNM_ZPmI_S, "fmaxnm" },
	{ ARM64_INS_FMAXNM_ZPmZ_D, "fmaxnm" },
	{ ARM64_INS_FMAXNM_ZPmZ_H, "fmaxnm" },
	{ ARM64_INS_FMAXNM_ZPmZ_S, "fmaxnm" },
	{ ARM64_INS_FMAXNMv2f32, "fmaxnm" },
	{ ARM64_INS_FMAXNMv2f64, "fmaxnm" },
	{ ARM64_INS_FMAXNMv4f16, "fmaxnm" },
	{ ARM64_INS_FMAXNMv4f32, "fmaxnm" },
	{ ARM64_INS_FMAXNMv8f16, "fmaxnm" },
	{ ARM64_INS_FMAXPv2f32, "fmaxp" },
	{ ARM64_INS_FMAXPv2f64, "fmaxp" },
	{ ARM64_INS_FMAXPv2i16p, "fmaxp" },
	{ ARM64_INS_FMAXPv2i32p, "fmaxp" },
	{ ARM64_INS_FMAXPv2i64p, "fmaxp" },
	{ ARM64_INS_FMAXPv4f16, "fmaxp" },
	{ ARM64_INS_FMAXPv4f32, "fmaxp" },
	{ ARM64_INS_FMAXPv8f16, "fmaxp" },
	{ ARM64_INS_FMAXSrr, "fmax" },
	{ ARM64_INS_FMAXV_VPZ_D, "fmaxv" },
	{ ARM64_INS_FMAXV_VPZ_H, "fmaxv" },
	{ ARM64_INS_FMAXV_VPZ_S, "fmaxv" },
	{ ARM64_INS_FMAXVv4i16v, "fmaxv" },
	{ ARM64_INS_FMAXVv4i32v, "fmaxv" },
	{ ARM64_INS_FMAXVv8i16v, "fmaxv" },
	{ ARM64_INS_FMAX_ZPmI_D, "fmax" },
	{ ARM64_INS_FMAX_ZPmI_H, "fmax" },
	{ ARM64_INS_FMAX_ZPmI_S, "fmax" },
	{ ARM64_INS_FMAX_ZPmZ_D, "fmax" },
	{ ARM64_INS_FMAX_ZPmZ_H, "fmax" },
	{ ARM64_INS_FMAX_ZPmZ_S, "fmax" },
	{ ARM64_INS_FMAXv2f32, "fmax" },
	{ ARM64_INS_FMAXv2f64, "fmax" },
	{ ARM64_INS_FMAXv4f16, "fmax" },
	{ ARM64_INS_FMAXv4f32, "fmax" },
	{ ARM64_INS_FMAXv8f16, "fmax" },
	{ ARM64_INS_FMINDrr, "fmin" },
	{ ARM64_INS_FMINHrr, "fmin" },
	{ ARM64_INS_FMINNMDrr, "fminnm" },
	{ ARM64_INS_FMINNMHrr, "fminnm" },
	{ ARM64_INS_FMINNMPv2f32, "fminnmp" },
	{ ARM64_INS_FMINNMPv2f64, "fminnmp" },
	{ ARM64_INS_FMINNMPv2i16p, "fminnmp" },
	{ ARM64_INS_FMINNMPv2i32p, "fminnmp" },
	{ ARM64_INS_FMINNMPv2i64p, "fminnmp" },
	{ ARM64_INS_FMINNMPv4f16, "fminnmp" },
	{ ARM64_INS_FMINNMPv4f32, "fminnmp" },
	{ ARM64_INS_FMINNMPv8f16, "fminnmp" },
	{ ARM64_INS_FMINNMSrr, "fminnm" },
	{ ARM64_INS_FMINNMV_VPZ_D, "fminnmv" },
	{ ARM64_INS_FMINNMV_VPZ_H, "fminnmv" },
	{ ARM64_INS_FMINNMV_VPZ_S, "fminnmv" },
	{ ARM64_INS_FMINNMVv4i16v, "fminnmv" },
	{ ARM64_INS_FMINNMVv4i32v, "fminnmv" },
	{ ARM64_INS_FMINNMVv8i16v, "fminnmv" },
	{ ARM64_INS_FMINNM_ZPmI_D, "fminnm" },
	{ ARM64_INS_FMINNM_ZPmI_H, "fminnm" },
	{ ARM64_INS_FMINNM_ZPmI_S, "fminnm" },
	{ ARM64_INS_FMINNM_ZPmZ_D, "fminnm" },
	{ ARM64_INS_FMINNM_ZPmZ_H, "fminnm" },
	{ ARM64_INS_FMINNM_ZPmZ_S, "fminnm" },
	{ ARM64_INS_FMINNMv2f32, "fminnm" },
	{ ARM64_INS_FMINNMv2f64, "fminnm" },
	{ ARM64_INS_FMINNMv4f16, "fminnm" },
	{ ARM64_INS_FMINNMv4f32, "fminnm" },
	{ ARM64_INS_FMINNMv8f16, "fminnm" },
	{ ARM64_INS_FMINPv2f32, "fminp" },
	{ ARM64_INS_FMINPv2f64, "fminp" },
	{ ARM64_INS_FMINPv2i16p, "fminp" },
	{ ARM64_INS_FMINPv2i32p, "fminp" },
	{ ARM64_INS_FMINPv2i64p, "fminp" },
	{ ARM64_INS_FMINPv4f16, "fminp" },
	{ ARM64_INS_FMINPv4f32, "fminp" },
	{ ARM64_INS_FMINPv8f16, "fminp" },
	{ ARM64_INS_FMINSrr, "fmin" },
	{ ARM64_INS_FMINV_VPZ_D, "fminv" },
	{ ARM64_INS_FMINV_VPZ_H, "fminv" },
	{ ARM64_INS_FMINV_VPZ_S, "fminv" },
	{ ARM64_INS_FMINVv4i16v, "fminv" },
	{ ARM64_INS_FMINVv4i32v, "fminv" },
	{ ARM64_INS_FMINVv8i16v, "fminv" },
	{ ARM64_INS_FMIN_ZPmI_D, "fmin" },
	{ ARM64_INS_FMIN_ZPmI_H, "fmin" },
	{ ARM64_INS_FMIN_ZPmI_S, "fmin" },
	{ ARM64_INS_FMIN_ZPmZ_D, "fmin" },
	{ ARM64_INS_FMIN_ZPmZ_H, "fmin" },
	{ ARM64_INS_FMIN_ZPmZ_S, "fmin" },
	{ ARM64_INS_FMINv2f32, "fmin" },
	{ ARM64_INS_FMINv2f64, "fmin" },
	{ ARM64_INS_FMINv4f16, "fmin" },
	{ ARM64_INS_FMINv4f32, "fmin" },
	{ ARM64_INS_FMINv8f16, "fmin" },
	{ ARM64_INS_FMLA_ZPmZZ_D, "fmla" },
	{ ARM64_INS_FMLA_ZPmZZ_H, "fmla" },
	{ ARM64_INS_FMLA_ZPmZZ_S, "fmla" },
	{ ARM64_INS_FMLA_ZZZI_D, "fmla" },
	{ ARM64_INS_FMLA_ZZZI_H, "fmla" },
	{ ARM64_INS_FMLA_ZZZI_S, "fmla" },
	{ ARM64_INS_FMLAv1i16_indexed, "fmla" },
	{ ARM64_INS_FMLAv1i32_indexed, "fmla" },
	{ ARM64_INS_FMLAv1i64_indexed, "fmla" },
	{ ARM64_INS_FMLAv2f32, "fmla" },
	{ ARM64_INS_FMLAv2f64, "fmla" },
	{ ARM64_INS_FMLAv2i32_indexed, "fmla" },
	{ ARM64_INS_FMLAv2i64_indexed, "fmla" },
	{ ARM64_INS_FMLAv4f16, "fmla" },
	{ ARM64_INS_FMLAv4f32, "fmla" },
	{ ARM64_INS_FMLAv4i16_indexed, "fmla" },
	{ ARM64_INS_FMLAv4i32_indexed, "fmla" },
	{ ARM64_INS_FMLAv8f16, "fmla" },
	{ ARM64_INS_FMLAv8i16_indexed, "fmla" },
	{ ARM64_INS_FMLS_ZPmZZ_D, "fmls" },
	{ ARM64_INS_FMLS_ZPmZZ_H, "fmls" },
	{ ARM64_INS_FMLS_ZPmZZ_S, "fmls" },
	{ ARM64_INS_FMLS_ZZZI_D, "fmls" },
	{ ARM64_INS_FMLS_ZZZI_H, "fmls" },
	{ ARM64_INS_FMLS_ZZZI_S, "fmls" },
	{ ARM64_INS_FMLSv1i16_indexed, "fmls" },
	{ ARM64_INS_FMLSv1i32_indexed, "fmls" },
	{ ARM64_INS_FMLSv1i64_indexed, "fmls" },
	{ ARM64_INS_FMLSv2f32, "fmls" },
	{ ARM64_INS_FMLSv2f64, "fmls" },
	{ ARM64_INS_FMLSv2i32_indexed, "fmls" },
	{ ARM64_INS_FMLSv2i64_indexed, "fmls" },
	{ ARM64_INS_FMLSv4f16, "fmls" },
	{ ARM64_INS_FMLSv4f32, "fmls" },
	{ ARM64_INS_FMLSv4i16_indexed, "fmls" },
	{ ARM64_INS_FMLSv4i32_indexed, "fmls" },
	{ ARM64_INS_FMLSv8f16, "fmls" },
	{ ARM64_INS_FMLSv8i16_indexed, "fmls" },
	{ ARM64_INS_FMOVDXHighr, "fmov" },
	{ ARM64_INS_FMOVDXr, "fmov" },
	{ ARM64_INS_FMOVDi, "fmov" },
	{ ARM64_INS_FMOVDr, "fmov" },
	{ ARM64_INS_FMOVHWr, "fmov" },
	{ ARM64_INS_FMOVHXr, "fmov" },
	{ ARM64_INS_FMOVHi, "fmov" },
	{ ARM64_INS_FMOVHr, "fmov" },
	{ ARM64_INS_FMOVSWr, "fmov" },
	{ ARM64_INS_FMOVSi, "fmov" },
	{ ARM64_INS_FMOVSr, "fmov" },
	{ ARM64_INS_FMOVWHr, "fmov" },
	{ ARM64_INS_FMOVWSr, "fmov" },
	{ ARM64_INS_FMOVXDHighr, "fmov" },
	{ ARM64_INS_FMOVXDr, "fmov" },
	{ ARM64_INS_FMOVXHr, "fmov" },
	{ ARM64_INS_FMOVv2f32_ns, "fmov" },
	{ ARM64_INS_FMOVv2f64_ns, "fmov" },
	{ ARM64_INS_FMOVv4f16_ns, "fmov" },
	{ ARM64_INS_FMOVv4f32_ns, "fmov" },
	{ ARM64_INS_FMOVv8f16_ns, "fmov" },
	{ ARM64_INS_FMSB_ZPmZZ_D, "fmsb" },
	{ ARM64_INS_FMSB_ZPmZZ_H, "fmsb" },
	{ ARM64_INS_FMSB_ZPmZZ_S, "fmsb" },
	{ ARM64_INS_FMSUBDrrr, "fmsub" },
	{ ARM64_INS_FMSUBHrrr, "fmsub" },
	{ ARM64_INS_FMSUBSrrr, "fmsub" },
	{ ARM64_INS_FMULDrr, "fmul" },
	{ ARM64_INS_FMULHrr, "fmul" },
	{ ARM64_INS_FMULSrr, "fmul" },
	{ ARM64_INS_FMULX16, "fmulx" },
	{ ARM64_INS_FMULX32, "fmulx" },
	{ ARM64_INS_FMULX64, "fmulx" },
	{ ARM64_INS_FMULX_ZPmZ_D, "fmulx" },
	{ ARM64_INS_FMULX_ZPmZ_H, "fmulx" },
	{ ARM64_INS_FMULX_ZPmZ_S, "fmulx" },
	{ ARM64_INS_FMULXv1i16_indexed, "fmulx" },
	{ ARM64_INS_FMULXv1i32_indexed, "fmulx" },
	{ ARM64_INS_FMULXv1i64_indexed, "fmulx" },
	{ ARM64_INS_FMULXv2f32, "fmulx" },
	{ ARM64_INS_FMULXv2f64, "fmulx" },
	{ ARM64_INS_FMULXv2i32_indexed, "fmulx" },
	{ ARM64_INS_FMULXv2i64_indexed, "fmulx" },
	{ ARM64_INS_FMULXv4f16, "fmulx" },
	{ ARM64_INS_FMULXv4f32, "fmulx" },
	{ ARM64_INS_FMULXv4i16_indexed, "fmulx" },
	{ ARM64_INS_FMULXv4i32_indexed, "fmulx" },
	{ ARM64_INS_FMULXv8f16, "fmulx" },
	{ ARM64_INS_FMULXv8i16_indexed, "fmulx" },
	{ ARM64_INS_FMUL_ZPmI_D, "fmul" },
	{ ARM64_INS_FMUL_ZPmI_H, "fmul" },
	{ ARM64_INS_FMUL_ZPmI_S, "fmul" },
	{ ARM64_INS_FMUL_ZPmZ_D, "fmul" },
	{ ARM64_INS_FMUL_ZPmZ_H, "fmul" },
	{ ARM64_INS_FMUL_ZPmZ_S, "fmul" },
	{ ARM64_INS_FMUL_ZZZI_D, "fmul" },
	{ ARM64_INS_FMUL_ZZZI_H, "fmul" },
	{ ARM64_INS_FMUL_ZZZI_S, "fmul" },
	{ ARM64_INS_FMUL_ZZZ_D, "fmul" },
	{ ARM64_INS_FMUL_ZZZ_H, "fmul" },
	{ ARM64_INS_FMUL_ZZZ_S, "fmul" },
	{ ARM64_INS_FMULv1i16_indexed, "fmul" },
	{ ARM64_INS_FMULv1i32_indexed, "fmul" },
	{ ARM64_INS_FMULv1i64_indexed, "fmul" },
	{ ARM64_INS_FMULv2f32, "fmul" },
	{ ARM64_INS_FMULv2f64, "fmul" },
	{ ARM64_INS_FMULv2i32_indexed, "fmul" },
	{ ARM64_INS_FMULv2i64_indexed, "fmul" },
	{ ARM64_INS_FMULv4f16, "fmul" },
	{ ARM64_INS_FMULv4f32, "fmul" },
	{ ARM64_INS_FMULv4i16_indexed, "fmul" },
	{ ARM64_INS_FMULv4i32_indexed, "fmul" },
	{ ARM64_INS_FMULv8f16, "fmul" },
	{ ARM64_INS_FMULv8i16_indexed, "fmul" },
	{ ARM64_INS_FNEGDr, "fneg" },
	{ ARM64_INS_FNEGHr, "fneg" },
	{ ARM64_INS_FNEGSr, "fneg" },
	{ ARM64_INS_FNEG_ZPmZ_D, "fneg" },
	{ ARM64_INS_FNEG_ZPmZ_H, "fneg" },
	{ ARM64_INS_FNEG_ZPmZ_S, "fneg" },
	{ ARM64_INS_FNEGv2f32, "fneg" },
	{ ARM64_INS_FNEGv2f64, "fneg" },
	{ ARM64_INS_FNEGv4f16, "fneg" },
	{ ARM64_INS_FNEGv4f32, "fneg" },
	{ ARM64_INS_FNEGv8f16, "fneg" },
	{ ARM64_INS_FNMADDDrrr, "fnmadd" },
	{ ARM64_INS_FNMADDHrrr, "fnmadd" },
	{ ARM64_INS_FNMADDSrrr, "fnmadd" },
	{ ARM64_INS_FNMAD_ZPmZZ_D, "fnmad" },
	{ ARM64_INS_FNMAD_ZPmZZ_H, "fnmad" },
	{ ARM64_INS_FNMAD_ZPmZZ_S, "fnmad" },
	{ ARM64_INS_FNMLA_ZPmZZ_D, "fnmla" },
	{ ARM64_INS_FNMLA_ZPmZZ_H, "fnmla" },
	{ ARM64_INS_FNMLA_ZPmZZ_S, "fnmla" },
	{ ARM64_INS_FNMLS_ZPmZZ_D, "fnmls" },
	{ ARM64_INS_FNMLS_ZPmZZ_H, "fnmls" },
	{ ARM64_INS_FNMLS_ZPmZZ_S, "fnmls" },
	{ ARM64_INS_FNMSB_ZPmZZ_D, "fnmsb" },
	{ ARM64_INS_FNMSB_ZPmZZ_H, "fnmsb" },
	{ ARM64_INS_FNMSB_ZPmZZ_S, "fnmsb" },
	{ ARM64_INS_FNMSUBDrrr, "fnmsub" },
	{ ARM64_INS_FNMSUBHrrr, "fnmsub" },
	{ ARM64_INS_FNMSUBSrrr, "fnmsub" },
	{ ARM64_INS_FNMULDrr, "fnmul" },
	{ ARM64_INS_FNMULHrr, "fnmul" },
	{ ARM64_INS_FNMULSrr, "fnmul" },
	{ ARM64_INS_FRECPE_ZZ_D, "frecpe" },
	{ ARM64_INS_FRECPE_ZZ_H, "frecpe" },
	{ ARM64_INS_FRECPE_ZZ_S, "frecpe" },
	{ ARM64_INS_FRECPEv1f16, "frecpe" },
	{ ARM64_INS_FRECPEv1i32, "frecpe" },
	{ ARM64_INS_FRECPEv1i64, "frecpe" },
	{ ARM64_INS_FRECPEv2f32, "frecpe" },
	{ ARM64_INS_FRECPEv2f64, "frecpe" },
	{ ARM64_INS_FRECPEv4f16, "frecpe" },
	{ ARM64_INS_FRECPEv4f32, "frecpe" },
	{ ARM64_INS_FRECPEv8f16, "frecpe" },
	{ ARM64_INS_FRECPS16, "frecps" },
	{ ARM64_INS_FRECPS32, "frecps" },
	{ ARM64_INS_FRECPS64, "frecps" },
	{ ARM64_INS_FRECPS_ZZZ_D, "frecps" },
	{ ARM64_INS_FRECPS_ZZZ_H, "frecps" },
	{ ARM64_INS_FRECPS_ZZZ_S, "frecps" },
	{ ARM64_INS_FRECPSv2f32, "frecps" },
	{ ARM64_INS_FRECPSv2f64, "frecps" },
	{ ARM64_INS_FRECPSv4f16, "frecps" },
	{ ARM64_INS_FRECPSv4f32, "frecps" },
	{ ARM64_INS_FRECPSv8f16, "frecps" },
	{ ARM64_INS_FRECPX_ZPmZ_D, "frecpx" },
	{ ARM64_INS_FRECPX_ZPmZ_H, "frecpx" },
	{ ARM64_INS_FRECPX_ZPmZ_S, "frecpx" },
	{ ARM64_INS_FRECPXv1f16, "frecpx" },
	{ ARM64_INS_FRECPXv1i32, "frecpx" },
	{ ARM64_INS_FRECPXv1i64, "frecpx" },
	{ ARM64_INS_FRINTADr, "frinta" },
	{ ARM64_INS_FRINTAHr, "frinta" },
	{ ARM64_INS_FRINTASr, "frinta" },
	{ ARM64_INS_FRINTA_ZPmZ_D, "frinta" },
	{ ARM64_INS_FRINTA_ZPmZ_H, "frinta" },
	{ ARM64_INS_FRINTA_ZPmZ_S, "frinta" },
	{ ARM64_INS_FRINTAv2f32, "frinta" },
	{ ARM64_INS_FRINTAv2f64, "frinta" },
	{ ARM64_INS_FRINTAv4f16, "frinta" },
	{ ARM64_INS_FRINTAv4f32, "frinta" },
	{ ARM64_INS_FRINTAv8f16, "frinta" },
	{ ARM64_INS_FRINTIDr, "frinti" },
	{ ARM64_INS_FRINTIHr, "frinti" },
	{ ARM64_INS_FRINTISr, "frinti" },
	{ ARM64_INS_FRINTI_ZPmZ_D, "frinti" },
	{ ARM64_INS_FRINTI_ZPmZ_H, "frinti" },
	{ ARM64_INS_FRINTI_ZPmZ_S, "frinti" },
	{ ARM64_INS_FRINTIv2f32, "frinti" },
	{ ARM64_INS_FRINTIv2f64, "frinti" },
	{ ARM64_INS_FRINTIv4f16, "frinti" },
	{ ARM64_INS_FRINTIv4f32, "frinti" },
	{ ARM64_INS_FRINTIv8f16, "frinti" },
	{ ARM64_INS_FRINTMDr, "frintm" },
	{ ARM64_INS_FRINTMHr, "frintm" },
	{ ARM64_INS_FRINTMSr, "frintm" },
	{ ARM64_INS_FRINTM_ZPmZ_D, "frintm" },
	{ ARM64_INS_FRINTM_ZPmZ_H, "frintm" },
	{ ARM64_INS_FRINTM_ZPmZ_S, "frintm" },
	{ ARM64_INS_FRINTMv2f32, "frintm" },
	{ ARM64_INS_FRINTMv2f64, "frintm" },
	{ ARM64_INS_FRINTMv4f16, "frintm" },
	{ ARM64_INS_FRINTMv4f32, "frintm" },
	{ ARM64_INS_FRINTMv8f16, "frintm" },
	{ ARM64_INS_FRINTNDr, "frintn" },
	{ ARM64_INS_FRINTNHr, "frintn" },
	{ ARM64_INS_FRINTNSr, "frintn" },
	{ ARM64_INS_FRINTN_ZPmZ_D, "frintn" },
	{ ARM64_INS_FRINTN_ZPmZ_H, "frintn" },
	{ ARM64_INS_FRINTN_ZPmZ_S, "frintn" },
	{ ARM64_INS_FRINTNv2f32, "frintn" },
	{ ARM64_INS_FRINTNv2f64, "frintn" },
	{ ARM64_INS_FRINTNv4f16, "frintn" },
	{ ARM64_INS_FRINTNv4f32, "frintn" },
	{ ARM64_INS_FRINTNv8f16, "frintn" },
	{ ARM64_INS_FRINTPDr, "frintp" },
	{ ARM64_INS_FRINTPHr, "frintp" },
	{ ARM64_INS_FRINTPSr, "frintp" },
	{ ARM64_INS_FRINTP_ZPmZ_D, "frintp" },
	{ ARM64_INS_FRINTP_ZPmZ_H, "frintp" },
	{ ARM64_INS_FRINTP_ZPmZ_S, "frintp" },
	{ ARM64_INS_FRINTPv2f32, "frintp" },
	{ ARM64_INS_FRINTPv2f64, "frintp" },
	{ ARM64_INS_FRINTPv4f16, "frintp" },
	{ ARM64_INS_FRINTPv4f32, "frintp" },
	{ ARM64_INS_FRINTPv8f16, "frintp" },
	{ ARM64_INS_FRINTXDr, "frintx" },
	{ ARM64_INS_FRINTXHr, "frintx" },
	{ ARM64_INS_FRINTXSr, "frintx" },
	{ ARM64_INS_FRINTX_ZPmZ_D, "frintx" },
	{ ARM64_INS_FRINTX_ZPmZ_H, "frintx" },
	{ ARM64_INS_FRINTX_ZPmZ_S, "frintx" },
	{ ARM64_INS_FRINTXv2f32, "frintx" },
	{ ARM64_INS_FRINTXv2f64, "frintx" },
	{ ARM64_INS_FRINTXv4f16, "frintx" },
	{ ARM64_INS_FRINTXv4f32, "frintx" },
	{ ARM64_INS_FRINTXv8f16, "frintx" },
	{ ARM64_INS_FRINTZDr, "frintz" },
	{ ARM64_INS_FRINTZHr, "frintz" },
	{ ARM64_INS_FRINTZSr, "frintz" },
	{ ARM64_INS_FRINTZ_ZPmZ_D, "frintz" },
	{ ARM64_INS_FRINTZ_ZPmZ_H, "frintz" },
	{ ARM64_INS_FRINTZ_ZPmZ_S, "frintz" },
	{ ARM64_INS_FRINTZv2f32, "frintz" },
	{ ARM64_INS_FRINTZv2f64, "frintz" },
	{ ARM64_INS_FRINTZv4f16, "frintz" },
	{ ARM64_INS_FRINTZv4f32, "frintz" },
	{ ARM64_INS_FRINTZv8f16, "frintz" },
	{ ARM64_INS_FRSQRTE_ZZ_D, "frsqrte" },
	{ ARM64_INS_FRSQRTE_ZZ_H, "frsqrte" },
	{ ARM64_INS_FRSQRTE_ZZ_S, "frsqrte" },
	{ ARM64_INS_FRSQRTEv1f16, "frsqrte" },
	{ ARM64_INS_FRSQRTEv1i32, "frsqrte" },
	{ ARM64_INS_FRSQRTEv1i64, "frsqrte" },
	{ ARM64_INS_FRSQRTEv2f32, "frsqrte" },
	{ ARM64_INS_FRSQRTEv2f64, "frsqrte" },
	{ ARM64_INS_FRSQRTEv4f16, "frsqrte" },
	{ ARM64_INS_FRSQRTEv4f32, "frsqrte" },
	{ ARM64_INS_FRSQRTEv8f16, "frsqrte" },
	{ ARM64_INS_FRSQRTS16, "frsqrts" },
	{ ARM64_INS_FRSQRTS32, "frsqrts" },
	{ ARM64_INS_FRSQRTS64, "frsqrts" },
	{ ARM64_INS_FRSQRTS_ZZZ_D, "frsqrts" },
	{ ARM64_INS_FRSQRTS_ZZZ_H, "frsqrts" },
	{ ARM64_INS_FRSQRTS_ZZZ_S, "frsqrts" },
	{ ARM64_INS_FRSQRTSv2f32, "frsqrts" },
	{ ARM64_INS_FRSQRTSv2f64, "frsqrts" },
	{ ARM64_INS_FRSQRTSv4f16, "frsqrts" },
	{ ARM64_INS_FRSQRTSv4f32, "frsqrts" },
	{ ARM64_INS_FRSQRTSv8f16, "frsqrts" },
	{ ARM64_INS_FSCALE_ZPmZ_D, "fscale" },
	{ ARM64_INS_FSCALE_ZPmZ_H, "fscale" },
	{ ARM64_INS_FSCALE_ZPmZ_S, "fscale" },
	{ ARM64_INS_FSQRTDr, "fsqrt" },
	{ ARM64_INS_FSQRTHr, "fsqrt" },
	{ ARM64_INS_FSQRTSr, "fsqrt" },
	{ ARM64_INS_FSQRT_ZPmZ_D, "fsqrt" },
	{ ARM64_INS_FSQRT_ZPmZ_H, "fsqrt" },
	{ ARM64_INS_FSQRT_ZPmZ_S, "fsqrt" },
	{ ARM64_INS_FSQRTv2f32, "fsqrt" },
	{ ARM64_INS_FSQRTv2f64, "fsqrt" },
	{ ARM64_INS_FSQRTv4f16, "fsqrt" },
	{ ARM64_INS_FSQRTv4f32, "fsqrt" },
	{ ARM64_INS_FSQRTv8f16, "fsqrt" },
	{ ARM64_INS_FSUBDrr, "fsub" },
	{ ARM64_INS_FSUBHrr, "fsub" },
	{ ARM64_INS_FSUBR_ZPmI_D, "fsubr" },
	{ ARM64_INS_FSUBR_ZPmI_H, "fsubr" },
	{ ARM64_INS_FSUBR_ZPmI_S, "fsubr" },
	{ ARM64_INS_FSUBR_ZPmZ_D, "fsubr" },
	{ ARM64_INS_FSUBR_ZPmZ_H, "fsubr" },
	{ ARM64_INS_FSUBR_ZPmZ_S, "fsubr" },
	{ ARM64_INS_FSUBSrr, "fsub" },
	{ ARM64_INS_FSUB_ZPmI_D, "fsub" },
	{ ARM64_INS_FSUB_ZPmI_H, "fsub" },
	{ ARM64_INS_FSUB_ZPmI_S, "fsub" },
	{ ARM64_INS_FSUB_ZPmZ_D, "fsub" },
	{ ARM64_INS_FSUB_ZPmZ_H, "fsub" },
	{ ARM64_INS_FSUB_ZPmZ_S, "fsub" },
	{ ARM64_INS_FSUB_ZZZ_D, "fsub" },
	{ ARM64_INS_FSUB_ZZZ_H, "fsub" },
	{ ARM64_INS_FSUB_ZZZ_S, "fsub" },
	{ ARM64_INS_FSUBv2f32, "fsub" },
	{ ARM64_INS_FSUBv2f64, "fsub" },
	{ ARM64_INS_FSUBv4f16, "fsub" },
	{ ARM64_INS_FSUBv4f32, "fsub" },
	{ ARM64_INS_FSUBv8f16, "fsub" },
	{ ARM64_INS_FTMAD_ZZI_D, "ftmad" },
	{ ARM64_INS_FTMAD_ZZI_H, "ftmad" },
	{ ARM64_INS_FTMAD_ZZI_S, "ftmad" },
	{ ARM64_INS_FTSMUL_ZZZ_D, "ftsmul" },
	{ ARM64_INS_FTSMUL_ZZZ_H, "ftsmul" },
	{ ARM64_INS_FTSMUL_ZZZ_S, "ftsmul" },
	{ ARM64_INS_FTSSEL_ZZZ_D, "ftssel" },
	{ ARM64_INS_FTSSEL_ZZZ_H, "ftssel" },
	{ ARM64_INS_FTSSEL_ZZZ_S, "ftssel" },
	{ ARM64_INS_GLD1B_D_IMM_REAL, "ld1b" },
	{ ARM64_INS_GLD1B_D_REAL, "ld1b" },
	{ ARM64_INS_GLD1B_D_SXTW_REAL, "ld1b" },
	{ ARM64_INS_GLD1B_D_UXTW_REAL, "ld1b" },
	{ ARM64_INS_GLD1B_S_IMM_REAL, "ld1b" },
	{ ARM64_INS_GLD1B_S_SXTW_REAL, "ld1b" },
	{ ARM64_INS_GLD1B_S_UXTW_REAL, "ld1b" },
	{ ARM64_INS_GLD1D_IMM_REAL, "ld1d" },
	{ ARM64_INS_GLD1D_REAL, "ld1d" },
	{ ARM64_INS_GLD1D_SCALED_REAL, "ld1d" },
	{ ARM64_INS_GLD1D_SXTW_REAL, "ld1d" },
	{ ARM64_INS_GLD1D_SXTW_SCALED_REAL, "ld1d" },
	{ ARM64_INS_GLD1D_UXTW_REAL, "ld1d" },
	{ ARM64_INS_GLD1D_UXTW_SCALED_REAL, "ld1d" },
	{ ARM64_INS_GLD1H_D_IMM_REAL, "ld1h" },
	{ ARM64_INS_GLD1H_D_REAL, "ld1h" },
	{ ARM64_INS_GLD1H_D_SCALED_REAL, "ld1h" },
	{ ARM64_INS_GLD1H_D_SXTW_REAL, "ld1h" },
	{ ARM64_INS_GLD1H_D_SXTW_SCALED_REAL, "ld1h" },
	{ ARM64_INS_GLD1H_D_UXTW_REAL, "ld1h" },
	{ ARM64_INS_GLD1H_D_UXTW_SCALED_REAL, "ld1h" },
	{ ARM64_INS_GLD1H_S_IMM_REAL, "ld1h" },
	{ ARM64_INS_GLD1H_S_SXTW_REAL, "ld1h" },
	{ ARM64_INS_GLD1H_S_SXTW_SCALED_REAL, "ld1h" },
	{ ARM64_INS_GLD1H_S_UXTW_REAL, "ld1h" },
	{ ARM64_INS_GLD1H_S_UXTW_SCALED_REAL, "ld1h" },
	{ ARM64_INS_GLD1SB_D_IMM_REAL, "ld1sb" },
	{ ARM64_INS_GLD1SB_D_REAL, "ld1sb" },
	{ ARM64_INS_GLD1SB_D_SXTW_REAL, "ld1sb" },
	{ ARM64_INS_GLD1SB_D_UXTW_REAL, "ld1sb" },
	{ ARM64_INS_GLD1SB_S_IMM_REAL, "ld1sb" },
	{ ARM64_INS_GLD1SB_S_SXTW_REAL, "ld1sb" },
	{ ARM64_INS_GLD1SB_S_UXTW_REAL, "ld1sb" },
	{ ARM64_INS_GLD1SH_D_IMM_REAL, "ld1sh" },
	{ ARM64_INS_GLD1SH_D_REAL, "ld1sh" },
	{ ARM64_INS_GLD1SH_D_SCALED_REAL, "ld1sh" },
	{ ARM64_INS_GLD1SH_D_SXTW_REAL, "ld1sh" },
	{ ARM64_INS_GLD1SH_D_SXTW_SCALED_REAL, "ld1sh" },
	{ ARM64_INS_GLD1SH_D_UXTW_REAL, "ld1sh" },
	{ ARM64_INS_GLD1SH_D_UXTW_SCALED_REAL, "ld1sh" },
	{ ARM64_INS_GLD1SH_S_IMM_REAL, "ld1sh" },
	{ ARM64_INS_GLD1SH_S_SXTW_REAL, "ld1sh" },
	{ ARM64_INS_GLD1SH_S_SXTW_SCALED_REAL, "ld1sh" },
	{ ARM64_INS_GLD1SH_S_UXTW_REAL, "ld1sh" },
	{ ARM64_INS_GLD1SH_S_UXTW_SCALED_REAL, "ld1sh" },
	{ ARM64_INS_GLD1SW_D_IMM_REAL, "ld1sw" },
	{ ARM64_INS_GLD1SW_D_REAL, "ld1sw" },
	{ ARM64_INS_GLD1SW_D_SCALED_REAL, "ld1sw" },
	{ ARM64_INS_GLD1SW_D_SXTW_REAL, "ld1sw" },
	{ ARM64_INS_GLD1SW_D_SXTW_SCALED_REAL, "ld1sw" },
	{ ARM64_INS_GLD1SW_D_UXTW_REAL, "ld1sw" },
	{ ARM64_INS_GLD1SW_D_UXTW_SCALED_REAL, "ld1sw" },
	{ ARM64_INS_GLD1W_D_IMM_REAL, "ld1w" },
	{ ARM64_INS_GLD1W_D_REAL, "ld1w" },
	{ ARM64_INS_GLD1W_D_SCALED_REAL, "ld1w" },
	{ ARM64_INS_GLD1W_D_SXTW_REAL, "ld1w" },
	{ ARM64_INS_GLD1W_D_SXTW_SCALED_REAL, "ld1w" },
	{ ARM64_INS_GLD1W_D_UXTW_REAL, "ld1w" },
	{ ARM64_INS_GLD1W_D_UXTW_SCALED_REAL, "ld1w" },
	{ ARM64_INS_GLD1W_IMM_REAL, "ld1w" },
	{ ARM64_INS_GLD1W_SXTW_REAL, "ld1w" },
	{ ARM64_INS_GLD1W_SXTW_SCALED_REAL, "ld1w" },
	{ ARM64_INS_GLD1W_UXTW_REAL, "ld1w" },
	{ ARM64_INS_GLD1W_UXTW_SCALED_REAL, "ld1w" },
	{ ARM64_INS_GLDFF1B_D_IMM_REAL, "ldff1b" },
	{ ARM64_INS_GLDFF1B_D_REAL, "ldff1b" },
	{ ARM64_INS_GLDFF1B_D_SXTW_REAL, "ldff1b" },
	{ ARM64_INS_GLDFF1B_D_UXTW_REAL, "ldff1b" },
	{ ARM64_INS_GLDFF1B_S_IMM_REAL, "ldff1b" },
	{ ARM64_INS_GLDFF1B_S_SXTW_REAL, "ldff1b" },
	{ ARM64_INS_GLDFF1B_S_UXTW_REAL, "ldff1b" },
	{ ARM64_INS_GLDFF1D_IMM_REAL, "ldff1d" },
	{ ARM64_INS_GLDFF1D_REAL, "ldff1d" },
	{ ARM64_INS_GLDFF1D_SCALED_REAL, "ldff1d" },
	{ ARM64_INS_GLDFF1D_SXTW_REAL, "ldff1d" },
	{ ARM64_INS_GLDFF1D_SXTW_SCALED_REAL, "ldff1d" },
	{ ARM64_INS_GLDFF1D_UXTW_REAL, "ldff1d" },
	{ ARM64_INS_GLDFF1D_UXTW_SCALED_REAL, "ldff1d" },
	{ ARM64_INS_GLDFF1H_D_IMM_REAL, "ldff1h" },
	{ ARM64_INS_GLDFF1H_D_REAL, "ldff1h" },
	{ ARM64_INS_GLDFF1H_D_SCALED_REAL, "ldff1h" },
	{ ARM64_INS_GLDFF1H_D_SXTW_REAL, "ldff1h" },
	{ ARM64_INS_GLDFF1H_D_SXTW_SCALED_REAL, "ldff1h" },
	{ ARM64_INS_GLDFF1H_D_UXTW_REAL, "ldff1h" },
	{ ARM64_INS_GLDFF1H_D_UXTW_SCALED_REAL, "ldff1h" },
	{ ARM64_INS_GLDFF1H_S_IMM_REAL, "ldff1h" },
	{ ARM64_INS_GLDFF1H_S_SXTW_REAL, "ldff1h" },
	{ ARM64_INS_GLDFF1H_S_SXTW_SCALED_REAL, "ldff1h" },
	{ ARM64_INS_GLDFF1H_S_UXTW_REAL, "ldff1h" },
	{ ARM64_INS_GLDFF1H_S_UXTW_SCALED_REAL, "ldff1h" },
	{ ARM64_INS_GLDFF1SB_D_IMM_REAL, "ldff1sb" },
	{ ARM64_INS_GLDFF1SB_D_REAL, "ldff1sb" },
	{ ARM64_INS_GLDFF1SB_D_SXTW_REAL, "ldff1sb" },
	{ ARM64_INS_GLDFF1SB_D_UXTW_REAL, "ldff1sb" },
	{ ARM64_INS_GLDFF1SB_S_IMM_REAL, "ldff1sb" },
	{ ARM64_INS_GLDFF1SB_S_SXTW_REAL, "ldff1sb" },
	{ ARM64_INS_GLDFF1SB_S_UXTW_REAL, "ldff1sb" },
	{ ARM64_INS_GLDFF1SH_D_IMM_REAL, "ldff1sh" },
	{ ARM64_INS_GLDFF1SH_D_REAL, "ldff1sh" },
	{ ARM64_INS_GLDFF1SH_D_SCALED_REAL, "ldff1sh" },
	{ ARM64_INS_GLDFF1SH_D_SXTW_REAL, "ldff1sh" },
	{ ARM64_INS_GLDFF1SH_D_SXTW_SCALED_REAL, "ldff1sh" },
	{ ARM64_INS_GLDFF1SH_D_UXTW_REAL, "ldff1sh" },
	{ ARM64_INS_GLDFF1SH_D_UXTW_SCALED_REAL, "ldff1sh" },
	{ ARM64_INS_GLDFF1SH_S_IMM_REAL, "ldff1sh" },
	{ ARM64_INS_GLDFF1SH_S_SXTW_REAL, "ldff1sh" },
	{ ARM64_INS_GLDFF1SH_S_SXTW_SCALED_REAL, "ldff1sh" },
	{ ARM64_INS_GLDFF1SH_S_UXTW_REAL, "ldff1sh" },
	{ ARM64_INS_GLDFF1SH_S_UXTW_SCALED_REAL, "ldff1sh" },
	{ ARM64_INS_GLDFF1SW_D_IMM_REAL, "ldff1sw" },
	{ ARM64_INS_GLDFF1SW_D_REAL, "ldff1sw" },
	{ ARM64_INS_GLDFF1SW_D_SCALED_REAL, "ldff1sw" },
	{ ARM64_INS_GLDFF1SW_D_SXTW_REAL, "ldff1sw" },
	{ ARM64_INS_GLDFF1SW_D_SXTW_SCALED_REAL, "ldff1sw" },
	{ ARM64_INS_GLDFF1SW_D_UXTW_REAL, "ldff1sw" },
	{ ARM64_INS_GLDFF1SW_D_UXTW_SCALED_REAL, "ldff1sw" },
	{ ARM64_INS_GLDFF1W_D_IMM_REAL, "ldff1w" },
	{ ARM64_INS_GLDFF1W_D_REAL, "ldff1w" },
	{ ARM64_INS_GLDFF1W_D_SCALED_REAL, "ldff1w" },
	{ ARM64_INS_GLDFF1W_D_SXTW_REAL, "ldff1w" },
	{ ARM64_INS_GLDFF1W_D_SXTW_SCALED_REAL, "ldff1w" },
	{ ARM64_INS_GLDFF1W_D_UXTW_REAL, "ldff1w" },
	{ ARM64_INS_GLDFF1W_D_UXTW_SCALED_REAL, "ldff1w" },
	{ ARM64_INS_GLDFF1W_IMM_REAL, "ldff1w" },
	{ ARM64_INS_GLDFF1W_SXTW_REAL, "ldff1w" },
	{ ARM64_INS_GLDFF1W_SXTW_SCALED_REAL, "ldff1w" },
	{ ARM64_INS_GLDFF1W_UXTW_REAL, "ldff1w" },
	{ ARM64_INS_GLDFF1W_UXTW_SCALED_REAL, "ldff1w" },
	{ ARM64_INS_HINT, "hint" },
	{ ARM64_INS_HLT, "hlt" },
	{ ARM64_INS_HVC, "hvc" },
	{ ARM64_INS_INCB_XPiI, "incb" },
	{ ARM64_INS_INCD_XPiI, "incd" },
	{ ARM64_INS_INCD_ZPiI, "incd" },
	{ ARM64_INS_INCH_XPiI, "inch" },
	{ ARM64_INS_INCH_ZPiI, "inch" },
	{ ARM64_INS_INCP_XP_B, "incp" },
	{ ARM64_INS_INCP_XP_D, "incp" },
	{ ARM64_INS_INCP_XP_H, "incp" },
	{ ARM64_INS_INCP_XP_S, "incp" },
	{ ARM64_INS_INCP_ZP_D, "incp" },
	{ ARM64_INS_INCP_ZP_H, "incp" },
	{ ARM64_INS_INCP_ZP_S, "incp" },
	{ ARM64_INS_INCW_XPiI, "incw" },
	{ ARM64_INS_INCW_ZPiI, "incw" },
	{ ARM64_INS_INDEX_II_B, "index" },
	{ ARM64_INS_INDEX_II_D, "index" },
	{ ARM64_INS_INDEX_II_H, "index" },
	{ ARM64_INS_INDEX_II_S, "index" },
	{ ARM64_INS_INDEX_IR_B, "index" },
	{ ARM64_INS_INDEX_IR_D, "index" },
	{ ARM64_INS_INDEX_IR_H, "index" },
	{ ARM64_INS_INDEX_IR_S, "index" },
	{ ARM64_INS_INDEX_RI_B, "index" },
	{ ARM64_INS_INDEX_RI_D, "index" },
	{ ARM64_INS_INDEX_RI_H, "index" },
	{ ARM64_INS_INDEX_RI_S, "index" },
	{ ARM64_INS_INDEX_RR_B, "index" },
	{ ARM64_INS_INDEX_RR_D, "index" },
	{ ARM64_INS_INDEX_RR_H, "index" },
	{ ARM64_INS_INDEX_RR_S, "index" },
	{ ARM64_INS_INSR_ZR_B, "insr" },
	{ ARM64_INS_INSR_ZR_D, "insr" },
	{ ARM64_INS_INSR_ZR_H, "insr" },
	{ ARM64_INS_INSR_ZR_S, "insr" },
	{ ARM64_INS_INSR_ZV_B, "insr" },
	{ ARM64_INS_INSR_ZV_D, "insr" },
	{ ARM64_INS_INSR_ZV_H, "insr" },
	{ ARM64_INS_INSR_ZV_S, "insr" },
	{ ARM64_INS_INSvi16gpr, "ins" },
	{ ARM64_INS_INSvi16lane, "ins" },
	{ ARM64_INS_INSvi32gpr, "ins" },
	{ ARM64_INS_INSvi32lane, "ins" },
	{ ARM64_INS_INSvi64gpr, "ins" },
	{ ARM64_INS_INSvi64lane, "ins" },
	{ ARM64_INS_INSvi8gpr, "ins" },
	{ ARM64_INS_INSvi8lane, "ins" },
	{ ARM64_INS_ISB, "isb" },
	{ ARM64_INS_LASTA_RPZ_B, "lasta" },
	{ ARM64_INS_LASTA_RPZ_D, "lasta" },
	{ ARM64_INS_LASTA_RPZ_H, "lasta" },
	{ ARM64_INS_LASTA_RPZ_S, "lasta" },
	{ ARM64_INS_LASTA_VPZ_B, "lasta" },
	{ ARM64_INS_LASTA_VPZ_D, "lasta" },
	{ ARM64_INS_LASTA_VPZ_H, "lasta" },
	{ ARM64_INS_LASTA_VPZ_S, "lasta" },
	{ ARM64_INS_LASTB_RPZ_B, "lastb" },
	{ ARM64_INS_LASTB_RPZ_D, "lastb" },
	{ ARM64_INS_LASTB_RPZ_H, "lastb" },
	{ ARM64_INS_LASTB_RPZ_S, "lastb" },
	{ ARM64_INS_LASTB_VPZ_B, "lastb" },
	{ ARM64_INS_LASTB_VPZ_D, "lastb" },
	{ ARM64_INS_LASTB_VPZ_H, "lastb" },
	{ ARM64_INS_LASTB_VPZ_S, "lastb" },
	{ ARM64_INS_LD1B, "ld1b" },
	{ ARM64_INS_LD1B_D, "ld1b" },
	{ ARM64_INS_LD1B_D_IMM_REAL, "ld1b" },
	{ ARM64_INS_LD1B_H, "ld1b" },
	{ ARM64_INS_LD1B_H_IMM_REAL, "ld1b" },
	{ ARM64_INS_LD1B_IMM_REAL, "ld1b" },
	{ ARM64_INS_LD1B_S, "ld1b" },
	{ ARM64_INS_LD1B_S_IMM_REAL, "ld1b" },
	{ ARM64_INS_LD1D, "ld1d" },
	{ ARM64_INS_LD1D_IMM_REAL, "ld1d" },
	{ ARM64_INS_LD1Fourv16b, "ld1" },
	{ ARM64_INS_LD1Fourv16b_POST, "ld1" },
	{ ARM64_INS_LD1Fourv1d, "ld1" },
	{ ARM64_INS_LD1Fourv1d_POST, "ld1" },
	{ ARM64_INS_LD1Fourv2d, "ld1" },
	{ ARM64_INS_LD1Fourv2d_POST, "ld1" },
	{ ARM64_INS_LD1Fourv2s, "ld1" },
	{ ARM64_INS_LD1Fourv2s_POST, "ld1" },
	{ ARM64_INS_LD1Fourv4h, "ld1" },
	{ ARM64_INS_LD1Fourv4h_POST, "ld1" },
	{ ARM64_INS_LD1Fourv4s, "ld1" },
	{ ARM64_INS_LD1Fourv4s_POST, "ld1" },
	{ ARM64_INS_LD1Fourv8b, "ld1" },
	{ ARM64_INS_LD1Fourv8b_POST, "ld1" },
	{ ARM64_INS_LD1Fourv8h, "ld1" },
	{ ARM64_INS_LD1Fourv8h_POST, "ld1" },
	{ ARM64_INS_LD1H, "ld1h" },
	{ ARM64_INS_LD1H_D, "ld1h" },
	{ ARM64_INS_LD1H_D_IMM_REAL, "ld1h" },
	{ ARM64_INS_LD1H_IMM_REAL, "ld1h" },
	{ ARM64_INS_LD1H_S, "ld1h" },
	{ ARM64_INS_LD1H_S_IMM_REAL, "ld1h" },
	{ ARM64_INS_LD1Onev16b, "ld1" },
	{ ARM64_INS_LD1Onev16b_POST, "ld1" },
	{ ARM64_INS_LD1Onev1d, "ld1" },
	{ ARM64_INS_LD1Onev1d_POST, "ld1" },
	{ ARM64_INS_LD1Onev2d, "ld1" },
	{ ARM64_INS_LD1Onev2d_POST, "ld1" },
	{ ARM64_INS_LD1Onev2s, "ld1" },
	{ ARM64_INS_LD1Onev2s_POST, "ld1" },
	{ ARM64_INS_LD1Onev4h, "ld1" },
	{ ARM64_INS_LD1Onev4h_POST, "ld1" },
	{ ARM64_INS_LD1Onev4s, "ld1" },
	{ ARM64_INS_LD1Onev4s_POST, "ld1" },
	{ ARM64_INS_LD1Onev8b, "ld1" },
	{ ARM64_INS_LD1Onev8b_POST, "ld1" },
	{ ARM64_INS_LD1Onev8h, "ld1" },
	{ ARM64_INS_LD1Onev8h_POST, "ld1" },
	{ ARM64_INS_LD1RB_D_IMM, "ld1rb" },
	{ ARM64_INS_LD1RB_H_IMM, "ld1rb" },
	{ ARM64_INS_LD1RB_IMM, "ld1rb" },
	{ ARM64_INS_LD1RB_S_IMM, "ld1rb" },
	{ ARM64_INS_LD1RD_IMM, "ld1rd" },
	{ ARM64_INS_LD1RH_D_IMM, "ld1rh" },
	{ ARM64_INS_LD1RH_IMM, "ld1rh" },
	{ ARM64_INS_LD1RH_S_IMM, "ld1rh" },
	{ ARM64_INS_LD1RQ_B, "ld1rqb" },
	{ ARM64_INS_LD1RQ_B_IMM, "ld1rqb" },
	{ ARM64_INS_LD1RQ_D, "ld1rqd" },
	{ ARM64_INS_LD1RQ_D_IMM, "ld1rqd" },
	{ ARM64_INS_LD1RQ_H, "ld1rqh" },
	{ ARM64_INS_LD1RQ_H_IMM, "ld1rqh" },
	{ ARM64_INS_LD1RQ_W, "ld1rqw" },
	{ ARM64_INS_LD1RQ_W_IMM, "ld1rqw" },
	{ ARM64_INS_LD1RSB_D_IMM, "ld1rsb" },
	{ ARM64_INS_LD1RSB_H_IMM, "ld1rsb" },
	{ ARM64_INS_LD1RSB_S_IMM, "ld1rsb" },
	{ ARM64_INS_LD1RSH_D_IMM, "ld1rsh" },
	{ ARM64_INS_LD1RSH_S_IMM, "ld1rsh" },
	{ ARM64_INS_LD1RSW_IMM, "ld1rsw" },
	{ ARM64_INS_LD1RW_D_IMM, "ld1rw" },
	{ ARM64_INS_LD1RW_IMM, "ld1rw" },
	{ ARM64_INS_LD1Rv16b, "ld1r" },
	{ ARM64_INS_LD1Rv16b_POST, "ld1r" },
	{ ARM64_INS_LD1Rv1d, "ld1r" },
	{ ARM64_INS_LD1Rv1d_POST, "ld1r" },
	{ ARM64_INS_LD1Rv2d, "ld1r" },
	{ ARM64_INS_LD1Rv2d_POST, "ld1r" },
	{ ARM64_INS_LD1Rv2s, "ld1r" },
	{ ARM64_INS_LD1Rv2s_POST, "ld1r" },
	{ ARM64_INS_LD1Rv4h, "ld1r" },
	{ ARM64_INS_LD1Rv4h_POST, "ld1r" },
	{ ARM64_INS_LD1Rv4s, "ld1r" },
	{ ARM64_INS_LD1Rv4s_POST, "ld1r" },
	{ ARM64_INS_LD1Rv8b, "ld1r" },
	{ ARM64_INS_LD1Rv8b_POST, "ld1r" },
	{ ARM64_INS_LD1Rv8h, "ld1r" },
	{ ARM64_INS_LD1Rv8h_POST, "ld1r" },
	{ ARM64_INS_LD1SB_D, "ld1sb" },
	{ ARM64_INS_LD1SB_D_IMM_REAL, "ld1sb" },
	{ ARM64_INS_LD1SB_H, "ld1sb" },
	{ ARM64_INS_LD1SB_H_IMM_REAL, "ld1sb" },
	{ ARM64_INS_LD1SB_S, "ld1sb" },
	{ ARM64_INS_LD1SB_S_IMM_REAL, "ld1sb" },
	{ ARM64_INS_LD1SH_D, "ld1sh" },
	{ ARM64_INS_LD1SH_D_IMM_REAL, "ld1sh" },
	{ ARM64_INS_LD1SH_S, "ld1sh" },
	{ ARM64_INS_LD1SH_S_IMM_REAL, "ld1sh" },
	{ ARM64_INS_LD1SW_D, "ld1sw" },
	{ ARM64_INS_LD1SW_D_IMM_REAL, "ld1sw" },
	{ ARM64_INS_LD1Threev16b, "ld1" },
	{ ARM64_INS_LD1Threev16b_POST, "ld1" },
	{ ARM64_INS_LD1Threev1d, "ld1" },
	{ ARM64_INS_LD1Threev1d_POST, "ld1" },
	{ ARM64_INS_LD1Threev2d, "ld1" },
	{ ARM64_INS_LD1Threev2d_POST, "ld1" },
	{ ARM64_INS_LD1Threev2s, "ld1" },
	{ ARM64_INS_LD1Threev2s_POST, "ld1" },
	{ ARM64_INS_LD1Threev4h, "ld1" },
	{ ARM64_INS_LD1Threev4h_POST, "ld1" },
	{ ARM64_INS_LD1Threev4s, "ld1" },
	{ ARM64_INS_LD1Threev4s_POST, "ld1" },
	{ ARM64_INS_LD1Threev8b, "ld1" },
	{ ARM64_INS_LD1Threev8b_POST, "ld1" },
	{ ARM64_INS_LD1Threev8h, "ld1" },
	{ ARM64_INS_LD1Threev8h_POST, "ld1" },
	{ ARM64_INS_LD1Twov16b, "ld1" },
	{ ARM64_INS_LD1Twov16b_POST, "ld1" },
	{ ARM64_INS_LD1Twov1d, "ld1" },
	{ ARM64_INS_LD1Twov1d_POST, "ld1" },
	{ ARM64_INS_LD1Twov2d, "ld1" },
	{ ARM64_INS_LD1Twov2d_POST, "ld1" },
	{ ARM64_INS_LD1Twov2s, "ld1" },
	{ ARM64_INS_LD1Twov2s_POST, "ld1" },
	{ ARM64_INS_LD1Twov4h, "ld1" },
	{ ARM64_INS_LD1Twov4h_POST, "ld1" },
	{ ARM64_INS_LD1Twov4s, "ld1" },
	{ ARM64_INS_LD1Twov4s_POST, "ld1" },
	{ ARM64_INS_LD1Twov8b, "ld1" },
	{ ARM64_INS_LD1Twov8b_POST, "ld1" },
	{ ARM64_INS_LD1Twov8h, "ld1" },
	{ ARM64_INS_LD1Twov8h_POST, "ld1" },
	{ ARM64_INS_LD1W, "ld1w" },
	{ ARM64_INS_LD1W_D, "ld1w" },
	{ ARM64_INS_LD1W_D_IMM_REAL, "ld1w" },
	{ ARM64_INS_LD1W_IMM_REAL, "ld1w" },
	{ ARM64_INS_LD1i16, "ld1" },
	{ ARM64_INS_LD1i16_POST, "ld1" },
	{ ARM64_INS_LD1i32, "ld1" },
	{ ARM64_INS_LD1i32_POST, "ld1" },
	{ ARM64_INS_LD1i64, "ld1" },
	{ ARM64_INS_LD1i64_POST, "ld1" },
	{ ARM64_INS_LD1i8, "ld1" },
	{ ARM64_INS_LD1i8_POST, "ld1" },
	{ ARM64_INS_LD2B, "ld2b" },
	{ ARM64_INS_LD2B_IMM, "ld2b" },
	{ ARM64_INS_LD2D, "ld2d" },
	{ ARM64_INS_LD2D_IMM, "ld2d" },
	{ ARM64_INS_LD2H, "ld2h" },
	{ ARM64_INS_LD2H_IMM, "ld2h" },
	{ ARM64_INS_LD2Rv16b, "ld2r" },
	{ ARM64_INS_LD2Rv16b_POST, "ld2r" },
	{ ARM64_INS_LD2Rv1d, "ld2r" },
	{ ARM64_INS_LD2Rv1d_POST, "ld2r" },
	{ ARM64_INS_LD2Rv2d, "ld2r" },
	{ ARM64_INS_LD2Rv2d_POST, "ld2r" },
	{ ARM64_INS_LD2Rv2s, "ld2r" },
	{ ARM64_INS_LD2Rv2s_POST, "ld2r" },
	{ ARM64_INS_LD2Rv4h, "ld2r" },
	{ ARM64_INS_LD2Rv4h_POST, "ld2r" },
	{ ARM64_INS_LD2Rv4s, "ld2r" },
	{ ARM64_INS_LD2Rv4s_POST, "ld2r" },
	{ ARM64_INS_LD2Rv8b, "ld2r" },
	{ ARM64_INS_LD2Rv8b_POST, "ld2r" },
	{ ARM64_INS_LD2Rv8h, "ld2r" },
	{ ARM64_INS_LD2Rv8h_POST, "ld2r" },
	{ ARM64_INS_LD2Twov16b, "ld2" },
	{ ARM64_INS_LD2Twov16b_POST, "ld2" },
	{ ARM64_INS_LD2Twov2d, "ld2" },
	{ ARM64_INS_LD2Twov2d_POST, "ld2" },
	{ ARM64_INS_LD2Twov2s, "ld2" },
	{ ARM64_INS_LD2Twov2s_POST, "ld2" },
	{ ARM64_INS_LD2Twov4h, "ld2" },
	{ ARM64_INS_LD2Twov4h_POST, "ld2" },
	{ ARM64_INS_LD2Twov4s, "ld2" },
	{ ARM64_INS_LD2Twov4s_POST, "ld2" },
	{ ARM64_INS_LD2Twov8b, "ld2" },
	{ ARM64_INS_LD2Twov8b_POST, "ld2" },
	{ ARM64_INS_LD2Twov8h, "ld2" },
	{ ARM64_INS_LD2Twov8h_POST, "ld2" },
	{ ARM64_INS_LD2W, "ld2w" },
	{ ARM64_INS_LD2W_IMM, "ld2w" },
	{ ARM64_INS_LD2i16, "ld2" },
	{ ARM64_INS_LD2i16_POST, "ld2" },
	{ ARM64_INS_LD2i32, "ld2" },
	{ ARM64_INS_LD2i32_POST, "ld2" },
	{ ARM64_INS_LD2i64, "ld2" },
	{ ARM64_INS_LD2i64_POST, "ld2" },
	{ ARM64_INS_LD2i8, "ld2" },
	{ ARM64_INS_LD2i8_POST, "ld2" },
	{ ARM64_INS_LD3B, "ld3b" },
	{ ARM64_INS_LD3B_IMM, "ld3b" },
	{ ARM64_INS_LD3D, "ld3d" },
	{ ARM64_INS_LD3D_IMM, "ld3d" },
	{ ARM64_INS_LD3H, "ld3h" },
	{ ARM64_INS_LD3H_IMM, "ld3h" },
	{ ARM64_INS_LD3Rv16b, "ld3r" },
	{ ARM64_INS_LD3Rv16b_POST, "ld3r" },
	{ ARM64_INS_LD3Rv1d, "ld3r" },
	{ ARM64_INS_LD3Rv1d_POST, "ld3r" },
	{ ARM64_INS_LD3Rv2d, "ld3r" },
	{ ARM64_INS_LD3Rv2d_POST, "ld3r" },
	{ ARM64_INS_LD3Rv2s, "ld3r" },
	{ ARM64_INS_LD3Rv2s_POST, "ld3r" },
	{ ARM64_INS_LD3Rv4h, "ld3r" },
	{ ARM64_INS_LD3Rv4h_POST, "ld3r" },
	{ ARM64_INS_LD3Rv4s, "ld3r" },
	{ ARM64_INS_LD3Rv4s_POST, "ld3r" },
	{ ARM64_INS_LD3Rv8b, "ld3r" },
	{ ARM64_INS_LD3Rv8b_POST, "ld3r" },
	{ ARM64_INS_LD3Rv8h, "ld3r" },
	{ ARM64_INS_LD3Rv8h_POST, "ld3r" },
	{ ARM64_INS_LD3Threev16b, "ld3" },
	{ ARM64_INS_LD3Threev16b_POST, "ld3" },
	{ ARM64_INS_LD3Threev2d, "ld3" },
	{ ARM64_INS_LD3Threev2d_POST, "ld3" },
	{ ARM64_INS_LD3Threev2s, "ld3" },
	{ ARM64_INS_LD3Threev2s_POST, "ld3" },
	{ ARM64_INS_LD3Threev4h, "ld3" },
	{ ARM64_INS_LD3Threev4h_POST, "ld3" },
	{ ARM64_INS_LD3Threev4s, "ld3" },
	{ ARM64_INS_LD3Threev4s_POST, "ld3" },
	{ ARM64_INS_LD3Threev8b, "ld3" },
	{ ARM64_INS_LD3Threev8b_POST, "ld3" },
	{ ARM64_INS_LD3Threev8h, "ld3" },
	{ ARM64_INS_LD3Threev8h_POST, "ld3" },
	{ ARM64_INS_LD3W, "ld3w" },
	{ ARM64_INS_LD3W_IMM, "ld3w" },
	{ ARM64_INS_LD3i16, "ld3" },
	{ ARM64_INS_LD3i16_POST, "ld3" },
	{ ARM64_INS_LD3i32, "ld3" },
	{ ARM64_INS_LD3i32_POST, "ld3" },
	{ ARM64_INS_LD3i64, "ld3" },
	{ ARM64_INS_LD3i64_POST, "ld3" },
	{ ARM64_INS_LD3i8, "ld3" },
	{ ARM64_INS_LD3i8_POST, "ld3" },
	{ ARM64_INS_LD4B, "ld4b" },
	{ ARM64_INS_LD4B_IMM, "ld4b" },
	{ ARM64_INS_LD4D, "ld4d" },
	{ ARM64_INS_LD4D_IMM, "ld4d" },
	{ ARM64_INS_LD4Fourv16b, "ld4" },
	{ ARM64_INS_LD4Fourv16b_POST, "ld4" },
	{ ARM64_INS_LD4Fourv2d, "ld4" },
	{ ARM64_INS_LD4Fourv2d_POST, "ld4" },
	{ ARM64_INS_LD4Fourv2s, "ld4" },
	{ ARM64_INS_LD4Fourv2s_POST, "ld4" },
	{ ARM64_INS_LD4Fourv4h, "ld4" },
	{ ARM64_INS_LD4Fourv4h_POST, "ld4" },
	{ ARM64_INS_LD4Fourv4s, "ld4" },
	{ ARM64_INS_LD4Fourv4s_POST, "ld4" },
	{ ARM64_INS_LD4Fourv8b, "ld4" },
	{ ARM64_INS_LD4Fourv8b_POST, "ld4" },
	{ ARM64_INS_LD4Fourv8h, "ld4" },
	{ ARM64_INS_LD4Fourv8h_POST, "ld4" },
	{ ARM64_INS_LD4H, "ld4h" },
	{ ARM64_INS_LD4H_IMM, "ld4h" },
	{ ARM64_INS_LD4Rv16b, "ld4r" },
	{ ARM64_INS_LD4Rv16b_POST, "ld4r" },
	{ ARM64_INS_LD4Rv1d, "ld4r" },
	{ ARM64_INS_LD4Rv1d_POST, "ld4r" },
	{ ARM64_INS_LD4Rv2d, "ld4r" },
	{ ARM64_INS_LD4Rv2d_POST, "ld4r" },
	{ ARM64_INS_LD4Rv2s, "ld4r" },
	{ ARM64_INS_LD4Rv2s_POST, "ld4r" },
	{ ARM64_INS_LD4Rv4h, "ld4r" },
	{ ARM64_INS_LD4Rv4h_POST, "ld4r" },
	{ ARM64_INS_LD4Rv4s, "ld4r" },
	{ ARM64_INS_LD4Rv4s_POST, "ld4r" },
	{ ARM64_INS_LD4Rv8b, "ld4r" },
	{ ARM64_INS_LD4Rv8b_POST, "ld4r" },
	{ ARM64_INS_LD4Rv8h, "ld4r" },
	{ ARM64_INS_LD4Rv8h_POST, "ld4r" },
	{ ARM64_INS_LD4W, "ld4w" },
	{ ARM64_INS_LD4W_IMM, "ld4w" },
	{ ARM64_INS_LD4i16, "ld4" },
	{ ARM64_INS_LD4i16_POST, "ld4" },
	{ ARM64_INS_LD4i32, "ld4" },
	{ ARM64_INS_LD4i32_POST, "ld4" },
	{ ARM64_INS_LD4i64, "ld4" },
	{ ARM64_INS_LD4i64_POST, "ld4" },
	{ ARM64_INS_LD4i8, "ld4" },
	{ ARM64_INS_LD4i8_POST, "ld4" },
	{ ARM64_INS_LDADDAB, "ldaddab" },
	{ ARM64_INS_LDADDAH, "ldaddah" },
	{ ARM64_INS_LDADDALB, "ldaddalb" },
	{ ARM64_INS_LDADDALH, "ldaddalh" },
	{ ARM64_INS_LDADDALW, "ldaddal" },
	{ ARM64_INS_LDADDALX, "ldaddal" },
	{ ARM64_INS_LDADDAW, "ldadda" },
	{ ARM64_INS_LDADDAX, "ldadda" },
	{ ARM64_INS_LDADDB, "ldaddb" },
	{ ARM64_INS_LDADDH, "ldaddh" },
	{ ARM64_INS_LDADDLB, "ldaddlb" },
	{ ARM64_INS_LDADDLH, "ldaddlh" },
	{ ARM64_INS_LDADDLW, "ldaddl" },
	{ ARM64_INS_LDADDLX, "ldaddl" },
	{ ARM64_INS_LDADDW, "ldadd" },
	{ ARM64_INS_LDADDX, "ldadd" },
	{ ARM64_INS_LDAPRB, "ldaprb" },
	{ ARM64_INS_LDAPRH, "ldaprh" },
	{ ARM64_INS_LDAPRW, "ldapr" },
	{ ARM64_INS_LDAPRX, "ldapr" },
	{ ARM64_INS_LDAPURBi, "ldapurb" },
	{ ARM64_INS_LDAPURHi, "ldapurh" },
	{ ARM64_INS_LDAPURSBWi, "ldapursb" },
	{ ARM64_INS_LDAPURSBXi, "ldapursb" },
	{ ARM64_INS_LDAPURSHWi, "ldapursh" },
	{ ARM64_INS_LDAPURSHXi, "ldapursh" },
	{ ARM64_INS_LDAPURSWi, "ldapursw" },
	{ ARM64_INS_LDAPURXi, "ldapur" },
	{ ARM64_INS_LDAPURi, "ldapur" },
	{ ARM64_INS_LDARB, "ldarb" },
	{ ARM64_INS_LDARH, "ldarh" },
	{ ARM64_INS_LDARW, "ldar" },
	{ ARM64_INS_LDARX, "ldar" },
	{ ARM64_INS_LDAXPW, "ldaxp" },
	{ ARM64_INS_LDAXPX, "ldaxp" },
	{ ARM64_INS_LDAXRB, "ldaxrb" },
	{ ARM64_INS_LDAXRH, "ldaxrh" },
	{ ARM64_INS_LDAXRW, "ldaxr" },
	{ ARM64_INS_LDAXRX, "ldaxr" },
	{ ARM64_INS_LDCLRAB, "ldclrab" },
	{ ARM64_INS_LDCLRAH, "ldclrah" },
	{ ARM64_INS_LDCLRALB, "ldclralb" },
	{ ARM64_INS_LDCLRALH, "ldclralh" },
	{ ARM64_INS_LDCLRALW, "ldclral" },
	{ ARM64_INS_LDCLRALX, "ldclral" },
	{ ARM64_INS_LDCLRAW, "ldclra" },
	{ ARM64_INS_LDCLRAX, "ldclra" },
	{ ARM64_INS_LDCLRB, "ldclrb" },
	{ ARM64_INS_LDCLRH, "ldclrh" },
	{ ARM64_INS_LDCLRLB, "ldclrlb" },
	{ ARM64_INS_LDCLRLH, "ldclrlh" },
	{ ARM64_INS_LDCLRLW, "ldclrl" },
	{ ARM64_INS_LDCLRLX, "ldclrl" },
	{ ARM64_INS_LDCLRW, "ldclr" },
	{ ARM64_INS_LDCLRX, "ldclr" },
	{ ARM64_INS_LDEORAB, "ldeorab" },
	{ ARM64_INS_LDEORAH, "ldeorah" },
	{ ARM64_INS_LDEORALB, "ldeoralb" },
	{ ARM64_INS_LDEORALH, "ldeoralh" },
	{ ARM64_INS_LDEORALW, "ldeoral" },
	{ ARM64_INS_LDEORALX, "ldeoral" },
	{ ARM64_INS_LDEORAW, "ldeora" },
	{ ARM64_INS_LDEORAX, "ldeora" },
	{ ARM64_INS_LDEORB, "ldeorb" },
	{ ARM64_INS_LDEORH, "ldeorh" },
	{ ARM64_INS_LDEORLB, "ldeorlb" },
	{ ARM64_INS_LDEORLH, "ldeorlh" },
	{ ARM64_INS_LDEORLW, "ldeorl" },
	{ ARM64_INS_LDEORLX, "ldeorl" },
	{ ARM64_INS_LDEORW, "ldeor" },
	{ ARM64_INS_LDEORX, "ldeor" },
	{ ARM64_INS_LDFF1B_D_REAL, "ldff1b" },
	{ ARM64_INS_LDFF1B_H_REAL, "ldff1b" },
	{ ARM64_INS_LDFF1B_REAL, "ldff1b" },
	{ ARM64_INS_LDFF1B_S_REAL, "ldff1b" },
	{ ARM64_INS_LDFF1D_REAL, "ldff1d" },
	{ ARM64_INS_LDFF1H_D_REAL, "ldff1h" },
	{ ARM64_INS_LDFF1H_REAL, "ldff1h" },
	{ ARM64_INS_LDFF1H_S_REAL, "ldff1h" },
	{ ARM64_INS_LDFF1SB_D_REAL, "ldff1sb" },
	{ ARM64_INS_LDFF1SB_H_REAL, "ldff1sb" },
	{ ARM64_INS_LDFF1SB_S_REAL, "ldff1sb" },
	{ ARM64_INS_LDFF1SH_D_REAL, "ldff1sh" },
	{ ARM64_INS_LDFF1SH_S_REAL, "ldff1sh" },
	{ ARM64_INS_LDFF1SW_D_REAL, "ldff1sw" },
	{ ARM64_INS_LDFF1W_D_REAL, "ldff1w" },
	{ ARM64_INS_LDFF1W_REAL, "ldff1w" },
	{ ARM64_INS_LDLARB, "ldlarb" },
	{ ARM64_INS_LDLARH, "ldlarh" },
	{ ARM64_INS_LDLARW, "ldlar" },
	{ ARM64_INS_LDLARX, "ldlar" },
	{ ARM64_INS_LDNF1B_D_IMM_REAL, "ldnf1b" },
	{ ARM64_INS_LDNF1B_H_IMM_REAL, "ldnf1b" },
	{ ARM64_INS_LDNF1B_IMM_REAL, "ldnf1b" },
	{ ARM64_INS_LDNF1B_S_IMM_REAL, "ldnf1b" },
	{ ARM64_INS_LDNF1D_IMM_REAL, "ldnf1d" },
	{ ARM64_INS_LDNF1H_D_IMM_REAL, "ldnf1h" },
	{ ARM64_INS_LDNF1H_IMM_REAL, "ldnf1h" },
	{ ARM64_INS_LDNF1H_S_IMM_REAL, "ldnf1h" },
	{ ARM64_INS_LDNF1SB_D_IMM_REAL, "ldnf1sb" },
	{ ARM64_INS_LDNF1SB_H_IMM_REAL, "ldnf1sb" },
	{ ARM64_INS_LDNF1SB_S_IMM_REAL, "ldnf1sb" },
	{ ARM64_INS_LDNF1SH_D_IMM_REAL, "ldnf1sh" },
	{ ARM64_INS_LDNF1SH_S_IMM_REAL, "ldnf1sh" },
	{ ARM64_INS_LDNF1SW_D_IMM_REAL, "ldnf1sw" },
	{ ARM64_INS_LDNF1W_D_IMM_REAL, "ldnf1w" },
	{ ARM64_INS_LDNF1W_IMM_REAL, "ldnf1w" },
	{ ARM64_INS_LDNPDi, "ldnp" },
	{ ARM64_INS_LDNPQi, "ldnp" },
	{ ARM64_INS_LDNPSi, "ldnp" },
	{ ARM64_INS_LDNPWi, "ldnp" },
	{ ARM64_INS_LDNPXi, "ldnp" },
	{ ARM64_INS_LDNT1B_ZRI, "ldnt1b" },
	{ ARM64_INS_LDNT1B_ZRR, "ldnt1b" },
	{ ARM64_INS_LDNT1D_ZRI, "ldnt1d" },
	{ ARM64_INS_LDNT1D_ZRR, "ldnt1d" },
	{ ARM64_INS_LDNT1H_ZRI, "ldnt1h" },
	{ ARM64_INS_LDNT1H_ZRR, "ldnt1h" },
	{ ARM64_INS_LDNT1W_ZRI, "ldnt1w" },
	{ ARM64_INS_LDNT1W_ZRR, "ldnt1w" },
	{ ARM64_INS_LDPDi, "ldp" },
	{ ARM64_INS_LDPDpost, "ldp" },
	{ ARM64_INS_LDPDpre, "ldp" },
	{ ARM64_INS_LDPQi, "ldp" },
	{ ARM64_INS_LDPQpost, "ldp" },
	{ ARM64_INS_LDPQpre, "ldp" },
	{ ARM64_INS_LDPSWi, "ldpsw" },
	{ ARM64_INS_LDPSWpost, "ldpsw" },
	{ ARM64_INS_LDPSWpre, "ldpsw" },
	{ ARM64_INS_LDPSi, "ldp" },
	{ ARM64_INS_LDPSpost, "ldp" },
	{ ARM64_INS_LDPSpre, "ldp" },
	{ ARM64_INS_LDPWi, "ldp" },
	{ ARM64_INS_LDPWpost, "ldp" },
	{ ARM64_INS_LDPWpre, "ldp" },
	{ ARM64_INS_LDPXi, "ldp" },
	{ ARM64_INS_LDPXpost, "ldp" },
	{ ARM64_INS_LDPXpre, "ldp" },
	{ ARM64_INS_LDRAAindexed, "ldraa" },
	{ ARM64_INS_LDRAAwriteback, "ldraa" },
	{ ARM64_INS_LDRABindexed, "ldrab" },
	{ ARM64_INS_LDRABwriteback, "ldrab" },
	{ ARM64_INS_LDRBBpost, "ldrb" },
	{ ARM64_INS_LDRBBpre, "ldrb" },
	{ ARM64_INS_LDRBBroW, "ldrb" },
	{ ARM64_INS_LDRBBroX, "ldrb" },
	{ ARM64_INS_LDRBBui, "ldrb" },
	{ ARM64_INS_LDRBpost, "ldr" },
	{ ARM64_INS_LDRBpre, "ldr" },
	{ ARM64_INS_LDRBroW, "ldr" },
	{ ARM64_INS_LDRBroX, "ldr" },
	{ ARM64_INS_LDRBui, "ldr" },
	{ ARM64_INS_LDRDl, "ldr" },
	{ ARM64_INS_LDRDpost, "ldr" },
	{ ARM64_INS_LDRDpre, "ldr" },
	{ ARM64_INS_LDRDroW, "ldr" },
	{ ARM64_INS_LDRDroX, "ldr" },
	{ ARM64_INS_LDRDui, "ldr" },
	{ ARM64_INS_LDRHHpost, "ldrh" },
	{ ARM64_INS_LDRHHpre, "ldrh" },
	{ ARM64_INS_LDRHHroW, "ldrh" },
	{ ARM64_INS_LDRHHroX, "ldrh" },
	{ ARM64_INS_LDRHHui, "ldrh" },
	{ ARM64_INS_LDRHpost, "ldr" },
	{ ARM64_INS_LDRHpre, "ldr" },
	{ ARM64_INS_LDRHroW, "ldr" },
	{ ARM64_INS_LDRHroX, "ldr" },
	{ ARM64_INS_LDRHui, "ldr" },
	{ ARM64_INS_LDRQl, "ldr" },
	{ ARM64_INS_LDRQpost, "ldr" },
	{ ARM64_INS_LDRQpre, "ldr" },
	{ ARM64_INS_LDRQroW, "ldr" },
	{ ARM64_INS_LDRQroX, "ldr" },
	{ ARM64_INS_LDRQui, "ldr" },
	{ ARM64_INS_LDRSBWpost, "ldrsb" },
	{ ARM64_INS_LDRSBWpre, "ldrsb" },
	{ ARM64_INS_LDRSBWroW, "ldrsb" },
	{ ARM64_INS_LDRSBWroX, "ldrsb" },
	{ ARM64_INS_LDRSBWui, "ldrsb" },
	{ ARM64_INS_LDRSBXpost, "ldrsb" },
	{ ARM64_INS_LDRSBXpre, "ldrsb" },
	{ ARM64_INS_LDRSBXroW, "ldrsb" },
	{ ARM64_INS_LDRSBXroX, "ldrsb" },
	{ ARM64_INS_LDRSBXui, "ldrsb" },
	{ ARM64_INS_LDRSHWpost, "ldrsh" },
	{ ARM64_INS_LDRSHWpre, "ldrsh" },
	{ ARM64_INS_LDRSHWroW, "ldrsh" },
	{ ARM64_INS_LDRSHWroX, "ldrsh" },
	{ ARM64_INS_LDRSHWui, "ldrsh" },
	{ ARM64_INS_LDRSHXpost, "ldrsh" },
	{ ARM64_INS_LDRSHXpre, "ldrsh" },
	{ ARM64_INS_LDRSHXroW, "ldrsh" },
	{ ARM64_INS_LDRSHXroX, "ldrsh" },
	{ ARM64_INS_LDRSHXui, "ldrsh" },
	{ ARM64_INS_LDRSWl, "ldrsw" },
	{ ARM64_INS_LDRSWpost, "ldrsw" },
	{ ARM64_INS_LDRSWpre, "ldrsw" },
	{ ARM64_INS_LDRSWroW, "ldrsw" },
	{ ARM64_INS_LDRSWroX, "ldrsw" },
	{ ARM64_INS_LDRSWui, "ldrsw" },
	{ ARM64_INS_LDRSl, "ldr" },
	{ ARM64_INS_LDRSpost, "ldr" },
	{ ARM64_INS_LDRSpre, "ldr" },
	{ ARM64_INS_LDRSroW, "ldr" },
	{ ARM64_INS_LDRSroX, "ldr" },
	{ ARM64_INS_LDRSui, "ldr" },
	{ ARM64_INS_LDRWl, "ldr" },
	{ ARM64_INS_LDRWpost, "ldr" },
	{ ARM64_INS_LDRWpre, "ldr" },
	{ ARM64_INS_LDRWroW, "ldr" },
	{ ARM64_INS_LDRWroX, "ldr" },
	{ ARM64_INS_LDRWui, "ldr" },
	{ ARM64_INS_LDRXl, "ldr" },
	{ ARM64_INS_LDRXpost, "ldr" },
	{ ARM64_INS_LDRXpre, "ldr" },
	{ ARM64_INS_LDRXroW, "ldr" },
	{ ARM64_INS_LDRXroX, "ldr" },
	{ ARM64_INS_LDRXui, "ldr" },
	{ ARM64_INS_LDR_PXI, "ldr" },
	{ ARM64_INS_LDR_ZXI, "ldr" },
	{ ARM64_INS_LDSETAB, "ldsetab" },
	{ ARM64_INS_LDSETAH, "ldsetah" },
	{ ARM64_INS_LDSETALB, "ldsetalb" },
	{ ARM64_INS_LDSETALH, "ldsetalh" },
	{ ARM64_INS_LDSETALW, "ldsetal" },
	{ ARM64_INS_LDSETALX, "ldsetal" },
	{ ARM64_INS_LDSETAW, "ldseta" },
	{ ARM64_INS_LDSETAX, "ldseta" },
	{ ARM64_INS_LDSETB, "ldsetb" },
	{ ARM64_INS_LDSETH, "ldseth" },
	{ ARM64_INS_LDSETLB, "ldsetlb" },
	{ ARM64_INS_LDSETLH, "ldsetlh" },
	{ ARM64_INS_LDSETLW, "ldsetl" },
	{ ARM64_INS_LDSETLX, "ldsetl" },
	{ ARM64_INS_LDSETW, "ldset" },
	{ ARM64_INS_LDSETX, "ldset" },
	{ ARM64_INS_LDSMAXAB, "ldsmaxab" },
	{ ARM64_INS_LDSMAXAH, "ldsmaxah" },
	{ ARM64_INS_LDSMAXALB, "ldsmaxalb" },
	{ ARM64_INS_LDSMAXALH, "ldsmaxalh" },
	{ ARM64_INS_LDSMAXALW, "ldsmaxal" },
	{ ARM64_INS_LDSMAXALX, "ldsmaxal" },
	{ ARM64_INS_LDSMAXAW, "ldsmaxa" },
	{ ARM64_INS_LDSMAXAX, "ldsmaxa" },
	{ ARM64_INS_LDSMAXB, "ldsmaxb" },
	{ ARM64_INS_LDSMAXH, "ldsmaxh" },
	{ ARM64_INS_LDSMAXLB, "ldsmaxlb" },
	{ ARM64_INS_LDSMAXLH, "ldsmaxlh" },
	{ ARM64_INS_LDSMAXLW, "ldsmaxl" },
	{ ARM64_INS_LDSMAXLX, "ldsmaxl" },
	{ ARM64_INS_LDSMAXW, "ldsmax" },
	{ ARM64_INS_LDSMAXX, "ldsmax" },
	{ ARM64_INS_LDSMINAB, "ldsminab" },
	{ ARM64_INS_LDSMINAH, "ldsminah" },
	{ ARM64_INS_LDSMINALB, "ldsminalb" },
	{ ARM64_INS_LDSMINALH, "ldsminalh" },
	{ ARM64_INS_LDSMINALW, "ldsminal" },
	{ ARM64_INS_LDSMINALX, "ldsminal" },
	{ ARM64_INS_LDSMINAW, "ldsmina" },
	{ ARM64_INS_LDSMINAX, "ldsmina" },
	{ ARM64_INS_LDSMINB, "ldsminb" },
	{ ARM64_INS_LDSMINH, "ldsminh" },
	{ ARM64_INS_LDSMINLB, "ldsminlb" },
	{ ARM64_INS_LDSMINLH, "ldsminlh" },
	{ ARM64_INS_LDSMINLW, "ldsminl" },
	{ ARM64_INS_LDSMINLX, "ldsminl" },
	{ ARM64_INS_LDSMINW, "ldsmin" },
	{ ARM64_INS_LDSMINX, "ldsmin" },
	{ ARM64_INS_LDTRBi, "ldtrb" },
	{ ARM64_INS_LDTRHi, "ldtrh" },
	{ ARM64_INS_LDTRSBWi, "ldtrsb" },
	{ ARM64_INS_LDTRSBXi, "ldtrsb" },
	{ ARM64_INS_LDTRSHWi, "ldtrsh" },
	{ ARM64_INS_LDTRSHXi, "ldtrsh" },
	{ ARM64_INS_LDTRSWi, "ldtrsw" },
	{ ARM64_INS_LDTRWi, "ldtr" },
	{ ARM64_INS_LDTRXi, "ldtr" },
	{ ARM64_INS_LDUMAXAB, "ldumaxab" },
	{ ARM64_INS_LDUMAXAH, "ldumaxah" },
	{ ARM64_INS_LDUMAXALB, "ldumaxalb" },
	{ ARM64_INS_LDUMAXALH, "ldumaxalh" },
	{ ARM64_INS_LDUMAXALW, "ldumaxal" },
	{ ARM64_INS_LDUMAXALX, "ldumaxal" },
	{ ARM64_INS_LDUMAXAW, "ldumaxa" },
	{ ARM64_INS_LDUMAXAX, "ldumaxa" },
	{ ARM64_INS_LDUMAXB, "ldumaxb" },
	{ ARM64_INS_LDUMAXH, "ldumaxh" },
	{ ARM64_INS_LDUMAXLB, "ldumaxlb" },
	{ ARM64_INS_LDUMAXLH, "ldumaxlh" },
	{ ARM64_INS_LDUMAXLW, "ldumaxl" },
	{ ARM64_INS_LDUMAXLX, "ldumaxl" },
	{ ARM64_INS_LDUMAXW, "ldumax" },
	{ ARM64_INS_LDUMAXX, "ldumax" },
	{ ARM64_INS_LDUMINAB, "lduminab" },
	{ ARM64_INS_LDUMINAH, "lduminah" },
	{ ARM64_INS_LDUMINALB, "lduminalb" },
	{ ARM64_INS_LDUMINALH, "lduminalh" },
	{ ARM64_INS_LDUMINALW, "lduminal" },
	{ ARM64_INS_LDUMINALX, "lduminal" },
	{ ARM64_INS_LDUMINAW, "ldumina" },
	{ ARM64_INS_LDUMINAX, "ldumina" },
	{ ARM64_INS_LDUMINB, "lduminb" },
	{ ARM64_INS_LDUMINH, "lduminh" },
	{ ARM64_INS_LDUMINLB, "lduminlb" },
	{ ARM64_INS_LDUMINLH, "lduminlh" },
	{ ARM64_INS_LDUMINLW, "lduminl" },
	{ ARM64_INS_LDUMINLX, "lduminl" },
	{ ARM64_INS_LDUMINW, "ldumin" },
	{ ARM64_INS_LDUMINX, "ldumin" },
	{ ARM64_INS_LDURBBi, "ldurb" },
	{ ARM64_INS_LDURBi, "ldur" },
	{ ARM64_INS_LDURDi, "ldur" },
	{ ARM64_INS_LDURHHi, "ldurh" },
	{ ARM64_INS_LDURHi, "ldur" },
	{ ARM64_INS_LDURQi, "ldur" },
	{ ARM64_INS_LDURSBWi, "ldursb" },
	{ ARM64_INS_LDURSBXi, "ldursb" },
	{ ARM64_INS_LDURSHWi, "ldursh" },
	{ ARM64_INS_LDURSHXi, "ldursh" },
	{ ARM64_INS_LDURSWi, "ldursw" },
	{ ARM64_INS_LDURSi, "ldur" },
	{ ARM64_INS_LDURWi, "ldur" },
	{ ARM64_INS_LDURXi, "ldur" },
	{ ARM64_INS_LDXPW, "ldxp" },
	{ ARM64_INS_LDXPX, "ldxp" },
	{ ARM64_INS_LDXRB, "ldxrb" },
	{ ARM64_INS_LDXRH, "ldxrh" },
	{ ARM64_INS_LDXRW, "ldxr" },
	{ ARM64_INS_LDXRX, "ldxr" },
	{ ARM64_INS_LSLR_ZPmZ_B, "lslr" },
	{ ARM64_INS_LSLR_ZPmZ_D, "lslr" },
	{ ARM64_INS_LSLR_ZPmZ_H, "lslr" },
	{ ARM64_INS_LSLR_ZPmZ_S, "lslr" },
	{ ARM64_INS_LSLVWr, "lsl" },
	{ ARM64_INS_LSLVXr, "lsl" },
	{ ARM64_INS_LSL_WIDE_ZPmZ_B, "lsl" },
	{ ARM64_INS_LSL_WIDE_ZPmZ_H, "lsl" },
	{ ARM64_INS_LSL_WIDE_ZPmZ_S, "lsl" },
	{ ARM64_INS_LSL_WIDE_ZZZ_B, "lsl" },
	{ ARM64_INS_LSL_WIDE_ZZZ_H, "lsl" },
	{ ARM64_INS_LSL_WIDE_ZZZ_S, "lsl" },
	{ ARM64_INS_LSL_ZPmI_B, "lsl" },
	{ ARM64_INS_LSL_ZPmI_D, "lsl" },
	{ ARM64_INS_LSL_ZPmI_H, "lsl" },
	{ ARM64_INS_LSL_ZPmI_S, "lsl" },
	{ ARM64_INS_LSL_ZPmZ_B, "lsl" },
	{ ARM64_INS_LSL_ZPmZ_D, "lsl" },
	{ ARM64_INS_LSL_ZPmZ_H, "lsl" },
	{ ARM64_INS_LSL_ZPmZ_S, "lsl" },
	{ ARM64_INS_LSL_ZZI_B, "lsl" },
	{ ARM64_INS_LSL_ZZI_D, "lsl" },
	{ ARM64_INS_LSL_ZZI_H, "lsl" },
	{ ARM64_INS_LSL_ZZI_S, "lsl" },
	{ ARM64_INS_LSRR_ZPmZ_B, "lsrr" },
	{ ARM64_INS_LSRR_ZPmZ_D, "lsrr" },
	{ ARM64_INS_LSRR_ZPmZ_H, "lsrr" },
	{ ARM64_INS_LSRR_ZPmZ_S, "lsrr" },
	{ ARM64_INS_LSRVWr, "lsr" },
	{ ARM64_INS_LSRVXr, "lsr" },
	{ ARM64_INS_LSR_WIDE_ZPmZ_B, "lsr" },
	{ ARM64_INS_LSR_WIDE_ZPmZ_H, "lsr" },
	{ ARM64_INS_LSR_WIDE_ZPmZ_S, "lsr" },
	{ ARM64_INS_LSR_WIDE_ZZZ_B, "lsr" },
	{ ARM64_INS_LSR_WIDE_ZZZ_H, "lsr" },
	{ ARM64_INS_LSR_WIDE_ZZZ_S, "lsr" },
	{ ARM64_INS_LSR_ZPmI_B, "lsr" },
	{ ARM64_INS_LSR_ZPmI_D, "lsr" },
	{ ARM64_INS_LSR_ZPmI_H, "lsr" },
	{ ARM64_INS_LSR_ZPmI_S, "lsr" },
	{ ARM64_INS_LSR_ZPmZ_B, "lsr" },
	{ ARM64_INS_LSR_ZPmZ_D, "lsr" },
	{ ARM64_INS_LSR_ZPmZ_H, "lsr" },
	{ ARM64_INS_LSR_ZPmZ_S, "lsr" },
	{ ARM64_INS_LSR_ZZI_B, "lsr" },
	{ ARM64_INS_LSR_ZZI_D, "lsr" },
	{ ARM64_INS_LSR_ZZI_H, "lsr" },
	{ ARM64_INS_LSR_ZZI_S, "lsr" },
	{ ARM64_INS_MADDWrrr, "madd" },
	{ ARM64_INS_MADDXrrr, "madd" },
	{ ARM64_INS_MAD_ZPmZZ_B, "mad" },
	{ ARM64_INS_MAD_ZPmZZ_D, "mad" },
	{ ARM64_INS_MAD_ZPmZZ_H, "mad" },
	{ ARM64_INS_MAD_ZPmZZ_S, "mad" },
	{ ARM64_INS_MLA_ZPmZZ_B, "mla" },
	{ ARM64_INS_MLA_ZPmZZ_D, "mla" },
	{ ARM64_INS_MLA_ZPmZZ_H, "mla" },
	{ ARM64_INS_MLA_ZPmZZ_S, "mla" },
	{ ARM64_INS_MLAv16i8, "mla" },
	{ ARM64_INS_MLAv2i32, "mla" },
	{ ARM64_INS_MLAv2i32_indexed, "mla" },
	{ ARM64_INS_MLAv4i16, "mla" },
	{ ARM64_INS_MLAv4i16_indexed, "mla" },
	{ ARM64_INS_MLAv4i32, "mla" },
	{ ARM64_INS_MLAv4i32_indexed, "mla" },
	{ ARM64_INS_MLAv8i16, "mla" },
	{ ARM64_INS_MLAv8i16_indexed, "mla" },
	{ ARM64_INS_MLAv8i8, "mla" },
	{ ARM64_INS_MLS_ZPmZZ_B, "mls" },
	{ ARM64_INS_MLS_ZPmZZ_D, "mls" },
	{ ARM64_INS_MLS_ZPmZZ_H, "mls" },
	{ ARM64_INS_MLS_ZPmZZ_S, "mls" },
	{ ARM64_INS_MLSv16i8, "mls" },
	{ ARM64_INS_MLSv2i32, "mls" },
	{ ARM64_INS_MLSv2i32_indexed, "mls" },
	{ ARM64_INS_MLSv4i16, "mls" },
	{ ARM64_INS_MLSv4i16_indexed, "mls" },
	{ ARM64_INS_MLSv4i32, "mls" },
	{ ARM64_INS_MLSv4i32_indexed, "mls" },
	{ ARM64_INS_MLSv8i16, "mls" },
	{ ARM64_INS_MLSv8i16_indexed, "mls" },
	{ ARM64_INS_MLSv8i8, "mls" },
	{ ARM64_INS_MOVID, "movi" },
	{ ARM64_INS_MOVIv16b_ns, "movi" },
	{ ARM64_INS_MOVIv2d_ns, "movi" },
	{ ARM64_INS_MOVIv2i32, "movi" },
	{ ARM64_INS_MOVIv2s_msl, "movi" },
	{ ARM64_INS_MOVIv4i16, "movi" },
	{ ARM64_INS_MOVIv4i32, "movi" },
	{ ARM64_INS_MOVIv4s_msl, "movi" },
	{ ARM64_INS_MOVIv8b_ns, "movi" },
	{ ARM64_INS_MOVIv8i16, "movi" },
	{ ARM64_INS_MOVKWi, "movk" },
	{ ARM64_INS_MOVKXi, "movk" },
	{ ARM64_INS_MOVNWi, "movn" },
	{ ARM64_INS_MOVNXi, "movn" },
	{ ARM64_INS_MOVPRFX_ZPmZ_B, "movprfx" },
	{ ARM64_INS_MOVPRFX_ZPmZ_D, "movprfx" },
	{ ARM64_INS_MOVPRFX_ZPmZ_H, "movprfx" },
	{ ARM64_INS_MOVPRFX_ZPmZ_S, "movprfx" },
	{ ARM64_INS_MOVPRFX_ZPzZ_B, "movprfx" },
	{ ARM64_INS_MOVPRFX_ZPzZ_D, "movprfx" },
	{ ARM64_INS_MOVPRFX_ZPzZ_H, "movprfx" },
	{ ARM64_INS_MOVPRFX_ZPzZ_S, "movprfx" },
	{ ARM64_INS_MOVPRFX_ZZ, "movprfx" },
	{ ARM64_INS_MOVZWi, "movz" },
	{ ARM64_INS_MOVZXi, "movz" },
	{ ARM64_INS_MRS, "mrs" },
	{ ARM64_INS_MSB_ZPmZZ_B, "msb" },
	{ ARM64_INS_MSB_ZPmZZ_D, "msb" },
	{ ARM64_INS_MSB_ZPmZZ_H, "msb" },
	{ ARM64_INS_MSB_ZPmZZ_S, "msb" },
	{ ARM64_INS_MSR, "msr" },
	{ ARM64_INS_MSRpstateImm1, "msr" },
	{ ARM64_INS_MSRpstateImm4, "msr" },
	{ ARM64_INS_MSUBWrrr, "msub" },
	{ ARM64_INS_MSUBXrrr, "msub" },
	{ ARM64_INS_MUL_ZI_B, "mul" },
	{ ARM64_INS_MUL_ZI_D, "mul" },
	{ ARM64_INS_MUL_ZI_H, "mul" },
	{ ARM64_INS_MUL_ZI_S, "mul" },
	{ ARM64_INS_MUL_ZPmZ_B, "mul" },
	{ ARM64_INS_MUL_ZPmZ_D, "mul" },
	{ ARM64_INS_MUL_ZPmZ_H, "mul" },
	{ ARM64_INS_MUL_ZPmZ_S, "mul" },
	{ ARM64_INS_MULv16i8, "mul" },
	{ ARM64_INS_MULv2i32, "mul" },
	{ ARM64_INS_MULv2i32_indexed, "mul" },
	{ ARM64_INS_MULv4i16, "mul" },
	{ ARM64_INS_MULv4i16_indexed, "mul" },
	{ ARM64_INS_MULv4i32, "mul" },
	{ ARM64_INS_MULv4i32_indexed, "mul" },
	{ ARM64_INS_MULv8i16, "mul" },
	{ ARM64_INS_MULv8i16_indexed, "mul" },
	{ ARM64_INS_MULv8i8, "mul" },
	{ ARM64_INS_MVNIv2i32, "mvni" },
	{ ARM64_INS_MVNIv2s_msl, "mvni" },
	{ ARM64_INS_MVNIv4i16, "mvni" },
	{ ARM64_INS_MVNIv4i32, "mvni" },
	{ ARM64_INS_MVNIv4s_msl, "mvni" },
	{ ARM64_INS_MVNIv8i16, "mvni" },
	{ ARM64_INS_NANDS_PPzPP, "nands" },
	{ ARM64_INS_NAND_PPzPP, "nand" },
	{ ARM64_INS_NEG_ZPmZ_B, "neg" },
	{ ARM64_INS_NEG_ZPmZ_D, "neg" },
	{ ARM64_INS_NEG_ZPmZ_H, "neg" },
	{ ARM64_INS_NEG_ZPmZ_S, "neg" },
	{ ARM64_INS_NEGv16i8, "neg" },
	{ ARM64_INS_NEGv1i64, "neg" },
	{ ARM64_INS_NEGv2i32, "neg" },
	{ ARM64_INS_NEGv2i64, "neg" },
	{ ARM64_INS_NEGv4i16, "neg" },
	{ ARM64_INS_NEGv4i32, "neg" },
	{ ARM64_INS_NEGv8i16, "neg" },
	{ ARM64_INS_NEGv8i8, "neg" },
	{ ARM64_INS_NORS_PPzPP, "nors" },
	{ ARM64_INS_NOR_PPzPP, "nor" },
	{ ARM64_INS_NOT_ZPmZ_B, "not" },
	{ ARM64_INS_NOT_ZPmZ_D, "not" },
	{ ARM64_INS_NOT_ZPmZ_H, "not" },
	{ ARM64_INS_NOT_ZPmZ_S, "not" },
	{ ARM64_INS_NOTv16i8, "not" },
	{ ARM64_INS_NOTv8i8, "not" },
	{ ARM64_INS_ORNS_PPzPP, "orns" },
	{ ARM64_INS_ORNWrs, "orn" },
	{ ARM64_INS_ORNXrs, "orn" },
	{ ARM64_INS_ORN_PPzPP, "orn" },
	{ ARM64_INS_ORNv16i8, "orn" },
	{ ARM64_INS_ORNv8i8, "orn" },
	{ ARM64_INS_ORRS_PPzPP, "orrs" },
	{ ARM64_INS_ORRWri, "orr" },
	{ ARM64_INS_ORRWrs, "orr" },
	{ ARM64_INS_ORRXri, "orr" },
	{ ARM64_INS_ORRXrs, "orr" },
	{ ARM64_INS_ORR_PPzPP, "orr" },
	{ ARM64_INS_ORR_ZI, "orr" },
	{ ARM64_INS_ORR_ZPmZ_B, "orr" },
	{ ARM64_INS_ORR_ZPmZ_D, "orr" },
	{ ARM64_INS_ORR_ZPmZ_H, "orr" },
	{ ARM64_INS_ORR_ZPmZ_S, "orr" },
	{ ARM64_INS_ORR_ZZZ, "orr" },
	{ ARM64_INS_ORRv16i8, "orr" },
	{ ARM64_INS_ORRv2i32, "orr" },
	{ ARM64_INS_ORRv4i16, "orr" },
	{ ARM64_INS_ORRv4i32, "orr" },
	{ ARM64_INS_ORRv8i16, "orr" },
	{ ARM64_INS_ORRv8i8, "orr" },
	{ ARM64_INS_ORV_VPZ_B, "orv" },
	{ ARM64_INS_ORV_VPZ_D, "orv" },
	{ ARM64_INS_ORV_VPZ_H, "orv" },
	{ ARM64_INS_ORV_VPZ_S, "orv" },
	{ ARM64_INS_PACDA, "pacda" },
	{ ARM64_INS_PACDB, "pacdb" },
	{ ARM64_INS_PACDZA, "pacdza" },
	{ ARM64_INS_PACDZB, "pacdzb" },
	{ ARM64_INS_PACGA, "pacga" },
	{ ARM64_INS_PACIA, "pacia" },
	{ ARM64_INS_PACIA1716, "pacia1716" },
	{ ARM64_INS_PACIASP, "paciasp" },
	{ ARM64_INS_PACIAZ, "paciaz" },
	{ ARM64_INS_PACIB, "pacib" },
	{ ARM64_INS_PACIB1716, "pacib1716" },
	{ ARM64_INS_PACIBSP, "pacibsp" },
	{ ARM64_INS_PACIBZ, "pacibz" },
	{ ARM64_INS_PACIZA, "paciza" },
	{ ARM64_INS_PACIZB, "pacizb" },
	{ ARM64_INS_PFALSE, "pfalse" },
	{ ARM64_INS_PMULLv16i8, "pmull2" },
	{ ARM64_INS_PMULLv1i64, "pmull" },
	{ ARM64_INS_PMULLv2i64, "pmull2" },
	{ ARM64_INS_PMULLv8i8, "pmull" },
	{ ARM64_INS_PMULv16i8, "pmul" },
	{ ARM64_INS_PMULv8i8, "pmul" },
	{ ARM64_INS_PNEXT_B, "pnext" },
	{ ARM64_INS_PNEXT_D, "pnext" },
	{ ARM64_INS_PNEXT_H, "pnext" },
	{ ARM64_INS_PNEXT_S, "pnext" },
	{ ARM64_INS_PRFB_D_PZI, "prfb" },
	{ ARM64_INS_PRFB_D_SCALED, "prfb" },
	{ ARM64_INS_PRFB_D_SXTW_SCALED, "prfb" },
	{ ARM64_INS_PRFB_D_UXTW_SCALED, "prfb" },
	{ ARM64_INS_PRFB_PRI, "prfb" },
	{ ARM64_INS_PRFB_PRR, "prfb" },
	{ ARM64_INS_PRFB_S_PZI, "prfb" },
	{ ARM64_INS_PRFB_S_SXTW_SCALED, "prfb" },
	{ ARM64_INS_PRFB_S_UXTW_SCALED, "prfb" },
	{ ARM64_INS_PRFD_D_PZI, "prfd" },
	{ ARM64_INS_PRFD_D_SCALED, "prfd" },
	{ ARM64_INS_PRFD_D_SXTW_SCALED, "prfd" },
	{ ARM64_INS_PRFD_D_UXTW_SCALED, "prfd" },
	{ ARM64_INS_PRFD_PRI, "prfd" },
	{ ARM64_INS_PRFD_PRR, "prfd" },
	{ ARM64_INS_PRFD_S_PZI, "prfd" },
	{ ARM64_INS_PRFD_S_SXTW_SCALED, "prfd" },
	{ ARM64_INS_PRFD_S_UXTW_SCALED, "prfd" },
	{ ARM64_INS_PRFH_D_PZI, "prfh" },
	{ ARM64_INS_PRFH_D_SCALED, "prfh" },
	{ ARM64_INS_PRFH_D_SXTW_SCALED, "prfh" },
	{ ARM64_INS_PRFH_D_UXTW_SCALED, "prfh" },
	{ ARM64_INS_PRFH_PRI, "prfh" },
	{ ARM64_INS_PRFH_PRR, "prfh" },
	{ ARM64_INS_PRFH_S_PZI, "prfh" },
	{ ARM64_INS_PRFH_S_SXTW_SCALED, "prfh" },
	{ ARM64_INS_PRFH_S_UXTW_SCALED, "prfh" },
	{ ARM64_INS_PRFMl, "prfm" },
	{ ARM64_INS_PRFMroW, "prfm" },
	{ ARM64_INS_PRFMroX, "prfm" },
	{ ARM64_INS_PRFMui, "prfm" },
	{ ARM64_INS_PRFS_PRR, "prfw" },
	{ ARM64_INS_PRFUMi, "prfum" },
	{ ARM64_INS_PRFW_D_PZI, "prfw" },
	{ ARM64_INS_PRFW_D_SCALED, "prfw" },
	{ ARM64_INS_PRFW_D_SXTW_SCALED, "prfw" },
	{ ARM64_INS_PRFW_D_UXTW_SCALED, "prfw" },
	{ ARM64_INS_PRFW_PRI, "prfw" },
	{ ARM64_INS_PRFW_S_PZI, "prfw" },
	{ ARM64_INS_PRFW_S_SXTW_SCALED, "prfw" },
	{ ARM64_INS_PRFW_S_UXTW_SCALED, "prfw" },
	{ ARM64_INS_PTEST_PP, "ptest" },
	{ ARM64_INS_PTRUES_B, "ptrues" },
	{ ARM64_INS_PTRUES_D, "ptrues" },
	{ ARM64_INS_PTRUES_H, "ptrues" },
	{ ARM64_INS_PTRUES_S, "ptrues" },
	{ ARM64_INS_PTRUE_B, "ptrue" },
	{ ARM64_INS_PTRUE_D, "ptrue" },
	{ ARM64_INS_PTRUE_H, "ptrue" },
	{ ARM64_INS_PTRUE_S, "ptrue" },
	{ ARM64_INS_PUNPKHI_PP, "punpkhi" },
	{ ARM64_INS_PUNPKLO_PP, "punpklo" },
	{ ARM64_INS_RADDHNv2i64_v2i32, "raddhn" },
	{ ARM64_INS_RADDHNv2i64_v4i32, "raddhn2" },
	{ ARM64_INS_RADDHNv4i32_v4i16, "raddhn" },
	{ ARM64_INS_RADDHNv4i32_v8i16, "raddhn2" },
	{ ARM64_INS_RADDHNv8i16_v16i8, "raddhn2" },
	{ ARM64_INS_RADDHNv8i16_v8i8, "raddhn" },
	{ ARM64_INS_RAX1, "rax1" },
	{ ARM64_INS_RBITWr, "rbit" },
	{ ARM64_INS_RBITXr, "rbit" },
	{ ARM64_INS_RBIT_ZPmZ_B, "rbit" },
	{ ARM64_INS_RBIT_ZPmZ_D, "rbit" },
	{ ARM64_INS_RBIT_ZPmZ_H, "rbit" },
	{ ARM64_INS_RBIT_ZPmZ_S, "rbit" },
	{ ARM64_INS_RBITv16i8, "rbit" },
	{ ARM64_INS_RBITv8i8, "rbit" },
	{ ARM64_INS_RDFFRS_PPz, "rdffrs" },
	{ ARM64_INS_RDFFR_P, "rdffr" },
	{ ARM64_INS_RDFFR_PPz, "rdffr" },
	{ ARM64_INS_RDVLI_XI, "rdvl" },
	{ ARM64_INS_RET, "ret" },
	{ ARM64_INS_RETAA, "retaa" },
	{ ARM64_INS_RETAB, "retab" },
	{ ARM64_INS_REV16Wr, "rev16" },
	{ ARM64_INS_REV16Xr, "rev16" },
	{ ARM64_INS_REV16v16i8, "rev16" },
	{ ARM64_INS_REV16v8i8, "rev16" },
	{ ARM64_INS_REV32Xr, "rev32" },
	{ ARM64_INS_REV32v16i8, "rev32" },
	{ ARM64_INS_REV32v4i16, "rev32" },
	{ ARM64_INS_REV32v8i16, "rev32" },
	{ ARM64_INS_REV32v8i8, "rev32" },
	{ ARM64_INS_REV64v16i8, "rev64" },
	{ ARM64_INS_REV64v2i32, "rev64" },
	{ ARM64_INS_REV64v4i16, "rev64" },
	{ ARM64_INS_REV64v4i32, "rev64" },
	{ ARM64_INS_REV64v8i16, "rev64" },
	{ ARM64_INS_REV64v8i8, "rev64" },
	{ ARM64_INS_REVB_ZPmZ_D, "revb" },
	{ ARM64_INS_REVB_ZPmZ_H, "revb" },
	{ ARM64_INS_REVB_ZPmZ_S, "revb" },
	{ ARM64_INS_REVH_ZPmZ_D, "revh" },
	{ ARM64_INS_REVH_ZPmZ_S, "revh" },
	{ ARM64_INS_REVW_ZPmZ_D, "revw" },
	{ ARM64_INS_REVWr, "rev" },
	{ ARM64_INS_REVXr, "rev" },
	{ ARM64_INS_REV_PP_B, "rev" },
	{ ARM64_INS_REV_PP_D, "rev" },
	{ ARM64_INS_REV_PP_H, "rev" },
	{ ARM64_INS_REV_PP_S, "rev" },
	{ ARM64_INS_REV_ZZ_B, "rev" },
	{ ARM64_INS_REV_ZZ_D, "rev" },
	{ ARM64_INS_REV_ZZ_H, "rev" },
	{ ARM64_INS_REV_ZZ_S, "rev" },
	{ ARM64_INS_RMIF, "rmif" },
	{ ARM64_INS_RORVWr, "ror" },
	{ ARM64_INS_RORVXr, "ror" },
	{ ARM64_INS_RSHRNv16i8_shift, "rshrn2" },
	{ ARM64_INS_RSHRNv2i32_shift, "rshrn" },
	{ ARM64_INS_RSHRNv4i16_shift, "rshrn" },
	{ ARM64_INS_RSHRNv4i32_shift, "rshrn2" },
	{ ARM64_INS_RSHRNv8i16_shift, "rshrn2" },
	{ ARM64_INS_RSHRNv8i8_shift, "rshrn" },
	{ ARM64_INS_RSUBHNv2i64_v2i32, "rsubhn" },
	{ ARM64_INS_RSUBHNv2i64_v4i32, "rsubhn2" },
	{ ARM64_INS_RSUBHNv4i32_v4i16, "rsubhn" },
	{ ARM64_INS_RSUBHNv4i32_v8i16, "rsubhn2" },
	{ ARM64_INS_RSUBHNv8i16_v16i8, "rsubhn2" },
	{ ARM64_INS_RSUBHNv8i16_v8i8, "rsubhn" },
	{ ARM64_INS_SABALv16i8_v8i16, "sabal2" },
	{ ARM64_INS_SABALv2i32_v2i64, "sabal" },
	{ ARM64_INS_SABALv4i16_v4i32, "sabal" },
	{ ARM64_INS_SABALv4i32_v2i64, "sabal2" },
	{ ARM64_INS_SABALv8i16_v4i32, "sabal2" },
	{ ARM64_INS_SABALv8i8_v8i16, "sabal" },
	{ ARM64_INS_SABAv16i8, "saba" },
	{ ARM64_INS_SABAv2i32, "saba" },
	{ ARM64_INS_SABAv4i16, "saba" },
	{ ARM64_INS_SABAv4i32, "saba" },
	{ ARM64_INS_SABAv8i16, "saba" },
	{ ARM64_INS_SABAv8i8, "saba" },
	{ ARM64_INS_SABDLv16i8_v8i16, "sabdl2" },
	{ ARM64_INS_SABDLv2i32_v2i64, "sabdl" },
	{ ARM64_INS_SABDLv4i16_v4i32, "sabdl" },
	{ ARM64_INS_SABDLv4i32_v2i64, "sabdl2" },
	{ ARM64_INS_SABDLv8i16_v4i32, "sabdl2" },
	{ ARM64_INS_SABDLv8i8_v8i16, "sabdl" },
	{ ARM64_INS_SABD_ZPmZ_B, "sabd" },
	{ ARM64_INS_SABD_ZPmZ_D, "sabd" },
	{ ARM64_INS_SABD_ZPmZ_H, "sabd" },
	{ ARM64_INS_SABD_ZPmZ_S, "sabd" },
	{ ARM64_INS_SABDv16i8, "sabd" },
	{ ARM64_INS_SABDv2i32, "sabd" },
	{ ARM64_INS_SABDv4i16, "sabd" },
	{ ARM64_INS_SABDv4i32, "sabd" },
	{ ARM64_INS_SABDv8i16, "sabd" },
	{ ARM64_INS_SABDv8i8, "sabd" },
	{ ARM64_INS_SADALPv16i8_v8i16, "sadalp" },
	{ ARM64_INS_SADALPv2i32_v1i64, "sadalp" },
	{ ARM64_INS_SADALPv4i16_v2i32, "sadalp" },
	{ ARM64_INS_SADALPv4i32_v2i64, "sadalp" },
	{ ARM64_INS_SADALPv8i16_v4i32, "sadalp" },
	{ ARM64_INS_SADALPv8i8_v4i16, "sadalp" },
	{ ARM64_INS_SADDLPv16i8_v8i16, "saddlp" },
	{ ARM64_INS_SADDLPv2i32_v1i64, "saddlp" },
	{ ARM64_INS_SADDLPv4i16_v2i32, "saddlp" },
	{ ARM64_INS_SADDLPv4i32_v2i64, "saddlp" },
	{ ARM64_INS_SADDLPv8i16_v4i32, "saddlp" },
	{ ARM64_INS_SADDLPv8i8_v4i16, "saddlp" },
	{ ARM64_INS_SADDLVv16i8v, "saddlv" },
	{ ARM64_INS_SADDLVv4i16v, "saddlv" },
	{ ARM64_INS_SADDLVv4i32v, "saddlv" },
	{ ARM64_INS_SADDLVv8i16v, "saddlv" },
	{ ARM64_INS_SADDLVv8i8v, "saddlv" },
	{ ARM64_INS_SADDLv16i8_v8i16, "saddl2" },
	{ ARM64_INS_SADDLv2i32_v2i64, "saddl" },
	{ ARM64_INS_SADDLv4i16_v4i32, "saddl" },
	{ ARM64_INS_SADDLv4i32_v2i64, "saddl2" },
	{ ARM64_INS_SADDLv8i16_v4i32, "saddl2" },
	{ ARM64_INS_SADDLv8i8_v8i16, "saddl" },
	{ ARM64_INS_SADDV_VPZ_B, "saddv" },
	{ ARM64_INS_SADDV_VPZ_H, "saddv" },
	{ ARM64_INS_SADDV_VPZ_S, "saddv" },
	{ ARM64_INS_SADDWv16i8_v8i16, "saddw2" },
	{ ARM64_INS_SADDWv2i32_v2i64, "saddw" },
	{ ARM64_INS_SADDWv4i16_v4i32, "saddw" },
	{ ARM64_INS_SADDWv4i32_v2i64, "saddw2" },
	{ ARM64_INS_SADDWv8i16_v4i32, "saddw2" },
	{ ARM64_INS_SADDWv8i8_v8i16, "saddw" },
	{ ARM64_INS_SBCSWr, "sbcs" },
	{ ARM64_INS_SBCSXr, "sbcs" },
	{ ARM64_INS_SBCWr, "sbc" },
	{ ARM64_INS_SBCXr, "sbc" },
	{ ARM64_INS_SBFMWri, "sbfm" },
	{ ARM64_INS_SBFMXri, "sbfm" },
	{ ARM64_INS_SCVTFSWDri, "scvtf" },
	{ ARM64_INS_SCVTFSWHri, "scvtf" },
	{ ARM64_INS_SCVTFSWSri, "scvtf" },
	{ ARM64_INS_SCVTFSXDri, "scvtf" },
	{ ARM64_INS_SCVTFSXHri, "scvtf" },
	{ ARM64_INS_SCVTFSXSri, "scvtf" },
	{ ARM64_INS_SCVTFUWDri, "scvtf" },
	{ ARM64_INS_SCVTFUWHri, "scvtf" },
	{ ARM64_INS_SCVTFUWSri, "scvtf" },
	{ ARM64_INS_SCVTFUXDri, "scvtf" },
	{ ARM64_INS_SCVTFUXHri, "scvtf" },
	{ ARM64_INS_SCVTFUXSri, "scvtf" },
	{ ARM64_INS_SCVTF_ZPmZ_DtoD, "scvtf" },
	{ ARM64_INS_SCVTF_ZPmZ_DtoH, "scvtf" },
	{ ARM64_INS_SCVTF_ZPmZ_DtoS, "scvtf" },
	{ ARM64_INS_SCVTF_ZPmZ_HtoH, "scvtf" },
	{ ARM64_INS_SCVTF_ZPmZ_StoD, "scvtf" },
	{ ARM64_INS_SCVTF_ZPmZ_StoH, "scvtf" },
	{ ARM64_INS_SCVTF_ZPmZ_StoS, "scvtf" },
	{ ARM64_INS_SCVTFd, "scvtf" },
	{ ARM64_INS_SCVTFh, "scvtf" },
	{ ARM64_INS_SCVTFs, "scvtf" },
	{ ARM64_INS_SCVTFv1i16, "scvtf" },
	{ ARM64_INS_SCVTFv1i32, "scvtf" },
	{ ARM64_INS_SCVTFv1i64, "scvtf" },
	{ ARM64_INS_SCVTFv2f32, "scvtf" },
	{ ARM64_INS_SCVTFv2f64, "scvtf" },
	{ ARM64_INS_SCVTFv2i32_shift, "scvtf" },
	{ ARM64_INS_SCVTFv2i64_shift, "scvtf" },
	{ ARM64_INS_SCVTFv4f16, "scvtf" },
	{ ARM64_INS_SCVTFv4f32, "scvtf" },
	{ ARM64_INS_SCVTFv4i16_shift, "scvtf" },
	{ ARM64_INS_SCVTFv4i32_shift, "scvtf" },
	{ ARM64_INS_SCVTFv8f16, "scvtf" },
	{ ARM64_INS_SCVTFv8i16_shift, "scvtf" },
	{ ARM64_INS_SDIVR_ZPmZ_D, "sdivr" },
	{ ARM64_INS_SDIVR_ZPmZ_S, "sdivr" },
	{ ARM64_INS_SDIVWr, "sdiv" },
	{ ARM64_INS_SDIVXr, "sdiv" },
	{ ARM64_INS_SDIV_ZPmZ_D, "sdiv" },
	{ ARM64_INS_SDIV_ZPmZ_S, "sdiv" },
	{ ARM64_INS_SDOT_ZZZI_D, "sdot" },
	{ ARM64_INS_SDOT_ZZZI_S, "sdot" },
	{ ARM64_INS_SDOT_ZZZ_D, "sdot" },
	{ ARM64_INS_SDOT_ZZZ_S, "sdot" },
	{ ARM64_INS_SDOTlanev16i8, "sdot" },
	{ ARM64_INS_SDOTlanev8i8, "sdot" },
	{ ARM64_INS_SDOTv16i8, "sdot" },
	{ ARM64_INS_SDOTv8i8, "sdot" },
	{ ARM64_INS_SEL_PPPP, "sel" },
	{ ARM64_INS_SEL_ZPZZ_B, "sel" },
	{ ARM64_INS_SEL_ZPZZ_D, "sel" },
	{ ARM64_INS_SEL_ZPZZ_H, "sel" },
	{ ARM64_INS_SEL_ZPZZ_S, "sel" },
	{ ARM64_INS_SETF16, "setf16" },
	{ ARM64_INS_SETF8, "setf8" },
	{ ARM64_INS_SETFFR, "setffr" },
	{ ARM64_INS_SHA1Crrr, "sha1c" },
	{ ARM64_INS_SHA1Hrr, "sha1h" },
	{ ARM64_INS_SHA1Mrrr, "sha1m" },
	{ ARM64_INS_SHA1Prrr, "sha1p" },
	{ ARM64_INS_SHA1SU0rrr, "sha1su0" },
	{ ARM64_INS_SHA1SU1rr, "sha1su1" },
	{ ARM64_INS_SHA256H2rrr, "sha256h2" },
	{ ARM64_INS_SHA256Hrrr, "sha256h" },
	{ ARM64_INS_SHA256SU0rr, "sha256su0" },
	{ ARM64_INS_SHA256SU1rrr, "sha256su1" },
	{ ARM64_INS_SHA512H, "sha512h" },
	{ ARM64_INS_SHA512H2, "sha512h2" },
	{ ARM64_INS_SHA512SU0, "sha512su0" },
	{ ARM64_INS_SHA512SU1, "sha512su1" },
	{ ARM64_INS_SHADDv16i8, "shadd" },
	{ ARM64_INS_SHADDv2i32, "shadd" },
	{ ARM64_INS_SHADDv4i16, "shadd" },
	{ ARM64_INS_SHADDv4i32, "shadd" },
	{ ARM64_INS_SHADDv8i16, "shadd" },
	{ ARM64_INS_SHADDv8i8, "shadd" },
	{ ARM64_INS_SHLLv16i8, "shll2" },
	{ ARM64_INS_SHLLv2i32, "shll" },
	{ ARM64_INS_SHLLv4i16, "shll" },
	{ ARM64_INS_SHLLv4i32, "shll2" },
	{ ARM64_INS_SHLLv8i16, "shll2" },
	{ ARM64_INS_SHLLv8i8, "shll" },
	{ ARM64_INS_SHLd, "shl" },
	{ ARM64_INS_SHLv16i8_shift, "shl" },
	{ ARM64_INS_SHLv2i32_shift, "shl" },
	{ ARM64_INS_SHLv2i64_shift, "shl" },
	{ ARM64_INS_SHLv4i16_shift, "shl" },
	{ ARM64_INS_SHLv4i32_shift, "shl" },
	{ ARM64_INS_SHLv8i16_shift, "shl" },
	{ ARM64_INS_SHLv8i8_shift, "shl" },
	{ ARM64_INS_SHRNv16i8_shift, "shrn2" },
	{ ARM64_INS_SHRNv2i32_shift, "shrn" },
	{ ARM64_INS_SHRNv4i16_shift, "shrn" },
	{ ARM64_INS_SHRNv4i32_shift, "shrn2" },
	{ ARM64_INS_SHRNv8i16_shift, "shrn2" },
	{ ARM64_INS_SHRNv8i8_shift, "shrn" },
	{ ARM64_INS_SHSUBv16i8, "shsub" },
	{ ARM64_INS_SHSUBv2i32, "shsub" },
	{ ARM64_INS_SHSUBv4i16, "shsub" },
	{ ARM64_INS_SHSUBv4i32, "shsub" },
	{ ARM64_INS_SHSUBv8i16, "shsub" },
	{ ARM64_INS_SHSUBv8i8, "shsub" },
	{ ARM64_INS_SLId, "sli" },
	{ ARM64_INS_SLIv16i8_shift, "sli" },
	{ ARM64_INS_SLIv2i32_shift, "sli" },
	{ ARM64_INS_SLIv2i64_shift, "sli" },
	{ ARM64_INS_SLIv4i16_shift, "sli" },
	{ ARM64_INS_SLIv4i32_shift, "sli" },
	{ ARM64_INS_SLIv8i16_shift, "sli" },
	{ ARM64_INS_SLIv8i8_shift, "sli" },
	{ ARM64_INS_SM3PARTW1, "sm3partw1" },
	{ ARM64_INS_SM3PARTW2, "sm3partw2" },
	{ ARM64_INS_SM3SS1, "sm3ss1" },
	{ ARM64_INS_SM3TT1A, "sm3tt1a" },
	{ ARM64_INS_SM3TT1B, "sm3tt1b" },
	{ ARM64_INS_SM3TT2A, "sm3tt2a" },
	{ ARM64_INS_SM3TT2B, "sm3tt2b" },
	{ ARM64_INS_SM4E, "sm4e" },
	{ ARM64_INS_SM4ENCKEY, "sm4ekey" },
	{ ARM64_INS_SMADDLrrr, "smaddl" },
	{ ARM64_INS_SMAXPv16i8, "smaxp" },
	{ ARM64_INS_SMAXPv2i32, "smaxp" },
	{ ARM64_INS_SMAXPv4i16, "smaxp" },
	{ ARM64_INS_SMAXPv4i32, "smaxp" },
	{ ARM64_INS_SMAXPv8i16, "smaxp" },
	{ ARM64_INS_SMAXPv8i8, "smaxp" },
	{ ARM64_INS_SMAXV_VPZ_B, "smaxv" },
	{ ARM64_INS_SMAXV_VPZ_D, "smaxv" },
	{ ARM64_INS_SMAXV_VPZ_H, "smaxv" },
	{ ARM64_INS_SMAXV_VPZ_S, "smaxv" },
	{ ARM64_INS_SMAXVv16i8v, "smaxv" },
	{ ARM64_INS_SMAXVv4i16v, "smaxv" },
	{ ARM64_INS_SMAXVv4i32v, "smaxv" },
	{ ARM64_INS_SMAXVv8i16v, "smaxv" },
	{ ARM64_INS_SMAXVv8i8v, "smaxv" },
	{ ARM64_INS_SMAX_ZI_B, "smax" },
	{ ARM64_INS_SMAX_ZI_D, "smax" },
	{ ARM64_INS_SMAX_ZI_H, "smax" },
	{ ARM64_INS_SMAX_ZI_S, "smax" },
	{ ARM64_INS_SMAX_ZPmZ_B, "smax" },
	{ ARM64_INS_SMAX_ZPmZ_D, "smax" },
	{ ARM64_INS_SMAX_ZPmZ_H, "smax" },
	{ ARM64_INS_SMAX_ZPmZ_S, "smax" },
	{ ARM64_INS_SMAXv16i8, "smax" },
	{ ARM64_INS_SMAXv2i32, "smax" },
	{ ARM64_INS_SMAXv4i16, "smax" },
	{ ARM64_INS_SMAXv4i32, "smax" },
	{ ARM64_INS_SMAXv8i16, "smax" },
	{ ARM64_INS_SMAXv8i8, "smax" },
	{ ARM64_INS_SMC, "smc" },
	{ ARM64_INS_SMINPv16i8, "sminp" },
	{ ARM64_INS_SMINPv2i32, "sminp" },
	{ ARM64_INS_SMINPv4i16, "sminp" },
	{ ARM64_INS_SMINPv4i32, "sminp" },
	{ ARM64_INS_SMINPv8i16, "sminp" },
	{ ARM64_INS_SMINPv8i8, "sminp" },
	{ ARM64_INS_SMINV_VPZ_B, "sminv" },
	{ ARM64_INS_SMINV_VPZ_D, "sminv" },
	{ ARM64_INS_SMINV_VPZ_H, "sminv" },
	{ ARM64_INS_SMINV_VPZ_S, "sminv" },
	{ ARM64_INS_SMINVv16i8v, "sminv" },
	{ ARM64_INS_SMINVv4i16v, "sminv" },
	{ ARM64_INS_SMINVv4i32v, "sminv" },
	{ ARM64_INS_SMINVv8i16v, "sminv" },
	{ ARM64_INS_SMINVv8i8v, "sminv" },
	{ ARM64_INS_SMIN_ZI_B, "smin" },
	{ ARM64_INS_SMIN_ZI_D, "smin" },
	{ ARM64_INS_SMIN_ZI_H, "smin" },
	{ ARM64_INS_SMIN_ZI_S, "smin" },
	{ ARM64_INS_SMIN_ZPmZ_B, "smin" },
	{ ARM64_INS_SMIN_ZPmZ_D, "smin" },
	{ ARM64_INS_SMIN_ZPmZ_H, "smin" },
	{ ARM64_INS_SMIN_ZPmZ_S, "smin" },
	{ ARM64_INS_SMINv16i8, "smin" },
	{ ARM64_INS_SMINv2i32, "smin" },
	{ ARM64_INS_SMINv4i16, "smin" },
	{ ARM64_INS_SMINv4i32, "smin" },
	{ ARM64_INS_SMINv8i16, "smin" },
	{ ARM64_INS_SMINv8i8, "smin" },
	{ ARM64_INS_SMLALv16i8_v8i16, "smlal2" },
	{ ARM64_INS_SMLALv2i32_indexed, "smlal" },
	{ ARM64_INS_SMLALv2i32_v2i64, "smlal" },
	{ ARM64_INS_SMLALv4i16_indexed, "smlal" },
	{ ARM64_INS_SMLALv4i16_v4i32, "smlal" },
	{ ARM64_INS_SMLALv4i32_indexed, "smlal2" },
	{ ARM64_INS_SMLALv4i32_v2i64, "smlal2" },
	{ ARM64_INS_SMLALv8i16_indexed, "smlal2" },
	{ ARM64_INS_SMLALv8i16_v4i32, "smlal2" },
	{ ARM64_INS_SMLALv8i8_v8i16, "smlal" },
	{ ARM64_INS_SMLSLv16i8_v8i16, "smlsl2" },
	{ ARM64_INS_SMLSLv2i32_indexed, "smlsl" },
	{ ARM64_INS_SMLSLv2i32_v2i64, "smlsl" },
	{ ARM64_INS_SMLSLv4i16_indexed, "smlsl" },
	{ ARM64_INS_SMLSLv4i16_v4i32, "smlsl" },
	{ ARM64_INS_SMLSLv4i32_indexed, "smlsl2" },
	{ ARM64_INS_SMLSLv4i32_v2i64, "smlsl2" },
	{ ARM64_INS_SMLSLv8i16_indexed, "smlsl2" },
	{ ARM64_INS_SMLSLv8i16_v4i32, "smlsl2" },
	{ ARM64_INS_SMLSLv8i8_v8i16, "smlsl" },
	{ ARM64_INS_SMOVvi16to32, "smov" },
	{ ARM64_INS_SMOVvi16to64, "smov" },
	{ ARM64_INS_SMOVvi32to64, "smov" },
	{ ARM64_INS_SMOVvi8to32, "smov" },
	{ ARM64_INS_SMOVvi8to64, "smov" },
	{ ARM64_INS_SMSUBLrrr, "smsubl" },
	{ ARM64_INS_SMULH_ZPmZ_B, "smulh" },
	{ ARM64_INS_SMULH_ZPmZ_D, "smulh" },
	{ ARM64_INS_SMULH_ZPmZ_H, "smulh" },
	{ ARM64_INS_SMULH_ZPmZ_S, "smulh" },
	{ ARM64_INS_SMULHrr, "smulh" },
	{ ARM64_INS_SMULLv16i8_v8i16, "smull2" },
	{ ARM64_INS_SMULLv2i32_indexed, "smull" },
	{ ARM64_INS_SMULLv2i32_v2i64, "smull" },
	{ ARM64_INS_SMULLv4i16_indexed, "smull" },
	{ ARM64_INS_SMULLv4i16_v4i32, "smull" },
	{ ARM64_INS_SMULLv4i32_indexed, "smull2" },
	{ ARM64_INS_SMULLv4i32_v2i64, "smull2" },
	{ ARM64_INS_SMULLv8i16_indexed, "smull2" },
	{ ARM64_INS_SMULLv8i16_v4i32, "smull2" },
	{ ARM64_INS_SMULLv8i8_v8i16, "smull" },
	{ ARM64_INS_SPLICE_ZPZ_B, "splice" },
	{ ARM64_INS_SPLICE_ZPZ_D, "splice" },
	{ ARM64_INS_SPLICE_ZPZ_H, "splice" },
	{ ARM64_INS_SPLICE_ZPZ_S, "splice" },
	{ ARM64_INS_SQABSv16i8, "sqabs" },
	{ ARM64_INS_SQABSv1i16, "sqabs" },
	{ ARM64_INS_SQABSv1i32, "sqabs" },
	{ ARM64_INS_SQABSv1i64, "sqabs" },
	{ ARM64_INS_SQABSv1i8, "sqabs" },
	{ ARM64_INS_SQABSv2i32, "sqabs" },
	{ ARM64_INS_SQABSv2i64, "sqabs" },
	{ ARM64_INS_SQABSv4i16, "sqabs" },
	{ ARM64_INS_SQABSv4i32, "sqabs" },
	{ ARM64_INS_SQABSv8i16, "sqabs" },
	{ ARM64_INS_SQABSv8i8, "sqabs" },
	{ ARM64_INS_SQADD_ZI_B, "sqadd" },
	{ ARM64_INS_SQADD_ZI_D, "sqadd" },
	{ ARM64_INS_SQADD_ZI_H, "sqadd" },
	{ ARM64_INS_SQADD_ZI_S, "sqadd" },
	{ ARM64_INS_SQADD_ZZZ_B, "sqadd" },
	{ ARM64_INS_SQADD_ZZZ_D, "sqadd" },
	{ ARM64_INS_SQADD_ZZZ_H, "sqadd" },
	{ ARM64_INS_SQADD_ZZZ_S, "sqadd" },
	{ ARM64_INS_SQADDv16i8, "sqadd" },
	{ ARM64_INS_SQADDv1i16, "sqadd" },
	{ ARM64_INS_SQADDv1i32, "sqadd" },
	{ ARM64_INS_SQADDv1i64, "sqadd" },
	{ ARM64_INS_SQADDv1i8, "sqadd" },
	{ ARM64_INS_SQADDv2i32, "sqadd" },
	{ ARM64_INS_SQADDv2i64, "sqadd" },
	{ ARM64_INS_SQADDv4i16, "sqadd" },
	{ ARM64_INS_SQADDv4i32, "sqadd" },
	{ ARM64_INS_SQADDv8i16, "sqadd" },
	{ ARM64_INS_SQADDv8i8, "sqadd" },
	{ ARM64_INS_SQDECB_XPiI, "sqdecb" },
	{ ARM64_INS_SQDECB_XPiWdI, "sqdecb" },
	{ ARM64_INS_SQDECD_XPiI, "sqdecd" },
	{ ARM64_INS_SQDECD_XPiWdI, "sqdecd" },
	{ ARM64_INS_SQDECD_ZPiI, "sqdecd" },
	{ ARM64_INS_SQDECH_XPiI, "sqdech" },
	{ ARM64_INS_SQDECH_XPiWdI, "sqdech" },
	{ ARM64_INS_SQDECH_ZPiI, "sqdech" },
	{ ARM64_INS_SQDECP_XPWd_B, "sqdecp" },
	{ ARM64_INS_SQDECP_XPWd_D, "sqdecp" },
	{ ARM64_INS_SQDECP_XPWd_H, "sqdecp" },
	{ ARM64_INS_SQDECP_XPWd_S, "sqdecp" },
	{ ARM64_INS_SQDECP_XP_B, "sqdecp" },
	{ ARM64_INS_SQDECP_XP_D, "sqdecp" },
	{ ARM64_INS_SQDECP_XP_H, "sqdecp" },
	{ ARM64_INS_SQDECP_XP_S, "sqdecp" },
	{ ARM64_INS_SQDECP_ZP_D, "sqdecp" },
	{ ARM64_INS_SQDECP_ZP_H, "sqdecp" },
	{ ARM64_INS_SQDECP_ZP_S, "sqdecp" },
	{ ARM64_INS_SQDECW_XPiI, "sqdecw" },
	{ ARM64_INS_SQDECW_XPiWdI, "sqdecw" },
	{ ARM64_INS_SQDECW_ZPiI, "sqdecw" },
	{ ARM64_INS_SQDMLALi16, "sqdmlal" },
	{ ARM64_INS_SQDMLALi32, "sqdmlal" },
	{ ARM64_INS_SQDMLALv1i32_indexed, "sqdmlal" },
	{ ARM64_INS_SQDMLALv1i64_indexed, "sqdmlal" },
	{ ARM64_INS_SQDMLALv2i32_indexed, "sqdmlal" },
	{ ARM64_INS_SQDMLALv2i32_v2i64, "sqdmlal" },
	{ ARM64_INS_SQDMLALv4i16_indexed, "sqdmlal" },
	{ ARM64_INS_SQDMLALv4i16_v4i32, "sqdmlal" },
	{ ARM64_INS_SQDMLALv4i32_indexed, "sqdmlal2" },
	{ ARM64_INS_SQDMLALv4i32_v2i64, "sqdmlal2" },
	{ ARM64_INS_SQDMLALv8i16_indexed, "sqdmlal2" },
	{ ARM64_INS_SQDMLALv8i16_v4i32, "sqdmlal2" },
	{ ARM64_INS_SQDMLSLi16, "sqdmlsl" },
	{ ARM64_INS_SQDMLSLi32, "sqdmlsl" },
	{ ARM64_INS_SQDMLSLv1i32_indexed, "sqdmlsl" },
	{ ARM64_INS_SQDMLSLv1i64_indexed, "sqdmlsl" },
	{ ARM64_INS_SQDMLSLv2i32_indexed, "sqdmlsl" },
	{ ARM64_INS_SQDMLSLv2i32_v2i64, "sqdmlsl" },
	{ ARM64_INS_SQDMLSLv4i16_indexed, "sqdmlsl" },
	{ ARM64_INS_SQDMLSLv4i16_v4i32, "sqdmlsl" },
	{ ARM64_INS_SQDMLSLv4i32_indexed, "sqdmlsl2" },
	{ ARM64_INS_SQDMLSLv4i32_v2i64, "sqdmlsl2" },
	{ ARM64_INS_SQDMLSLv8i16_indexed, "sqdmlsl2" },
	{ ARM64_INS_SQDMLSLv8i16_v4i32, "sqdmlsl2" },
	{ ARM64_INS_SQDMULHv1i16, "sqdmulh" },
	{ ARM64_INS_SQDMULHv1i16_indexed, "sqdmulh" },
	{ ARM64_INS_SQDMULHv1i32, "sqdmulh" },
	{ ARM64_INS_SQDMULHv1i32_indexed, "sqdmulh" },
	{ ARM64_INS_SQDMULHv2i32, "sqdmulh" },
	{ ARM64_INS_SQDMULHv2i32_indexed, "sqdmulh" },
	{ ARM64_INS_SQDMULHv4i16, "sqdmulh" },
	{ ARM64_INS_SQDMULHv4i16_indexed, "sqdmulh" },
	{ ARM64_INS_SQDMULHv4i32, "sqdmulh" },
	{ ARM64_INS_SQDMULHv4i32_indexed, "sqdmulh" },
	{ ARM64_INS_SQDMULHv8i16, "sqdmulh" },
	{ ARM64_INS_SQDMULHv8i16_indexed, "sqdmulh" },
	{ ARM64_INS_SQDMULLi16, "sqdmull" },
	{ ARM64_INS_SQDMULLi32, "sqdmull" },
	{ ARM64_INS_SQDMULLv1i32_indexed, "sqdmull" },
	{ ARM64_INS_SQDMULLv1i64_indexed, "sqdmull" },
	{ ARM64_INS_SQDMULLv2i32_indexed, "sqdmull" },
	{ ARM64_INS_SQDMULLv2i32_v2i64, "sqdmull" },
	{ ARM64_INS_SQDMULLv4i16_indexed, "sqdmull" },
	{ ARM64_INS_SQDMULLv4i16_v4i32, "sqdmull" },
	{ ARM64_INS_SQDMULLv4i32_indexed, "sqdmull2" },
	{ ARM64_INS_SQDMULLv4i32_v2i64, "sqdmull2" },
	{ ARM64_INS_SQDMULLv8i16_indexed, "sqdmull2" },
	{ ARM64_INS_SQDMULLv8i16_v4i32, "sqdmull2" },
	{ ARM64_INS_SQINCB_XPiI, "sqincb" },
	{ ARM64_INS_SQINCB_XPiWdI, "sqincb" },
	{ ARM64_INS_SQINCD_XPiI, "sqincd" },
	{ ARM64_INS_SQINCD_XPiWdI, "sqincd" },
	{ ARM64_INS_SQINCD_ZPiI, "sqincd" },
	{ ARM64_INS_SQINCH_XPiI, "sqinch" },
	{ ARM64_INS_SQINCH_XPiWdI, "sqinch" },
	{ ARM64_INS_SQINCH_ZPiI, "sqinch" },
	{ ARM64_INS_SQINCP_XPWd_B, "sqincp" },
	{ ARM64_INS_SQINCP_XPWd_D, "sqincp" },
	{ ARM64_INS_SQINCP_XPWd_H, "sqincp" },
	{ ARM64_INS_SQINCP_XPWd_S, "sqincp" },
	{ ARM64_INS_SQINCP_XP_B, "sqincp" },
	{ ARM64_INS_SQINCP_XP_D, "sqincp" },
	{ ARM64_INS_SQINCP_XP_H, "sqincp" },
	{ ARM64_INS_SQINCP_XP_S, "sqincp" },
	{ ARM64_INS_SQINCP_ZP_D, "sqincp" },
	{ ARM64_INS_SQINCP_ZP_H, "sqincp" },
	{ ARM64_INS_SQINCP_ZP_S, "sqincp" },
	{ ARM64_INS_SQINCW_XPiI, "sqincw" },
	{ ARM64_INS_SQINCW_XPiWdI, "sqincw" },
	{ ARM64_INS_SQINCW_ZPiI, "sqincw" },
	{ ARM64_INS_SQNEGv16i8, "sqneg" },
	{ ARM64_INS_SQNEGv1i16, "sqneg" },
	{ ARM64_INS_SQNEGv1i32, "sqneg" },
	{ ARM64_INS_SQNEGv1i64, "sqneg" },
	{ ARM64_INS_SQNEGv1i8, "sqneg" },
	{ ARM64_INS_SQNEGv2i32, "sqneg" },
	{ ARM64_INS_SQNEGv2i64, "sqneg" },
	{ ARM64_INS_SQNEGv4i16, "sqneg" },
	{ ARM64_INS_SQNEGv4i32, "sqneg" },
	{ ARM64_INS_SQNEGv8i16, "sqneg" },
	{ ARM64_INS_SQNEGv8i8, "sqneg" },
	{ ARM64_INS_SQRDMLAHi16_indexed, "sqrdmlah" },
	{ ARM64_INS_SQRDMLAHi32_indexed, "sqrdmlah" },
	{ ARM64_INS_SQRDMLAHv1i16, "sqrdmlah" },
	{ ARM64_INS_SQRDMLAHv1i32, "sqrdmlah" },
	{ ARM64_INS_SQRDMLAHv2i32, "sqrdmlah" },
	{ ARM64_INS_SQRDMLAHv2i32_indexed, "sqrdmlah" },
	{ ARM64_INS_SQRDMLAHv4i16, "sqrdmlah" },
	{ ARM64_INS_SQRDMLAHv4i16_indexed, "sqrdmlah" },
	{ ARM64_INS_SQRDMLAHv4i32, "sqrdmlah" },
	{ ARM64_INS_SQRDMLAHv4i32_indexed, "sqrdmlah" },
	{ ARM64_INS_SQRDMLAHv8i16, "sqrdmlah" },
	{ ARM64_INS_SQRDMLAHv8i16_indexed, "sqrdmlah" },
	{ ARM64_INS_SQRDMLSHi16_indexed, "sqrdmlsh" },
	{ ARM64_INS_SQRDMLSHi32_indexed, "sqrdmlsh" },
	{ ARM64_INS_SQRDMLSHv1i16, "sqrdmlsh" },
	{ ARM64_INS_SQRDMLSHv1i32, "sqrdmlsh" },
	{ ARM64_INS_SQRDMLSHv2i32, "sqrdmlsh" },
	{ ARM64_INS_SQRDMLSHv2i32_indexed, "sqrdmlsh" },
	{ ARM64_INS_SQRDMLSHv4i16, "sqrdmlsh" },
	{ ARM64_INS_SQRDMLSHv4i16_indexed, "sqrdmlsh" },
	{ ARM64_INS_SQRDMLSHv4i32, "sqrdmlsh" },
	{ ARM64_INS_SQRDMLSHv4i32_indexed, "sqrdmlsh" },
	{ ARM64_INS_SQRDMLSHv8i16, "sqrdmlsh" },
	{ ARM64_INS_SQRDMLSHv8i16_indexed, "sqrdmlsh" },
	{ ARM64_INS_SQRDMULHv1i16, "sqrdmulh" },
	{ ARM64_INS_SQRDMULHv1i16_indexed, "sqrdmulh" },
	{ ARM64_INS_SQRDMULHv1i32, "sqrdmulh" },
	{ ARM64_INS_SQRDMULHv1i32_indexed, "sqrdmulh" },
	{ ARM64_INS_SQRDMULHv2i32, "sqrdmulh" },
	{ ARM64_INS_SQRDMULHv2i32_indexed, "sqrdmulh" },
	{ ARM64_INS_SQRDMULHv4i16, "sqrdmulh" },
	{ ARM64_INS_SQRDMULHv4i16_indexed, "sqrdmulh" },
	{ ARM64_INS_SQRDMULHv4i32, "sqrdmulh" },
	{ ARM64_INS_SQRDMULHv4i32_indexed, "sqrdmulh" },
	{ ARM64_INS_SQRDMULHv8i16, "sqrdmulh" },
	{ ARM64_INS_SQRDMULHv8i16_indexed, "sqrdmulh" },
	{ ARM64_INS_SQRSHLv16i8, "sqrshl" },
	{ ARM64_INS_SQRSHLv1i16, "sqrshl" },
	{ ARM64_INS_SQRSHLv1i32, "sqrshl" },
	{ ARM64_INS_SQRSHLv1i64, "sqrshl" },
	{ ARM64_INS_SQRSHLv1i8, "sqrshl" },
	{ ARM64_INS_SQRSHLv2i32, "sqrshl" },
	{ ARM64_INS_SQRSHLv2i64, "sqrshl" },
	{ ARM64_INS_SQRSHLv4i16, "sqrshl" },
	{ ARM64_INS_SQRSHLv4i32, "sqrshl" },
	{ ARM64_INS_SQRSHLv8i16, "sqrshl" },
	{ ARM64_INS_SQRSHLv8i8, "sqrshl" },
	{ ARM64_INS_SQRSHRNb, "sqrshrn" },
	{ ARM64_INS_SQRSHRNh, "sqrshrn" },
	{ ARM64_INS_SQRSHRNs, "sqrshrn" },
	{ ARM64_INS_SQRSHRNv16i8_shift, "sqrshrn2" },
	{ ARM64_INS_SQRSHRNv2i32_shift, "sqrshrn" },
	{ ARM64_INS_SQRSHRNv4i16_shift, "sqrshrn" },
	{ ARM64_INS_SQRSHRNv4i32_shift, "sqrshrn2" },
	{ ARM64_INS_SQRSHRNv8i16_shift, "sqrshrn2" },
	{ ARM64_INS_SQRSHRNv8i8_shift, "sqrshrn" },
	{ ARM64_INS_SQRSHRUNb, "sqrshrun" },
	{ ARM64_INS_SQRSHRUNh, "sqrshrun" },
	{ ARM64_INS_SQRSHRUNs, "sqrshrun" },
	{ ARM64_INS_SQRSHRUNv16i8_shift, "sqrshrun2" },
	{ ARM64_INS_SQRSHRUNv2i32_shift, "sqrshrun" },
	{ ARM64_INS_SQRSHRUNv4i16_shift, "sqrshrun" },
	{ ARM64_INS_SQRSHRUNv4i32_shift, "sqrshrun2" },
	{ ARM64_INS_SQRSHRUNv8i16_shift, "sqrshrun2" },
	{ ARM64_INS_SQRSHRUNv8i8_shift, "sqrshrun" },
	{ ARM64_INS_SQSHLUb, "sqshlu" },
	{ ARM64_INS_SQSHLUd, "sqshlu" },
	{ ARM64_INS_SQSHLUh, "sqshlu" },
	{ ARM64_INS_SQSHLUs, "sqshlu" },
	{ ARM64_INS_SQSHLUv16i8_shift, "sqshlu" },
	{ ARM64_INS_SQSHLUv2i32_shift, "sqshlu" },
	{ ARM64_INS_SQSHLUv2i64_shift, "sqshlu" },
	{ ARM64_INS_SQSHLUv4i16_shift, "sqshlu" },
	{ ARM64_INS_SQSHLUv4i32_shift, "sqshlu" },
	{ ARM64_INS_SQSHLUv8i16_shift, "sqshlu" },
	{ ARM64_INS_SQSHLUv8i8_shift, "sqshlu" },
	{ ARM64_INS_SQSHLb, "sqshl" },
	{ ARM64_INS_SQSHLd, "sqshl" },
	{ ARM64_INS_SQSHLh, "sqshl" },
	{ ARM64_INS_SQSHLs, "sqshl" },
	{ ARM64_INS_SQSHLv16i8, "sqshl" },
	{ ARM64_INS_SQSHLv16i8_shift, "sqshl" },
	{ ARM64_INS_SQSHLv1i16, "sqshl" },
	{ ARM64_INS_SQSHLv1i32, "sqshl" },
	{ ARM64_INS_SQSHLv1i64, "sqshl" },
	{ ARM64_INS_SQSHLv1i8, "sqshl" },
	{ ARM64_INS_SQSHLv2i32, "sqshl" },
	{ ARM64_INS_SQSHLv2i32_shift, "sqshl" },
	{ ARM64_INS_SQSHLv2i64, "sqshl" },
	{ ARM64_INS_SQSHLv2i64_shift, "sqshl" },
	{ ARM64_INS_SQSHLv4i16, "sqshl" },
	{ ARM64_INS_SQSHLv4i16_shift, "sqshl" },
	{ ARM64_INS_SQSHLv4i32, "sqshl" },
	{ ARM64_INS_SQSHLv4i32_shift, "sqshl" },
	{ ARM64_INS_SQSHLv8i16, "sqshl" },
	{ ARM64_INS_SQSHLv8i16_shift, "sqshl" },
	{ ARM64_INS_SQSHLv8i8, "sqshl" },
	{ ARM64_INS_SQSHLv8i8_shift, "sqshl" },
	{ ARM64_INS_SQSHRNb, "sqshrn" },
	{ ARM64_INS_SQSHRNh, "sqshrn" },
	{ ARM64_INS_SQSHRNs, "sqshrn" },
	{ ARM64_INS_SQSHRNv16i8_shift, "sqshrn2" },
	{ ARM64_INS_SQSHRNv2i32_shift, "sqshrn" },
	{ ARM64_INS_SQSHRNv4i16_shift, "sqshrn" },
	{ ARM64_INS_SQSHRNv4i32_shift, "sqshrn2" },
	{ ARM64_INS_SQSHRNv8i16_shift, "sqshrn2" },
	{ ARM64_INS_SQSHRNv8i8_shift, "sqshrn" },
	{ ARM64_INS_SQSHRUNb, "sqshrun" },
	{ ARM64_INS_SQSHRUNh, "sqshrun" },
	{ ARM64_INS_SQSHRUNs, "sqshrun" },
	{ ARM64_INS_SQSHRUNv16i8_shift, "sqshrun2" },
	{ ARM64_INS_SQSHRUNv2i32_shift, "sqshrun" },
	{ ARM64_INS_SQSHRUNv4i16_shift, "sqshrun" },
	{ ARM64_INS_SQSHRUNv4i32_shift, "sqshrun2" },
	{ ARM64_INS_SQSHRUNv8i16_shift, "sqshrun2" },
	{ ARM64_INS_SQSHRUNv8i8_shift, "sqshrun" },
	{ ARM64_INS_SQSUB_ZI_B, "sqsub" },
	{ ARM64_INS_SQSUB_ZI_D, "sqsub" },
	{ ARM64_INS_SQSUB_ZI_H, "sqsub" },
	{ ARM64_INS_SQSUB_ZI_S, "sqsub" },
	{ ARM64_INS_SQSUB_ZZZ_B, "sqsub" },
	{ ARM64_INS_SQSUB_ZZZ_D, "sqsub" },
	{ ARM64_INS_SQSUB_ZZZ_H, "sqsub" },
	{ ARM64_INS_SQSUB_ZZZ_S, "sqsub" },
	{ ARM64_INS_SQSUBv16i8, "sqsub" },
	{ ARM64_INS_SQSUBv1i16, "sqsub" },
	{ ARM64_INS_SQSUBv1i32, "sqsub" },
	{ ARM64_INS_SQSUBv1i64, "sqsub" },
	{ ARM64_INS_SQSUBv1i8, "sqsub" },
	{ ARM64_INS_SQSUBv2i32, "sqsub" },
	{ ARM64_INS_SQSUBv2i64, "sqsub" },
	{ ARM64_INS_SQSUBv4i16, "sqsub" },
	{ ARM64_INS_SQSUBv4i32, "sqsub" },
	{ ARM64_INS_SQSUBv8i16, "sqsub" },
	{ ARM64_INS_SQSUBv8i8, "sqsub" },
	{ ARM64_INS_SQXTNv16i8, "sqxtn2" },
	{ ARM64_INS_SQXTNv1i16, "sqxtn" },
	{ ARM64_INS_SQXTNv1i32, "sqxtn" },
	{ ARM64_INS_SQXTNv1i8, "sqxtn" },
	{ ARM64_INS_SQXTNv2i32, "sqxtn" },
	{ ARM64_INS_SQXTNv4i16, "sqxtn" },
	{ ARM64_INS_SQXTNv4i32, "sqxtn2" },
	{ ARM64_INS_SQXTNv8i16, "sqxtn2" },
	{ ARM64_INS_SQXTNv8i8, "sqxtn" },
	{ ARM64_INS_SQXTUNv16i8, "sqxtun2" },
	{ ARM64_INS_SQXTUNv1i16, "sqxtun" },
	{ ARM64_INS_SQXTUNv1i32, "sqxtun" },
	{ ARM64_INS_SQXTUNv1i8, "sqxtun" },
	{ ARM64_INS_SQXTUNv2i32, "sqxtun" },
	{ ARM64_INS_SQXTUNv4i16, "sqxtun" },
	{ ARM64_INS_SQXTUNv4i32, "sqxtun2" },
	{ ARM64_INS_SQXTUNv8i16, "sqxtun2" },
	{ ARM64_INS_SQXTUNv8i8, "sqxtun" },
	{ ARM64_INS_SRHADDv16i8, "srhadd" },
	{ ARM64_INS_SRHADDv2i32, "srhadd" },
	{ ARM64_INS_SRHADDv4i16, "srhadd" },
	{ ARM64_INS_SRHADDv4i32, "srhadd" },
	{ ARM64_INS_SRHADDv8i16, "srhadd" },
	{ ARM64_INS_SRHADDv8i8, "srhadd" },
	{ ARM64_INS_SRId, "sri" },
	{ ARM64_INS_SRIv16i8_shift, "sri" },
	{ ARM64_INS_SRIv2i32_shift, "sri" },
	{ ARM64_INS_SRIv2i64_shift, "sri" },
	{ ARM64_INS_SRIv4i16_shift, "sri" },
	{ ARM64_INS_SRIv4i32_shift, "sri" },
	{ ARM64_INS_SRIv8i16_shift, "sri" },
	{ ARM64_INS_SRIv8i8_shift, "sri" },
	{ ARM64_INS_SRSHLv16i8, "srshl" },
	{ ARM64_INS_SRSHLv1i64, "srshl" },
	{ ARM64_INS_SRSHLv2i32, "srshl" },
	{ ARM64_INS_SRSHLv2i64, "srshl" },
	{ ARM64_INS_SRSHLv4i16, "srshl" },
	{ ARM64_INS_SRSHLv4i32, "srshl" },
	{ ARM64_INS_SRSHLv8i16, "srshl" },
	{ ARM64_INS_SRSHLv8i8, "srshl" },
	{ ARM64_INS_SRSHRd, "srshr" },
	{ ARM64_INS_SRSHRv16i8_shift, "srshr" },
	{ ARM64_INS_SRSHRv2i32_shift, "srshr" },
	{ ARM64_INS_SRSHRv2i64_shift, "srshr" },
	{ ARM64_INS_SRSHRv4i16_shift, "srshr" },
	{ ARM64_INS_SRSHRv4i32_shift, "srshr" },
	{ ARM64_INS_SRSHRv8i16_shift, "srshr" },
	{ ARM64_INS_SRSHRv8i8_shift, "srshr" },
	{ ARM64_INS_SRSRAd, "srsra" },
	{ ARM64_INS_SRSRAv16i8_shift, "srsra" },
	{ ARM64_INS_SRSRAv2i32_shift, "srsra" },
	{ ARM64_INS_SRSRAv2i64_shift, "srsra" },
	{ ARM64_INS_SRSRAv4i16_shift, "srsra" },
	{ ARM64_INS_SRSRAv4i32_shift, "srsra" },
	{ ARM64_INS_SRSRAv8i16_shift, "srsra" },
	{ ARM64_INS_SRSRAv8i8_shift, "srsra" },
	{ ARM64_INS_SSHLLv16i8_shift, "sshll2" },
	{ ARM64_INS_SSHLLv2i32_shift, "sshll" },
	{ ARM64_INS_SSHLLv4i16_shift, "sshll" },
	{ ARM64_INS_SSHLLv4i32_shift, "sshll2" },
	{ ARM64_INS_SSHLLv8i16_shift, "sshll2" },
	{ ARM64_INS_SSHLLv8i8_shift, "sshll" },
	{ ARM64_INS_SSHLv16i8, "sshl" },
	{ ARM64_INS_SSHLv1i64, "sshl" },
	{ ARM64_INS_SSHLv2i32, "sshl" },
	{ ARM64_INS_SSHLv2i64, "sshl" },
	{ ARM64_INS_SSHLv4i16, "sshl" },
	{ ARM64_INS_SSHLv4i32, "sshl" },
	{ ARM64_INS_SSHLv8i16, "sshl" },
	{ ARM64_INS_SSHLv8i8, "sshl" },
	{ ARM64_INS_SSHRd, "sshr" },
	{ ARM64_INS_SSHRv16i8_shift, "sshr" },
	{ ARM64_INS_SSHRv2i32_shift, "sshr" },
	{ ARM64_INS_SSHRv2i64_shift, "sshr" },
	{ ARM64_INS_SSHRv4i16_shift, "sshr" },
	{ ARM64_INS_SSHRv4i32_shift, "sshr" },
	{ ARM64_INS_SSHRv8i16_shift, "sshr" },
	{ ARM64_INS_SSHRv8i8_shift, "sshr" },
	{ ARM64_INS_SSRAd, "ssra" },
	{ ARM64_INS_SSRAv16i8_shift, "ssra" },
	{ ARM64_INS_SSRAv2i32_shift, "ssra" },
	{ ARM64_INS_SSRAv2i64_shift, "ssra" },
	{ ARM64_INS_SSRAv4i16_shift, "ssra" },
	{ ARM64_INS_SSRAv4i32_shift, "ssra" },
	{ ARM64_INS_SSRAv8i16_shift, "ssra" },
	{ ARM64_INS_SSRAv8i8_shift, "ssra" },
	{ ARM64_INS_SST1B_D, "st1b" },
	{ ARM64_INS_SST1B_D_IMM, "st1b" },
	{ ARM64_INS_SST1B_D_SXTW, "st1b" },
	{ ARM64_INS_SST1B_D_UXTW, "st1b" },
	{ ARM64_INS_SST1B_S_IMM, "st1b" },
	{ ARM64_INS_SST1B_S_SXTW, "st1b" },
	{ ARM64_INS_SST1B_S_UXTW, "st1b" },
	{ ARM64_INS_SST1D, "st1d" },
	{ ARM64_INS_SST1D_IMM, "st1d" },
	{ ARM64_INS_SST1D_SCALED, "st1d" },
	{ ARM64_INS_SST1D_SXTW, "st1d" },
	{ ARM64_INS_SST1D_SXTW_SCALED, "st1d" },
	{ ARM64_INS_SST1D_UXTW, "st1d" },
	{ ARM64_INS_SST1D_UXTW_SCALED, "st1d" },
	{ ARM64_INS_SST1H_D, "st1h" },
	{ ARM64_INS_SST1H_D_IMM, "st1h" },
	{ ARM64_INS_SST1H_D_SCALED, "st1h" },
	{ ARM64_INS_SST1H_D_SXTW, "st1h" },
	{ ARM64_INS_SST1H_D_SXTW_SCALED, "st1h" },
	{ ARM64_INS_SST1H_D_UXTW, "st1h" },
	{ ARM64_INS_SST1H_D_UXTW_SCALED, "st1h" },
	{ ARM64_INS_SST1H_S_IMM, "st1h" },
	{ ARM64_INS_SST1H_S_SXTW, "st1h" },
	{ ARM64_INS_SST1H_S_SXTW_SCALED, "st1h" },
	{ ARM64_INS_SST1H_S_UXTW, "st1h" },
	{ ARM64_INS_SST1H_S_UXTW_SCALED, "st1h" },
	{ ARM64_INS_SST1W_D, "st1w" },
	{ ARM64_INS_SST1W_D_IMM, "st1w" },
	{ ARM64_INS_SST1W_D_SCALED, "st1w" },
	{ ARM64_INS_SST1W_D_SXTW, "st1w" },
	{ ARM64_INS_SST1W_D_SXTW_SCALED, "st1w" },
	{ ARM64_INS_SST1W_D_UXTW, "st1w" },
	{ ARM64_INS_SST1W_D_UXTW_SCALED, "st1w" },
	{ ARM64_INS_SST1W_IMM, "st1w" },
	{ ARM64_INS_SST1W_SXTW, "st1w" },
	{ ARM64_INS_SST1W_SXTW_SCALED, "st1w" },
	{ ARM64_INS_SST1W_UXTW, "st1w" },
	{ ARM64_INS_SST1W_UXTW_SCALED, "st1w" },
	{ ARM64_INS_SSUBLv16i8_v8i16, "ssubl2" },
	{ ARM64_INS_SSUBLv2i32_v2i64, "ssubl" },
	{ ARM64_INS_SSUBLv4i16_v4i32, "ssubl" },
	{ ARM64_INS_SSUBLv4i32_v2i64, "ssubl2" },
	{ ARM64_INS_SSUBLv8i16_v4i32, "ssubl2" },
	{ ARM64_INS_SSUBLv8i8_v8i16, "ssubl" },
	{ ARM64_INS_SSUBWv16i8_v8i16, "ssubw2" },
	{ ARM64_INS_SSUBWv2i32_v2i64, "ssubw" },
	{ ARM64_INS_SSUBWv4i16_v4i32, "ssubw" },
	{ ARM64_INS_SSUBWv4i32_v2i64, "ssubw2" },
	{ ARM64_INS_SSUBWv8i16_v4i32, "ssubw2" },
	{ ARM64_INS_SSUBWv8i8_v8i16, "ssubw" },
	{ ARM64_INS_ST1B, "st1b" },
	{ ARM64_INS_ST1B_D, "st1b" },
	{ ARM64_INS_ST1B_D_IMM, "st1b" },
	{ ARM64_INS_ST1B_H, "st1b" },
	{ ARM64_INS_ST1B_H_IMM, "st1b" },
	{ ARM64_INS_ST1B_IMM, "st1b" },
	{ ARM64_INS_ST1B_S, "st1b" },
	{ ARM64_INS_ST1B_S_IMM, "st1b" },
	{ ARM64_INS_ST1D, "st1d" },
	{ ARM64_INS_ST1D_IMM, "st1d" },
	{ ARM64_INS_ST1Fourv16b, "st1" },
	{ ARM64_INS_ST1Fourv16b_POST, "st1" },
	{ ARM64_INS_ST1Fourv1d, "st1" },
	{ ARM64_INS_ST1Fourv1d_POST, "st1" },
	{ ARM64_INS_ST1Fourv2d, "st1" },
	{ ARM64_INS_ST1Fourv2d_POST, "st1" },
	{ ARM64_INS_ST1Fourv2s, "st1" },
	{ ARM64_INS_ST1Fourv2s_POST, "st1" },
	{ ARM64_INS_ST1Fourv4h, "st1" },
	{ ARM64_INS_ST1Fourv4h_POST, "st1" },
	{ ARM64_INS_ST1Fourv4s, "st1" },
	{ ARM64_INS_ST1Fourv4s_POST, "st1" },
	{ ARM64_INS_ST1Fourv8b, "st1" },
	{ ARM64_INS_ST1Fourv8b_POST, "st1" },
	{ ARM64_INS_ST1Fourv8h, "st1" },
	{ ARM64_INS_ST1Fourv8h_POST, "st1" },
	{ ARM64_INS_ST1H, "st1h" },
	{ ARM64_INS_ST1H_D, "st1h" },
	{ ARM64_INS_ST1H_D_IMM, "st1h" },
	{ ARM64_INS_ST1H_IMM, "st1h" },
	{ ARM64_INS_ST1H_S, "st1h" },
	{ ARM64_INS_ST1H_S_IMM, "st1h" },
	{ ARM64_INS_ST1Onev16b, "st1" },
	{ ARM64_INS_ST1Onev16b_POST, "st1" },
	{ ARM64_INS_ST1Onev1d, "st1" },
	{ ARM64_INS_ST1Onev1d_POST, "st1" },
	{ ARM64_INS_ST1Onev2d, "st1" },
	{ ARM64_INS_ST1Onev2d_POST, "st1" },
	{ ARM64_INS_ST1Onev2s, "st1" },
	{ ARM64_INS_ST1Onev2s_POST, "st1" },
	{ ARM64_INS_ST1Onev4h, "st1" },
	{ ARM64_INS_ST1Onev4h_POST, "st1" },
	{ ARM64_INS_ST1Onev4s, "st1" },
	{ ARM64_INS_ST1Onev4s_POST, "st1" },
	{ ARM64_INS_ST1Onev8b, "st1" },
	{ ARM64_INS_ST1Onev8b_POST, "st1" },
	{ ARM64_INS_ST1Onev8h, "st1" },
	{ ARM64_INS_ST1Onev8h_POST, "st1" },
	{ ARM64_INS_ST1Threev16b, "st1" },
	{ ARM64_INS_ST1Threev16b_POST, "st1" },
	{ ARM64_INS_ST1Threev1d, "st1" },
	{ ARM64_INS_ST1Threev1d_POST, "st1" },
	{ ARM64_INS_ST1Threev2d, "st1" },
	{ ARM64_INS_ST1Threev2d_POST, "st1" },
	{ ARM64_INS_ST1Threev2s, "st1" },
	{ ARM64_INS_ST1Threev2s_POST, "st1" },
	{ ARM64_INS_ST1Threev4h, "st1" },
	{ ARM64_INS_ST1Threev4h_POST, "st1" },
	{ ARM64_INS_ST1Threev4s, "st1" },
	{ ARM64_INS_ST1Threev4s_POST, "st1" },
	{ ARM64_INS_ST1Threev8b, "st1" },
	{ ARM64_INS_ST1Threev8b_POST, "st1" },
	{ ARM64_INS_ST1Threev8h, "st1" },
	{ ARM64_INS_ST1Threev8h_POST, "st1" },
	{ ARM64_INS_ST1Twov16b, "st1" },
	{ ARM64_INS_ST1Twov16b_POST, "st1" },
	{ ARM64_INS_ST1Twov1d, "st1" },
	{ ARM64_INS_ST1Twov1d_POST, "st1" },
	{ ARM64_INS_ST1Twov2d, "st1" },
	{ ARM64_INS_ST1Twov2d_POST, "st1" },
	{ ARM64_INS_ST1Twov2s, "st1" },
	{ ARM64_INS_ST1Twov2s_POST, "st1" },
	{ ARM64_INS_ST1Twov4h, "st1" },
	{ ARM64_INS_ST1Twov4h_POST, "st1" },
	{ ARM64_INS_ST1Twov4s, "st1" },
	{ ARM64_INS_ST1Twov4s_POST, "st1" },
	{ ARM64_INS_ST1Twov8b, "st1" },
	{ ARM64_INS_ST1Twov8b_POST, "st1" },
	{ ARM64_INS_ST1Twov8h, "st1" },
	{ ARM64_INS_ST1Twov8h_POST, "st1" },
	{ ARM64_INS_ST1W, "st1w" },
	{ ARM64_INS_ST1W_D, "st1w" },
	{ ARM64_INS_ST1W_D_IMM, "st1w" },
	{ ARM64_INS_ST1W_IMM, "st1w" },
	{ ARM64_INS_ST1i16, "st1" },
	{ ARM64_INS_ST1i16_POST, "st1" },
	{ ARM64_INS_ST1i32, "st1" },
	{ ARM64_INS_ST1i32_POST, "st1" },
	{ ARM64_INS_ST1i64, "st1" },
	{ ARM64_INS_ST1i64_POST, "st1" },
	{ ARM64_INS_ST1i8, "st1" },
	{ ARM64_INS_ST1i8_POST, "st1" },
	{ ARM64_INS_ST2B, "st2b" },
	{ ARM64_INS_ST2B_IMM, "st2b" },
	{ ARM64_INS_ST2D, "st2d" },
	{ ARM64_INS_ST2D_IMM, "st2d" },
	{ ARM64_INS_ST2H, "st2h" },
	{ ARM64_INS_ST2H_IMM, "st2h" },
	{ ARM64_INS_ST2Twov16b, "st2" },
	{ ARM64_INS_ST2Twov16b_POST, "st2" },
	{ ARM64_INS_ST2Twov2d, "st2" },
	{ ARM64_INS_ST2Twov2d_POST, "st2" },
	{ ARM64_INS_ST2Twov2s, "st2" },
	{ ARM64_INS_ST2Twov2s_POST, "st2" },
	{ ARM64_INS_ST2Twov4h, "st2" },
	{ ARM64_INS_ST2Twov4h_POST, "st2" },
	{ ARM64_INS_ST2Twov4s, "st2" },
	{ ARM64_INS_ST2Twov4s_POST, "st2" },
	{ ARM64_INS_ST2Twov8b, "st2" },
	{ ARM64_INS_ST2Twov8b_POST, "st2" },
	{ ARM64_INS_ST2Twov8h, "st2" },
	{ ARM64_INS_ST2Twov8h_POST, "st2" },
	{ ARM64_INS_ST2W, "st2w" },
	{ ARM64_INS_ST2W_IMM, "st2w" },
	{ ARM64_INS_ST2i16, "st2" },
	{ ARM64_INS_ST2i16_POST, "st2" },
	{ ARM64_INS_ST2i32, "st2" },
	{ ARM64_INS_ST2i32_POST, "st2" },
	{ ARM64_INS_ST2i64, "st2" },
	{ ARM64_INS_ST2i64_POST, "st2" },
	{ ARM64_INS_ST2i8, "st2" },
	{ ARM64_INS_ST2i8_POST, "st2" },
	{ ARM64_INS_ST3B, "st3b" },
	{ ARM64_INS_ST3B_IMM, "st3b" },
	{ ARM64_INS_ST3D, "st3d" },
	{ ARM64_INS_ST3D_IMM, "st3d" },
	{ ARM64_INS_ST3H, "st3h" },
	{ ARM64_INS_ST3H_IMM, "st3h" },
	{ ARM64_INS_ST3Threev16b, "st3" },
	{ ARM64_INS_ST3Threev16b_POST, "st3" },
	{ ARM64_INS_ST3Threev2d, "st3" },
	{ ARM64_INS_ST3Threev2d_POST, "st3" },
	{ ARM64_INS_ST3Threev2s, "st3" },
	{ ARM64_INS_ST3Threev2s_POST, "st3" },
	{ ARM64_INS_ST3Threev4h, "st3" },
	{ ARM64_INS_ST3Threev4h_POST, "st3" },
	{ ARM64_INS_ST3Threev4s, "st3" },
	{ ARM64_INS_ST3Threev4s_POST, "st3" },
	{ ARM64_INS_ST3Threev8b, "st3" },
	{ ARM64_INS_ST3Threev8b_POST, "st3" },
	{ ARM64_INS_ST3Threev8h, "st3" },
	{ ARM64_INS_ST3Threev8h_POST, "st3" },
	{ ARM64_INS_ST3W, "st3w" },
	{ ARM64_INS_ST3W_IMM, "st3w" },
	{ ARM64_INS_ST3i16, "st3" },
	{ ARM64_INS_ST3i16_POST, "st3" },
	{ ARM64_INS_ST3i32, "st3" },
	{ ARM64_INS_ST3i32_POST, "st3" },
	{ ARM64_INS_ST3i64, "st3" },
	{ ARM64_INS_ST3i64_POST, "st3" },
	{ ARM64_INS_ST3i8, "st3" },
	{ ARM64_INS_ST3i8_POST, "st3" },
	{ ARM64_INS_ST4B, "st4b" },
	{ ARM64_INS_ST4B_IMM, "st4b" },
	{ ARM64_INS_ST4D, "st4d" },
	{ ARM64_INS_ST4D_IMM, "st4d" },
	{ ARM64_INS_ST4Fourv16b, "st4" },
	{ ARM64_INS_ST4Fourv16b_POST, "st4" },
	{ ARM64_INS_ST4Fourv2d, "st4" },
	{ ARM64_INS_ST4Fourv2d_POST, "st4" },
	{ ARM64_INS_ST4Fourv2s, "st4" },
	{ ARM64_INS_ST4Fourv2s_POST, "st4" },
	{ ARM64_INS_ST4Fourv4h, "st4" },
	{ ARM64_INS_ST4Fourv4h_POST, "st4" },
	{ ARM64_INS_ST4Fourv4s, "st4" },
	{ ARM64_INS_ST4Fourv4s_POST, "st4" },
	{ ARM64_INS_ST4Fourv8b, "st4" },
	{ ARM64_INS_ST4Fourv8b_POST, "st4" },
	{ ARM64_INS_ST4Fourv8h, "st4" },
	{ ARM64_INS_ST4Fourv8h_POST, "st4" },
	{ ARM64_INS_ST4H, "st4h" },
	{ ARM64_INS_ST4H_IMM, "st4h" },
	{ ARM64_INS_ST4W, "st4w" },
	{ ARM64_INS_ST4W_IMM, "st4w" },
	{ ARM64_INS_ST4i16, "st4" },
	{ ARM64_INS_ST4i16_POST, "st4" },
	{ ARM64_INS_ST4i32, "st4" },
	{ ARM64_INS_ST4i32_POST, "st4" },
	{ ARM64_INS_ST4i64, "st4" },
	{ ARM64_INS_ST4i64_POST, "st4" },
	{ ARM64_INS_ST4i8, "st4" },
	{ ARM64_INS_ST4i8_POST, "st4" },
	{ ARM64_INS_STLLRB, "stllrb" },
	{ ARM64_INS_STLLRH, "stllrh" },
	{ ARM64_INS_STLLRW, "stllr" },
	{ ARM64_INS_STLLRX, "stllr" },
	{ ARM64_INS_STLRB, "stlrb" },
	{ ARM64_INS_STLRH, "stlrh" },
	{ ARM64_INS_STLRW, "stlr" },
	{ ARM64_INS_STLRX, "stlr" },
	{ ARM64_INS_STLURBi, "stlurb" },
	{ ARM64_INS_STLURHi, "stlurh" },
	{ ARM64_INS_STLURWi, "stlur" },
	{ ARM64_INS_STLURXi, "stlur" },
	{ ARM64_INS_STLXPW, "stlxp" },
	{ ARM64_INS_STLXPX, "stlxp" },
	{ ARM64_INS_STLXRB, "stlxrb" },
	{ ARM64_INS_STLXRH, "stlxrh" },
	{ ARM64_INS_STLXRW, "stlxr" },
	{ ARM64_INS_STLXRX, "stlxr" },
	{ ARM64_INS_STNPDi, "stnp" },
	{ ARM64_INS_STNPQi, "stnp" },
	{ ARM64_INS_STNPSi, "stnp" },
	{ ARM64_INS_STNPWi, "stnp" },
	{ ARM64_INS_STNPXi, "stnp" },
	{ ARM64_INS_STNT1B_ZRI, "stnt1b" },
	{ ARM64_INS_STNT1B_ZRR, "stnt1b" },
	{ ARM64_INS_STNT1D_ZRI, "stnt1d" },
	{ ARM64_INS_STNT1D_ZRR, "stnt1d" },
	{ ARM64_INS_STNT1H_ZRI, "stnt1h" },
	{ ARM64_INS_STNT1H_ZRR, "stnt1h" },
	{ ARM64_INS_STNT1W_ZRI, "stnt1w" },
	{ ARM64_INS_STNT1W_ZRR, "stnt1w" },
	{ ARM64_INS_STPDi, "stp" },
	{ ARM64_INS_STPDpost, "stp" },
	{ ARM64_INS_STPDpre, "stp" },
	{ ARM64_INS_STPQi, "stp" },
	{ ARM64_INS_STPQpost, "stp" },
	{ ARM64_INS_STPQpre, "stp" },
	{ ARM64_INS_STPSi, "stp" },
	{ ARM64_INS_STPSpost, "stp" },
	{ ARM64_INS_STPSpre, "stp" },
	{ ARM64_INS_STPWi, "stp" },
	{ ARM64_INS_STPWpost, "stp" },
	{ ARM64_INS_STPWpre, "stp" },
	{ ARM64_INS_STPXi, "stp" },
	{ ARM64_INS_STPXpost, "stp" },
	{ ARM64_INS_STPXpre, "stp" },
	{ ARM64_INS_STRBBpost, "strb" },
	{ ARM64_INS_STRBBpre, "strb" },
	{ ARM64_INS_STRBBroW, "strb" },
	{ ARM64_INS_STRBBroX, "strb" },
	{ ARM64_INS_STRBBui, "strb" },
	{ ARM64_INS_STRBpost, "str" },
	{ ARM64_INS_STRBpre, "str" },
	{ ARM64_INS_STRBroW, "str" },
	{ ARM64_INS_STRBroX, "str" },
	{ ARM64_INS_STRBui, "str" },
	{ ARM64_INS_STRDpost, "str" },
	{ ARM64_INS_STRDpre, "str" },
	{ ARM64_INS_STRDroW, "str" },
	{ ARM64_INS_STRDroX, "str" },
	{ ARM64_INS_STRDui, "str" },
	{ ARM64_INS_STRHHpost, "strh" },
	{ ARM64_INS_STRHHpre, "strh" },
	{ ARM64_INS_STRHHroW, "strh" },
	{ ARM64_INS_STRHHroX, "strh" },
	{ ARM64_INS_STRHHui, "strh" },
	{ ARM64_INS_STRHpost, "str" },
	{ ARM64_INS_STRHpre, "str" },
	{ ARM64_INS_STRHroW, "str" },
	{ ARM64_INS_STRHroX, "str" },
	{ ARM64_INS_STRHui, "str" },
	{ ARM64_INS_STRQpost, "str" },
	{ ARM64_INS_STRQpre, "str" },
	{ ARM64_INS_STRQroW, "str" },
	{ ARM64_INS_STRQroX, "str" },
	{ ARM64_INS_STRQui, "str" },
	{ ARM64_INS_STRSpost, "str" },
	{ ARM64_INS_STRSpre, "str" },
	{ ARM64_INS_STRSroW, "str" },
	{ ARM64_INS_STRSroX, "str" },
	{ ARM64_INS_STRSui, "str" },
	{ ARM64_INS_STRWpost, "str" },
	{ ARM64_INS_STRWpre, "str" },
	{ ARM64_INS_STRWroW, "str" },
	{ ARM64_INS_STRWroX, "str" },
	{ ARM64_INS_STRWui, "str" },
	{ ARM64_INS_STRXpost, "str" },
	{ ARM64_INS_STRXpre, "str" },
	{ ARM64_INS_STRXroW, "str" },
	{ ARM64_INS_STRXroX, "str" },
	{ ARM64_INS_STRXui, "str" },
	{ ARM64_INS_STR_PXI, "str" },
	{ ARM64_INS_STR_ZXI, "str" },
	{ ARM64_INS_STTRBi, "sttrb" },
	{ ARM64_INS_STTRHi, "sttrh" },
	{ ARM64_INS_STTRWi, "sttr" },
	{ ARM64_INS_STTRXi, "sttr" },
	{ ARM64_INS_STURBBi, "sturb" },
	{ ARM64_INS_STURBi, "stur" },
	{ ARM64_INS_STURDi, "stur" },
	{ ARM64_INS_STURHHi, "sturh" },
	{ ARM64_INS_STURHi, "stur" },
	{ ARM64_INS_STURQi, "stur" },
	{ ARM64_INS_STURSi, "stur" },
	{ ARM64_INS_STURWi, "stur" },
	{ ARM64_INS_STURXi, "stur" },
	{ ARM64_INS_STXPW, "stxp" },
	{ ARM64_INS_STXPX, "stxp" },
	{ ARM64_INS_STXRB, "stxrb" },
	{ ARM64_INS_STXRH, "stxrh" },
	{ ARM64_INS_STXRW, "stxr" },
	{ ARM64_INS_STXRX, "stxr" },
	{ ARM64_INS_SUBHNv2i64_v2i32, "subhn" },
	{ ARM64_INS_SUBHNv2i64_v4i32, "subhn2" },
	{ ARM64_INS_SUBHNv4i32_v4i16, "subhn" },
	{ ARM64_INS_SUBHNv4i32_v8i16, "subhn2" },
	{ ARM64_INS_SUBHNv8i16_v16i8, "subhn2" },
	{ ARM64_INS_SUBHNv8i16_v8i8, "subhn" },
	{ ARM64_INS_SUBR_ZI_B, "subr" },
	{ ARM64_INS_SUBR_ZI_D, "subr" },
	{ ARM64_INS_SUBR_ZI_H, "subr" },
	{ ARM64_INS_SUBR_ZI_S, "subr" },
	{ ARM64_INS_SUBR_ZPmZ_B, "subr" },
	{ ARM64_INS_SUBR_ZPmZ_D, "subr" },
	{ ARM64_INS_SUBR_ZPmZ_H, "subr" },
	{ ARM64_INS_SUBR_ZPmZ_S, "subr" },
	{ ARM64_INS_SUBSWri, "subs" },
	{ ARM64_INS_SUBSWrs, "subs" },
	{ ARM64_INS_SUBSWrx, "subs" },
	{ ARM64_INS_SUBSXri, "subs" },
	{ ARM64_INS_SUBSXrs, "subs" },
	{ ARM64_INS_SUBSXrx, "subs" },
	{ ARM64_INS_SUBSXrx64, "subs" },
	{ ARM64_INS_SUBWri, "sub" },
	{ ARM64_INS_SUBWrs, "sub" },
	{ ARM64_INS_SUBWrx, "sub" },
	{ ARM64_INS_SUBXri, "sub" },
	{ ARM64_INS_SUBXrs, "sub" },
	{ ARM64_INS_SUBXrx, "sub" },
	{ ARM64_INS_SUBXrx64, "sub" },
	{ ARM64_INS_SUB_ZI_B, "sub" },
	{ ARM64_INS_SUB_ZI_D, "sub" },
	{ ARM64_INS_SUB_ZI_H, "sub" },
	{ ARM64_INS_SUB_ZI_S, "sub" },
	{ ARM64_INS_SUB_ZPmZ_B, "sub" },
	{ ARM64_INS_SUB_ZPmZ_D, "sub" },
	{ ARM64_INS_SUB_ZPmZ_H, "sub" },
	{ ARM64_INS_SUB_ZPmZ_S, "sub" },
	{ ARM64_INS_SUB_ZZZ_B, "sub" },
	{ ARM64_INS_SUB_ZZZ_D, "sub" },
	{ ARM64_INS_SUB_ZZZ_H, "sub" },
	{ ARM64_INS_SUB_ZZZ_S, "sub" },
	{ ARM64_INS_SUBv16i8, "sub" },
	{ ARM64_INS_SUBv1i64, "sub" },
	{ ARM64_INS_SUBv2i32, "sub" },
	{ ARM64_INS_SUBv2i64, "sub" },
	{ ARM64_INS_SUBv4i16, "sub" },
	{ ARM64_INS_SUBv4i32, "sub" },
	{ ARM64_INS_SUBv8i16, "sub" },
	{ ARM64_INS_SUBv8i8, "sub" },
	{ ARM64_INS_SUNPKHI_ZZ_D, "sunpkhi" },
	{ ARM64_INS_SUNPKHI_ZZ_H, "sunpkhi" },
	{ ARM64_INS_SUNPKHI_ZZ_S, "sunpkhi" },
	{ ARM64_INS_SUNPKLO_ZZ_D, "sunpklo" },
	{ ARM64_INS_SUNPKLO_ZZ_H, "sunpklo" },
	{ ARM64_INS_SUNPKLO_ZZ_S, "sunpklo" },
	{ ARM64_INS_SUQADDv16i8, "suqadd" },
	{ ARM64_INS_SUQADDv1i16, "suqadd" },
	{ ARM64_INS_SUQADDv1i32, "suqadd" },
	{ ARM64_INS_SUQADDv1i64, "suqadd" },
	{ ARM64_INS_SUQADDv1i8, "suqadd" },
	{ ARM64_INS_SUQADDv2i32, "suqadd" },
	{ ARM64_INS_SUQADDv2i64, "suqadd" },
	{ ARM64_INS_SUQADDv4i16, "suqadd" },
	{ ARM64_INS_SUQADDv4i32, "suqadd" },
	{ ARM64_INS_SUQADDv8i16, "suqadd" },
	{ ARM64_INS_SUQADDv8i8, "suqadd" },
	{ ARM64_INS_SVC, "svc" },
	{ ARM64_INS_SWPAB, "swpab" },
	{ ARM64_INS_SWPAH, "swpah" },
	{ ARM64_INS_SWPALB, "swpalb" },
	{ ARM64_INS_SWPALH, "swpalh" },
	{ ARM64_INS_SWPALW, "swpal" },
	{ ARM64_INS_SWPALX, "swpal" },
	{ ARM64_INS_SWPAW, "swpa" },
	{ ARM64_INS_SWPAX, "swpa" },
	{ ARM64_INS_SWPB, "swpb" },
	{ ARM64_INS_SWPH, "swph" },
	{ ARM64_INS_SWPLB, "swplb" },
	{ ARM64_INS_SWPLH, "swplh" },
	{ ARM64_INS_SWPLW, "swpl" },
	{ ARM64_INS_SWPLX, "swpl" },
	{ ARM64_INS_SWPW, "swp" },
	{ ARM64_INS_SWPX, "swp" },
	{ ARM64_INS_SXTB_ZPmZ_D, "sxtb" },
	{ ARM64_INS_SXTB_ZPmZ_H, "sxtb" },
	{ ARM64_INS_SXTB_ZPmZ_S, "sxtb" },
	{ ARM64_INS_SXTH_ZPmZ_D, "sxth" },
	{ ARM64_INS_SXTH_ZPmZ_S, "sxth" },
	{ ARM64_INS_SXTW_ZPmZ_D, "sxtw" },
	{ ARM64_INS_SYSLxt, "sysl" },
	{ ARM64_INS_SYSxt, "sys" },
	{ ARM64_INS_TBL_ZZZ_B, "tbl" },
	{ ARM64_INS_TBL_ZZZ_D, "tbl" },
	{ ARM64_INS_TBL_ZZZ_H, "tbl" },
	{ ARM64_INS_TBL_ZZZ_S, "tbl" },
	{ ARM64_INS_TBLv16i8Four, "tbl" },
	{ ARM64_INS_TBLv16i8One, "tbl" },
	{ ARM64_INS_TBLv16i8Three, "tbl" },
	{ ARM64_INS_TBLv16i8Two, "tbl" },
	{ ARM64_INS_TBLv8i8Four, "tbl" },
	{ ARM64_INS_TBLv8i8One, "tbl" },
	{ ARM64_INS_TBLv8i8Three, "tbl" },
	{ ARM64_INS_TBLv8i8Two, "tbl" },
	{ ARM64_INS_TBNZW, "tbnz" },
	{ ARM64_INS_TBNZX, "tbnz" },
	{ ARM64_INS_TBXv16i8Four, "tbx" },
	{ ARM64_INS_TBXv16i8One, "tbx" },
	{ ARM64_INS_TBXv16i8Three, "tbx" },
	{ ARM64_INS_TBXv16i8Two, "tbx" },
	{ ARM64_INS_TBXv8i8Four, "tbx" },
	{ ARM64_INS_TBXv8i8One, "tbx" },
	{ ARM64_INS_TBXv8i8Three, "tbx" },
	{ ARM64_INS_TBXv8i8Two, "tbx" },
	{ ARM64_INS_TBZW, "tbz" },
	{ ARM64_INS_TBZX, "tbz" },
	{ ARM64_INS_TRN1_PPP_B, "trn1" },
	{ ARM64_INS_TRN1_PPP_D, "trn1" },
	{ ARM64_INS_TRN1_PPP_H, "trn1" },
	{ ARM64_INS_TRN1_PPP_S, "trn1" },
	{ ARM64_INS_TRN1_ZZZ_B, "trn1" },
	{ ARM64_INS_TRN1_ZZZ_D, "trn1" },
	{ ARM64_INS_TRN1_ZZZ_H, "trn1" },
	{ ARM64_INS_TRN1_ZZZ_S, "trn1" },
	{ ARM64_INS_TRN1v16i8, "trn1" },
	{ ARM64_INS_TRN1v2i32, "trn1" },
	{ ARM64_INS_TRN1v2i64, "trn1" },
	{ ARM64_INS_TRN1v4i16, "trn1" },
	{ ARM64_INS_TRN1v4i32, "trn1" },
	{ ARM64_INS_TRN1v8i16, "trn1" },
	{ ARM64_INS_TRN1v8i8, "trn1" },
	{ ARM64_INS_TRN2_PPP_B, "trn2" },
	{ ARM64_INS_TRN2_PPP_D, "trn2" },
	{ ARM64_INS_TRN2_PPP_H, "trn2" },
	{ ARM64_INS_TRN2_PPP_S, "trn2" },
	{ ARM64_INS_TRN2_ZZZ_B, "trn2" },
	{ ARM64_INS_TRN2_ZZZ_D, "trn2" },
	{ ARM64_INS_TRN2_ZZZ_H, "trn2" },
	{ ARM64_INS_TRN2_ZZZ_S, "trn2" },
	{ ARM64_INS_TRN2v16i8, "trn2" },
	{ ARM64_INS_TRN2v2i32, "trn2" },
	{ ARM64_INS_TRN2v2i64, "trn2" },
	{ ARM64_INS_TRN2v4i16, "trn2" },
	{ ARM64_INS_TRN2v4i32, "trn2" },
	{ ARM64_INS_TRN2v8i16, "trn2" },
	{ ARM64_INS_TRN2v8i8, "trn2" },
	{ ARM64_INS_TSB, "tsb" },
	{ ARM64_INS_UABALv16i8_v8i16, "uabal2" },
	{ ARM64_INS_UABALv2i32_v2i64, "uabal" },
	{ ARM64_INS_UABALv4i16_v4i32, "uabal" },
	{ ARM64_INS_UABALv4i32_v2i64, "uabal2" },
	{ ARM64_INS_UABALv8i16_v4i32, "uabal2" },
	{ ARM64_INS_UABALv8i8_v8i16, "uabal" },
	{ ARM64_INS_UABAv16i8, "uaba" },
	{ ARM64_INS_UABAv2i32, "uaba" },
	{ ARM64_INS_UABAv4i16, "uaba" },
	{ ARM64_INS_UABAv4i32, "uaba" },
	{ ARM64_INS_UABAv8i16, "uaba" },
	{ ARM64_INS_UABAv8i8, "uaba" },
	{ ARM64_INS_UABDLv16i8_v8i16, "uabdl2" },
	{ ARM64_INS_UABDLv2i32_v2i64, "uabdl" },
	{ ARM64_INS_UABDLv4i16_v4i32, "uabdl" },
	{ ARM64_INS_UABDLv4i32_v2i64, "uabdl2" },
	{ ARM64_INS_UABDLv8i16_v4i32, "uabdl2" },
	{ ARM64_INS_UABDLv8i8_v8i16, "uabdl" },
	{ ARM64_INS_UABD_ZPmZ_B, "uabd" },
	{ ARM64_INS_UABD_ZPmZ_D, "uabd" },
	{ ARM64_INS_UABD_ZPmZ_H, "uabd" },
	{ ARM64_INS_UABD_ZPmZ_S, "uabd" },
	{ ARM64_INS_UABDv16i8, "uabd" },
	{ ARM64_INS_UABDv2i32, "uabd" },
	{ ARM64_INS_UABDv4i16, "uabd" },
	{ ARM64_INS_UABDv4i32, "uabd" },
	{ ARM64_INS_UABDv8i16, "uabd" },
	{ ARM64_INS_UABDv8i8, "uabd" },
	{ ARM64_INS_UADALPv16i8_v8i16, "uadalp" },
	{ ARM64_INS_UADALPv2i32_v1i64, "uadalp" },
	{ ARM64_INS_UADALPv4i16_v2i32, "uadalp" },
	{ ARM64_INS_UADALPv4i32_v2i64, "uadalp" },
	{ ARM64_INS_UADALPv8i16_v4i32, "uadalp" },
	{ ARM64_INS_UADALPv8i8_v4i16, "uadalp" },
	{ ARM64_INS_UADDLPv16i8_v8i16, "uaddlp" },
	{ ARM64_INS_UADDLPv2i32_v1i64, "uaddlp" },
	{ ARM64_INS_UADDLPv4i16_v2i32, "uaddlp" },
	{ ARM64_INS_UADDLPv4i32_v2i64, "uaddlp" },
	{ ARM64_INS_UADDLPv8i16_v4i32, "uaddlp" },
	{ ARM64_INS_UADDLPv8i8_v4i16, "uaddlp" },
	{ ARM64_INS_UADDLVv16i8v, "uaddlv" },
	{ ARM64_INS_UADDLVv4i16v, "uaddlv" },
	{ ARM64_INS_UADDLVv4i32v, "uaddlv" },
	{ ARM64_INS_UADDLVv8i16v, "uaddlv" },
	{ ARM64_INS_UADDLVv8i8v, "uaddlv" },
	{ ARM64_INS_UADDLv16i8_v8i16, "uaddl2" },
	{ ARM64_INS_UADDLv2i32_v2i64, "uaddl" },
	{ ARM64_INS_UADDLv4i16_v4i32, "uaddl" },
	{ ARM64_INS_UADDLv4i32_v2i64, "uaddl2" },
	{ ARM64_INS_UADDLv8i16_v4i32, "uaddl2" },
	{ ARM64_INS_UADDLv8i8_v8i16, "uaddl" },
	{ ARM64_INS_UADDV_VPZ_B, "uaddv" },
	{ ARM64_INS_UADDV_VPZ_D, "uaddv" },
	{ ARM64_INS_UADDV_VPZ_H, "uaddv" },
	{ ARM64_INS_UADDV_VPZ_S, "uaddv" },
	{ ARM64_INS_UADDWv16i8_v8i16, "uaddw2" },
	{ ARM64_INS_UADDWv2i32_v2i64, "uaddw" },
	{ ARM64_INS_UADDWv4i16_v4i32, "uaddw" },
	{ ARM64_INS_UADDWv4i32_v2i64, "uaddw2" },
	{ ARM64_INS_UADDWv8i16_v4i32, "uaddw2" },
	{ ARM64_INS_UADDWv8i8_v8i16, "uaddw" },
	{ ARM64_INS_UBFMWri, "ubfm" },
	{ ARM64_INS_UBFMXri, "ubfm" },
	{ ARM64_INS_UCVTFSWDri, "ucvtf" },
	{ ARM64_INS_UCVTFSWHri, "ucvtf" },
	{ ARM64_INS_UCVTFSWSri, "ucvtf" },
	{ ARM64_INS_UCVTFSXDri, "ucvtf" },
	{ ARM64_INS_UCVTFSXHri, "ucvtf" },
	{ ARM64_INS_UCVTFSXSri, "ucvtf" },
	{ ARM64_INS_UCVTFUWDri, "ucvtf" },
	{ ARM64_INS_UCVTFUWHri, "ucvtf" },
	{ ARM64_INS_UCVTFUWSri, "ucvtf" },
	{ ARM64_INS_UCVTFUXDri, "ucvtf" },
	{ ARM64_INS_UCVTFUXHri, "ucvtf" },
	{ ARM64_INS_UCVTFUXSri, "ucvtf" },
	{ ARM64_INS_UCVTF_ZPmZ_DtoD, "ucvtf" },
	{ ARM64_INS_UCVTF_ZPmZ_DtoH, "ucvtf" },
	{ ARM64_INS_UCVTF_ZPmZ_DtoS, "ucvtf" },
	{ ARM64_INS_UCVTF_ZPmZ_HtoH, "ucvtf" },
	{ ARM64_INS_UCVTF_ZPmZ_StoD, "ucvtf" },
	{ ARM64_INS_UCVTF_ZPmZ_StoH, "ucvtf" },
	{ ARM64_INS_UCVTF_ZPmZ_StoS, "ucvtf" },
	{ ARM64_INS_UCVTFd, "ucvtf" },
	{ ARM64_INS_UCVTFh, "ucvtf" },
	{ ARM64_INS_UCVTFs, "ucvtf" },
	{ ARM64_INS_UCVTFv1i16, "ucvtf" },
	{ ARM64_INS_UCVTFv1i32, "ucvtf" },
	{ ARM64_INS_UCVTFv1i64, "ucvtf" },
	{ ARM64_INS_UCVTFv2f32, "ucvtf" },
	{ ARM64_INS_UCVTFv2f64, "ucvtf" },
	{ ARM64_INS_UCVTFv2i32_shift, "ucvtf" },
	{ ARM64_INS_UCVTFv2i64_shift, "ucvtf" },
	{ ARM64_INS_UCVTFv4f16, "ucvtf" },
	{ ARM64_INS_UCVTFv4f32, "ucvtf" },
	{ ARM64_INS_UCVTFv4i16_shift, "ucvtf" },
	{ ARM64_INS_UCVTFv4i32_shift, "ucvtf" },
	{ ARM64_INS_UCVTFv8f16, "ucvtf" },
	{ ARM64_INS_UCVTFv8i16_shift, "ucvtf" },
	{ ARM64_INS_UDIVR_ZPmZ_D, "udivr" },
	{ ARM64_INS_UDIVR_ZPmZ_S, "udivr" },
	{ ARM64_INS_UDIVWr, "udiv" },
	{ ARM64_INS_UDIVXr, "udiv" },
	{ ARM64_INS_UDIV_ZPmZ_D, "udiv" },
	{ ARM64_INS_UDIV_ZPmZ_S, "udiv" },
	{ ARM64_INS_UDOT_ZZZI_D, "udot" },
	{ ARM64_INS_UDOT_ZZZI_S, "udot" },
	{ ARM64_INS_UDOT_ZZZ_D, "udot" },
	{ ARM64_INS_UDOT_ZZZ_S, "udot" },
	{ ARM64_INS_UDOTlanev16i8, "udot" },
	{ ARM64_INS_UDOTlanev8i8, "udot" },
	{ ARM64_INS_UDOTv16i8, "udot" },
	{ ARM64_INS_UDOTv8i8, "udot" },
	{ ARM64_INS_UHADDv16i8, "uhadd" },
	{ ARM64_INS_UHADDv2i32, "uhadd" },
	{ ARM64_INS_UHADDv4i16, "uhadd" },
	{ ARM64_INS_UHADDv4i32, "uhadd" },
	{ ARM64_INS_UHADDv8i16, "uhadd" },
	{ ARM64_INS_UHADDv8i8, "uhadd" },
	{ ARM64_INS_UHSUBv16i8, "uhsub" },
	{ ARM64_INS_UHSUBv2i32, "uhsub" },
	{ ARM64_INS_UHSUBv4i16, "uhsub" },
	{ ARM64_INS_UHSUBv4i32, "uhsub" },
	{ ARM64_INS_UHSUBv8i16, "uhsub" },
	{ ARM64_INS_UHSUBv8i8, "uhsub" },
	{ ARM64_INS_UMADDLrrr, "umaddl" },
	{ ARM64_INS_UMAXPv16i8, "umaxp" },
	{ ARM64_INS_UMAXPv2i32, "umaxp" },
	{ ARM64_INS_UMAXPv4i16, "umaxp" },
	{ ARM64_INS_UMAXPv4i32, "umaxp" },
	{ ARM64_INS_UMAXPv8i16, "umaxp" },
	{ ARM64_INS_UMAXPv8i8, "umaxp" },
	{ ARM64_INS_UMAXV_VPZ_B, "umaxv" },
	{ ARM64_INS_UMAXV_VPZ_D, "umaxv" },
	{ ARM64_INS_UMAXV_VPZ_H, "umaxv" },
	{ ARM64_INS_UMAXV_VPZ_S, "umaxv" },
	{ ARM64_INS_UMAXVv16i8v, "umaxv" },
	{ ARM64_INS_UMAXVv4i16v, "umaxv" },
	{ ARM64_INS_UMAXVv4i32v, "umaxv" },
	{ ARM64_INS_UMAXVv8i16v, "umaxv" },
	{ ARM64_INS_UMAXVv8i8v, "umaxv" },
	{ ARM64_INS_UMAX_ZI_B, "umax" },
	{ ARM64_INS_UMAX_ZI_D, "umax" },
	{ ARM64_INS_UMAX_ZI_H, "umax" },
	{ ARM64_INS_UMAX_ZI_S, "umax" },
	{ ARM64_INS_UMAX_ZPmZ_B, "umax" },
	{ ARM64_INS_UMAX_ZPmZ_D, "umax" },
	{ ARM64_INS_UMAX_ZPmZ_H, "umax" },
	{ ARM64_INS_UMAX_ZPmZ_S, "umax" },
	{ ARM64_INS_UMAXv16i8, "umax" },
	{ ARM64_INS_UMAXv2i32, "umax" },
	{ ARM64_INS_UMAXv4i16, "umax" },
	{ ARM64_INS_UMAXv4i32, "umax" },
	{ ARM64_INS_UMAXv8i16, "umax" },
	{ ARM64_INS_UMAXv8i8, "umax" },
	{ ARM64_INS_UMINPv16i8, "uminp" },
	{ ARM64_INS_UMINPv2i32, "uminp" },
	{ ARM64_INS_UMINPv4i16, "uminp" },
	{ ARM64_INS_UMINPv4i32, "uminp" },
	{ ARM64_INS_UMINPv8i16, "uminp" },
	{ ARM64_INS_UMINPv8i8, "uminp" },
	{ ARM64_INS_UMINV_VPZ_B, "uminv" },
	{ ARM64_INS_UMINV_VPZ_D, "uminv" },
	{ ARM64_INS_UMINV_VPZ_H, "uminv" },
	{ ARM64_INS_UMINV_VPZ_S, "uminv" },
	{ ARM64_INS_UMINVv16i8v, "uminv" },
	{ ARM64_INS_UMINVv4i16v, "uminv" },
	{ ARM64_INS_UMINVv4i32v, "uminv" },
	{ ARM64_INS_UMINVv8i16v, "uminv" },
	{ ARM64_INS_UMINVv8i8v, "uminv" },
	{ ARM64_INS_UMIN_ZI_B, "umin" },
	{ ARM64_INS_UMIN_ZI_D, "umin" },
	{ ARM64_INS_UMIN_ZI_H, "umin" },
	{ ARM64_INS_UMIN_ZI_S, "umin" },
	{ ARM64_INS_UMIN_ZPmZ_B, "umin" },
	{ ARM64_INS_UMIN_ZPmZ_D, "umin" },
	{ ARM64_INS_UMIN_ZPmZ_H, "umin" },
	{ ARM64_INS_UMIN_ZPmZ_S, "umin" },
	{ ARM64_INS_UMINv16i8, "umin" },
	{ ARM64_INS_UMINv2i32, "umin" },
	{ ARM64_INS_UMINv4i16, "umin" },
	{ ARM64_INS_UMINv4i32, "umin" },
	{ ARM64_INS_UMINv8i16, "umin" },
	{ ARM64_INS_UMINv8i8, "umin" },
	{ ARM64_INS_UMLALv16i8_v8i16, "umlal2" },
	{ ARM64_INS_UMLALv2i32_indexed, "umlal" },
	{ ARM64_INS_UMLALv2i32_v2i64, "umlal" },
	{ ARM64_INS_UMLALv4i16_indexed, "umlal" },
	{ ARM64_INS_UMLALv4i16_v4i32, "umlal" },
	{ ARM64_INS_UMLALv4i32_indexed, "umlal2" },
	{ ARM64_INS_UMLALv4i32_v2i64, "umlal2" },
	{ ARM64_INS_UMLALv8i16_indexed, "umlal2" },
	{ ARM64_INS_UMLALv8i16_v4i32, "umlal2" },
	{ ARM64_INS_UMLALv8i8_v8i16, "umlal" },
	{ ARM64_INS_UMLSLv16i8_v8i16, "umlsl2" },
	{ ARM64_INS_UMLSLv2i32_indexed, "umlsl" },
	{ ARM64_INS_UMLSLv2i32_v2i64, "umlsl" },
	{ ARM64_INS_UMLSLv4i16_indexed, "umlsl" },
	{ ARM64_INS_UMLSLv4i16_v4i32, "umlsl" },
	{ ARM64_INS_UMLSLv4i32_indexed, "umlsl2" },
	{ ARM64_INS_UMLSLv4i32_v2i64, "umlsl2" },
	{ ARM64_INS_UMLSLv8i16_indexed, "umlsl2" },
	{ ARM64_INS_UMLSLv8i16_v4i32, "umlsl2" },
	{ ARM64_INS_UMLSLv8i8_v8i16, "umlsl" },
	{ ARM64_INS_UMOVvi16, "umov" },
	{ ARM64_INS_UMOVvi32, "umov" },
	{ ARM64_INS_UMOVvi64, "umov" },
	{ ARM64_INS_UMOVvi8, "umov" },
	{ ARM64_INS_UMSUBLrrr, "umsubl" },
	{ ARM64_INS_UMULH_ZPmZ_B, "umulh" },
	{ ARM64_INS_UMULH_ZPmZ_D, "umulh" },
	{ ARM64_INS_UMULH_ZPmZ_H, "umulh" },
	{ ARM64_INS_UMULH_ZPmZ_S, "umulh" },
	{ ARM64_INS_UMULHrr, "umulh" },
	{ ARM64_INS_UMULLv16i8_v8i16, "umull2" },
	{ ARM64_INS_UMULLv2i32_indexed, "umull" },
	{ ARM64_INS_UMULLv2i32_v2i64, "umull" },
	{ ARM64_INS_UMULLv4i16_indexed, "umull" },
	{ ARM64_INS_UMULLv4i16_v4i32, "umull" },
	{ ARM64_INS_UMULLv4i32_indexed, "umull2" },
	{ ARM64_INS_UMULLv4i32_v2i64, "umull2" },
	{ ARM64_INS_UMULLv8i16_indexed, "umull2" },
	{ ARM64_INS_UMULLv8i16_v4i32, "umull2" },
	{ ARM64_INS_UMULLv8i8_v8i16, "umull" },
	{ ARM64_INS_UQADD_ZI_B, "uqadd" },
	{ ARM64_INS_UQADD_ZI_D, "uqadd" },
	{ ARM64_INS_UQADD_ZI_H, "uqadd" },
	{ ARM64_INS_UQADD_ZI_S, "uqadd" },
	{ ARM64_INS_UQADD_ZZZ_B, "uqadd" },
	{ ARM64_INS_UQADD_ZZZ_D, "uqadd" },
	{ ARM64_INS_UQADD_ZZZ_H, "uqadd" },
	{ ARM64_INS_UQADD_ZZZ_S, "uqadd" },
	{ ARM64_INS_UQADDv16i8, "uqadd" },
	{ ARM64_INS_UQADDv1i16, "uqadd" },
	{ ARM64_INS_UQADDv1i32, "uqadd" },
	{ ARM64_INS_UQADDv1i64, "uqadd" },
	{ ARM64_INS_UQADDv1i8, "uqadd" },
	{ ARM64_INS_UQADDv2i32, "uqadd" },
	{ ARM64_INS_UQADDv2i64, "uqadd" },
	{ ARM64_INS_UQADDv4i16, "uqadd" },
	{ ARM64_INS_UQADDv4i32, "uqadd" },
	{ ARM64_INS_UQADDv8i16, "uqadd" },
	{ ARM64_INS_UQADDv8i8, "uqadd" },
	{ ARM64_INS_UQDECB_WPiI, "uqdecb" },
	{ ARM64_INS_UQDECB_XPiI, "uqdecb" },
	{ ARM64_INS_UQDECD_WPiI, "uqdecd" },
	{ ARM64_INS_UQDECD_XPiI, "uqdecd" },
	{ ARM64_INS_UQDECD_ZPiI, "uqdecd" },
	{ ARM64_INS_UQDECH_WPiI, "uqdech" },
	{ ARM64_INS_UQDECH_XPiI, "uqdech" },
	{ ARM64_INS_UQDECH_ZPiI, "uqdech" },
	{ ARM64_INS_UQDECP_WP_B, "uqdecp" },
	{ ARM64_INS_UQDECP_WP_D, "uqdecp" },
	{ ARM64_INS_UQDECP_WP_H, "uqdecp" },
	{ ARM64_INS_UQDECP_WP_S, "uqdecp" },
	{ ARM64_INS_UQDECP_XP_B, "uqdecp" },
	{ ARM64_INS_UQDECP_XP_D, "uqdecp" },
	{ ARM64_INS_UQDECP_XP_H, "uqdecp" },
	{ ARM64_INS_UQDECP_XP_S, "uqdecp" },
	{ ARM64_INS_UQDECP_ZP_D, "uqdecp" },
	{ ARM64_INS_UQDECP_ZP_H, "uqdecp" },
	{ ARM64_INS_UQDECP_ZP_S, "uqdecp" },
	{ ARM64_INS_UQDECW_WPiI, "uqdecw" },
	{ ARM64_INS_UQDECW_XPiI, "uqdecw" },
	{ ARM64_INS_UQDECW_ZPiI, "uqdecw" },
	{ ARM64_INS_UQINCB_WPiI, "uqincb" },
	{ ARM64_INS_UQINCB_XPiI, "uqincb" },
	{ ARM64_INS_UQINCD_WPiI, "uqincd" },
	{ ARM64_INS_UQINCD_XPiI, "uqincd" },
	{ ARM64_INS_UQINCD_ZPiI, "uqincd" },
	{ ARM64_INS_UQINCH_WPiI, "uqinch" },
	{ ARM64_INS_UQINCH_XPiI, "uqinch" },
	{ ARM64_INS_UQINCH_ZPiI, "uqinch" },
	{ ARM64_INS_UQINCP_WP_B, "uqincp" },
	{ ARM64_INS_UQINCP_WP_D, "uqincp" },
	{ ARM64_INS_UQINCP_WP_H, "uqincp" },
	{ ARM64_INS_UQINCP_WP_S, "uqincp" },
	{ ARM64_INS_UQINCP_XP_B, "uqincp" },
	{ ARM64_INS_UQINCP_XP_D, "uqincp" },
	{ ARM64_INS_UQINCP_XP_H, "uqincp" },
	{ ARM64_INS_UQINCP_XP_S, "uqincp" },
	{ ARM64_INS_UQINCP_ZP_D, "uqincp" },
	{ ARM64_INS_UQINCP_ZP_H, "uqincp" },
	{ ARM64_INS_UQINCP_ZP_S, "uqincp" },
	{ ARM64_INS_UQINCW_WPiI, "uqincw" },
	{ ARM64_INS_UQINCW_XPiI, "uqincw" },
	{ ARM64_INS_UQINCW_ZPiI, "uqincw" },
	{ ARM64_INS_UQRSHLv16i8, "uqrshl" },
	{ ARM64_INS_UQRSHLv1i16, "uqrshl" },
	{ ARM64_INS_UQRSHLv1i32, "uqrshl" },
	{ ARM64_INS_UQRSHLv1i64, "uqrshl" },
	{ ARM64_INS_UQRSHLv1i8, "uqrshl" },
	{ ARM64_INS_UQRSHLv2i32, "uqrshl" },
	{ ARM64_INS_UQRSHLv2i64, "uqrshl" },
	{ ARM64_INS_UQRSHLv4i16, "uqrshl" },
	{ ARM64_INS_UQRSHLv4i32, "uqrshl" },
	{ ARM64_INS_UQRSHLv8i16, "uqrshl" },
	{ ARM64_INS_UQRSHLv8i8, "uqrshl" },
	{ ARM64_INS_UQRSHRNb, "uqrshrn" },
	{ ARM64_INS_UQRSHRNh, "uqrshrn" },
	{ ARM64_INS_UQRSHRNs, "uqrshrn" },
	{ ARM64_INS_UQRSHRNv16i8_shift, "uqrshrn2" },
	{ ARM64_INS_UQRSHRNv2i32_shift, "uqrshrn" },
	{ ARM64_INS_UQRSHRNv4i16_shift, "uqrshrn" },
	{ ARM64_INS_UQRSHRNv4i32_shift, "uqrshrn2" },
	{ ARM64_INS_UQRSHRNv8i16_shift, "uqrshrn2" },
	{ ARM64_INS_UQRSHRNv8i8_shift, "uqrshrn" },
	{ ARM64_INS_UQSHLb, "uqshl" },
	{ ARM64_INS_UQSHLd, "uqshl" },
	{ ARM64_INS_UQSHLh, "uqshl" },
	{ ARM64_INS_UQSHLs, "uqshl" },
	{ ARM64_INS_UQSHLv16i8, "uqshl" },
	{ ARM64_INS_UQSHLv16i8_shift, "uqshl" },
	{ ARM64_INS_UQSHLv1i16, "uqshl" },
	{ ARM64_INS_UQSHLv1i32, "uqshl" },
	{ ARM64_INS_UQSHLv1i64, "uqshl" },
	{ ARM64_INS_UQSHLv1i8, "uqshl" },
	{ ARM64_INS_UQSHLv2i32, "uqshl" },
	{ ARM64_INS_UQSHLv2i32_shift, "uqshl" },
	{ ARM64_INS_UQSHLv2i64, "uqshl" },
	{ ARM64_INS_UQSHLv2i64_shift, "uqshl" },
	{ ARM64_INS_UQSHLv4i16, "uqshl" },
	{ ARM64_INS_UQSHLv4i16_shift, "uqshl" },
	{ ARM64_INS_UQSHLv4i32, "uqshl" },
	{ ARM64_INS_UQSHLv4i32_shift, "uqshl" },
	{ ARM64_INS_UQSHLv8i16, "uqshl" },
	{ ARM64_INS_UQSHLv8i16_shift, "uqshl" },
	{ ARM64_INS_UQSHLv8i8, "uqshl" },
	{ ARM64_INS_UQSHLv8i8_shift, "uqshl" },
	{ ARM64_INS_UQSHRNb, "uqshrn" },
	{ ARM64_INS_UQSHRNh, "uqshrn" },
	{ ARM64_INS_UQSHRNs, "uqshrn" },
	{ ARM64_INS_UQSHRNv16i8_shift, "uqshrn2" },
	{ ARM64_INS_UQSHRNv2i32_shift, "uqshrn" },
	{ ARM64_INS_UQSHRNv4i16_shift, "uqshrn" },
	{ ARM64_INS_UQSHRNv4i32_shift, "uqshrn2" },
	{ ARM64_INS_UQSHRNv8i16_shift, "uqshrn2" },
	{ ARM64_INS_UQSHRNv8i8_shift, "uqshrn" },
	{ ARM64_INS_UQSUB_ZI_B, "uqsub" },
	{ ARM64_INS_UQSUB_ZI_D, "uqsub" },
	{ ARM64_INS_UQSUB_ZI_H, "uqsub" },
	{ ARM64_INS_UQSUB_ZI_S, "uqsub" },
	{ ARM64_INS_UQSUB_ZZZ_B, "uqsub" },
	{ ARM64_INS_UQSUB_ZZZ_D, "uqsub" },
	{ ARM64_INS_UQSUB_ZZZ_H, "uqsub" },
	{ ARM64_INS_UQSUB_ZZZ_S, "uqsub" },
	{ ARM64_INS_UQSUBv16i8, "uqsub" },
	{ ARM64_INS_UQSUBv1i16, "uqsub" },
	{ ARM64_INS_UQSUBv1i32, "uqsub" },
	{ ARM64_INS_UQSUBv1i64, "uqsub" },
	{ ARM64_INS_UQSUBv1i8, "uqsub" },
	{ ARM64_INS_UQSUBv2i32, "uqsub" },
	{ ARM64_INS_UQSUBv2i64, "uqsub" },
	{ ARM64_INS_UQSUBv4i16, "uqsub" },
	{ ARM64_INS_UQSUBv4i32, "uqsub" },
	{ ARM64_INS_UQSUBv8i16, "uqsub" },
	{ ARM64_INS_UQSUBv8i8, "uqsub" },
	{ ARM64_INS_UQXTNv16i8, "uqxtn2" },
	{ ARM64_INS_UQXTNv1i16, "uqxtn" },
	{ ARM64_INS_UQXTNv1i32, "uqxtn" },
	{ ARM64_INS_UQXTNv1i8, "uqxtn" },
	{ ARM64_INS_UQXTNv2i32, "uqxtn" },
	{ ARM64_INS_UQXTNv4i16, "uqxtn" },
	{ ARM64_INS_UQXTNv4i32, "uqxtn2" },
	{ ARM64_INS_UQXTNv8i16, "uqxtn2" },
	{ ARM64_INS_UQXTNv8i8, "uqxtn" },
	{ ARM64_INS_URECPEv2i32, "urecpe" },
	{ ARM64_INS_URECPEv4i32, "urecpe" },
	{ ARM64_INS_URHADDv16i8, "urhadd" },
	{ ARM64_INS_URHADDv2i32, "urhadd" },
	{ ARM64_INS_URHADDv4i16, "urhadd" },
	{ ARM64_INS_URHADDv4i32, "urhadd" },
	{ ARM64_INS_URHADDv8i16, "urhadd" },
	{ ARM64_INS_URHADDv8i8, "urhadd" },
	{ ARM64_INS_URSHLv16i8, "urshl" },
	{ ARM64_INS_URSHLv1i64, "urshl" },
	{ ARM64_INS_URSHLv2i32, "urshl" },
	{ ARM64_INS_URSHLv2i64, "urshl" },
	{ ARM64_INS_URSHLv4i16, "urshl" },
	{ ARM64_INS_URSHLv4i32, "urshl" },
	{ ARM64_INS_URSHLv8i16, "urshl" },
	{ ARM64_INS_URSHLv8i8, "urshl" },
	{ ARM64_INS_URSHRd, "urshr" },
	{ ARM64_INS_URSHRv16i8_shift, "urshr" },
	{ ARM64_INS_URSHRv2i32_shift, "urshr" },
	{ ARM64_INS_URSHRv2i64_shift, "urshr" },
	{ ARM64_INS_URSHRv4i16_shift, "urshr" },
	{ ARM64_INS_URSHRv4i32_shift, "urshr" },
	{ ARM64_INS_URSHRv8i16_shift, "urshr" },
	{ ARM64_INS_URSHRv8i8_shift, "urshr" },
	{ ARM64_INS_URSQRTEv2i32, "ursqrte" },
	{ ARM64_INS_URSQRTEv4i32, "ursqrte" },
	{ ARM64_INS_URSRAd, "ursra" },
	{ ARM64_INS_URSRAv16i8_shift, "ursra" },
	{ ARM64_INS_URSRAv2i32_shift, "ursra" },
	{ ARM64_INS_URSRAv2i64_shift, "ursra" },
	{ ARM64_INS_URSRAv4i16_shift, "ursra" },
	{ ARM64_INS_URSRAv4i32_shift, "ursra" },
	{ ARM64_INS_URSRAv8i16_shift, "ursra" },
	{ ARM64_INS_URSRAv8i8_shift, "ursra" },
	{ ARM64_INS_USHLLv16i8_shift, "ushll2" },
	{ ARM64_INS_USHLLv2i32_shift, "ushll" },
	{ ARM64_INS_USHLLv4i16_shift, "ushll" },
	{ ARM64_INS_USHLLv4i32_shift, "ushll2" },
	{ ARM64_INS_USHLLv8i16_shift, "ushll2" },
	{ ARM64_INS_USHLLv8i8_shift, "ushll" },
	{ ARM64_INS_USHLv16i8, "ushl" },
	{ ARM64_INS_USHLv1i64, "ushl" },
	{ ARM64_INS_USHLv2i32, "ushl" },
	{ ARM64_INS_USHLv2i64, "ushl" },
	{ ARM64_INS_USHLv4i16, "ushl" },
	{ ARM64_INS_USHLv4i32, "ushl" },
	{ ARM64_INS_USHLv8i16, "ushl" },
	{ ARM64_INS_USHLv8i8, "ushl" },
	{ ARM64_INS_USHRd, "ushr" },
	{ ARM64_INS_USHRv16i8_shift, "ushr" },
	{ ARM64_INS_USHRv2i32_shift, "ushr" },
	{ ARM64_INS_USHRv2i64_shift, "ushr" },
	{ ARM64_INS_USHRv4i16_shift, "ushr" },
	{ ARM64_INS_USHRv4i32_shift, "ushr" },
	{ ARM64_INS_USHRv8i16_shift, "ushr" },
	{ ARM64_INS_USHRv8i8_shift, "ushr" },
	{ ARM64_INS_USQADDv16i8, "usqadd" },
	{ ARM64_INS_USQADDv1i16, "usqadd" },
	{ ARM64_INS_USQADDv1i32, "usqadd" },
	{ ARM64_INS_USQADDv1i64, "usqadd" },
	{ ARM64_INS_USQADDv1i8, "usqadd" },
	{ ARM64_INS_USQADDv2i32, "usqadd" },
	{ ARM64_INS_USQADDv2i64, "usqadd" },
	{ ARM64_INS_USQADDv4i16, "usqadd" },
	{ ARM64_INS_USQADDv4i32, "usqadd" },
	{ ARM64_INS_USQADDv8i16, "usqadd" },
	{ ARM64_INS_USQADDv8i8, "usqadd" },
	{ ARM64_INS_USRAd, "usra" },
	{ ARM64_INS_USRAv16i8_shift, "usra" },
	{ ARM64_INS_USRAv2i32_shift, "usra" },
	{ ARM64_INS_USRAv2i64_shift, "usra" },
	{ ARM64_INS_USRAv4i16_shift, "usra" },
	{ ARM64_INS_USRAv4i32_shift, "usra" },
	{ ARM64_INS_USRAv8i16_shift, "usra" },
	{ ARM64_INS_USRAv8i8_shift, "usra" },
	{ ARM64_INS_USUBLv16i8_v8i16, "usubl2" },
	{ ARM64_INS_USUBLv2i32_v2i64, "usubl" },
	{ ARM64_INS_USUBLv4i16_v4i32, "usubl" },
	{ ARM64_INS_USUBLv4i32_v2i64, "usubl2" },
	{ ARM64_INS_USUBLv8i16_v4i32, "usubl2" },
	{ ARM64_INS_USUBLv8i8_v8i16, "usubl" },
	{ ARM64_INS_USUBWv16i8_v8i16, "usubw2" },
	{ ARM64_INS_USUBWv2i32_v2i64, "usubw" },
	{ ARM64_INS_USUBWv4i16_v4i32, "usubw" },
	{ ARM64_INS_USUBWv4i32_v2i64, "usubw2" },
	{ ARM64_INS_USUBWv8i16_v4i32, "usubw2" },
	{ ARM64_INS_USUBWv8i8_v8i16, "usubw" },
	{ ARM64_INS_UUNPKHI_ZZ_D, "uunpkhi" },
	{ ARM64_INS_UUNPKHI_ZZ_H, "uunpkhi" },
	{ ARM64_INS_UUNPKHI_ZZ_S, "uunpkhi" },
	{ ARM64_INS_UUNPKLO_ZZ_D, "uunpklo" },
	{ ARM64_INS_UUNPKLO_ZZ_H, "uunpklo" },
	{ ARM64_INS_UUNPKLO_ZZ_S, "uunpklo" },
	{ ARM64_INS_UXTB_ZPmZ_D, "uxtb" },
	{ ARM64_INS_UXTB_ZPmZ_H, "uxtb" },
	{ ARM64_INS_UXTB_ZPmZ_S, "uxtb" },
	{ ARM64_INS_UXTH_ZPmZ_D, "uxth" },
	{ ARM64_INS_UXTH_ZPmZ_S, "uxth" },
	{ ARM64_INS_UXTW_ZPmZ_D, "uxtw" },
	{ ARM64_INS_UZP1_PPP_B, "uzp1" },
	{ ARM64_INS_UZP1_PPP_D, "uzp1" },
	{ ARM64_INS_UZP1_PPP_H, "uzp1" },
	{ ARM64_INS_UZP1_PPP_S, "uzp1" },
	{ ARM64_INS_UZP1_ZZZ_B, "uzp1" },
	{ ARM64_INS_UZP1_ZZZ_D, "uzp1" },
	{ ARM64_INS_UZP1_ZZZ_H, "uzp1" },
	{ ARM64_INS_UZP1_ZZZ_S, "uzp1" },
	{ ARM64_INS_UZP1v16i8, "uzp1" },
	{ ARM64_INS_UZP1v2i32, "uzp1" },
	{ ARM64_INS_UZP1v2i64, "uzp1" },
	{ ARM64_INS_UZP1v4i16, "uzp1" },
	{ ARM64_INS_UZP1v4i32, "uzp1" },
	{ ARM64_INS_UZP1v8i16, "uzp1" },
	{ ARM64_INS_UZP1v8i8, "uzp1" },
	{ ARM64_INS_UZP2_PPP_B, "uzp2" },
	{ ARM64_INS_UZP2_PPP_D, "uzp2" },
	{ ARM64_INS_UZP2_PPP_H, "uzp2" },
	{ ARM64_INS_UZP2_PPP_S, "uzp2" },
	{ ARM64_INS_UZP2_ZZZ_B, "uzp2" },
	{ ARM64_INS_UZP2_ZZZ_D, "uzp2" },
	{ ARM64_INS_UZP2_ZZZ_H, "uzp2" },
	{ ARM64_INS_UZP2_ZZZ_S, "uzp2" },
	{ ARM64_INS_UZP2v16i8, "uzp2" },
	{ ARM64_INS_UZP2v2i32, "uzp2" },
	{ ARM64_INS_UZP2v2i64, "uzp2" },
	{ ARM64_INS_UZP2v4i16, "uzp2" },
	{ ARM64_INS_UZP2v4i32, "uzp2" },
	{ ARM64_INS_UZP2v8i16, "uzp2" },
	{ ARM64_INS_UZP2v8i8, "uzp2" },
	{ ARM64_INS_WHILELE_PWW_B, "whilele" },
	{ ARM64_INS_WHILELE_PWW_D, "whilele" },
	{ ARM64_INS_WHILELE_PWW_H, "whilele" },
	{ ARM64_INS_WHILELE_PWW_S, "whilele" },
	{ ARM64_INS_WHILELE_PXX_B, "whilele" },
	{ ARM64_INS_WHILELE_PXX_D, "whilele" },
	{ ARM64_INS_WHILELE_PXX_H, "whilele" },
	{ ARM64_INS_WHILELE_PXX_S, "whilele" },
	{ ARM64_INS_WHILELO_PWW_B, "whilelo" },
	{ ARM64_INS_WHILELO_PWW_D, "whilelo" },
	{ ARM64_INS_WHILELO_PWW_H, "whilelo" },
	{ ARM64_INS_WHILELO_PWW_S, "whilelo" },
	{ ARM64_INS_WHILELO_PXX_B, "whilelo" },
	{ ARM64_INS_WHILELO_PXX_D, "whilelo" },
	{ ARM64_INS_WHILELO_PXX_H, "whilelo" },
	{ ARM64_INS_WHILELO_PXX_S, "whilelo" },
	{ ARM64_INS_WHILELS_PWW_B, "whilels" },
	{ ARM64_INS_WHILELS_PWW_D, "whilels" },
	{ ARM64_INS_WHILELS_PWW_H, "whilels" },
	{ ARM64_INS_WHILELS_PWW_S, "whilels" },
	{ ARM64_INS_WHILELS_PXX_B, "whilels" },
	{ ARM64_INS_WHILELS_PXX_D, "whilels" },
	{ ARM64_INS_WHILELS_PXX_H, "whilels" },
	{ ARM64_INS_WHILELS_PXX_S, "whilels" },
	{ ARM64_INS_WHILELT_PWW_B, "whilelt" },
	{ ARM64_INS_WHILELT_PWW_D, "whilelt" },
	{ ARM64_INS_WHILELT_PWW_H, "whilelt" },
	{ ARM64_INS_WHILELT_PWW_S, "whilelt" },
	{ ARM64_INS_WHILELT_PXX_B, "whilelt" },
	{ ARM64_INS_WHILELT_PXX_D, "whilelt" },
	{ ARM64_INS_WHILELT_PXX_H, "whilelt" },
	{ ARM64_INS_WHILELT_PXX_S, "whilelt" },
	{ ARM64_INS_WRFFR, "wrffr" },
	{ ARM64_INS_XAR, "xar" },
	{ ARM64_INS_XPACD, "xpacd" },
	{ ARM64_INS_XPACI, "xpaci" },
	{ ARM64_INS_XPACLRI, "xpaclri" },
	{ ARM64_INS_XTNv16i8, "xtn2" },
	{ ARM64_INS_XTNv2i32, "xtn" },
	{ ARM64_INS_XTNv4i16, "xtn" },
	{ ARM64_INS_XTNv4i32, "xtn2" },
	{ ARM64_INS_XTNv8i16, "xtn2" },
	{ ARM64_INS_XTNv8i8, "xtn" },
	{ ARM64_INS_ZIP1_PPP_B, "zip1" },
	{ ARM64_INS_ZIP1_PPP_D, "zip1" },
	{ ARM64_INS_ZIP1_PPP_H, "zip1" },
	{ ARM64_INS_ZIP1_PPP_S, "zip1" },
	{ ARM64_INS_ZIP1_ZZZ_B, "zip1" },
	{ ARM64_INS_ZIP1_ZZZ_D, "zip1" },
	{ ARM64_INS_ZIP1_ZZZ_H, "zip1" },
	{ ARM64_INS_ZIP1_ZZZ_S, "zip1" },
	{ ARM64_INS_ZIP1v16i8, "zip1" },
	{ ARM64_INS_ZIP1v2i32, "zip1" },
	{ ARM64_INS_ZIP1v2i64, "zip1" },
	{ ARM64_INS_ZIP1v4i16, "zip1" },
	{ ARM64_INS_ZIP1v4i32, "zip1" },
	{ ARM64_INS_ZIP1v8i16, "zip1" },
	{ ARM64_INS_ZIP1v8i8, "zip1" },
	{ ARM64_INS_ZIP2_PPP_B, "zip2" },
	{ ARM64_INS_ZIP2_PPP_D, "zip2" },
	{ ARM64_INS_ZIP2_PPP_H, "zip2" },
	{ ARM64_INS_ZIP2_PPP_S, "zip2" },
	{ ARM64_INS_ZIP2_ZZZ_B, "zip2" },
	{ ARM64_INS_ZIP2_ZZZ_D, "zip2" },
	{ ARM64_INS_ZIP2_ZZZ_H, "zip2" },
	{ ARM64_INS_ZIP2_ZZZ_S, "zip2" },
	{ ARM64_INS_ZIP2v16i8, "zip2" },
	{ ARM64_INS_ZIP2v2i32, "zip2" },
	{ ARM64_INS_ZIP2v2i64, "zip2" },
	{ ARM64_INS_ZIP2v4i16, "zip2" },
	{ ARM64_INS_ZIP2v4i32, "zip2" },
	{ ARM64_INS_ZIP2v8i16, "zip2" },
	{ ARM64_INS_ZIP2v8i8, "zip2" },
	{ ARM64_INS_anonymous_1349, "pfirst" },
