// Seed: 4143043686
module module_0 (
    output id_1,
    input logic id_2,
    output id_3
);
  logic id_4;
  assign id_1 = 1;
  assign id_4 = 1;
  assign id_4 = 1'h0;
  logic id_5;
  logic id_6;
  type_0 id_7 (
      .id_0(id_1),
      .id_1(id_4),
      .id_2(1),
      .id_3(1),
      .id_4(id_1)
  );
endmodule
