v 20130925 2
T 7700 100 9 10 1 0 0 0 1
1
T 9300 100 9 10 1 0 0 0 1
1
N 1700 3300 1700 7800 4
N 900 8700 14000 8700 4
{
T 1000 8800 5 10 1 1 0 0 1
netname=VDD
}
N 2600 8700 2600 8300 4
N 2800 7800 2700 7800 4
N 2800 7800 2800 8700 4
N 800 2400 14000 2400 4
{
T 1000 2500 5 10 1 1 0 0 1
netname=GND
}
C 2000 7300 1 0 0 asic-pmos-1.sym
{
T 3400 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 2800 8100 5 10 1 1 0 0 1
refdes=M1
T 2800 7900 5 8 1 1 0 0 1
model-name=pmos4
T 2800 7600 5 8 1 0 0 0 1
w='g*Wmin'
T 2800 7400 5 8 1 0 0 0 1
l=1u
}
T 400 500 9 10 1 0 0 0 4
see [WESTE, 1992]
Weste, H.E. Neil; ESHRAGHIAN, Kamran:
"Principles of CMOS VLSI Design: A Systems Perspective." 2nd Edition, 1992.
Figure 5.53, Page 326.
B 300 400 6500 1000 19 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 7100 0 1 0 0 cvstitleblock-1.sym
{
T 7700 400 5 10 1 1 0 0 1
date=2019-09-02
T 11600 400 5 10 1 1 0 0 1
rev=$Revision$
T 11600 100 5 10 1 1 0 0 1
auth=<stdcelllib@nospam.chipforge.org>
T 7700 700 5 10 1 1 0 0 1
fname=LATP.sch
T 10500 1100 5 14 1 1 0 4 1
title=LATP - High-active D-Latch
}
C 700 9200 1 0 0 spice-model-1.sym
{
T 800 9800 5 10 1 1 0 0 1
refdes=A1
T 2000 9500 5 10 1 1 0 0 1
model-name=nmos4
T 1200 9300 5 10 1 1 0 0 1
file=Technology/spice/ls1unmos.mod
}
C 4000 9200 1 0 0 spice-model-1.sym
{
T 4100 9800 5 10 1 1 0 0 1
refdes=A2
T 5300 9500 5 10 1 1 0 0 1
model-name=pmos4
T 4500 9300 5 10 1 1 0 0 1
file=Technology/spice/ls1upmos.mod
}
C 12300 4900 1 270 0 spice-subcircuit-IO-1.sym
{
T 12300 4700 5 10 1 1 90 0 1
refdes=P1
}
C 7900 5900 1 180 0 spice-subcircuit-IO-1.sym
{
T 7700 5900 5 10 1 1 0 0 1
refdes=P2
}
C 1600 5900 1 180 0 spice-subcircuit-IO-1.sym
{
T 1400 5900 5 10 1 1 0 0 1
refdes=P3
}
C 1100 9000 1 180 0 spice-subcircuit-IO-1.sym
{
T 1100 9000 5 10 1 1 0 0 1
refdes=P4
}
C 1000 2700 1 180 0 spice-subcircuit-IO-1.sym
{
T 1000 2700 5 10 1 1 0 0 1
refdes=P5
}
C 7100 9400 1 0 0 spice-subcircuit-LL-1.sym
{
T 7200 9800 5 10 1 1 0 0 1
refdes=A3
T 7200 9500 5 10 1 1 0 0 1
model-name=LATP
}
C 9800 9400 1 0 0 spice-directive-1.sym
{
T 9900 9700 5 10 0 1 0 0 1
device=directive
T 9900 9800 5 10 1 1 0 0 1
refdes=A4
T 9900 9500 5 10 1 1 0 0 1
value=.PARAM Wmin=1.5u
}
C 12300 9400 1 0 0 spice-directive-1.sym
{
T 12400 9700 5 10 0 1 0 0 1
device=directive
T 12400 9800 5 10 1 1 0 0 1
refdes=A5
T 12400 9500 5 10 1 1 0 0 1
value=.PARAM g=2
}
C 4000 7300 1 0 0 asic-pmos-1.sym
{
T 5400 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 4800 8100 5 10 1 1 0 0 1
refdes=M3
T 4800 7900 5 8 1 1 0 0 1
model-name=pmos4
T 4800 7600 5 8 1 0 0 0 1
w='g*Wmin'
T 4800 7400 5 8 1 0 0 0 1
l=1u
}
C 4000 2800 1 0 0 asic-nmos-1.sym
{
T 5400 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 4800 3600 5 10 1 1 0 0 1
refdes=M4
T 4800 3400 5 8 1 1 0 0 1
model-name=nmos4
T 4800 3100 5 8 1 0 0 0 1
w='Wmin'
T 4800 2900 5 8 1 0 0 0 1
l=1u
}
C 2000 2800 1 0 0 asic-nmos-1.sym
{
T 3400 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 2800 3600 5 10 1 1 0 0 1
refdes=M2
T 2800 3400 5 8 1 1 0 0 1
model-name=nmos4
T 2800 3100 5 8 1 0 0 0 1
w='Wmin'
T 2800 2900 5 8 1 0 0 0 1
l=1u
}
N 1400 5600 1700 5600 4
{
T 1400 5700 5 10 1 1 0 0 1
netname=X
}
N 1700 7800 2000 7800 4
N 1700 3300 2000 3300 4
N 2600 2800 2600 2400 4
N 2700 3300 2800 3300 4
N 2800 3300 2800 2400 4
N 2600 7300 2600 3800 4
N 3700 7800 4000 7800 4
N 3700 3300 4000 3300 4
N 3700 7800 3700 3300 4
N 2600 5600 3700 5600 4
{
T 3000 5700 5 10 1 1 0 0 1
netname=clk180
}
N 4600 7300 4600 3800 4
N 4600 8300 4600 8700 4
N 4600 2800 4600 2400 4
N 4700 7800 4800 7800 4
N 4800 7800 4800 8700 4
N 4700 3300 4800 3300 4
N 4800 3300 4800 2400 4
N 4600 5600 5400 5600 4
{
T 4900 5700 5 10 1 1 0 0 1
netname=clk360
}
C 8400 5800 1 0 0 asic-pmos-1.sym
{
T 9800 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 9200 6600 5 10 1 1 0 0 1
refdes=M6
T 9200 6400 5 8 1 1 0 0 1
model-name=pmos4
T 9200 6100 5 8 1 0 0 0 1
w='2*g*Wmin'
T 9200 5900 5 8 1 0 0 0 1
l=1u
}
C 8400 4300 1 0 0 asic-nmos-1.sym
{
T 9800 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 9200 5100 5 10 1 1 0 0 1
refdes=M7
T 9200 4900 5 8 1 1 0 0 1
model-name=nmos4
T 9200 4600 5 8 1 0 0 0 1
w='2*Wmin'
T 9200 4400 5 8 1 0 0 0 1
l=1u
}
C 8400 2800 1 0 0 asic-nmos-1.sym
{
T 9800 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 9200 3600 5 10 1 1 0 0 1
refdes=M8
T 9200 3400 5 8 1 1 0 0 1
model-name=nmos4
T 9200 3100 5 8 1 0 0 0 1
w='2*Wmin'
T 9200 2900 5 8 1 0 0 0 1
l=1u
}
C 8400 7300 1 0 0 asic-pmos-1.sym
{
T 9800 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 9200 8100 5 10 1 1 0 0 1
refdes=M5
T 9200 7900 5 8 1 1 0 0 1
model-name=pmos4
T 9200 7600 5 8 1 0 0 0 1
w='2*g*Wmin'
T 9200 7400 5 8 1 0 0 0 1
l=1u
}
N 8400 7800 7500 7800 4
{
T 7800 7900 5 10 1 1 0 0 1
netname=clk180
}
N 8400 3300 7500 3300 4
{
T 7800 3400 5 10 1 1 0 0 1
netname=clk360
}
N 8100 6300 8400 6300 4
N 8400 4800 8100 4800 4
N 8100 4800 8100 6300 4
N 7700 5600 8100 5600 4
{
T 7700 5700 5 10 1 1 0 0 1
netname=D
}
N 9000 8300 9000 8700 4
N 9000 7300 9000 6800 4
N 9000 5800 9000 5300 4
N 9000 4300 9000 3800 4
N 9000 2800 9000 2400 4
T 2600 1700 9 10 1 0 0 0 3
Double Clock Buffering:
- de-coupling high load
- 2-phase clock generation
C 10800 5800 1 0 0 asic-pmos-1.sym
{
T 12200 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 11600 6600 5 10 1 1 0 0 1
refdes=M9
T 11600 6400 5 8 1 1 0 0 1
model-name=pmos4
T 11600 6100 5 8 1 0 0 0 1
w='g*Wmin'
T 11600 5900 5 8 1 0 0 0 1
l=1u
}
C 10800 4300 1 0 0 asic-nmos-1.sym
{
T 12200 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 11600 5100 5 10 1 1 0 0 1
refdes=M10
T 11600 4900 5 8 1 1 0 0 1
model-name=nmos4
T 11600 4600 5 8 1 0 0 0 1
w='Wmin'
T 11600 4400 5 8 1 0 0 0 1
l=1u
}
N 10500 6300 10800 6300 4
N 10800 4800 10500 4800 4
N 10500 4800 10500 6300 4
N 11400 5800 11400 5300 4
C 13200 5800 1 0 0 asic-pmos-1.sym
{
T 14600 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 14000 6600 5 10 1 1 0 0 1
refdes=M12
T 14000 6400 5 8 1 1 0 0 1
model-name=pmos4
T 14000 6100 5 8 1 0 0 0 1
w='2*g*Wmin'
T 14000 5900 5 8 1 0 0 0 1
l=1u
}
C 13200 4300 1 0 0 asic-nmos-1.sym
{
T 14600 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 14000 5100 5 10 1 1 0 0 1
refdes=M13
T 14000 4900 5 8 1 1 0 0 1
model-name=nmos4
T 14000 4600 5 8 1 0 0 0 1
w='2*Wmin'
T 14000 4400 5 8 1 0 0 0 1
l=1u
}
C 13200 2800 1 0 0 asic-nmos-1.sym
{
T 14600 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 14000 3600 5 10 1 1 0 0 1
refdes=M14
T 14000 3400 5 8 1 1 0 0 1
model-name=nmos4
T 14000 3100 5 8 1 0 0 0 1
w='2*Wmin'
T 14000 2900 5 8 1 0 0 0 1
l=1u
}
C 13200 7300 1 0 0 asic-pmos-1.sym
{
T 14600 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 14000 8100 5 10 1 1 0 0 1
refdes=M11
T 14000 7900 5 8 1 1 0 0 1
model-name=pmos4
T 14000 7600 5 8 1 0 0 0 1
w='2*g*Wmin'
T 14000 7400 5 8 1 0 0 0 1
l=1u
}
N 13200 7800 12300 7800 4
{
T 12600 7900 5 10 1 1 0 0 1
netname=clk360
}
N 13200 3300 12300 3300 4
{
T 12600 3400 5 10 1 1 0 0 1
netname=clk180
}
N 12900 6300 13200 6300 4
N 13200 4800 12900 4800 4
N 12900 4800 12900 6300 4
N 11400 5600 12900 5600 4
{
T 12400 5700 5 10 1 1 0 0 1
netname=Q
}
N 13800 8300 13800 8700 4
N 13800 7300 13800 6800 4
N 13800 5800 13800 5300 4
N 13800 4300 13800 3800 4
N 13800 2800 13800 2400 4
N 12600 4700 12600 5600 4
N 9000 5600 10500 5600 4
N 9900 5600 9900 7100 4
N 9900 7100 14800 7100 4
{
T 12400 7200 5 10 1 1 0 0 1
netname=qn
}
N 13800 5600 14800 5600 4
N 14800 5600 14800 7100 4
T 7700 1700 9 10 1 0 0 0 3
Data input switch:
- (inverting) tri-state driver
- high-active transparent
T 11100 1900 9 10 1 0 0 0 2
Q Stage:
- inverter
T 12500 1700 9 10 1 0 0 0 3
QN Stage:
- (inverting) tri-state driver
- low-active transparent
N 9100 7800 9200 7800 4
N 9200 6300 9200 8700 4
N 9100 6300 9200 6300 4
N 13900 7800 14000 7800 4
N 14000 6300 14000 8700 4
N 13900 6300 14000 6300 4
N 13900 3300 14000 3300 4
N 14000 2400 14000 4800 4
N 13900 4800 14000 4800 4
N 11400 6800 11400 8700 4
N 11500 6300 11600 6300 4
N 11600 6300 11600 8700 4
N 11400 4300 11400 2400 4
N 11500 4800 11600 4800 4
N 11600 4800 11600 2400 4
N 9100 3300 9200 3300 4
N 9200 2400 9200 4800 4
N 9100 4800 9200 4800 4
