<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: atcbmc301_us_resp_ctrl</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_atcbmc301_us_resp_ctrl'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_atcbmc301_us_resp_ctrl')">atcbmc301_us_resp_ctrl</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.87</td>
<td class="s9 cl rt"><a href="mod1868.html#Line" > 97.27</a></td>
<td class="s5 cl rt"><a href="mod1868.html#Cond" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod1868.html#Toggle" > 50.49</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1868.html#Branch" > 65.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1868.html#inst_tag_111073"  onclick="showContent('inst_tag_111073')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_resp</a></td>
<td class="s6 cl rt"> 60.15</td>
<td class="s9 cl rt"><a href="mod1868.html#inst_tag_111073_Line" > 97.27</a></td>
<td class="s5 cl rt"><a href="mod1868.html#inst_tag_111073_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1868.html#inst_tag_111073_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1868.html#inst_tag_111073_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1868.html#inst_tag_111074"  onclick="showContent('inst_tag_111074')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_rd_data</a></td>
<td class="s7 cl rt"> 71.59</td>
<td class="s9 cl rt"><a href="mod1868.html#inst_tag_111074_Line" > 97.27</a></td>
<td class="s5 cl rt"><a href="mod1868.html#inst_tag_111074_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod1868.html#inst_tag_111074_Toggle" > 67.66</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1868.html#inst_tag_111074_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_111073'>
<hr>
<a name="inst_tag_111073"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_111073" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_resp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.15</td>
<td class="s9 cl rt"><a href="mod1868.html#inst_tag_111073_Line" > 97.27</a></td>
<td class="s5 cl rt"><a href="mod1868.html#inst_tag_111073_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1868.html#inst_tag_111073_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1868.html#inst_tag_111073_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 69.25</td>
<td class="s9 cl rt"> 97.58</td>
<td class="s5 cl rt"> 55.56</td>
<td class="s3 cl rt"> 37.18</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 57.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod46.html#inst_tag_1420" >us0_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1754_0.html#inst_tag_94855" id="tag_urg_inst_94855">rsid_fifo</a></td>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_111074'>
<hr>
<a name="inst_tag_111074"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_111074" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_rd_data</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.59</td>
<td class="s9 cl rt"><a href="mod1868.html#inst_tag_111074_Line" > 97.27</a></td>
<td class="s5 cl rt"><a href="mod1868.html#inst_tag_111074_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod1868.html#inst_tag_111074_Toggle" > 67.66</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1868.html#inst_tag_111074_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.77</td>
<td class="s9 cl rt"> 97.58</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 66.72</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.24</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 57.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod46.html#inst_tag_1420" >us0_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1754_0.html#inst_tag_94856" id="tag_urg_inst_94856">rsid_fifo</a></td>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_atcbmc301_us_resp_ctrl'>
<a name="Line"></a>
Line Coverage for Module : <a name="865146324"></a>
<a href="mod1868.html" >atcbmc301_us_resp_ctrl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>110</td><td>107</td><td>97.27</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>877</td><td>96</td><td>96</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>978</td><td>14</td><td>11</td><td>78.57</td></tr>
</table>
<pre class="code"><br clear=all>
876                     always @* begin
877        1/1              s2[0] = 1'b0;
878        1/1              s1[0] = {RESP_DATA_WIDTH{1'b0}};
879        1/1              s0[0] = {ID_WIDTH{1'b0}};
880        1/1              s2[1] = slv1_resp_valid &amp; (slv1_resp_id[3:0] == self_id) &amp; slv1_connect;
881        1/1              s1[1] = {RESP_DATA_WIDTH{slv1_connect}} &amp; slv1_resp_data;
882        1/1              s0[1] = {ID_WIDTH{slv1_connect}} &amp; slv1_resp_id[ID_MSB + 4:4];
883        1/1              s2[2] = slv2_resp_valid &amp; (slv2_resp_id[3:0] == self_id) &amp; slv2_connect;
884        1/1              s1[2] = {RESP_DATA_WIDTH{slv2_connect}} &amp; slv2_resp_data;
885        1/1              s0[2] = {ID_WIDTH{slv2_connect}} &amp; slv2_resp_id[ID_MSB + 4:4];
886        1/1              s2[3] = 1'b0;
887        1/1              s1[3] = {RESP_DATA_WIDTH{1'b0}};
888        1/1              s0[3] = {ID_WIDTH{1'b0}};
889        1/1              s2[4] = 1'b0;
890        1/1              s1[4] = {RESP_DATA_WIDTH{1'b0}};
891        1/1              s0[4] = {ID_WIDTH{1'b0}};
892        1/1              s2[5] = 1'b0;
893        1/1              s1[5] = {RESP_DATA_WIDTH{1'b0}};
894        1/1              s0[5] = {ID_WIDTH{1'b0}};
895        1/1              s2[6] = 1'b0;
896        1/1              s1[6] = {RESP_DATA_WIDTH{1'b0}};
897        1/1              s0[6] = {ID_WIDTH{1'b0}};
898        1/1              s2[7] = 1'b0;
899        1/1              s1[7] = {RESP_DATA_WIDTH{1'b0}};
900        1/1              s0[7] = {ID_WIDTH{1'b0}};
901        1/1              s2[8] = 1'b0;
902        1/1              s1[8] = {RESP_DATA_WIDTH{1'b0}};
903        1/1              s0[8] = {ID_WIDTH{1'b0}};
904        1/1              s2[9] = 1'b0;
905        1/1              s1[9] = {RESP_DATA_WIDTH{1'b0}};
906        1/1              s0[9] = {ID_WIDTH{1'b0}};
907        1/1              s2[10] = 1'b0;
908        1/1              s1[10] = {RESP_DATA_WIDTH{1'b0}};
909        1/1              s0[10] = {ID_WIDTH{1'b0}};
910        1/1              s2[11] = 1'b0;
911        1/1              s1[11] = {RESP_DATA_WIDTH{1'b0}};
912        1/1              s0[11] = {ID_WIDTH{1'b0}};
913        1/1              s2[12] = 1'b0;
914        1/1              s1[12] = {RESP_DATA_WIDTH{1'b0}};
915        1/1              s0[12] = {ID_WIDTH{1'b0}};
916        1/1              s2[13] = 1'b0;
917        1/1              s1[13] = {RESP_DATA_WIDTH{1'b0}};
918        1/1              s0[13] = {ID_WIDTH{1'b0}};
919        1/1              s2[14] = 1'b0;
920        1/1              s1[14] = {RESP_DATA_WIDTH{1'b0}};
921        1/1              s0[14] = {ID_WIDTH{1'b0}};
922        1/1              s2[15] = 1'b0;
923        1/1              s1[15] = {RESP_DATA_WIDTH{1'b0}};
924        1/1              s0[15] = {ID_WIDTH{1'b0}};
925        1/1              s2[16] = 1'b0;
926        1/1              s1[16] = {RESP_DATA_WIDTH{1'b0}};
927        1/1              s0[16] = {ID_WIDTH{1'b0}};
928        1/1              s2[17] = 1'b0;
929        1/1              s1[17] = {RESP_DATA_WIDTH{1'b0}};
930        1/1              s0[17] = {ID_WIDTH{1'b0}};
931        1/1              s2[18] = 1'b0;
932        1/1              s1[18] = {RESP_DATA_WIDTH{1'b0}};
933        1/1              s0[18] = {ID_WIDTH{1'b0}};
934        1/1              s2[19] = 1'b0;
935        1/1              s1[19] = {RESP_DATA_WIDTH{1'b0}};
936        1/1              s0[19] = {ID_WIDTH{1'b0}};
937        1/1              s2[20] = 1'b0;
938        1/1              s1[20] = {RESP_DATA_WIDTH{1'b0}};
939        1/1              s0[20] = {ID_WIDTH{1'b0}};
940        1/1              s2[21] = 1'b0;
941        1/1              s1[21] = {RESP_DATA_WIDTH{1'b0}};
942        1/1              s0[21] = {ID_WIDTH{1'b0}};
943        1/1              s2[22] = 1'b0;
944        1/1              s1[22] = {RESP_DATA_WIDTH{1'b0}};
945        1/1              s0[22] = {ID_WIDTH{1'b0}};
946        1/1              s2[23] = 1'b0;
947        1/1              s1[23] = {RESP_DATA_WIDTH{1'b0}};
948        1/1              s0[23] = {ID_WIDTH{1'b0}};
949        1/1              s2[24] = 1'b0;
950        1/1              s1[24] = {RESP_DATA_WIDTH{1'b0}};
951        1/1              s0[24] = {ID_WIDTH{1'b0}};
952        1/1              s2[25] = 1'b0;
953        1/1              s1[25] = {RESP_DATA_WIDTH{1'b0}};
954        1/1              s0[25] = {ID_WIDTH{1'b0}};
955        1/1              s2[26] = 1'b0;
956        1/1              s1[26] = {RESP_DATA_WIDTH{1'b0}};
957        1/1              s0[26] = {ID_WIDTH{1'b0}};
958        1/1              s2[27] = 1'b0;
959        1/1              s1[27] = {RESP_DATA_WIDTH{1'b0}};
960        1/1              s0[27] = {ID_WIDTH{1'b0}};
961        1/1              s2[28] = 1'b0;
962        1/1              s1[28] = {RESP_DATA_WIDTH{1'b0}};
963        1/1              s0[28] = {ID_WIDTH{1'b0}};
964        1/1              s2[29] = 1'b0;
965        1/1              s1[29] = {RESP_DATA_WIDTH{1'b0}};
966        1/1              s0[29] = {ID_WIDTH{1'b0}};
967        1/1              s2[30] = 1'b0;
968        1/1              s1[30] = {RESP_DATA_WIDTH{1'b0}};
969        1/1              s0[30] = {ID_WIDTH{1'b0}};
970        1/1              s2[31] = 1'b0;
971        1/1              s1[31] = {RESP_DATA_WIDTH{1'b0}};
972        1/1              s0[31] = {ID_WIDTH{1'b0}};
973                     end
974                     
975                     assign mst_resp_ready = ~(resp_valid &amp; ~resp_ready) &amp; ~outstanding_idle;
976                     assign dec_err_resp_ready = ~(resp_valid &amp; ~resp_ready) &amp; outstanding_idle;
977                     always @(posedge aclk or negedge aresetn) begin
978        1/1              if (!aresetn) begin
979        1/1                  resp_data &lt;= {RESP_DATA_WIDTH{1'b0}};
980        1/1                  resp_id &lt;= {ID_WIDTH{1'b0}};
981        1/1                  resp_valid &lt;= 1'b0;
982                         end
983        1/1              else if (dec_err_resp_valid &amp;&amp; dec_err_resp_ready) begin
984        <font color = "red">0/1     ==>          resp_data &lt;= dec_err_resp_data;</font>
985        <font color = "red">0/1     ==>          resp_id &lt;= dec_err_resp_id[ID_MSB:0];</font>
986        <font color = "red">0/1     ==>          resp_valid &lt;= 1'b1;</font>
987                         end
988        1/1              else if (s2[mst_resp_slave_id] &amp;&amp; mst_resp_ready) begin
989        1/1                  resp_data &lt;= s1[mst_resp_slave_id];
990        1/1                  resp_id &lt;= s0[mst_resp_slave_id];
991        1/1                  resp_valid &lt;= 1'b1;
992                         end
993        1/1              else if (resp_ready) begin
994        1/1                  resp_valid &lt;= 1'b0;
995                         end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="1938768352"></a>
<a href="mod1868.html" >atcbmc301_us_resp_ctrl ( parameter RESP_DATA_WIDTH=2,ID_WIDTH=4,BRESP_CHANNEL=1,RESP_INORDER_ONLY=0,OUTSTAND_ID_WIDTH=5,OUTSTANDING_DEPTH=8,ID_MSB=3,OUTSTAND_ID_MSB=4,RESP_DATA_MSB=1 ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s6 cl rt"> 60.15</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1868.html#inst_tag_111072_Cond" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_resp</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       983
 EXPRESSION (dec_err_resp_valid &amp;&amp; dec_err_resp_ready)
             ---------1--------    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       988
 EXPRESSION (s2[mst_resp_slave_id] &amp;&amp; mst_resp_ready)
             ----------1----------    -------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="738009171"></a>
<a href="mod1868.html" >atcbmc301_us_resp_ctrl ( parameter RESP_DATA_WIDTH=67,ID_WIDTH=4,BRESP_CHANNEL=0,RESP_INORDER_ONLY=0,OUTSTAND_ID_WIDTH=5,OUTSTANDING_DEPTH=8,ID_MSB=3,OUTSTAND_ID_MSB=4,RESP_DATA_MSB=66 ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s7 cl rt"> 71.59</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1868.html#inst_tag_111073_Cond" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_rd_data</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       983
 EXPRESSION (dec_err_resp_valid &amp;&amp; dec_err_resp_ready)
             ---------1--------    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       988
 EXPRESSION (s2[mst_resp_slave_id] &amp;&amp; mst_resp_ready)
             ----------1----------    -------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1003
 EXPRESSION (dec_err_resp_valid ? dec_err_resp_data[(RESP_DATA_WIDTH - 3)] : s1[mst_resp_slave_id][(RESP_DATA_WIDTH - 3)])
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1938768352"></a>
<a href="mod1868.html" >atcbmc301_us_resp_ctrl ( parameter RESP_DATA_WIDTH=2,ID_WIDTH=4,BRESP_CHANNEL=1,RESP_INORDER_ONLY=0,OUTSTAND_ID_WIDTH=5,OUTSTANDING_DEPTH=8,ID_MSB=3,OUTSTAND_ID_MSB=4,RESP_DATA_MSB=1 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.15</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod1868.html#inst_tag_111072_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_resp</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">25</td>
<td class="rt">9</td>
<td class="rt">36.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">120</td>
<td class="rt">40</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">60</td>
<td class="rt">23</td>
<td class="rt">38.33 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">60</td>
<td class="rt">17</td>
<td class="rt">28.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">25</td>
<td class="rt">9</td>
<td class="rt">36.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">120</td>
<td class="rt">40</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">60</td>
<td class="rt">23</td>
<td class="rt">38.33 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">60</td>
<td class="rt">17</td>
<td class="rt">28.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>self_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_resp_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_resp_id[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_resp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_data[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_data[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_id[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_id[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_id[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst_resp_slave_id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_resp_slave_id[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_resp_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dec_err_resp_id[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_id[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_id[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_id[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>outstanding_id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>outstanding_id[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>outstanding_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>outstanding_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>outstanding_idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_id[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_id[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_id[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="738009171"></a>
<a href="mod1868.html" >atcbmc301_us_resp_ctrl ( parameter RESP_DATA_WIDTH=67,ID_WIDTH=4,BRESP_CHANNEL=0,RESP_INORDER_ONLY=0,OUTSTAND_ID_WIDTH=5,OUTSTANDING_DEPTH=8,ID_MSB=3,OUTSTAND_ID_MSB=4,RESP_DATA_MSB=66 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.59</td>
<td class="s6 cl rt"> 67.66</td>
</tr></table>
<span class=inst><a href="mod1868.html#inst_tag_111073_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_rd_data</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">25</td>
<td class="rt">9</td>
<td class="rt">36.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">640</td>
<td class="rt">433</td>
<td class="rt">67.66 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">320</td>
<td class="rt">216</td>
<td class="rt">67.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">320</td>
<td class="rt">217</td>
<td class="rt">67.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">25</td>
<td class="rt">9</td>
<td class="rt">36.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">640</td>
<td class="rt">433</td>
<td class="rt">67.66 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">320</td>
<td class="rt">216</td>
<td class="rt">67.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">320</td>
<td class="rt">217</td>
<td class="rt">67.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>self_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_resp_data[30:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_resp_data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_resp_data[62:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_resp_data[66:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_resp_id[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_resp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_data[64:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_data[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_id[7:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst_resp_slave_id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_resp_slave_id[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_resp_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dec_err_resp_id[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_id[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_id[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_data[64]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_data[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>outstanding_id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>outstanding_id[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>outstanding_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>outstanding_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>outstanding_idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_id[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_id[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_id[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_data[64:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_data[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_ready</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1938768352"></a>
<a href="mod1868.html" >atcbmc301_us_resp_ctrl ( parameter RESP_DATA_WIDTH=2,ID_WIDTH=4,BRESP_CHANNEL=1,RESP_INORDER_ONLY=0,OUTSTAND_ID_WIDTH=5,OUTSTANDING_DEPTH=8,ID_MSB=3,OUTSTAND_ID_MSB=4,RESP_DATA_MSB=1 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 60.15</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1868.html#inst_tag_111072_Branch" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_resp</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">978</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
978            if (!aresetn) begin
               <font color = "green">-1-</font>  
979                resp_data <= {RESP_DATA_WIDTH{1'b0}};
           <font color = "green">        ==></font>
980                resp_id <= {ID_WIDTH{1'b0}};
981                resp_valid <= 1'b0;
982            end
983            else if (dec_err_resp_valid && dec_err_resp_ready) begin
                    <font color = "red">-2-</font>  
984                resp_data <= dec_err_resp_data;
           <font color = "red">        ==></font>
985                resp_id <= dec_err_resp_id[ID_MSB:0];
986                resp_valid <= 1'b1;
987            end
988            else if (s2[mst_resp_slave_id] && mst_resp_ready) begin
                    <font color = "green">-3-</font>  
989                resp_data <= s1[mst_resp_slave_id];
           <font color = "green">        ==></font>
990                resp_id <= s0[mst_resp_slave_id];
991                resp_valid <= 1'b1;
992            end
993            else if (resp_ready) begin
                    <font color = "red">-4-</font>  
994                resp_valid <= 1'b0;
           <font color = "green">        ==></font>
995            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="738009171"></a>
<a href="mod1868.html" >atcbmc301_us_resp_ctrl ( parameter RESP_DATA_WIDTH=67,ID_WIDTH=4,BRESP_CHANNEL=0,RESP_INORDER_ONLY=0,OUTSTAND_ID_WIDTH=5,OUTSTANDING_DEPTH=8,ID_MSB=3,OUTSTAND_ID_MSB=4,RESP_DATA_MSB=66 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 71.59</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod1868.html#inst_tag_111073_Branch" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_rd_data</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1003</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">978</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1003               assign s3 = dec_err_resp_valid ? dec_err_resp_data[RESP_DATA_WIDTH - 3] : s1[mst_resp_slave_id][RESP_DATA_WIDTH - 3];
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
978            if (!aresetn) begin
               <font color = "green">-1-</font>  
979                resp_data <= {RESP_DATA_WIDTH{1'b0}};
           <font color = "green">        ==></font>
980                resp_id <= {ID_WIDTH{1'b0}};
981                resp_valid <= 1'b0;
982            end
983            else if (dec_err_resp_valid && dec_err_resp_ready) begin
                    <font color = "red">-2-</font>  
984                resp_data <= dec_err_resp_data;
           <font color = "red">        ==></font>
985                resp_id <= dec_err_resp_id[ID_MSB:0];
986                resp_valid <= 1'b1;
987            end
988            else if (s2[mst_resp_slave_id] && mst_resp_ready) begin
                    <font color = "green">-3-</font>  
989                resp_data <= s1[mst_resp_slave_id];
           <font color = "green">        ==></font>
990                resp_id <= s0[mst_resp_slave_id];
991                resp_valid <= 1'b1;
992            end
993            else if (resp_ready) begin
                    <font color = "green">-4-</font>  
994                resp_valid <= 1'b0;
           <font color = "green">        ==></font>
995            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_111073'>
<a name="inst_tag_111073_Line"></a>
<b>Line Coverage for Instance : <a href="mod1868.html#inst_tag_111073" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_resp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>110</td><td>107</td><td>97.27</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>877</td><td>96</td><td>96</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>978</td><td>14</td><td>11</td><td>78.57</td></tr>
</table>
<pre class="code"><br clear=all>
876                     always @* begin
877        1/1              s2[0] = 1'b0;
878        1/1              s1[0] = {RESP_DATA_WIDTH{1'b0}};
879        1/1              s0[0] = {ID_WIDTH{1'b0}};
880        1/1              s2[1] = slv1_resp_valid &amp; (slv1_resp_id[3:0] == self_id) &amp; slv1_connect;
881        1/1              s1[1] = {RESP_DATA_WIDTH{slv1_connect}} &amp; slv1_resp_data;
882        1/1              s0[1] = {ID_WIDTH{slv1_connect}} &amp; slv1_resp_id[ID_MSB + 4:4];
883        1/1              s2[2] = slv2_resp_valid &amp; (slv2_resp_id[3:0] == self_id) &amp; slv2_connect;
884        1/1              s1[2] = {RESP_DATA_WIDTH{slv2_connect}} &amp; slv2_resp_data;
885        1/1              s0[2] = {ID_WIDTH{slv2_connect}} &amp; slv2_resp_id[ID_MSB + 4:4];
886        1/1              s2[3] = 1'b0;
887        1/1              s1[3] = {RESP_DATA_WIDTH{1'b0}};
888        1/1              s0[3] = {ID_WIDTH{1'b0}};
889        1/1              s2[4] = 1'b0;
890        1/1              s1[4] = {RESP_DATA_WIDTH{1'b0}};
891        1/1              s0[4] = {ID_WIDTH{1'b0}};
892        1/1              s2[5] = 1'b0;
893        1/1              s1[5] = {RESP_DATA_WIDTH{1'b0}};
894        1/1              s0[5] = {ID_WIDTH{1'b0}};
895        1/1              s2[6] = 1'b0;
896        1/1              s1[6] = {RESP_DATA_WIDTH{1'b0}};
897        1/1              s0[6] = {ID_WIDTH{1'b0}};
898        1/1              s2[7] = 1'b0;
899        1/1              s1[7] = {RESP_DATA_WIDTH{1'b0}};
900        1/1              s0[7] = {ID_WIDTH{1'b0}};
901        1/1              s2[8] = 1'b0;
902        1/1              s1[8] = {RESP_DATA_WIDTH{1'b0}};
903        1/1              s0[8] = {ID_WIDTH{1'b0}};
904        1/1              s2[9] = 1'b0;
905        1/1              s1[9] = {RESP_DATA_WIDTH{1'b0}};
906        1/1              s0[9] = {ID_WIDTH{1'b0}};
907        1/1              s2[10] = 1'b0;
908        1/1              s1[10] = {RESP_DATA_WIDTH{1'b0}};
909        1/1              s0[10] = {ID_WIDTH{1'b0}};
910        1/1              s2[11] = 1'b0;
911        1/1              s1[11] = {RESP_DATA_WIDTH{1'b0}};
912        1/1              s0[11] = {ID_WIDTH{1'b0}};
913        1/1              s2[12] = 1'b0;
914        1/1              s1[12] = {RESP_DATA_WIDTH{1'b0}};
915        1/1              s0[12] = {ID_WIDTH{1'b0}};
916        1/1              s2[13] = 1'b0;
917        1/1              s1[13] = {RESP_DATA_WIDTH{1'b0}};
918        1/1              s0[13] = {ID_WIDTH{1'b0}};
919        1/1              s2[14] = 1'b0;
920        1/1              s1[14] = {RESP_DATA_WIDTH{1'b0}};
921        1/1              s0[14] = {ID_WIDTH{1'b0}};
922        1/1              s2[15] = 1'b0;
923        1/1              s1[15] = {RESP_DATA_WIDTH{1'b0}};
924        1/1              s0[15] = {ID_WIDTH{1'b0}};
925        1/1              s2[16] = 1'b0;
926        1/1              s1[16] = {RESP_DATA_WIDTH{1'b0}};
927        1/1              s0[16] = {ID_WIDTH{1'b0}};
928        1/1              s2[17] = 1'b0;
929        1/1              s1[17] = {RESP_DATA_WIDTH{1'b0}};
930        1/1              s0[17] = {ID_WIDTH{1'b0}};
931        1/1              s2[18] = 1'b0;
932        1/1              s1[18] = {RESP_DATA_WIDTH{1'b0}};
933        1/1              s0[18] = {ID_WIDTH{1'b0}};
934        1/1              s2[19] = 1'b0;
935        1/1              s1[19] = {RESP_DATA_WIDTH{1'b0}};
936        1/1              s0[19] = {ID_WIDTH{1'b0}};
937        1/1              s2[20] = 1'b0;
938        1/1              s1[20] = {RESP_DATA_WIDTH{1'b0}};
939        1/1              s0[20] = {ID_WIDTH{1'b0}};
940        1/1              s2[21] = 1'b0;
941        1/1              s1[21] = {RESP_DATA_WIDTH{1'b0}};
942        1/1              s0[21] = {ID_WIDTH{1'b0}};
943        1/1              s2[22] = 1'b0;
944        1/1              s1[22] = {RESP_DATA_WIDTH{1'b0}};
945        1/1              s0[22] = {ID_WIDTH{1'b0}};
946        1/1              s2[23] = 1'b0;
947        1/1              s1[23] = {RESP_DATA_WIDTH{1'b0}};
948        1/1              s0[23] = {ID_WIDTH{1'b0}};
949        1/1              s2[24] = 1'b0;
950        1/1              s1[24] = {RESP_DATA_WIDTH{1'b0}};
951        1/1              s0[24] = {ID_WIDTH{1'b0}};
952        1/1              s2[25] = 1'b0;
953        1/1              s1[25] = {RESP_DATA_WIDTH{1'b0}};
954        1/1              s0[25] = {ID_WIDTH{1'b0}};
955        1/1              s2[26] = 1'b0;
956        1/1              s1[26] = {RESP_DATA_WIDTH{1'b0}};
957        1/1              s0[26] = {ID_WIDTH{1'b0}};
958        1/1              s2[27] = 1'b0;
959        1/1              s1[27] = {RESP_DATA_WIDTH{1'b0}};
960        1/1              s0[27] = {ID_WIDTH{1'b0}};
961        1/1              s2[28] = 1'b0;
962        1/1              s1[28] = {RESP_DATA_WIDTH{1'b0}};
963        1/1              s0[28] = {ID_WIDTH{1'b0}};
964        1/1              s2[29] = 1'b0;
965        1/1              s1[29] = {RESP_DATA_WIDTH{1'b0}};
966        1/1              s0[29] = {ID_WIDTH{1'b0}};
967        1/1              s2[30] = 1'b0;
968        1/1              s1[30] = {RESP_DATA_WIDTH{1'b0}};
969        1/1              s0[30] = {ID_WIDTH{1'b0}};
970        1/1              s2[31] = 1'b0;
971        1/1              s1[31] = {RESP_DATA_WIDTH{1'b0}};
972        1/1              s0[31] = {ID_WIDTH{1'b0}};
973                     end
974                     
975                     assign mst_resp_ready = ~(resp_valid &amp; ~resp_ready) &amp; ~outstanding_idle;
976                     assign dec_err_resp_ready = ~(resp_valid &amp; ~resp_ready) &amp; outstanding_idle;
977                     always @(posedge aclk or negedge aresetn) begin
978        1/1              if (!aresetn) begin
979        1/1                  resp_data &lt;= {RESP_DATA_WIDTH{1'b0}};
980        1/1                  resp_id &lt;= {ID_WIDTH{1'b0}};
981        1/1                  resp_valid &lt;= 1'b0;
982                         end
983        1/1              else if (dec_err_resp_valid &amp;&amp; dec_err_resp_ready) begin
984        <font color = "red">0/1     ==>          resp_data &lt;= dec_err_resp_data;</font>
985        <font color = "red">0/1     ==>          resp_id &lt;= dec_err_resp_id[ID_MSB:0];</font>
986        <font color = "red">0/1     ==>          resp_valid &lt;= 1'b1;</font>
987                         end
988        1/1              else if (s2[mst_resp_slave_id] &amp;&amp; mst_resp_ready) begin
989        1/1                  resp_data &lt;= s1[mst_resp_slave_id];
990        1/1                  resp_id &lt;= s0[mst_resp_slave_id];
991        1/1                  resp_valid &lt;= 1'b1;
992                         end
993        1/1              else if (resp_ready) begin
994        1/1                  resp_valid &lt;= 1'b0;
995                         end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_111073_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1868.html#inst_tag_111073" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_resp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       983
 EXPRESSION (dec_err_resp_valid &amp;&amp; dec_err_resp_ready)
             ---------1--------    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       988
 EXPRESSION (s2[mst_resp_slave_id] &amp;&amp; mst_resp_ready)
             ----------1----------    -------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_111073_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1868.html#inst_tag_111073" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_resp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">25</td>
<td class="rt">9</td>
<td class="rt">36.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">120</td>
<td class="rt">40</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">60</td>
<td class="rt">23</td>
<td class="rt">38.33 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">60</td>
<td class="rt">17</td>
<td class="rt">28.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">25</td>
<td class="rt">9</td>
<td class="rt">36.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">120</td>
<td class="rt">40</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">60</td>
<td class="rt">23</td>
<td class="rt">38.33 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">60</td>
<td class="rt">17</td>
<td class="rt">28.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>self_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_resp_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_resp_id[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_resp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_data[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_data[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_id[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_id[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_id[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst_resp_slave_id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_resp_slave_id[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_resp_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dec_err_resp_id[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_id[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_id[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_id[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>outstanding_id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>outstanding_id[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>outstanding_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>outstanding_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>outstanding_idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_id[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_id[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_id[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_111073_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1868.html#inst_tag_111073" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_wr_resp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">978</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
978            if (!aresetn) begin
               <font color = "green">-1-</font>  
979                resp_data <= {RESP_DATA_WIDTH{1'b0}};
           <font color = "green">        ==></font>
980                resp_id <= {ID_WIDTH{1'b0}};
981                resp_valid <= 1'b0;
982            end
983            else if (dec_err_resp_valid && dec_err_resp_ready) begin
                    <font color = "red">-2-</font>  
984                resp_data <= dec_err_resp_data;
           <font color = "red">        ==></font>
985                resp_id <= dec_err_resp_id[ID_MSB:0];
986                resp_valid <= 1'b1;
987            end
988            else if (s2[mst_resp_slave_id] && mst_resp_ready) begin
                    <font color = "green">-3-</font>  
989                resp_data <= s1[mst_resp_slave_id];
           <font color = "green">        ==></font>
990                resp_id <= s0[mst_resp_slave_id];
991                resp_valid <= 1'b1;
992            end
993            else if (resp_ready) begin
                    <font color = "red">-4-</font>  
994                resp_valid <= 1'b0;
           <font color = "green">        ==></font>
995            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_111074'>
<a name="inst_tag_111074_Line"></a>
<b>Line Coverage for Instance : <a href="mod1868.html#inst_tag_111074" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_rd_data</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>110</td><td>107</td><td>97.27</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>877</td><td>96</td><td>96</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>978</td><td>14</td><td>11</td><td>78.57</td></tr>
</table>
<pre class="code"><br clear=all>
876                     always @* begin
877        1/1              s2[0] = 1'b0;
878        1/1              s1[0] = {RESP_DATA_WIDTH{1'b0}};
879        1/1              s0[0] = {ID_WIDTH{1'b0}};
880        1/1              s2[1] = slv1_resp_valid &amp; (slv1_resp_id[3:0] == self_id) &amp; slv1_connect;
881        1/1              s1[1] = {RESP_DATA_WIDTH{slv1_connect}} &amp; slv1_resp_data;
882        1/1              s0[1] = {ID_WIDTH{slv1_connect}} &amp; slv1_resp_id[ID_MSB + 4:4];
883        1/1              s2[2] = slv2_resp_valid &amp; (slv2_resp_id[3:0] == self_id) &amp; slv2_connect;
884        1/1              s1[2] = {RESP_DATA_WIDTH{slv2_connect}} &amp; slv2_resp_data;
885        1/1              s0[2] = {ID_WIDTH{slv2_connect}} &amp; slv2_resp_id[ID_MSB + 4:4];
886        1/1              s2[3] = 1'b0;
887        1/1              s1[3] = {RESP_DATA_WIDTH{1'b0}};
888        1/1              s0[3] = {ID_WIDTH{1'b0}};
889        1/1              s2[4] = 1'b0;
890        1/1              s1[4] = {RESP_DATA_WIDTH{1'b0}};
891        1/1              s0[4] = {ID_WIDTH{1'b0}};
892        1/1              s2[5] = 1'b0;
893        1/1              s1[5] = {RESP_DATA_WIDTH{1'b0}};
894        1/1              s0[5] = {ID_WIDTH{1'b0}};
895        1/1              s2[6] = 1'b0;
896        1/1              s1[6] = {RESP_DATA_WIDTH{1'b0}};
897        1/1              s0[6] = {ID_WIDTH{1'b0}};
898        1/1              s2[7] = 1'b0;
899        1/1              s1[7] = {RESP_DATA_WIDTH{1'b0}};
900        1/1              s0[7] = {ID_WIDTH{1'b0}};
901        1/1              s2[8] = 1'b0;
902        1/1              s1[8] = {RESP_DATA_WIDTH{1'b0}};
903        1/1              s0[8] = {ID_WIDTH{1'b0}};
904        1/1              s2[9] = 1'b0;
905        1/1              s1[9] = {RESP_DATA_WIDTH{1'b0}};
906        1/1              s0[9] = {ID_WIDTH{1'b0}};
907        1/1              s2[10] = 1'b0;
908        1/1              s1[10] = {RESP_DATA_WIDTH{1'b0}};
909        1/1              s0[10] = {ID_WIDTH{1'b0}};
910        1/1              s2[11] = 1'b0;
911        1/1              s1[11] = {RESP_DATA_WIDTH{1'b0}};
912        1/1              s0[11] = {ID_WIDTH{1'b0}};
913        1/1              s2[12] = 1'b0;
914        1/1              s1[12] = {RESP_DATA_WIDTH{1'b0}};
915        1/1              s0[12] = {ID_WIDTH{1'b0}};
916        1/1              s2[13] = 1'b0;
917        1/1              s1[13] = {RESP_DATA_WIDTH{1'b0}};
918        1/1              s0[13] = {ID_WIDTH{1'b0}};
919        1/1              s2[14] = 1'b0;
920        1/1              s1[14] = {RESP_DATA_WIDTH{1'b0}};
921        1/1              s0[14] = {ID_WIDTH{1'b0}};
922        1/1              s2[15] = 1'b0;
923        1/1              s1[15] = {RESP_DATA_WIDTH{1'b0}};
924        1/1              s0[15] = {ID_WIDTH{1'b0}};
925        1/1              s2[16] = 1'b0;
926        1/1              s1[16] = {RESP_DATA_WIDTH{1'b0}};
927        1/1              s0[16] = {ID_WIDTH{1'b0}};
928        1/1              s2[17] = 1'b0;
929        1/1              s1[17] = {RESP_DATA_WIDTH{1'b0}};
930        1/1              s0[17] = {ID_WIDTH{1'b0}};
931        1/1              s2[18] = 1'b0;
932        1/1              s1[18] = {RESP_DATA_WIDTH{1'b0}};
933        1/1              s0[18] = {ID_WIDTH{1'b0}};
934        1/1              s2[19] = 1'b0;
935        1/1              s1[19] = {RESP_DATA_WIDTH{1'b0}};
936        1/1              s0[19] = {ID_WIDTH{1'b0}};
937        1/1              s2[20] = 1'b0;
938        1/1              s1[20] = {RESP_DATA_WIDTH{1'b0}};
939        1/1              s0[20] = {ID_WIDTH{1'b0}};
940        1/1              s2[21] = 1'b0;
941        1/1              s1[21] = {RESP_DATA_WIDTH{1'b0}};
942        1/1              s0[21] = {ID_WIDTH{1'b0}};
943        1/1              s2[22] = 1'b0;
944        1/1              s1[22] = {RESP_DATA_WIDTH{1'b0}};
945        1/1              s0[22] = {ID_WIDTH{1'b0}};
946        1/1              s2[23] = 1'b0;
947        1/1              s1[23] = {RESP_DATA_WIDTH{1'b0}};
948        1/1              s0[23] = {ID_WIDTH{1'b0}};
949        1/1              s2[24] = 1'b0;
950        1/1              s1[24] = {RESP_DATA_WIDTH{1'b0}};
951        1/1              s0[24] = {ID_WIDTH{1'b0}};
952        1/1              s2[25] = 1'b0;
953        1/1              s1[25] = {RESP_DATA_WIDTH{1'b0}};
954        1/1              s0[25] = {ID_WIDTH{1'b0}};
955        1/1              s2[26] = 1'b0;
956        1/1              s1[26] = {RESP_DATA_WIDTH{1'b0}};
957        1/1              s0[26] = {ID_WIDTH{1'b0}};
958        1/1              s2[27] = 1'b0;
959        1/1              s1[27] = {RESP_DATA_WIDTH{1'b0}};
960        1/1              s0[27] = {ID_WIDTH{1'b0}};
961        1/1              s2[28] = 1'b0;
962        1/1              s1[28] = {RESP_DATA_WIDTH{1'b0}};
963        1/1              s0[28] = {ID_WIDTH{1'b0}};
964        1/1              s2[29] = 1'b0;
965        1/1              s1[29] = {RESP_DATA_WIDTH{1'b0}};
966        1/1              s0[29] = {ID_WIDTH{1'b0}};
967        1/1              s2[30] = 1'b0;
968        1/1              s1[30] = {RESP_DATA_WIDTH{1'b0}};
969        1/1              s0[30] = {ID_WIDTH{1'b0}};
970        1/1              s2[31] = 1'b0;
971        1/1              s1[31] = {RESP_DATA_WIDTH{1'b0}};
972        1/1              s0[31] = {ID_WIDTH{1'b0}};
973                     end
974                     
975                     assign mst_resp_ready = ~(resp_valid &amp; ~resp_ready) &amp; ~outstanding_idle;
976                     assign dec_err_resp_ready = ~(resp_valid &amp; ~resp_ready) &amp; outstanding_idle;
977                     always @(posedge aclk or negedge aresetn) begin
978        1/1              if (!aresetn) begin
979        1/1                  resp_data &lt;= {RESP_DATA_WIDTH{1'b0}};
980        1/1                  resp_id &lt;= {ID_WIDTH{1'b0}};
981        1/1                  resp_valid &lt;= 1'b0;
982                         end
983        1/1              else if (dec_err_resp_valid &amp;&amp; dec_err_resp_ready) begin
984        <font color = "red">0/1     ==>          resp_data &lt;= dec_err_resp_data;</font>
985        <font color = "red">0/1     ==>          resp_id &lt;= dec_err_resp_id[ID_MSB:0];</font>
986        <font color = "red">0/1     ==>          resp_valid &lt;= 1'b1;</font>
987                         end
988        1/1              else if (s2[mst_resp_slave_id] &amp;&amp; mst_resp_ready) begin
989        1/1                  resp_data &lt;= s1[mst_resp_slave_id];
990        1/1                  resp_id &lt;= s0[mst_resp_slave_id];
991        1/1                  resp_valid &lt;= 1'b1;
992                         end
993        1/1              else if (resp_ready) begin
994        1/1                  resp_valid &lt;= 1'b0;
995                         end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_111074_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1868.html#inst_tag_111074" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_rd_data</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       983
 EXPRESSION (dec_err_resp_valid &amp;&amp; dec_err_resp_ready)
             ---------1--------    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       988
 EXPRESSION (s2[mst_resp_slave_id] &amp;&amp; mst_resp_ready)
             ----------1----------    -------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1003
 EXPRESSION (dec_err_resp_valid ? dec_err_resp_data[(RESP_DATA_WIDTH - 3)] : s1[mst_resp_slave_id][(RESP_DATA_WIDTH - 3)])
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_111074_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1868.html#inst_tag_111074" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_rd_data</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">25</td>
<td class="rt">9</td>
<td class="rt">36.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">640</td>
<td class="rt">433</td>
<td class="rt">67.66 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">320</td>
<td class="rt">216</td>
<td class="rt">67.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">320</td>
<td class="rt">217</td>
<td class="rt">67.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">25</td>
<td class="rt">9</td>
<td class="rt">36.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">640</td>
<td class="rt">433</td>
<td class="rt">67.66 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">320</td>
<td class="rt">216</td>
<td class="rt">67.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">320</td>
<td class="rt">217</td>
<td class="rt">67.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>self_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_resp_data[30:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_resp_data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_resp_data[62:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_resp_data[66:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_resp_id[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_resp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_data[64:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_data[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_id[7:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_resp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst_resp_slave_id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_resp_slave_id[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_resp_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dec_err_resp_id[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_id[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_id[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_data[64]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_data[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_resp_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>outstanding_id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>outstanding_id[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>outstanding_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>outstanding_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>outstanding_idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_id[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_id[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_id[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_data[64:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_data[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_ready</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_111074_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1868.html#inst_tag_111074" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_rd_data</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1003</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">978</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1003               assign s3 = dec_err_resp_valid ? dec_err_resp_data[RESP_DATA_WIDTH - 3] : s1[mst_resp_slave_id][RESP_DATA_WIDTH - 3];
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
978            if (!aresetn) begin
               <font color = "green">-1-</font>  
979                resp_data <= {RESP_DATA_WIDTH{1'b0}};
           <font color = "green">        ==></font>
980                resp_id <= {ID_WIDTH{1'b0}};
981                resp_valid <= 1'b0;
982            end
983            else if (dec_err_resp_valid && dec_err_resp_ready) begin
                    <font color = "red">-2-</font>  
984                resp_data <= dec_err_resp_data;
           <font color = "red">        ==></font>
985                resp_id <= dec_err_resp_id[ID_MSB:0];
986                resp_valid <= 1'b1;
987            end
988            else if (s2[mst_resp_slave_id] && mst_resp_ready) begin
                    <font color = "green">-3-</font>  
989                resp_data <= s1[mst_resp_slave_id];
           <font color = "green">        ==></font>
990                resp_id <= s0[mst_resp_slave_id];
991                resp_valid <= 1'b1;
992            end
993            else if (resp_ready) begin
                    <font color = "green">-4-</font>  
994                resp_valid <= 1'b0;
           <font color = "green">        ==></font>
995            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_111073">
    <li>
      <a href="#inst_tag_111073_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_111073_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_111073_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_111073_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_111074">
    <li>
      <a href="#inst_tag_111074_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_111074_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_111074_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_111074_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_atcbmc301_us_resp_ctrl">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
