Verilog Code for Viterbi Decoder with constraint length = 3
Top block: Viterbi.v (will upload later)
Sub-block:
1. BMC
2. PMC: ACS and Metric Memory
3. Traceback Unit (will upload later)

This is used to test the Viterbi Decoder with constraint length = 7
