Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat May 25 11:31:39 2024
| Host         : mecha-1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calculator_control_sets_placed.rpt
| Design       : calculator
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    83 |
|    Minimum number of control sets                        |    83 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   113 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    83 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |    65 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             555 |          208 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              15 |            5 |
| Yes          | No                    | No                     |              45 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             520 |          163 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |            Enable Signal            |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+-------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  transmitter/tr/tcBit_reg_i_1_n_0 |                                     | transmitter/toOout/FSM_sequential_cs_reg[2]_1 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                    | path/E[0]                           |                                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                    | toNum/intData[13]_i_2_n_0           |                                               |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                    | toNum/intData[13]_i_2_n_0           | toNum/intData[13]                             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                    | transmitter/tr/baudCtr_reg[13]_0[0] | transmitter/toOout/SR[0]                      |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                    | toNum/intReg[55][7]_i_2_n_0         | toNum/intReg[55][7]_i_1_n_0                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                    | toNum/intReg[4][7]_i_2_n_0          | toNum/intReg[4][7]_i_1_n_0                    |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[23][7]_i_2_n_0         | toNum/intReg[23][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[43][7]_i_2_n_0         | toNum/intReg[43][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[57][7]_i_2_n_0         | toNum/intReg[57][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[53][7]_i_2_n_0         | toNum/intReg[53][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[52][7]_i_2_n_0         | toNum/intReg[52][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[56][7]_i_2_n_0         | toNum/intReg[56][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[54][7]_i_2_n_0         | toNum/intReg[54][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[51][7]_i_2_n_0         | toNum/intReg[51][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[58][7]_i_2_n_0         | toNum/intReg[58][7]_i_1_n_0                   |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                    | toNum/intReg[59][7]_i_2_n_0         | toNum/intReg[59][7]_i_1_n_0                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                    | toNum/intReg[7][7]_i_2_n_0          | toNum/intReg[7][7]_i_1_n_0                    |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[63][7]_i_2_n_0         | toNum/intReg[63][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[60][7]_i_2_n_0         | toNum/intReg[60][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[64][7]_i_2_n_0         | toNum/intReg[64][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[61][7]_i_2_n_0         | toNum/intReg[61][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[6][7]_i_2_n_0          | toNum/intReg[6][7]_i_1_n_0                    |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                    | toNum/intReg[8][7]_i_2_n_0          | toNum/intReg[8][7]_i_1_n_0                    |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[5][7]_i_2_n_0          | toNum/intReg[5][7]_i_1_n_0                    |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[9][7]_i_2_n_0          | toNum/intReg[9][7]_i_1_n_0                    |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[12][7]_i_2_n_0         | toNum/intReg[12][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[11][7]_i_2_n_0         | toNum/intReg[11][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[14][7]_i_2_n_0         | toNum/intReg[14][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[0][7]_i_2_n_0          | toNum/intReg[0][7]_i_1_n_0                    |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[10][7]_i_2_n_0         | toNum/intReg[10][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[13][7]_i_2_n_0         | toNum/intReg[13][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[15][7]_i_2_n_0         | toNum/intReg[15][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[20][7]_i_2_n_0         | toNum/intReg[20][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[21][7]_i_2_n_0         | toNum/intReg[21][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[19][7]_i_2_n_0         | toNum/intReg[19][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[18][7]_i_2_n_0         | toNum/intReg[18][7]_i_1_n_0                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                    | toNum/intReg[17][7]_i_2_n_0         | toNum/intReg[17][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[1][7]_i_2_n_0          | toNum/intReg[1][7]_i_1_n_0                    |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[16][7]_i_2_n_0         | toNum/intReg[16][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[29][7]_i_2_n_0         | toNum/intReg[29][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[62][7]_i_2_n_0         | toNum/intReg[62][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[26][7]_i_2_n_0         | toNum/intReg[26][7]_i_1_n_0                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                    | toNum/intReg[24][7]_i_2_n_0         | toNum/intReg[24][7]_i_1_n_0                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                    | toNum/intReg[25][7]_i_2_n_0         | toNum/intReg[25][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[28][7]_i_2_n_0         | toNum/intReg[28][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[22][7]_i_2_n_0         | toNum/intReg[22][7]_i_1_n_0                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                    | toNum/intReg[27][7]_i_2_n_0         | toNum/intReg[27][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[34][7]_i_2_n_0         | toNum/intReg[34][7]_i_1_n_0                   |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                    | toNum/intReg[35][7]_i_2_n_0         | toNum/intReg[35][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[37][7]_i_2_n_0         | toNum/intReg[37][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[31][7]_i_2_n_0         | toNum/intReg[31][7]_i_1_n_0                   |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                    | toNum/intReg[36][7]_i_2_n_0         | toNum/intReg[36][7]_i_1_n_0                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                    | toNum/intReg[2][7]_i_2_n_0          | toNum/intReg[2][7]_i_1_n_0                    |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                    | toNum/intReg[30][7]_i_2_n_0         | toNum/intReg[30][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[32][7]_i_2_n_0         | toNum/intReg[32][7]_i_1_n_0                   |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                    | toNum/intReg[33][7]_i_2_n_0         | toNum/intReg[33][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[41][7]_i_2_n_0         | toNum/intReg[41][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[45][7]_i_2_n_0         | toNum/intReg[45][7]_i_1_n_0                   |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                    | toNum/intReg[48][7]_i_2_n_0         | toNum/intReg[48][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[3][7]_i_2_n_0          | toNum/intReg[3][7]_i_1_n_0                    |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[42][7]_i_2_n_0         | toNum/intReg[42][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[44][7]_i_2_n_0         | toNum/intReg[44][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[40][7]_i_2_n_0         | toNum/intReg[40][7]_i_1_n_0                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                    | toNum/intReg[39][7]_i_2_n_0         | toNum/intReg[39][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[46][7]_i_2_n_0         | toNum/intReg[46][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[38][7]_i_2_n_0         | toNum/intReg[38][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[47][7]_i_2_n_0         | toNum/intReg[47][7]_i_1_n_0                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                    | toNum/intReg[50][7]_i_2_n_0         | toNum/intReg[50][7]_i_1_n_0                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | toNum/intReg[49][7]_i_2_n_0         | toNum/intReg[49][7]_i_1_n_0                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                    | transmitter/toOout/read             |                                               |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                    | transmitter/toOout/read             | transmitter/toOout/addr[7]_i_1_n_0            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                    | transmitter/toOout/E[0]             |                                               |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                    | toAns/FSM_onehot_cs[8]_i_1_n_0      |                                               |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                    | toNum/intAddr[7]_i_1_n_0            |                                               |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                    |                                     | transmitter/toOout/E[0]                       |                4 |             14 |         3.50 |
|  controller/E[0]                  |                                     |                                               |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                    | controller/CEA2                     | controller/FSM_onehot_cs_reg[0]_1             |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                    | controller/p_0_in                   | controller/FSM_onehot_cs_reg[0]_0             |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                    | path/intAns                         | controller/SR[0]                              |                4 |             16 |         4.00 |
|  controller/ns__0                 |                                     |                                               |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG                    |                                     |                                               |               33 |             57 |         1.73 |
|  reg[64]__0                       |                                     |                                               |              159 |            464 |         2.92 |
+-----------------------------------+-------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


