===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 20.8298 seconds

  ----Wall Time----  ----Name----
    3.4292 ( 16.5%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    2.8915 ( 13.9%)    Parse modules
    0.5071 (  2.4%)    Verify circuit
   16.2427 ( 78.0%)  'firrtl.circuit' Pipeline
    0.4904 (  2.4%)    LowerFIRRTLAnnotations
    1.6356 (  7.9%)    'firrtl.module' Pipeline
    0.5644 (  2.7%)      DropName
    1.0711 (  5.1%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0681 (  0.3%)    'firrtl.module' Pipeline
    0.0681 (  0.3%)      LowerCHIRRTLPass
    0.0970 (  0.5%)    InferWidths
    0.4736 (  2.3%)    MemToRegOfVec
    0.6578 (  3.2%)    InferResets
    0.0474 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0721 (  0.3%)    WireDFT
    0.6064 (  2.9%)    LowerFIRRTLTypes
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.6216 (  3.0%)    'firrtl.module' Pipeline
    0.6002 (  2.9%)      ExpandWhens
    0.0214 (  0.1%)      SFCCompat
    0.3584 (  1.7%)    CheckCombCycles
    0.0472 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.9549 ( 23.8%)    'firrtl.module' Pipeline
    4.6747 ( 22.4%)      Canonicalizer
    0.2802 (  1.3%)      InferReadWrite
    0.1097 (  0.5%)    PrefixModules
    0.0473 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.4203 (  2.0%)    Inliner
    0.8829 (  4.2%)    IMConstProp
    0.0460 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0446 (  0.2%)    AddSeqMemPorts
    0.0445 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3090 (  1.5%)    CreateSiFiveMetadata
    0.0269 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    BlackBoxReader
    3.5939 ( 17.3%)    'firrtl.module' Pipeline
    0.2380 (  1.1%)      DropName
    3.3559 ( 16.1%)      Canonicalizer
    0.3445 (  1.7%)    IMDeadCodeElim
    0.0462 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.4604 (  2.2%)  LowerFIRRTLToHW
    0.0099 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0000 (  0.0%)  HWMemSimImpl
    0.3335 (  1.6%)  'hw.module' Pipeline
    0.0975 (  0.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1556 (  0.7%)    Canonicalizer
    0.0755 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.0048 (  0.0%)    HWCleanup
    0.0404 (  0.2%)  'hw.module' Pipeline
    0.0024 (  0.0%)    HWLegalizeModules
    0.0380 (  0.2%)    PrettifyVerilog
    0.0325 (  0.2%)  StripDebugInfoWithPred
    0.2804 (  1.3%)  ExportVerilog
    0.0022 (  0.0%)  Rest
   20.8298 (100.0%)  Total

{
  totalTime: 20.851,
  maxMemory: 569802752
}
