Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\hiemenzpe\Documents\GitHub\Digital-System-Design-Projects\Final\accel_sketch.qsys --block-symbol-file --output-directory=C:\Users\hiemenzpe\Documents\GitHub\Digital-System-Design-Projects\Final --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Final/accel_sketch.qsys
Progress: Reading input file
Progress: Adding PIO_HEX [altera_avalon_pio 18.0]
Progress: Parameterizing module PIO_HEX
Progress: Adding PIO_PUSH [altera_avalon_pio 18.0]
Progress: Parameterizing module PIO_PUSH
Progress: Adding PIO_SW [altera_avalon_pio 18.0]
Progress: Parameterizing module PIO_SW
Progress: Adding accelerometer_spi_0 [altera_up_avalon_accelerometer_spi 18.0]
Progress: Parameterizing module accelerometer_spi_0
Progress: Adding altpll_0 [altpll 18.0]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.0]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.0]
Progress: Parameterizing module timer_0
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_pixel_buffer_dma_0 [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module video_pixel_buffer_dma_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_scaler_0 [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module video_scaler_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: accel_sketch.PIO_PUSH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: accel_sketch.PIO_SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: accel_sketch.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: accel_sketch.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: accel_sketch.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: accel_sketch.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: accel_sketch.video_rgb_resampler_0: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: accel_sketch.video_scaler_0: Change in Resolution: 320 x 240 -> 640 x 480
Info: accel_sketch.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 4 (bits) per color plane
Info: accel_sketch.video_scaler_0.avalon_scaler_source/video_dual_clock_buffer_0.avalon_dc_buffer_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\hiemenzpe\Documents\GitHub\Digital-System-Design-Projects\Final\accel_sketch.qsys --synthesis=VHDL --output-directory=C:\Users\hiemenzpe\Documents\GitHub\Digital-System-Design-Projects\Final\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Final/accel_sketch.qsys
Progress: Reading input file
Progress: Adding PIO_HEX [altera_avalon_pio 18.0]
Progress: Parameterizing module PIO_HEX
Progress: Adding PIO_PUSH [altera_avalon_pio 18.0]
Progress: Parameterizing module PIO_PUSH
Progress: Adding PIO_SW [altera_avalon_pio 18.0]
Progress: Parameterizing module PIO_SW
Progress: Adding accelerometer_spi_0 [altera_up_avalon_accelerometer_spi 18.0]
Progress: Parameterizing module accelerometer_spi_0
Progress: Adding altpll_0 [altpll 18.0]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.0]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.0]
Progress: Parameterizing module timer_0
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_pixel_buffer_dma_0 [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module video_pixel_buffer_dma_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_scaler_0 [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module video_scaler_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: accel_sketch.PIO_PUSH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: accel_sketch.PIO_SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: accel_sketch.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: accel_sketch.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: accel_sketch.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: accel_sketch.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: accel_sketch.video_rgb_resampler_0: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: accel_sketch.video_scaler_0: Change in Resolution: 320 x 240 -> 640 x 480
Info: accel_sketch.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 4 (bits) per color plane
Info: accel_sketch.video_scaler_0.avalon_scaler_source/video_dual_clock_buffer_0.avalon_dc_buffer_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: accel_sketch: Generating accel_sketch "accel_sketch" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_001.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux_001.sink8
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: PIO_HEX: Starting RTL generation for module 'accel_sketch_PIO_HEX'
Info: PIO_HEX:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=accel_sketch_PIO_HEX --dir=C:/Users/HIEMEN~1/AppData/Local/Temp/alt7842_1782530926897184344.dir/0002_PIO_HEX_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/HIEMEN~1/AppData/Local/Temp/alt7842_1782530926897184344.dir/0002_PIO_HEX_gen//accel_sketch_PIO_HEX_component_configuration.pl  --do_build_sim=0  ]
Info: PIO_HEX: Done RTL generation for module 'accel_sketch_PIO_HEX'
Info: PIO_HEX: "accel_sketch" instantiated altera_avalon_pio "PIO_HEX"
Info: PIO_PUSH: Starting RTL generation for module 'accel_sketch_PIO_PUSH'
Info: PIO_PUSH:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=accel_sketch_PIO_PUSH --dir=C:/Users/HIEMEN~1/AppData/Local/Temp/alt7842_1782530926897184344.dir/0003_PIO_PUSH_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/HIEMEN~1/AppData/Local/Temp/alt7842_1782530926897184344.dir/0003_PIO_PUSH_gen//accel_sketch_PIO_PUSH_component_configuration.pl  --do_build_sim=0  ]
Info: PIO_PUSH: Done RTL generation for module 'accel_sketch_PIO_PUSH'
Info: PIO_PUSH: "accel_sketch" instantiated altera_avalon_pio "PIO_PUSH"
Info: PIO_SW: Starting RTL generation for module 'accel_sketch_PIO_SW'
Info: PIO_SW:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=accel_sketch_PIO_SW --dir=C:/Users/HIEMEN~1/AppData/Local/Temp/alt7842_1782530926897184344.dir/0004_PIO_SW_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/HIEMEN~1/AppData/Local/Temp/alt7842_1782530926897184344.dir/0004_PIO_SW_gen//accel_sketch_PIO_SW_component_configuration.pl  --do_build_sim=0  ]
Info: PIO_SW: Done RTL generation for module 'accel_sketch_PIO_SW'
Info: PIO_SW: "accel_sketch" instantiated altera_avalon_pio "PIO_SW"
Info: accelerometer_spi_0: Starting Generation of the Accelerometer Controller in SPI mode
Info: accelerometer_spi_0: "accel_sketch" instantiated altera_up_avalon_accelerometer_spi "accelerometer_spi_0"
Info: altpll_0: "accel_sketch" instantiated altpll "altpll_0"
Info: jtag_uart_0: Starting RTL generation for module 'accel_sketch_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=accel_sketch_jtag_uart_0 --dir=C:/Users/HIEMEN~1/AppData/Local/Temp/alt7842_1782530926897184344.dir/0008_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/HIEMEN~1/AppData/Local/Temp/alt7842_1782530926897184344.dir/0008_jtag_uart_0_gen//accel_sketch_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'accel_sketch_jtag_uart_0'
Info: jtag_uart_0: "accel_sketch" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: new_sdram_controller_0: Starting RTL generation for module 'accel_sketch_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=accel_sketch_new_sdram_controller_0 --dir=C:/Users/HIEMEN~1/AppData/Local/Temp/alt7842_1782530926897184344.dir/0009_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/HIEMEN~1/AppData/Local/Temp/alt7842_1782530926897184344.dir/0009_new_sdram_controller_0_gen//accel_sketch_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'accel_sketch_new_sdram_controller_0'
Info: new_sdram_controller_0: "accel_sketch" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: nios2_gen2_0: "accel_sketch" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'accel_sketch_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=accel_sketch_onchip_memory2_0 --dir=C:/Users/HIEMEN~1/AppData/Local/Temp/alt7842_1782530926897184344.dir/0010_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/HIEMEN~1/AppData/Local/Temp/alt7842_1782530926897184344.dir/0010_onchip_memory2_0_gen//accel_sketch_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'accel_sketch_onchip_memory2_0'
Info: onchip_memory2_0: "accel_sketch" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sysid_qsys_0: "accel_sketch" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'accel_sketch_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=accel_sketch_timer_0 --dir=C:/Users/HIEMEN~1/AppData/Local/Temp/alt7842_1782530926897184344.dir/0012_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/HIEMEN~1/AppData/Local/Temp/alt7842_1782530926897184344.dir/0012_timer_0_gen//accel_sketch_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'accel_sketch_timer_0'
Info: timer_0: "accel_sketch" instantiated altera_avalon_timer "timer_0"
Info: video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer
Info: video_dual_clock_buffer_0: "accel_sketch" instantiated altera_up_avalon_video_dual_clock_buffer "video_dual_clock_buffer_0"
Info: video_pixel_buffer_dma_0: Starting Generation of VGA Pixel Buffer
Info: video_pixel_buffer_dma_0: "accel_sketch" instantiated altera_up_avalon_video_pixel_buffer_dma "video_pixel_buffer_dma_0"
Info: video_rgb_resampler_0: Starting Generation of Video RGB Resampler
Info: video_rgb_resampler_0: "accel_sketch" instantiated altera_up_avalon_video_rgb_resampler "video_rgb_resampler_0"
Info: video_scaler_0: Starting Generation of Video Scaler
Info: video_scaler_0: "accel_sketch" instantiated altera_up_avalon_video_scaler "video_scaler_0"
Info: video_vga_controller_0: Starting Generation of VGA Controller
Info: video_vga_controller_0: "accel_sketch" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "accel_sketch" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "accel_sketch" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "accel_sketch" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "accel_sketch" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'accel_sketch_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=accel_sketch_nios2_gen2_0_cpu --dir=C:/Users/HIEMEN~1/AppData/Local/Temp/alt7842_1782530926897184344.dir/0020_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/HIEMEN~1/AppData/Local/Temp/alt7842_1782530926897184344.dir/0020_cpu_gen//accel_sketch_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.11.07 12:08:39 (*) Starting Nios II generation
Info: cpu: # 2018.11.07 12:08:39 (*)   Checking for plaintext license.
Info: cpu: # 2018.11.07 12:08:39 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/
Info: cpu: # 2018.11.07 12:08:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.11.07 12:08:39 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.11.07 12:08:39 (*)   Plaintext license not found.
Info: cpu: # 2018.11.07 12:08:39 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.11.07 12:08:40 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/
Info: cpu: # 2018.11.07 12:08:40 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.11.07 12:08:40 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.11.07 12:08:40 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2018.11.07 12:08:40 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.11.07 12:08:40 (*)   Creating all objects for CPU
Info: cpu: # 2018.11.07 12:08:40 (*)     Testbench
Info: cpu: # 2018.11.07 12:08:40 (*)     Instruction decoding
Info: cpu: # 2018.11.07 12:08:40 (*)       Instruction fields
Info: cpu: # 2018.11.07 12:08:40 (*)       Instruction decodes
Info: cpu: # 2018.11.07 12:08:41 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2018.11.07 12:08:41 (*)       Instruction controls
Info: cpu: # 2018.11.07 12:08:41 (*)     Pipeline frontend
Info: cpu: # 2018.11.07 12:08:41 (*)     Pipeline backend
Info: cpu: # 2018.11.07 12:08:44 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.11.07 12:08:45 (*)   Creating encrypted RTL
Info: cpu: # 2018.11.07 12:08:46 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'accel_sketch_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator"
Info: new_sdram_controller_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "new_sdram_controller_0_s1_translator"
Info: video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent"
Info: new_sdram_controller_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "new_sdram_controller_0_s1_agent"
Info: new_sdram_controller_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "new_sdram_controller_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_avalon_sc_fifo.v
Info: new_sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "new_sdram_controller_0_s1_burst_adapter"
Info: Reusing file C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_demux_008: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_008"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter"
Info: Reusing file C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: accel_sketch: Done "accel_sketch" with 60 modules, 101 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
