
*** Running vivado
    with args -log ir_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ir_test.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ir_test.tcl -notrace
Command: synth_design -top ir_test -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6688 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 360.383 ; gain = 98.648
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ir_test' [C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Tests/IR_SENSOR_TEST_v1/ir_sensor_test.srcs/sources_1/new/ir_top_level.vhd:34]
INFO: [Synth 8-3491] module 'ir_fsm' declared at 'C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Tests/IR_SENSOR_TEST_v1/ir_sensor_test.srcs/sources_1/new/ir_fsm.vhd:23' bound to instance 'ir_fsm_inst' of component 'ir_fsm' [C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Tests/IR_SENSOR_TEST_v1/ir_sensor_test.srcs/sources_1/new/ir_top_level.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ir_fsm' [C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Tests/IR_SENSOR_TEST_v1/ir_sensor_test.srcs/sources_1/new/ir_fsm.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ir_fsm' (1#1) [C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Tests/IR_SENSOR_TEST_v1/ir_sensor_test.srcs/sources_1/new/ir_fsm.vhd:33]
INFO: [Synth 8-3491] module 'ir_dp' declared at 'C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Tests/IR_SENSOR_TEST_v1/ir_sensor_test.srcs/sources_1/new/ir_dp.vhd:23' bound to instance 'ir_dp_inst' of component 'ir_dp' [C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Tests/IR_SENSOR_TEST_v1/ir_sensor_test.srcs/sources_1/new/ir_top_level.vhd:70]
INFO: [Synth 8-638] synthesizing module 'ir_dp' [C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Tests/IR_SENSOR_TEST_v1/ir_sensor_test.srcs/sources_1/new/ir_dp.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'ir_dp' (2#1) [C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Tests/IR_SENSOR_TEST_v1/ir_sensor_test.srcs/sources_1/new/ir_dp.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'ir_test' (3#1) [C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Tests/IR_SENSOR_TEST_v1/ir_sensor_test.srcs/sources_1/new/ir_top_level.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 415.148 ; gain = 153.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 415.148 ; gain = 153.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 415.148 ; gain = 153.414
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Tests/IR_SENSOR_TEST_v1/ir_sensor_test.srcs/constrs_1/imports/grid memory/Lab2.xdc]
Finished Parsing XDC File [C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Tests/IR_SENSOR_TEST_v1/ir_sensor_test.srcs/constrs_1/imports/grid memory/Lab2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Tests/IR_SENSOR_TEST_v1/ir_sensor_test.srcs/constrs_1/imports/grid memory/Lab2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ir_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ir_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 789.496 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 789.496 ; gain = 527.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 789.496 ; gain = 527.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 789.496 ; gain = 527.762
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ir_fsm'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                             0000 |                             0000
                    init |                             0001 |                             0001
                startlow |                             0010 |                             0010
               starthigh |                             0011 |                             0011
                nextdata |                             0100 |                             0100
               initcount |                             0101 |                             0101
                inccount |                             0110 |                             0110
               holdcount |                             0111 |                             0111
                getcount |                             1000 |                             1000
                     one |                             1001 |                             1001
                    zero |                             1010 |                             1010
                    done |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ir_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'sw_reg' [C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Tests/IR_SENSOR_TEST_v1/ir_sensor_test.srcs/sources_1/new/ir_dp.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 789.496 ; gain = 527.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   6 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ir_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
Module ir_dp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[31]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[30]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[29]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[28]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[27]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[26]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[25]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[24]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[23]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[22]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[21]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[20]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[19]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[18]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[17]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[16]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[15]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[14]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[13]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[12]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[11]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[10]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[9]) is unused and will be removed from module ir_test.
WARNING: [Synth 8-3332] Sequential element (ir_dp_inst/shiftReg_reg[8]) is unused and will be removed from module ir_test.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 789.496 ; gain = 527.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 789.496 ; gain = 527.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 789.496 ; gain = 527.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 799.066 ; gain = 537.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 799.066 ; gain = 537.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 799.066 ; gain = 537.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 799.066 ; gain = 537.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 799.066 ; gain = 537.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 799.066 ; gain = 537.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 799.066 ; gain = 537.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     2|
|4     |LUT2   |    62|
|5     |LUT4   |     2|
|6     |LUT5   |     6|
|7     |LUT6   |     2|
|8     |FDRE   |    44|
|9     |LDCP   |     1|
|10    |LDP    |     1|
|11    |IBUF   |     4|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-------+------+
|      |Instance      |Module |Cells |
+------+--------------+-------+------+
|1     |top           |       |   149|
|2     |  ir_dp_inst  |ir_dp  |   121|
|3     |  ir_fsm_inst |ir_fsm |    15|
+------+--------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 799.066 ; gain = 537.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 799.066 ; gain = 162.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 799.066 ; gain = 537.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 816.840 ; gain = 567.422
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Tests/IR_SENSOR_TEST_v1/ir_sensor_test.runs/synth_1/ir_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ir_test_utilization_synth.rpt -pb ir_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 816.840 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May  7 16:05:03 2024...
