// Seed: 156187725
module module_0 (
    id_1
);
  output wire id_1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = -1;
  module_0 modCall_1 (id_4);
endmodule
module module_2 ();
  always id_1 <= -1;
  assign module_3.id_1 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always id_1 <= id_3;
  module_2 modCall_1 ();
endmodule
