
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120793                       # Number of seconds simulated
sim_ticks                                120793361654                       # Number of ticks simulated
final_tick                               1178652182967                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 122359                       # Simulator instruction rate (inst/s)
host_op_rate                                   154412                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3346349                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928872                       # Number of bytes of host memory used
host_seconds                                 36097.06                       # Real time elapsed on the host
sim_insts                                  4416815497                       # Number of instructions simulated
sim_ops                                    5573814462                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2412416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2608896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       557312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1207424                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6792832                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2175488                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2175488                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18847                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        20382                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4354                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9433                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 53069                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16996                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16996                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10597                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     19971429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13776                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21598008                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16955                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4613763                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14835                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9995781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                56235143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10597                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13776                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16955                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14835                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56162                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18009996                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18009996                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18009996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10597                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     19971429                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13776                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21598008                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16955                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4613763                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9995781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               74245140                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               145010039                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23178537                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19093001                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933208                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9366100                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8671977                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437178                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87745                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104475483                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128067237                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23178537                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11109155                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27201166                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6263656                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5791012                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12103843                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573403                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141766362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.100372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114565196     80.81%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782067      1.96%     82.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2373115      1.67%     84.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2387206      1.68%     86.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2264101      1.60%     87.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125217      0.79%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779240      0.55%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1973832      1.39%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13516388      9.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141766362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.159841                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.883161                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103299397                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7212481                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26851801                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110451                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4292223                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3726269                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6480                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154465398                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51283                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4292223                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103815972                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4586287                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1454741                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26435861                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1181270                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153012885                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2675                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        403189                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       626041                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        25891                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214101324                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713223749                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713223749                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45842099                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33432                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17410                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3820728                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15187147                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7898878                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       312723                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1687870                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149146361                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33431                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139214517                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107613                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25176994                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57120579                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1387                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141766362                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.982000                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.581350                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84374137     59.52%     59.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23726795     16.74%     76.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11966724      8.44%     84.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7811664      5.51%     90.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6905554      4.87%     95.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2700168      1.90%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3068928      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1116478      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95914      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141766362                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976649     74.91%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155529     11.93%     86.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171578     13.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114980294     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012909      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14361926     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843366      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139214517                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.960034                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1303756                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009365                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421606765                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174357457                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135099578                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140518273                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       203459                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2975018                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1133                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          684                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       157208                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          590                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4292223                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3876460                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       258552                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149179792                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1175802                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15187147                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7898878                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17409                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        206508                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13146                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          684                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149993                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085521                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235514                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136841086                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14113557                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373431                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21955209                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19295898                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841652                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.943666                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135105675                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135099578                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81541023                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221192591                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.931657                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368643                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26766980                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957949                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137474139                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.890509                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.708147                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88372488     64.28%     64.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22508522     16.37%     80.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809590      7.86%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816508      3.50%     92.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764162      2.74%     94.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537844      1.12%     95.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563157      1.14%     97.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095064      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006804      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137474139                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006804                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283656231                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302670288                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3243677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.450100                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.450100                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.689607                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.689607                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618379522                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186425618                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145839944                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               145010039                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23727336                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19228980                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2055685                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9579546                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9110272                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2537065                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91522                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103505511                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130623805                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23727336                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11647337                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28538149                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6675956                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3472394                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12079111                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1659042                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140090649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.138442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.552890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111552500     79.63%     79.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2684781      1.92%     81.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2047888      1.46%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5024017      3.59%     86.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1129612      0.81%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1623195      1.16%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1229457      0.88%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          772347      0.55%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14026852     10.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140090649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.163625                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.900791                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102288332                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5058899                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28097873                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       112808                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4532728                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4094698                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41872                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157572423                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        77073                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4532728                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103155044                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1403285                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2173990                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27334739                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1490855                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155951763                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        20512                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        275041                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       610245                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       168479                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    219108387                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    726365267                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    726365267                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172947980                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46160377                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37956                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21203                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5049577                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15043172                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7343332                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       123025                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1629854                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153192775                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37936                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142290620                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       193729                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27953420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60603009                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4432                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140090649                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015704                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.563913                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80489558     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25049415     17.88%     75.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11704425      8.35%     83.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8578600      6.12%     89.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7625960      5.44%     95.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3029386      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2997967      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       464721      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150617      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140090649                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         572060     68.81%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        115377     13.88%     82.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143902     17.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119425989     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2138969      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16752      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13435426      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7273484      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142290620                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.981247                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             831339                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005843                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    425696957                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181184560                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138712147                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143121959                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       348909                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3661091                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1069                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          429                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       224932                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4532728                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         862528                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        93524                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153230711                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49407                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15043172                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7343332                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21184                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81477                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          429                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1119753                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1171107                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2290860                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139728421                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12910183                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2562199                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20181980                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19846590                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7271797                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.963578                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138894332                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138712147                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83198288                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        230496635                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.956569                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360952                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101318948                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124429244                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28803208                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33504                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2059224                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135557921                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.917905                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.691782                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84522398     62.35%     62.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23878158     17.61%     79.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10522328      7.76%     87.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5516461      4.07%     91.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4391655      3.24%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1581484      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1339225      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1002039      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2804173      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135557921                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101318948                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124429244                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18500475                       # Number of memory references committed
system.switch_cpus1.commit.loads             11382079                       # Number of loads committed
system.switch_cpus1.commit.membars              16752                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17878115                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112115188                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2533143                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2804173                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           285986200                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310997892                       # The number of ROB writes
system.switch_cpus1.timesIdled                  72110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4919390                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101318948                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124429244                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101318948                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.431223                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.431223                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.698703                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.698703                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       630061871                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193212946                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147413334                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33504                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               145010039                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24370938                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19966880                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2067749                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9917910                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9628012                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2494259                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94982                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    108137203                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130808540                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24370938                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12122271                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28341407                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6196433                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3901404                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12652137                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1616213                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144490906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.107936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.532824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       116149499     80.39%     80.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2285499      1.58%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3882067      2.69%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2258575      1.56%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1767941      1.22%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1561510      1.08%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          956523      0.66%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2391473      1.66%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13237819      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144490906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168064                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.902065                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       107457001                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5106362                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27742940                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        73984                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4110613                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3994643                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     157705254                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4110613                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       107999687                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         614314                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3567306                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27256740                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       942241                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156632555                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         95939                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       543499                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    221130441                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    728714467                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    728714467                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176958964                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44171471                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35213                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17635                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2743926                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14566245                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7435000                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        71890                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1688359                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         151482532                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35213                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142161854                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        91386                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22618209                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     50237947                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    144490906                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.983881                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.546165                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     86486774     59.86%     59.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22262920     15.41%     75.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11982651      8.29%     83.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8909767      6.17%     89.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8685318      6.01%     95.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3212637      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2440223      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       326392      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       184224      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144490906                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         126420     27.99%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        169131     37.44%     65.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       156158     34.57%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119992177     84.41%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1924393      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17578      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12818853      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7408853      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142161854                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.980359                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             451709                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    429357709                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    174136194                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139124533                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142613563                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       289877                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3067683                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       123078                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4110613                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         412154                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54648                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    151517745                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       786612                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14566245                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7435000                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17635                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44134                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1188140                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1101055                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2289195                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139945720                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12496670                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2216134                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19905317                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19803674                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7408647                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.965076                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139124594                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139124533                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82259198                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        227905507                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.959413                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360936                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102888705                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126824848                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24693145                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35156                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2085105                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    140380293                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.903438                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.712785                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89085521     63.46%     63.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24724506     17.61%     81.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9668093      6.89%     87.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5083392      3.62%     91.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4329124      3.08%     94.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2081667      1.48%     96.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       978834      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1517103      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2912053      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    140380293                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102888705                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126824848                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18810481                       # Number of memory references committed
system.switch_cpus2.commit.loads             11498559                       # Number of loads committed
system.switch_cpus2.commit.membars              17578                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18400957                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114174986                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2623092                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2912053                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           288986233                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          307148279                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 519133                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102888705                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126824848                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102888705                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.409387                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.409387                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.709528                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.709528                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       629312727                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      194249090                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147198849                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35156                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               145010039                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22297818                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18380643                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1990922                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9176703                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8556390                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2340265                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88082                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108646521                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122460728                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22297818                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10896655                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25605939                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5889317                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3659584                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12605110                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1648426                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    141777237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.060596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.480793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       116171298     81.94%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1336644      0.94%     82.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1892276      1.33%     84.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2474156      1.75%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2774841      1.96%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2062258      1.45%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1184375      0.84%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1743255      1.23%     91.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12138134      8.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    141777237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.153767                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.844498                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107450167                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5255763                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25148045                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58303                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3864958                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3562505                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147772442                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1322                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3864958                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108194732                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1069347                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2855527                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24464553                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1328114                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146789250                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          860                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        267822                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       549209                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          691                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204716561                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    685763885                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    685763885                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    167294535                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37422026                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38834                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22503                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4016404                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13948364                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7249512                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119926                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1579595                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142658332                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38774                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133525448                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26812                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20487785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48335864                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    141777237                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.941798                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.503719                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85268240     60.14%     60.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22761137     16.05%     76.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12615953      8.90%     85.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8128794      5.73%     90.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7457149      5.26%     96.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2971938      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1809523      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       515425      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       249078      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    141777237                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64224     22.74%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94263     33.38%     56.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123906     43.88%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112099730     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2036429      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16331      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12179596      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7193362      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133525448                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.920801                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             282393                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    409137338                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    163185216                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130971415                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133807841                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       327035                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2908690                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          144                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       173463                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          132                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3864958                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         807178                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       109302                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142697106                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1361527                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13948364                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7249512                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22444                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         83623                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          325                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1170921                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1123044                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2293965                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131717110                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12014253                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1808338                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19205993                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18459824                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7191740                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.908331                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130971611                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130971415                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76716139                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208375434                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.903189                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368163                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97975985                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120416748                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22289724                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32660                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2023500                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    137912279                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.873140                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.681158                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     89099167     64.61%     64.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23469698     17.02%     81.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9220530      6.69%     88.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4743255      3.44%     91.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4135355      3.00%     94.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1987558      1.44%     96.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1723108      1.25%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       810497      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2723111      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    137912279                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97975985                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120416748                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18115723                       # Number of memory references committed
system.switch_cpus3.commit.loads             11039674                       # Number of loads committed
system.switch_cpus3.commit.membars              16330                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17270562                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108539390                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2457021                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2723111                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           277895640                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          289277951                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45955                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3232802                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97975985                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120416748                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97975985                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.480057                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.480057                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.675650                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.675650                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       593517288                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181721645                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138426720                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32660                       # number of misc regfile writes
system.l20.replacements                         18857                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          686913                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27049                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.395135                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.138784                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.708955                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5467.079532                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2713.072729                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000994                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000453                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.667368                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.331186                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79235                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79235                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18874                       # number of Writeback hits
system.l20.Writeback_hits::total                18874                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79235                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79235                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79235                       # number of overall hits
system.l20.overall_hits::total                  79235                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18847                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18857                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18847                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18857                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18847                       # number of overall misses
system.l20.overall_misses::total                18857                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3234522                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5696002388                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5699236910                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3234522                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5696002388                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5699236910                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3234522                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5696002388                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5699236910                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98082                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98092                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18874                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18874                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98082                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98092                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98082                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98092                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.192156                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.192238                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.192156                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.192238                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.192156                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.192238                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 323452.200000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 302223.292195                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 302234.550034                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 323452.200000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 302223.292195                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 302234.550034                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 323452.200000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 302223.292195                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 302234.550034                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4297                       # number of writebacks
system.l20.writebacks::total                     4297                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18847                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18857                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18847                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18857                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18847                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18857                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2595202                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4492193667                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4494788869                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2595202                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4492193667                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4494788869                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2595202                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4492193667                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4494788869                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.192156                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.192238                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.192156                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.192238                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.192156                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.192238                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 259520.200000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 238350.595161                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 238361.821552                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 259520.200000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 238350.595161                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 238361.821552                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 259520.200000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 238350.595161                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 238361.821552                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         20396                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          740660                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28588                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.908073                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          204.466272                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.203303                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3534.336039                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4445.994386                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024959                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000879                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.431438                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.542724                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        53694                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  53694                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           20023                       # number of Writeback hits
system.l21.Writeback_hits::total                20023                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        53694                       # number of demand (read+write) hits
system.l21.demand_hits::total                   53694                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        53694                       # number of overall hits
system.l21.overall_hits::total                  53694                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        20382                       # number of ReadReq misses
system.l21.ReadReq_misses::total                20395                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        20382                       # number of demand (read+write) misses
system.l21.demand_misses::total                 20395                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        20382                       # number of overall misses
system.l21.overall_misses::total                20395                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3488692                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6785950453                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6789439145                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3488692                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6785950453                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6789439145                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3488692                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6785950453                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6789439145                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        74076                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              74089                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        20023                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            20023                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        74076                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               74089                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        74076                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              74089                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.275150                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.275277                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.275150                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.275277                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.275150                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.275277                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 268360.923077                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 332938.399225                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 332897.236823                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 268360.923077                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 332938.399225                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 332897.236823                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 268360.923077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 332938.399225                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 332897.236823                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3641                       # number of writebacks
system.l21.writebacks::total                     3641                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        20382                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           20395                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        20382                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            20395                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        20382                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           20395                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2656781                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5482538478                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5485195259                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2656781                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5482538478                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5485195259                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2656781                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5482538478                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5485195259                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.275150                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.275277                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.275150                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.275277                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.275150                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.275277                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 204367.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 268989.229614                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 268948.039176                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 204367.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 268989.229614                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 268948.039176                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 204367.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 268989.229614                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 268948.039176                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4370                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          316898                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12562                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.226715                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          383.394068                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.015921                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2115.506462                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5679.083549                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.046801                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001711                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.258241                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.693248                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        29501                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29501                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9660                       # number of Writeback hits
system.l22.Writeback_hits::total                 9660                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        29501                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29501                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        29501                       # number of overall hits
system.l22.overall_hits::total                  29501                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4354                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4370                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4354                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4370                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4354                       # number of overall misses
system.l22.overall_misses::total                 4370                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3842673                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1294462988                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1298305661                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3842673                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1294462988                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1298305661                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3842673                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1294462988                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1298305661                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33855                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33871                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9660                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9660                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33855                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33871                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33855                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33871                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.128607                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.129019                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.128607                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.129019                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.128607                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.129019                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 240167.062500                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 297304.315113                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 297095.116934                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 240167.062500                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 297304.315113                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 297095.116934                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 240167.062500                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 297304.315113                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 297095.116934                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2869                       # number of writebacks
system.l22.writebacks::total                     2869                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4354                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4370                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4354                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4370                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4354                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4370                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2820598                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1016298041                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1019118639                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2820598                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1016298041                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1019118639                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2820598                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1016298041                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1019118639                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.128607                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.129019                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.128607                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.129019                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.128607                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.129019                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 176287.375000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 233417.097152                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 233207.926545                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 176287.375000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 233417.097152                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 233207.926545                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 176287.375000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 233417.097152                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 233207.926545                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          9448                       # number of replacements
system.l23.tagsinuse                      8191.977353                       # Cycle average of tags in use
system.l23.total_refs                          557899                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17640                       # Sample count of references to valid blocks.
system.l23.avg_refs                         31.626927                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          364.652642                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.546232                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3951.248474                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3867.530006                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.044513                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001043                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.482330                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.472111                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        41828                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  41828                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           24750                       # number of Writeback hits
system.l23.Writeback_hits::total                24750                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        41828                       # number of demand (read+write) hits
system.l23.demand_hits::total                   41828                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        41828                       # number of overall hits
system.l23.overall_hits::total                  41828                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         9428                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 9442                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         9433                       # number of demand (read+write) misses
system.l23.demand_misses::total                  9447                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         9433                       # number of overall misses
system.l23.overall_misses::total                 9447                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4605873                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   3047295613                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     3051901486                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1592387                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1592387                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4605873                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   3048888000                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      3053493873                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4605873                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   3048888000                       # number of overall miss cycles
system.l23.overall_miss_latency::total     3053493873                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51256                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51270                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        24750                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            24750                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51261                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51275                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51261                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51275                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.183939                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.184162                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.184019                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.184242                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.184019                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.184242                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 328990.928571                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 323217.608507                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 323226.168820                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 318477.400000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 318477.400000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 328990.928571                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 323215.095940                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 323223.655446                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 328990.928571                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 323215.095940                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 323223.655446                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                6189                       # number of writebacks
system.l23.writebacks::total                     6189                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         9428                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            9442                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         9433                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             9447                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         9433                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            9447                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3710884                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2444759563                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2448470447                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1272733                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1272733                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3710884                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2446032296                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2449743180                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3710884                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2446032296                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2449743180                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.183939                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.184162                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.184019                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.184242                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.184019                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.184242                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 265063.142857                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 259308.396585                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 259316.929358                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 254546.600000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 254546.600000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 265063.142857                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 259305.872575                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 259314.404573                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 265063.142857                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 259305.872575                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 259314.404573                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.809034                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012111494                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840202.716364                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.809034                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015720                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881104                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12103833                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12103833                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12103833                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12103833                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12103833                       # number of overall hits
system.cpu0.icache.overall_hits::total       12103833                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3422522                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3422522                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3422522                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3422522                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3422522                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3422522                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12103843                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12103843                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12103843                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12103843                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12103843                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12103843                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 342252.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 342252.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 342252.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 342252.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 342252.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 342252.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3317522                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3317522                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3317522                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3317522                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3317522                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3317522                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 331752.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 331752.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 331752.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 331752.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 331752.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 331752.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98082                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191221831                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98338                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1944.536507                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.500003                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.499997                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916016                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083984                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10957501                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10957501                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17061                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17061                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18666926                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18666926                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18666926                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18666926                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       408263                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       408263                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       408363                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        408363                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       408363                       # number of overall misses
system.cpu0.dcache.overall_misses::total       408363                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  47370832320                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  47370832320                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     14485845                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     14485845                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  47385318165                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  47385318165                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  47385318165                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  47385318165                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11365764                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11365764                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17061                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17061                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19075289                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19075289                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19075289                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19075289                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035920                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035920                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021408                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021408                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021408                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021408                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 116030.187208                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 116030.187208                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 144858.450000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 144858.450000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 116037.246678                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 116037.246678                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 116037.246678                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 116037.246678                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18874                       # number of writebacks
system.cpu0.dcache.writebacks::total            18874                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       310181                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       310181                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       310281                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       310281                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       310281                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       310281                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98082                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98082                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98082                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98082                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98082                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98082                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11105444042                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11105444042                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11105444042                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11105444042                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11105444042                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11105444042                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008630                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008630                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005142                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005142                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005142                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005142                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 113226.117351                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 113226.117351                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 113226.117351                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 113226.117351                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 113226.117351                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 113226.117351                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996431                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017159849                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050725.502016                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996431                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12079094                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12079094                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12079094                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12079094                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12079094                       # number of overall hits
system.cpu1.icache.overall_hits::total       12079094                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4498859                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4498859                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4498859                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4498859                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4498859                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4498859                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12079111                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12079111                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12079111                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12079111                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12079111                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12079111                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 264638.764706                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 264638.764706                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 264638.764706                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 264638.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 264638.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 264638.764706                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3596592                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3596592                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3596592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3596592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3596592                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3596592                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 276660.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 276660.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 276660.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 276660.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 276660.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 276660.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 74076                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180573968                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 74332                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2429.289781                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.759225                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.240775                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901403                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098597                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9717801                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9717801                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7084892                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7084892                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20963                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20963                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16752                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16752                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16802693                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16802693                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16802693                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16802693                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       180902                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       180902                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       180902                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        180902                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       180902                       # number of overall misses
system.cpu1.dcache.overall_misses::total       180902                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  27319585677                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  27319585677                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  27319585677                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  27319585677                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  27319585677                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  27319585677                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9898703                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9898703                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7084892                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7084892                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16752                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16752                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16983595                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16983595                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16983595                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16983595                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018275                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018275                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010652                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010652                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010652                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010652                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 151018.704475                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 151018.704475                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 151018.704475                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 151018.704475                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 151018.704475                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 151018.704475                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20023                       # number of writebacks
system.cpu1.dcache.writebacks::total            20023                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       106826                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       106826                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       106826                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       106826                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       106826                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       106826                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        74076                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        74076                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        74076                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        74076                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        74076                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        74076                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10465979776                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10465979776                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10465979776                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10465979776                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10465979776                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10465979776                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007483                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007483                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004362                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004362                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004362                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004362                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141287.053513                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 141287.053513                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 141287.053513                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 141287.053513                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 141287.053513                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 141287.053513                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.023283                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019002685                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205633.517316                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.023283                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024076                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738819                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12652120                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12652120                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12652120                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12652120                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12652120                       # number of overall hits
system.cpu2.icache.overall_hits::total       12652120                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4249301                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4249301                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4249301                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4249301                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4249301                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4249301                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12652137                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12652137                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12652137                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12652137                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12652137                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12652137                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 249958.882353                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 249958.882353                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 249958.882353                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 249958.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 249958.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 249958.882353                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3975476                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3975476                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3975476                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3975476                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3975476                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3975476                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 248467.250000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 248467.250000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 248467.250000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 248467.250000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 248467.250000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 248467.250000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33855                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163773520                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34111                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4801.193750                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.038513                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.961487                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902494                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097506                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9320867                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9320867                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7276766                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7276766                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17607                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17607                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17578                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17578                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16597633                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16597633                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16597633                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16597633                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        86535                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        86535                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        86535                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         86535                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        86535                       # number of overall misses
system.cpu2.dcache.overall_misses::total        86535                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8855827710                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8855827710                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8855827710                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8855827710                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8855827710                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8855827710                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9407402                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9407402                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7276766                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7276766                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17578                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17578                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16684168                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16684168                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16684168                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16684168                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009199                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009199                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005187                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005187                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005187                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005187                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 102338.102617                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102338.102617                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 102338.102617                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102338.102617                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 102338.102617                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102338.102617                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9660                       # number of writebacks
system.cpu2.dcache.writebacks::total             9660                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52680                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52680                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52680                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52680                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52680                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52680                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33855                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33855                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33855                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33855                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33855                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33855                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3255211800                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3255211800                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3255211800                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3255211800                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3255211800                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3255211800                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002029                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002029                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002029                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002029                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96151.581746                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96151.581746                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96151.581746                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96151.581746                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96151.581746                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96151.581746                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995918                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015828514                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043920.551308                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995918                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12605093                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12605093                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12605093                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12605093                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12605093                       # number of overall hits
system.cpu3.icache.overall_hits::total       12605093                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5428311                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5428311                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5428311                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5428311                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5428311                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5428311                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12605110                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12605110                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12605110                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12605110                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12605110                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12605110                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 319312.411765                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 319312.411765                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 319312.411765                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 319312.411765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 319312.411765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 319312.411765                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4722073                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4722073                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4722073                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4722073                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4722073                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4722073                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 337290.928571                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 337290.928571                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 337290.928571                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 337290.928571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 337290.928571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 337290.928571                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51261                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172487294                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51517                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3348.162626                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.219098                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.780902                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911012                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088988                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8945438                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8945438                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7039139                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7039139                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17226                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17226                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16330                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16330                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15984577                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15984577                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15984577                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15984577                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148790                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148790                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3262                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3262                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       152052                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        152052                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       152052                       # number of overall misses
system.cpu3.dcache.overall_misses::total       152052                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  20581974399                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  20581974399                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    799801399                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    799801399                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  21381775798                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  21381775798                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  21381775798                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  21381775798                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9094228                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9094228                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7042401                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7042401                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16330                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16330                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16136629                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16136629                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16136629                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16136629                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016361                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016361                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000463                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000463                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009423                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009423                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009423                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009423                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 138329.016728                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 138329.016728                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 245187.430717                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 245187.430717                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 140621.470273                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 140621.470273                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 140621.470273                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 140621.470273                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1942702                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 215855.777778                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24750                       # number of writebacks
system.cpu3.dcache.writebacks::total            24750                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97534                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97534                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3257                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3257                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100791                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100791                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100791                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100791                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51256                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51256                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51261                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51261                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51261                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51261                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5864135117                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5864135117                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1633887                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1633887                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5865769004                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5865769004                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5865769004                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5865769004                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003177                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003177                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003177                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003177                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 114408.754429                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 114408.754429                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 326777.400000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 326777.400000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 114429.468875                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114429.468875                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 114429.468875                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114429.468875                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
