# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ped1signal.srcs/sources_1/new/circ1.vhd" \
"../../../../ped1signal.srcs/sim_1/new/circ1_tb.vhd" \

# Do not sort compile order
nosort
