
---------- Begin Simulation Statistics ----------
final_tick                               2541830554500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 208328                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744064                       # Number of bytes of host memory used
host_op_rate                                   208326                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.15                       # Real time elapsed on the host
host_tick_rate                              586544154                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198427                       # Number of instructions simulated
sim_ops                                       4198427                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011821                       # Number of seconds simulated
sim_ticks                                 11820709500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.624951                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377341                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               845583                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2431                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74505                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803464                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53047                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278373                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225326                       # Number of indirect misses.
system.cpu.branchPred.lookups                  975224                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63859                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26672                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198427                       # Number of instructions committed
system.cpu.committedOps                       4198427                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.627768                       # CPI: cycles per instruction
system.cpu.discardedOps                        188531                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607940                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1452532                       # DTB hits
system.cpu.dtb.data_misses                       7709                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406027                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849399                       # DTB read hits
system.cpu.dtb.read_misses                       6918                       # DTB read misses
system.cpu.dtb.write_accesses                  201913                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      603133                       # DTB write hits
system.cpu.dtb.write_misses                       791                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18037                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3374013                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1026950                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658794                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16736242                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177690                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  953860                       # ITB accesses
system.cpu.itb.fetch_acv                          883                       # ITB acv
system.cpu.itb.fetch_hits                      947348                       # ITB hits
system.cpu.itb.fetch_misses                      6512                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4216     69.35%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.06% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.11% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.74%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6079                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14422                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2433     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2679     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5129                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2420     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2420     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4857                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10911861500     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9110500      0.08%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17541000      0.15%     92.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               886304000      7.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11824817000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903322                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946968                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7987361500     67.55%     67.55% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3837455500     32.45%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23627774                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85453      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542821     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839941     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593049     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104835      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198427                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6891532                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155614                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312831                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22765455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22765455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22765455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22765455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116745.923077                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116745.923077                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116745.923077                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116745.923077                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13002489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13002489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13002489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13002489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66679.430769                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66679.430769                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66679.430769                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66679.430769                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22415958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22415958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116749.781250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116749.781250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12802992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12802992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66682.250000                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66682.250000                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.267757                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539415276000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.267757                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204235                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204235                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128126                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34841                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86580                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34170                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29011                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29011                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87170                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40849                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11115904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11115904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6689777                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17816945                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157447                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002801                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052850                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157006     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     441      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157447                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820697037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375766500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462171500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5574784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10045568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5574784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5574784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34841                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34841                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471611624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378216215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849827838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471611624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471611624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188637070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188637070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188637070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471611624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378216215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038464908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000130085750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7326                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7326                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406537                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111732                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156962                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121200                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156962                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10425                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2188                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5711                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2010808750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732685000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4758377500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13722.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32472.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103880                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80282                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156962                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121200                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.858625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.356264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.615862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34433     42.32%     42.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24194     29.74%     72.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9952     12.23%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4655      5.72%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2371      2.91%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1389      1.71%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          955      1.17%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          595      0.73%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2814      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81358                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.001229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.384631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.806051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1305     17.81%     17.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5538     75.59%     93.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           297      4.05%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            87      1.19%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            39      0.53%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            15      0.20%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.25%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7326                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.241742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.225937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.750233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6553     89.45%     89.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               79      1.08%     90.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              466      6.36%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              161      2.20%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      0.82%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7326                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9378368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  667200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7615168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10045568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7756800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11820704500                       # Total gap between requests
system.mem_ctrls.avgGap                      42495.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4940352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4438016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7615168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417940395.202166140079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375444130.489798426628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644222582.409287691116                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87106                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121200                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2515935500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2242442000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290388218500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28883.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32100.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2395942.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313910100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166835790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559825980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308856960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5167117260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        187896000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7637465610                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.108900                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    436328000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10989701500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267014580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141917820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486448200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312255180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5120477010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        227172000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7488308310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.490596                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    538974250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10887055250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11813509500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1626970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1626970                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1626970                       # number of overall hits
system.cpu.icache.overall_hits::total         1626970                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87171                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87171                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87171                       # number of overall misses
system.cpu.icache.overall_misses::total         87171                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5367585000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5367585000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5367585000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5367585000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1714141                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1714141                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1714141                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1714141                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050854                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050854                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050854                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050854                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61575.351895                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61575.351895                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61575.351895                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61575.351895                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86580                       # number of writebacks
system.cpu.icache.writebacks::total             86580                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87171                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87171                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87171                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87171                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5280415000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5280415000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5280415000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5280415000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050854                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050854                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050854                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050854                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60575.363366                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60575.363366                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60575.363366                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60575.363366                       # average overall mshr miss latency
system.cpu.icache.replacements                  86580                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1626970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1626970                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87171                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87171                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5367585000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5367585000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1714141                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1714141                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050854                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050854                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61575.351895                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61575.351895                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87171                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87171                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5280415000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5280415000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050854                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050854                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60575.363366                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60575.363366                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.803989                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1650410                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86658                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.045097                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.803989                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3515452                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3515452                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313379                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313379                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313379                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313379                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105673                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105673                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105673                       # number of overall misses
system.cpu.dcache.overall_misses::total        105673                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6773404000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6773404000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6773404000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6773404000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1419052                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1419052                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1419052                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1419052                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074467                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074467                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074467                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074467                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64097.773320                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64097.773320                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64097.773320                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64097.773320                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34665                       # number of writebacks
system.cpu.dcache.writebacks::total             34665                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36698                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36698                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36698                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36698                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4388222500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4388222500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4388222500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4388222500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048606                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048606                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048606                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048606                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63620.478434                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63620.478434                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63620.478434                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63620.478434                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68832                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782060                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782060                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49174                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49174                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3286097500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3286097500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831234                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831234                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66825.914101                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66825.914101                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9226                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9226                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39948                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39948                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2660798000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2660798000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66606.538500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66606.538500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531319                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531319                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3487306500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3487306500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587818                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587818                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096116                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096116                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61723.331386                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61723.331386                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29027                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29027                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1727424500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1727424500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049381                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049381                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59510.955317                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59510.955317                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10286                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10286                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     65204000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65204000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080458                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080458                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72448.888889                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72448.888889                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64304000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64304000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080458                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080458                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71448.888889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71448.888889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.452059                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1374959                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68832                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.975578                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.452059                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2952568                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2952568                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552336446500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 603759                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748160                       # Number of bytes of host memory used
host_op_rate                                   603752                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.26                       # Real time elapsed on the host
host_tick_rate                              672927262                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7400068                       # Number of instructions simulated
sim_ops                                       7400068                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008248                       # Number of seconds simulated
sim_ticks                                  8247947000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             35.739858                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  194170                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               543287                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1598                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             43786                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            500690                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              37355                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          234097                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           196742                       # Number of indirect misses.
system.cpu.branchPred.lookups                  626667                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   50427                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19292                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2460310                       # Number of instructions committed
system.cpu.committedOps                       2460310                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.658893                       # CPI: cycles per instruction
system.cpu.discardedOps                        114036                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   165571                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       824829                       # DTB hits
system.cpu.dtb.data_misses                       3158                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   108234                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       483240                       # DTB read hits
system.cpu.dtb.read_misses                       2697                       # DTB read misses
system.cpu.dtb.write_accesses                   57337                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      341589                       # DTB write hits
system.cpu.dtb.write_misses                       461                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4639                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1951575                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            568679                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           370597                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12319755                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.150175                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  351561                       # ITB accesses
system.cpu.itb.fetch_acv                          231                       # ITB acv
system.cpu.itb.fetch_hits                      348718                       # ITB hits
system.cpu.itb.fetch_misses                      2843                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.80%      4.80% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.04% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5081     80.03%     85.07% # number of callpals executed
system.cpu.kern.callpal::rdps                     156      2.46%     87.53% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.56% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.59% # number of callpals executed
system.cpu.kern.callpal::rti                      461      7.26%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.34%     96.19% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.44% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.54%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6349                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9930                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2305     41.24%     41.24% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.14%     42.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3237     57.92%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5589                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2302     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.84%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.17%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2302     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4651                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5905847000     71.60%     71.60% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                67284000      0.82%     72.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9571500      0.12%     72.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2265611500     27.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8248314000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998698                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.711152                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832170                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 418                      
system.cpu.kern.mode_good::user                   418                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               766                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 418                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.545692                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.706081                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6907114000     83.74%     83.74% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1341200000     16.26%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16382941                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43218      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1522071     61.87%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3563      0.14%     63.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 485390     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339110     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58792      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2460310                       # Class of committed instruction
system.cpu.quiesceCycles                       112953                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4063186                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          227                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128479                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        256848                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2661082494                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2661082494                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2661082494                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2661082494                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118175.792433                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118175.792433                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118175.792433                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118175.792433                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           177                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    7                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    25.285714                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1533925376                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1533925376                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1533925376                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1533925376                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68119.965183                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68119.965183                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68119.965183                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68119.965183                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6218475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6218475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115156.944444                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115156.944444                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3518475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3518475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65156.944444                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65156.944444                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2654864019                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2654864019                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118183.049279                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118183.049279                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1530406901                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1530406901                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68127.087829                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68127.087829                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              91638                       # Transaction distribution
system.membus.trans_dist::WriteReq                794                       # Transaction distribution
system.membus.trans_dist::WriteResp               794                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41828                       # Transaction distribution
system.membus.trans_dist::WritebackClean        72103                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14433                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15419                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15419                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          72114                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18379                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       216324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       216324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       101243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 366487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9229440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9229440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3398848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3401767                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14068903                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            130331                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001726                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041514                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  130106     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     225      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              130331                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3110500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           725560152                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          185039000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          383059500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4614848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2159552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6774400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4614848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4614848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2676992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2676992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           72107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              105850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41828                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41828                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         559514750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         261829035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             821343784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    559514750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        559514750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      324564646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            324564646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      324564646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        559514750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        261829035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1145908430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    112827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     67088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000243946750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6936                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6936                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              286857                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106502                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      105851                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113835                       # Number of write requests accepted
system.mem_ctrls.readBursts                    105851                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113835                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5142                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1008                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5151                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1509619000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  503545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3397912750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14989.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33739.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        94                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    71795                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79002                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                105851                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113835                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    303                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        62740                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.812177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.584847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.930041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25804     41.13%     41.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18693     29.79%     70.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7866     12.54%     83.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3572      5.69%     89.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1906      3.04%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1049      1.67%     93.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          655      1.04%     94.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          441      0.70%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2754      4.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        62740                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6936                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.519896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.772349                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.172899                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1468     21.16%     21.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            907     13.08%     34.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4172     60.15%     94.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           216      3.11%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            74      1.07%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            38      0.55%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            29      0.42%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            11      0.16%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             8      0.12%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.01%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6936                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.267157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.248659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.830385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6021     86.81%     86.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              341      4.92%     91.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              367      5.29%     97.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              142      2.05%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               38      0.55%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.07%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.10%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6936                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6445376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  329088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7221056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6774464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7285440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       781.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       875.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    821.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    883.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8247950000                       # Total gap between requests
system.mem_ctrls.avgGap                      37544.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4293632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2151744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7221056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 520569785.426603734493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 260882374.729129552841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 875497381.348352432251                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        72108                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33743                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       113835                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2250560250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1147352500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 206130699500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31210.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34002.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1810784.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            255840480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            135971055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           401210880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          311738400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     650903760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3507367890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        213961920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5476994385                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        664.043353                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    522015500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    275340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7451432250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            192208800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            102146220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           317937060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          277312500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     650903760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3454974630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        257983200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5253466170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.942280                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    637640250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    275340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7335549750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23258                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23258                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2919                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441047                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               172500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3088000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117371494                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1166000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1630500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              110000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10445892000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       900637                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           900637                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       900637                       # number of overall hits
system.cpu.icache.overall_hits::total          900637                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        72113                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          72113                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        72113                       # number of overall misses
system.cpu.icache.overall_misses::total         72113                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4658115500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4658115500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4658115500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4658115500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       972750                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       972750                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       972750                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       972750                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.074133                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074133                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.074133                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074133                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64594.670864                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64594.670864                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64594.670864                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64594.670864                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        72103                       # number of writebacks
system.cpu.icache.writebacks::total             72103                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        72113                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72113                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        72113                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72113                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4586002500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4586002500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4586002500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4586002500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.074133                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074133                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.074133                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074133                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63594.670864                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63594.670864                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63594.670864                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63594.670864                       # average overall mshr miss latency
system.cpu.icache.replacements                  72103                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       900637                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          900637                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        72113                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         72113                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4658115500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4658115500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       972750                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       972750                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.074133                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074133                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64594.670864                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64594.670864                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        72113                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72113                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4586002500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4586002500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.074133                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074133                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63594.670864                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63594.670864                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985408                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1001929                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72624                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.796114                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985408                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2017613                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2017613                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       748643                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           748643                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       748643                       # number of overall hits
system.cpu.dcache.overall_hits::total          748643                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51446                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51446                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51446                       # number of overall misses
system.cpu.dcache.overall_misses::total         51446                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3369185500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3369185500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3369185500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3369185500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       800089                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       800089                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       800089                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       800089                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064300                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064300                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064300                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064300                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65489.746530                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65489.746530                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65489.746530                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65489.746530                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19364                       # number of writebacks
system.cpu.dcache.writebacks::total             19364                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18255                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18255                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33191                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33191                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33191                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33191                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2175678500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2175678500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2175678500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2175678500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233750500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233750500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041484                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041484                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041484                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041484                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65550.254587                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65550.254587                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65550.254587                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65550.254587                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120427.872231                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120427.872231                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33743                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       448453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          448453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21545                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21545                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1512127000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1512127000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       469998                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       469998                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045841                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045841                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70184.590392                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70184.590392                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17759                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17759                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1248576000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1248576000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233750500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233750500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037785                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037785                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70306.661411                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70306.661411                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203792.938099                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203792.938099                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29901                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29901                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1857058500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1857058500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090584                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090584                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62106.902779                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62106.902779                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15432                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15432                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    927102500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    927102500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046751                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046751                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60076.626490                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60076.626490                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8544                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8544                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          567                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          567                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     44165000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     44165000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062232                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062232                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77892.416226                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77892.416226                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          567                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          567                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     43598000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     43598000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062232                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062232                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76892.416226                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76892.416226                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8795                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8795                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8795                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8795                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10505892000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              829040                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34767                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.845601                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          844                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1669733                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1669733                       # Number of data accesses

---------- End Simulation Statistics   ----------
