ngdbuild -p xc3020a-7-pc68 -uc ev02.ucf -dd .. c:\xilinx\active\projects\ev02\ev02.edn ev02.ngd
Release 3.3.06i_V2_SE2 - ngdbuild D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc3020a-7-pc68 -uc ev02.ucf -dd ..
c:\xilinx\active\projects\ev02\ev02.edn ev02.ngd 

Launcher: Executing edif2ngd "c:\xilinx\active\projects\ev02\ev02.edn"
"C:\Xilinx\active\projects\ev02\xproj\ver1\ev02.ngo"
Release 3.3.06i_V2_SE2 - edif2ngd D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.
Writing the design to "C:/Xilinx/active/projects/ev02/xproj/ver1/ev02.ngo"...
Reading NGO file "C:/Xilinx/active/projects/ev02/xproj/ver1/ev02.ngo" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "ev02.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:454 - logical net '$I114/RCO' has no load
WARNING:NgdBuild:479 - The input pad net '$Net00074_' driving one or more clock
   loads should only use a dedicated clock buffer. This could result in large
   clock skews on this net.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "ev02.ngd" ...

Writing NGDBUILD log file "ev02.bld"...

NGDBUILD done.

==================================================

map -p xc3020a-7-pc68 -o map.ncd ev02.ngd ev02.pcf
Release 3.3.06i_V2_SE2 - Map D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.
Reading NGD file "ev02.ngd"...
Using target part "3020apc68-7".
MAP XC3000A command-line options:
   Partname = "xc3020a-7-pc68".
   Covermode = "area".
   Register Ordering: ENABLED
   Pack Unrelated Logic into CLBs targeting 97% of CLB resources.
   Process the file:  ev02.ngd.
Processing logical timing constraints...
Processing global clock buffers...
Verifying CLBMAPs...
Removing unused logic...
Processing CLBMAPs...
Optimizing...
Running physical design DRC...

Design Summary:
   Number of errors:        0
   Number of warnings:      0
   Number of CLBs:             51 out of    64   79%
      CLB Flip Flops:      34
   Number of bonded IOBs:      16 out of    58   27%
      IOB Flip Flops:       0
      IOB Latches:          0
Writing design file "map.ncd"...

Removed Logic Summary:
   3 block(s) removed
  50 block(s) optimized away
   3 signal(s) removed

Mapping completed.
See MAP report file "map.mrp" for details.

==================================================

par  -w -ol 3 -d 0 map.ncd ev02.ncd ev02.pcf
Release 3.3.06i_V2_SE2 - Par D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.




Constraints file: ev02.pcf

Loading device database for application par from file "map.ncd".
   "ev02" is an NCD, version 2.32, device xc3020a, package pc68, speed -7
Loading device for application par from file '3020a.nph' in environment
C:/Xilinx.
Device speed data version:  C  .


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            16 out of 58     27%

   Number of CLBs                     51 out of 64     79%




Overall effort level (-ol):   3 (set by user)
Placer effort level (-pl):    4 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    3 (set by user)

Starting initial Placement phase.  REAL time: 0 secs 
Finished initial Placement phase.  REAL time: 0 secs 

Starting Constructive Placer.  REAL time: 0 secs 
Placer score = 39396
Placer score = 38452
Placer score = 36861
Placer score = 31164
Placer score = 30492
Placer score = 26076
Placer score = 23823
Placer score = 21346
Placer score = 17585
Placer score = 15677
Placer score = 11166
Placer score = 6624
Placer score = 5537
Placer score = 5320
Placer score = 5311
Finished Constructive Placer.  REAL time: 53 secs 

Writing design to file "ev02.ncd".

Starting Optimizing Placer.  REAL time: 53 secs 
Optimizing  
Swapped 3 comps.
Xilinx Placer [1]   5110   REAL time: 54 secs 
Finished Optimizing Placer.  REAL time: 54 secs 

Writing design to file "ev02.ncd".

Total REAL time to Placer completion: 54 secs 
Total CPU time to Placer completion: 53 secs 

0 connection(s) routed; 240 unrouted active, 1 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 58 secs 
Starting iterative routing. 
Routing active signals.
End of iteration 1 
240 successful; 0 unrouted active,
   1 unrouted PWR/GND; (0) REAL time: 59 secs 
End of iteration 2 
240 successful; 0 unrouted active,
   1 unrouted PWR/GND; (0) REAL time: 59 secs 
Constraints are met. 
Routing PWR/GND nets.
Power and ground nets completely routed. 
Writing design to file "ev02.ncd".
Starting cleanup 
Improving routing.
End of cleanup iteration 1 
241 successful; 0 unrouted; (0) REAL time: 1 mins 
Writing design to file "ev02.ncd".
Total REAL time: 1 mins 
Total CPU  time: 1 mins 
End of route.  241 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 1 mins 
Total CPU time to Router completion: 1 mins 

Generating PAR statistics.
Writing design to file "ev02.ncd".


All signals are completely routed.

Total REAL time to PAR completion: 1 mins 
Total CPU time to PAR completion: 1 mins 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.

==================================================

ngdanno ev02.ncd map.ngm 
Release 3.3.06i_V2_SE2 - ngdanno D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.

Loading device database for application ngdanno from file "ev02.ncd".
   "ev02" is an NCD, version 2.32, device xc3020a, package pc68, speed -7
Loading device for application ngdanno from file '3020a.nph' in environment
C:/Xilinx.
Reading .ngm file "map.ngm"...
Building NGA image...
Annotating NGA image...
Distributing delays...
WARNING:Anno:152 - default voltage/temp values not available in speed file. 
   Using ngdanno defaults of 4.75V and  85C.
Resolving logical and physical hierarchies...
Running NGD DRC...
Writing .nga file "ev02.nga"...
   67 logical models annotated

==================================================

ngd2edif -w -n -v fndtn ev02.nga time_sim.edn
Release 3.3.06i_V2_SE2 - ngd2edif D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.
   writing only delay properties to EDIF file
   dedicated signals will be given global scope
   writing  EDIF file to 'time_sim.edn' ...

==================================================

xcpy time_sim.edn c:\xilinx\active\projects\ev02\time_sim.edn

==================================================

bitgen ev02.ncd -t -a -u  -l -w -f bitgen.ut
Release 3.3.06i_V2_SE2 - Bitgen D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "ev02.ncd".
   "ev02" is an NCD, version 2.32, device xc3020a, package pc68, speed -7
Loading device for application Bitgen from file '3020a.nph' in environment
C:/Xilinx.
Opened constraints file ev02.pcf.

Fri Apr 20 12:29:32 2001

Running DRC.
DRC detected 0 errors and 0 warnings.
Saving ll file in "ev02.ll".

Tying down design ev02.ncd.
Creating tie sources.
   Original design signals: 122
   Original signals added to source list: 72
   New signals created: 91
   New signals added to source list: 91
   Total signals in source list: 163
Creating tie targets.
   Total nodes: 2474
   Unused nodes: 1760
   Nodes in target list: 1084
Tying down target nodes.
   Tied 349 nodes to signal $TIE_HA_X.
   Tied 1 nodes to signal $TIE_HA_Y.
   Tied 14 nodes to signal $TIE_GA_X.
   Tied 13 nodes to signal $TIE_GA_Y.
   Tied 4 nodes to signal $TIE_GB_X.
   Tied 3 nodes to signal $TIE_GB_Y.
   Tied 24 nodes to signal $TIE_GE_X.
   Tied 15 nodes to signal $TIE_GE_Y.
   Tied 46 nodes to signal $TIE_FE_X.
   Tied 8 nodes to signal $TIE_FE_Y.
   Tied 72 nodes to signal $TIE_EE_Y.
   Tied 5 nodes to signal $TIE_GF_X.
   Tied 3 nodes to signal $TIE_GF_Y.
   Tied 14 nodes to signal $TIE_HG_X.
   Tied 1 nodes to signal $TIE_HG_Y.
   Tied 1 nodes to signal $TIE_P19_Q.
   Tied 4 nodes to signal $TIE_P17_Q.
   Tied 6 nodes to signal $TIE_P16_Q.
   Tied 5 nodes to signal $TIE_P15_Q.
   Tied 9 nodes to signal $TIE_P14_Q.
   Tied 8 nodes to signal $TIE_UNB61_Q.
   Tied 4 nodes to signal $TIE_P13_Q.
   Tied 7 nodes to signal $TIE_P12_Q.
   Tied 39 nodes to signal $TIE_P11_Q.
   Tied 2 nodes to signal $TIE_P9_Q.
   Tied 10 nodes to signal $TIE_P8_Q.
   Tied 4 nodes to signal $TIE_P7_Q.
   Tied 1 nodes to signal $TIE_P30_Q.
   Tied 5 nodes to signal $TIE_P6_Q.
   Tied 20 nodes to signal $TIE_P5_Q.
   Tied 3 nodes to signal $TIE_P4_Q.
   Tied 29 nodes to signal $TIE_P3_Q.
   Tied 30 nodes to signal $TIE_P2_Q.
   Tied 4 nodes to signal $TIE_P68_Q.
   Tied 1 nodes to signal $TIE_P37_Q.
   Tied 4 nodes to signal $TIE_P67_Q.
   Tied 25 nodes to signal $TIE_P66_Q.
   Tied 13 nodes to signal $TIE_P65_Q.
   Tied 5 nodes to signal $TIE_P64_Q.
   Tied 1 nodes to signal $TIE_P63_Q.
   Tied 127 nodes to signal $TIE_P62_Q.
   Tied 23 nodes to signal $TIE_P61_Q.
   Tied 1 nodes to signal $TIE_P48_Q.
   Tied 1 nodes to signal $TIE_UNB29_Q.
   Tied 3 nodes to signal $TIE_P49_Q.
   Tied 1 nodes to signal $TIE_UNB25_Q.
   Tied 1 nodes to signal $TIE_P54_Q.
   Tied 1 nodes to signal $TIE_P55_Q.
   Tied 13 nodes to signal $TIE_GCLK_O.
   Tied 3 nodes to signal $I110/QA.
   Tied 1 nodes to signal $I110/QB.
   Tied 3 nodes to signal $I110/QD.
   Tied 1 nodes to signal $Net00033_.
   Tied 5 nodes to signal $I111/QA.
   Tied 3 nodes to signal $I111/QC.
   Tied 1 nodes to signal $I111/QD.
   Tied 2 nodes to signal CK2.
   Tied 2 nodes to signal $I112/QA.
   Tied 1 nodes to signal $I112/T2.
   Tied 3 nodes to signal $Net00060_.
   Tied 1 nodes to signal $I113/QA.
   Tied 1 nodes to signal $I113/T2.
   Tied 1 nodes to signal $I113/QC.
   Tied 9 nodes to signal CK4.
   Tied 2 nodes to signal $Net00017_.
   Tied 6 nodes to signal $Net00014_.
   Tied 2 nodes to signal $I114/T2.
   Tied 2 nodes to signal $Net00018_.
   Tied 1 nodes to signal $Net00001_.
   Tied 2 nodes to signal $Net00015_.
   Tied 1 nodes to signal $Net00022_.
   Tied 6 nodes to signal $Net00003_.
   Tied 2 nodes to signal $Net00002_.
   Tied 3 nodes to signal $Net00020_.
   Tied 3 nodes to signal $Net00023_.
   Tied 3 nodes to signal $Net00027_.
   Tied 2 nodes to signal CK5.
   Tied 1 nodes to signal $Net00021_.
   Tied 1 nodes to signal $Net00024_.
   Tied 1 nodes to signal $Net00028_.
   Tied 1 nodes to signal $Net00019_.
   Tied 4 nodes to signal $Net00061_.
   Tied 2 nodes to signal $Net00063_.
   Tied 1 nodes to signal $Net00068_.
   Tied 1 nodes to signal $Net00058_.
   Tied 1 nodes to signal $Net00056_.
   Tied 1 nodes to signal $Net00055_.
   Tied 1 nodes to signal $Net00057_.
   Tied 1 nodes to signal $Net00036_.
   Tied 1 nodes to signal $Net00034_.
   Tied 1 nodes to signal $TIE_HA_X.
   Tied 1 nodes to signal $Net00014_.
   Tied 1 nodes to signal $TIE_FE_X.
   Tied 1 nodes to signal $TIE_P15_Q.
   Tied 1 nodes to signal $TIE_HA_X.
   Tied 1 nodes to signal $TIE_HA_X.
   Tied 1 nodes to signal $TIE_HA_X.
   Tied 1 nodes to signal $TIE_HA_X.
   Tied 1 nodes to signal $TIE_GF_X.
   Tied 1 nodes to signal $TIE_P63_Q.
   Tied 1 nodes to signal $TIE_HA_X.
   Tied 1 nodes to signal $TIE_P62_Q.
Tiedown complete. 0 untied nodes.
Fixing up iob clocks...Done.
Creating bit map...
Saving bit stream in "ev02.bit".

==================================================

xcpy ev02.bit c:\xilinx\active\projects\ev02\ev02.bit

==================================================

xcpy ev02.ll c:\xilinx\active\projects\ev02\ev02.ll
