Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Apr  5 23:46:13 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGA_controller_timing_summary_routed.rpt -pb VGA_controller_timing_summary_routed.pb -rpx VGA_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 66 register/latch pins with no clock driven by root clock pin: COUNTER_CLK_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 164 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     38.161        0.000                      0                    2        0.440        0.000                      0                    2       19.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        38.161        0.000                      0                    2        0.440        0.000                      0                    2       19.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       38.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.161ns  (required time - arrival time)
  Source:                 COUNTER_CLK_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            COUNTER_CLK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.580ns (31.651%)  route 1.252ns (68.349%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 44.927 - 40.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.625     5.228    CLK_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  COUNTER_CLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 f  COUNTER_CLK_reg[0]/Q
                         net (fo=2, routed)           1.252     6.936    COUNTER_CLK_reg_n_0_[0]
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.060 r  COUNTER_CLK[0]_i_1/O
                         net (fo=1, routed)           0.000     7.060    plusOp[0]
    SLICE_X52Y96         FDCE                                         r  COUNTER_CLK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.504    44.927    CLK_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  COUNTER_CLK_reg[0]/C
                         clock pessimism              0.301    45.228    
                         clock uncertainty           -0.035    45.192    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.029    45.221    COUNTER_CLK_reg[0]
  -------------------------------------------------------------------
                         required time                         45.221    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                 38.161    

Slack (MET) :             38.179ns  (required time - arrival time)
  Source:                 COUNTER_CLK_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            COUNTER_CLK_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.608ns (32.680%)  route 1.252ns (67.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 44.927 - 40.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.625     5.228    CLK_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  COUNTER_CLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  COUNTER_CLK_reg[0]/Q
                         net (fo=2, routed)           1.252     6.936    COUNTER_CLK_reg_n_0_[0]
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.152     7.088 r  COUNTER_CLK[1]_i_1/O
                         net (fo=1, routed)           0.000     7.088    plusOp[1]
    SLICE_X52Y96         FDCE                                         r  COUNTER_CLK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.504    44.927    CLK_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  COUNTER_CLK_reg[1]/C
                         clock pessimism              0.301    45.228    
                         clock uncertainty           -0.035    45.192    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.075    45.267    COUNTER_CLK_reg[1]
  -------------------------------------------------------------------
                         required time                         45.267    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                 38.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 COUNTER_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            COUNTER_CLK_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.228ns (41.713%)  route 0.319ns (58.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.564     1.483    CLK_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  COUNTER_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.128     1.611 r  COUNTER_CLK_reg[1]/Q
                         net (fo=2, routed)           0.319     1.930    CLK25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100     2.030 r  COUNTER_CLK[1]_i_1/O
                         net (fo=1, routed)           0.000     2.030    plusOp[1]
    SLICE_X52Y96         FDCE                                         r  COUNTER_CLK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.999    CLK_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  COUNTER_CLK_reg[1]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.107     1.590    COUNTER_CLK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 COUNTER_CLK_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            COUNTER_CLK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.041%)  route 0.454ns (70.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.564     1.483    CLK_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  COUNTER_CLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  COUNTER_CLK_reg[0]/Q
                         net (fo=2, routed)           0.454     2.079    COUNTER_CLK_reg_n_0_[0]
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     2.124 r  COUNTER_CLK[0]_i_1/O
                         net (fo=1, routed)           0.000     2.124    plusOp[0]
    SLICE_X52Y96         FDCE                                         r  COUNTER_CLK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.999    CLK_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  COUNTER_CLK_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.091     1.574    COUNTER_CLK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.549    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X52Y96    COUNTER_CLK_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X52Y96    COUNTER_CLK_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X52Y96    COUNTER_CLK_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X52Y96    COUNTER_CLK_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X52Y96    COUNTER_CLK_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X52Y96    COUNTER_CLK_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X52Y96    COUNTER_CLK_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X52Y96    COUNTER_CLK_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X52Y96    COUNTER_CLK_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X52Y96    COUNTER_CLK_reg[1]/C



