Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Dec  6 21:25:43 2022
| Host         : Tyler_Thinkpad running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CalculatorSource_control_sets_placed.rpt
| Design       : CalculatorSource
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              74 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              80 |           20 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------+-------------------------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           | Enable Signal |                             Set/Reset Signal                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+---------------+-------------------------------------------------------------------------+------------------+----------------+--------------+
|  Stage_Selector/U3/data_out_reg_1 |               |                                                                         |                2 |              3 |         1.50 |
|  Stage_Selector/U3/led_OBUF[0]    |               |                                                                         |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG                    |               | Stage_Selector/debouncer2/PB_idle                                       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                    |               | Stage_Selector/debouncer1/PB_idle                                       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                    |               | Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_idle |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                    |               | Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer2/PB_idle |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                    |               | Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer3/PB_idle |                4 |             16 |         4.00 |
|  led_OBUF_BUFG[13]                |               |                                                                         |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG                    |               |                                                                         |               15 |             39 |         2.60 |
+-----------------------------------+---------------+-------------------------------------------------------------------------+------------------+----------------+--------------+


