Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_all
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CS
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.BR
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.binary_to_BCD
Compiling module xil_defaultlib.scan_seg
Compiling module xil_defaultlib.CPU_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_top_sim_behav
