# compile vhdl design source files
vhdl xil_defaultlib  "../../../../clock_divider.vhd"
vhdl xil_defaultlib  "../../../Lab2_Giesbrecht_Oh_Dunn.srcs/sources_1/new/digital_clock.vhd"
vhdl xil_defaultlib  "../../../../downcounter.vhd"
vhdl xil_defaultlib  "../../../../sevensegment.vhd"
vhdl xil_defaultlib  "../../../../sevensegment_selector.vhd"
vhdl xil_defaultlib  "../../../../tb_digital_clock.vhd"

# Do not sort compile order
nosort
