{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 23:24:49 2022 " "Info: Processing started: Tue Mar 15 23:24:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter_8 -c counter_8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter_8 -c counter_8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst~latch " "Warning: Node \"inst~latch\" is a latch" {  } { { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 296 360 296 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 248 -8 160 264 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLRN " "Info: Assuming node \"CLRN\" is an undefined clock" {  } { { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 344 -8 160 360 "CLRN" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLRN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PRN " "Info: Assuming node \"PRN\" is an undefined clock" {  } { { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 400 -8 160 416 "PRN" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PRN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst~latch " "Info: Detected ripple clock \"inst~latch\" as buffer" {  } { { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 296 360 296 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst1~head_lut " "Info: Detected gated clock \"inst1~head_lut\" as buffer" {  } { { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst1~_emulated " "Info: Detected ripple clock \"inst1~_emulated\" as buffer" {  } { { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst~head_lut " "Info: Detected gated clock \"inst~head_lut\" as buffer" {  } { { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 296 360 296 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst~_emulated " "Info: Detected ripple clock \"inst~_emulated\" as buffer" {  } { { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 296 360 296 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP register register inst2~_emulated inst2~_emulated 340.02 MHz Internal " "Info: Clock \"CP\" Internal fmax is restricted to 340.02 MHz between source register \"inst2~_emulated\" and destination register \"inst2~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.916 ns + Longest register register " "Info: + Longest register to register delay is 1.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X22_Y4_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y4_N25; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.206 ns) 0.943 ns inst2~head_lut 2 COMB LCCOMB_X21_Y4_N16 2 " "Info: 2: + IC(0.737 ns) + CELL(0.206 ns) = 0.943 ns; Loc. = LCCOMB_X21_Y4_N16; Fanout = 2; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.206 ns) 1.808 ns inst2~data_lut 3 COMB LCCOMB_X22_Y4_N24 1 " "Info: 3: + IC(0.659 ns) + CELL(0.206 ns) = 1.808 ns; Loc. = LCCOMB_X22_Y4_N24; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.916 ns inst2~_emulated 4 REG LCFF_X22_Y4_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.916 ns; Loc. = LCFF_X22_Y4_N25; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 27.14 % ) " "Info: Total cell delay = 0.520 ns ( 27.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.396 ns ( 72.86 % ) " "Info: Total interconnect delay = 1.396 ns ( 72.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.916 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.737ns 0.659ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 8.289 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 8.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 248 -8 160 264 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.938 ns) + CELL(0.970 ns) 4.058 ns inst~_emulated 2 REG LCFF_X21_Y4_N9 1 " "Info: 2: + IC(1.938 ns) + CELL(0.970 ns) = 4.058 ns; Loc. = LCFF_X21_Y4_N9; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { CP inst~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 296 360 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 4.870 ns inst~head_lut 3 COMB LCCOMB_X21_Y4_N18 3 " "Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 4.870 ns; Loc. = LCCOMB_X21_Y4_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 296 360 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.970 ns) 6.179 ns inst1~_emulated 4 REG LCFF_X21_Y4_N5 1 " "Info: 4: + IC(0.339 ns) + CELL(0.970 ns) = 6.179 ns; Loc. = LCFF_X21_Y4_N5; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 6.991 ns inst1~head_lut 5 COMB LCCOMB_X21_Y4_N22 3 " "Info: 5: + IC(0.442 ns) + CELL(0.370 ns) = 6.991 ns; Loc. = LCCOMB_X21_Y4_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.666 ns) 8.289 ns inst2~_emulated 6 REG LCFF_X22_Y4_N25 1 " "Info: 6: + IC(0.632 ns) + CELL(0.666 ns) = 8.289 ns; Loc. = LCFF_X22_Y4_N25; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.496 ns ( 54.24 % ) " "Info: Total cell delay = 4.496 ns ( 54.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.793 ns ( 45.76 % ) " "Info: Total interconnect delay = 3.793 ns ( 45.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.289 ns" { CP inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.289 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.938ns 0.442ns 0.339ns 0.442ns 0.632ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 8.289 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 8.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 248 -8 160 264 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.938 ns) + CELL(0.970 ns) 4.058 ns inst~_emulated 2 REG LCFF_X21_Y4_N9 1 " "Info: 2: + IC(1.938 ns) + CELL(0.970 ns) = 4.058 ns; Loc. = LCFF_X21_Y4_N9; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { CP inst~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 296 360 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 4.870 ns inst~head_lut 3 COMB LCCOMB_X21_Y4_N18 3 " "Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 4.870 ns; Loc. = LCCOMB_X21_Y4_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 296 360 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.970 ns) 6.179 ns inst1~_emulated 4 REG LCFF_X21_Y4_N5 1 " "Info: 4: + IC(0.339 ns) + CELL(0.970 ns) = 6.179 ns; Loc. = LCFF_X21_Y4_N5; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 6.991 ns inst1~head_lut 5 COMB LCCOMB_X21_Y4_N22 3 " "Info: 5: + IC(0.442 ns) + CELL(0.370 ns) = 6.991 ns; Loc. = LCCOMB_X21_Y4_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.666 ns) 8.289 ns inst2~_emulated 6 REG LCFF_X22_Y4_N25 1 " "Info: 6: + IC(0.632 ns) + CELL(0.666 ns) = 8.289 ns; Loc. = LCFF_X22_Y4_N25; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.496 ns ( 54.24 % ) " "Info: Total cell delay = 4.496 ns ( 54.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.793 ns ( 45.76 % ) " "Info: Total interconnect delay = 3.793 ns ( 45.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.289 ns" { CP inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.289 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.938ns 0.442ns 0.339ns 0.442ns 0.632ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.289 ns" { CP inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.289 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.938ns 0.442ns 0.339ns 0.442ns 0.632ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.916 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.737ns 0.659ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.289 ns" { CP inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.289 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.938ns 0.442ns 0.339ns 0.442ns 0.632ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { inst2~_emulated {} } {  } {  } "" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLRN register inst2~_emulated register inst2~_emulated 255.82 MHz 3.909 ns Internal " "Info: Clock \"CLRN\" has Internal fmax of 255.82 MHz between source register \"inst2~_emulated\" and destination register \"inst2~_emulated\" (period= 3.909 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.916 ns + Longest register register " "Info: + Longest register to register delay is 1.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X22_Y4_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y4_N25; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.206 ns) 0.943 ns inst2~head_lut 2 COMB LCCOMB_X21_Y4_N16 2 " "Info: 2: + IC(0.737 ns) + CELL(0.206 ns) = 0.943 ns; Loc. = LCCOMB_X21_Y4_N16; Fanout = 2; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.206 ns) 1.808 ns inst2~data_lut 3 COMB LCCOMB_X22_Y4_N24 1 " "Info: 3: + IC(0.659 ns) + CELL(0.206 ns) = 1.808 ns; Loc. = LCCOMB_X22_Y4_N24; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.916 ns inst2~_emulated 4 REG LCFF_X22_Y4_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.916 ns; Loc. = LCFF_X22_Y4_N25; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 27.14 % ) " "Info: Total cell delay = 0.520 ns ( 27.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.396 ns ( 72.86 % ) " "Info: Total interconnect delay = 1.396 ns ( 72.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.916 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.737ns 0.659ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.729 ns - Smallest " "Info: - Smallest clock skew is -1.729 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 4.619 ns + Shortest register " "Info: + Shortest clock path from clock \"CLRN\" to destination register is 4.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CLRN 1 CLK PIN_77 5 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 5; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 344 -8 160 360 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.758 ns) + CELL(0.589 ns) 3.321 ns inst1~head_lut 2 COMB LCCOMB_X21_Y4_N22 3 " "Info: 2: + IC(1.758 ns) + CELL(0.589 ns) = 3.321 ns; Loc. = LCCOMB_X21_Y4_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { CLRN inst1~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.666 ns) 4.619 ns inst2~_emulated 3 REG LCFF_X22_Y4_N25 1 " "Info: 3: + IC(0.632 ns) + CELL(0.666 ns) = 4.619 ns; Loc. = LCFF_X22_Y4_N25; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.229 ns ( 48.26 % ) " "Info: Total cell delay = 2.229 ns ( 48.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.390 ns ( 51.74 % ) " "Info: Total interconnect delay = 2.390 ns ( 51.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.619 ns" { CLRN inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.619 ns" { CLRN {} CLRN~combout {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.758ns 0.632ns } { 0.000ns 0.974ns 0.589ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN source 6.348 ns - Longest register " "Info: - Longest clock path from clock \"CLRN\" to source register is 6.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CLRN 1 CLK PIN_77 5 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 5; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 344 -8 160 360 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.206 ns) 2.929 ns inst~head_lut 2 COMB LCCOMB_X21_Y4_N18 3 " "Info: 2: + IC(1.749 ns) + CELL(0.206 ns) = 2.929 ns; Loc. = LCCOMB_X21_Y4_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { CLRN inst~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 296 360 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.970 ns) 4.238 ns inst1~_emulated 3 REG LCFF_X21_Y4_N5 1 " "Info: 3: + IC(0.339 ns) + CELL(0.970 ns) = 4.238 ns; Loc. = LCFF_X21_Y4_N5; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 5.050 ns inst1~head_lut 4 COMB LCCOMB_X21_Y4_N22 3 " "Info: 4: + IC(0.442 ns) + CELL(0.370 ns) = 5.050 ns; Loc. = LCCOMB_X21_Y4_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.666 ns) 6.348 ns inst2~_emulated 5 REG LCFF_X22_Y4_N25 1 " "Info: 5: + IC(0.632 ns) + CELL(0.666 ns) = 6.348 ns; Loc. = LCFF_X22_Y4_N25; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.186 ns ( 50.19 % ) " "Info: Total cell delay = 3.186 ns ( 50.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.162 ns ( 49.81 % ) " "Info: Total interconnect delay = 3.162 ns ( 49.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.348 ns" { CLRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.348 ns" { CLRN {} CLRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.749ns 0.339ns 0.442ns 0.632ns } { 0.000ns 0.974ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.619 ns" { CLRN inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.619 ns" { CLRN {} CLRN~combout {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.758ns 0.632ns } { 0.000ns 0.974ns 0.589ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.348 ns" { CLRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.348 ns" { CLRN {} CLRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.749ns 0.339ns 0.442ns 0.632ns } { 0.000ns 0.974ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.916 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.737ns 0.659ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.619 ns" { CLRN inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.619 ns" { CLRN {} CLRN~combout {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.758ns 0.632ns } { 0.000ns 0.974ns 0.589ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.348 ns" { CLRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.348 ns" { CLRN {} CLRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.749ns 0.339ns 0.442ns 0.632ns } { 0.000ns 0.974ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PRN register inst2~_emulated register inst2~_emulated 211.6 MHz 4.726 ns Internal " "Info: Clock \"PRN\" has Internal fmax of 211.6 MHz between source register \"inst2~_emulated\" and destination register \"inst2~_emulated\" (period= 4.726 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.916 ns + Longest register register " "Info: + Longest register to register delay is 1.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X22_Y4_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y4_N25; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.206 ns) 0.943 ns inst2~head_lut 2 COMB LCCOMB_X21_Y4_N16 2 " "Info: 2: + IC(0.737 ns) + CELL(0.206 ns) = 0.943 ns; Loc. = LCCOMB_X21_Y4_N16; Fanout = 2; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.206 ns) 1.808 ns inst2~data_lut 3 COMB LCCOMB_X22_Y4_N24 1 " "Info: 3: + IC(0.659 ns) + CELL(0.206 ns) = 1.808 ns; Loc. = LCCOMB_X22_Y4_N24; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.916 ns inst2~_emulated 4 REG LCFF_X22_Y4_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.916 ns; Loc. = LCFF_X22_Y4_N25; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 27.14 % ) " "Info: Total cell delay = 0.520 ns ( 27.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.396 ns ( 72.86 % ) " "Info: Total interconnect delay = 1.396 ns ( 72.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.916 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.737ns 0.659ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.546 ns - Smallest " "Info: - Smallest clock skew is -2.546 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PRN destination 4.240 ns + Shortest register " "Info: + Shortest clock path from clock \"PRN\" to destination register is 4.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns PRN 1 CLK PIN_80 5 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 5; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 400 -8 160 416 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.752 ns) + CELL(0.206 ns) 2.942 ns inst1~head_lut 2 COMB LCCOMB_X21_Y4_N22 3 " "Info: 2: + IC(1.752 ns) + CELL(0.206 ns) = 2.942 ns; Loc. = LCCOMB_X21_Y4_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { PRN inst1~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.666 ns) 4.240 ns inst2~_emulated 3 REG LCFF_X22_Y4_N25 1 " "Info: 3: + IC(0.632 ns) + CELL(0.666 ns) = 4.240 ns; Loc. = LCFF_X22_Y4_N25; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 43.77 % ) " "Info: Total cell delay = 1.856 ns ( 43.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.384 ns ( 56.23 % ) " "Info: Total interconnect delay = 2.384 ns ( 56.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { PRN inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.240 ns" { PRN {} PRN~combout {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.752ns 0.632ns } { 0.000ns 0.984ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PRN source 6.786 ns - Longest register " "Info: - Longest clock path from clock \"PRN\" to source register is 6.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns PRN 1 CLK PIN_80 5 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 5; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 400 -8 160 416 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.624 ns) 3.367 ns inst~head_lut 2 COMB LCCOMB_X21_Y4_N18 3 " "Info: 2: + IC(1.759 ns) + CELL(0.624 ns) = 3.367 ns; Loc. = LCCOMB_X21_Y4_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.383 ns" { PRN inst~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 296 360 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.970 ns) 4.676 ns inst1~_emulated 3 REG LCFF_X21_Y4_N5 1 " "Info: 3: + IC(0.339 ns) + CELL(0.970 ns) = 4.676 ns; Loc. = LCFF_X21_Y4_N5; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 5.488 ns inst1~head_lut 4 COMB LCCOMB_X21_Y4_N22 3 " "Info: 4: + IC(0.442 ns) + CELL(0.370 ns) = 5.488 ns; Loc. = LCCOMB_X21_Y4_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.666 ns) 6.786 ns inst2~_emulated 5 REG LCFF_X22_Y4_N25 1 " "Info: 5: + IC(0.632 ns) + CELL(0.666 ns) = 6.786 ns; Loc. = LCFF_X22_Y4_N25; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.614 ns ( 53.26 % ) " "Info: Total cell delay = 3.614 ns ( 53.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.172 ns ( 46.74 % ) " "Info: Total interconnect delay = 3.172 ns ( 46.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.786 ns" { PRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.786 ns" { PRN {} PRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.759ns 0.339ns 0.442ns 0.632ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { PRN inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.240 ns" { PRN {} PRN~combout {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.752ns 0.632ns } { 0.000ns 0.984ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.786 ns" { PRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.786 ns" { PRN {} PRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.759ns 0.339ns 0.442ns 0.632ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.916 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.737ns 0.659ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { PRN inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.240 ns" { PRN {} PRN~combout {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.752ns 0.632ns } { 0.000ns 0.984ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.786 ns" { PRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.786 ns" { PRN {} PRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.759ns 0.339ns 0.442ns 0.632ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "PRN 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"PRN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst2~_emulated inst2~_emulated PRN 632 ps " "Info: Found hold time violation between source  pin or register \"inst2~_emulated\" and destination pin or register \"inst2~_emulated\" for clock \"PRN\" (Hold time is 632 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.546 ns + Largest " "Info: + Largest clock skew is 2.546 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PRN destination 6.786 ns + Longest register " "Info: + Longest clock path from clock \"PRN\" to destination register is 6.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns PRN 1 CLK PIN_80 5 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 5; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 400 -8 160 416 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.624 ns) 3.367 ns inst~head_lut 2 COMB LCCOMB_X21_Y4_N18 3 " "Info: 2: + IC(1.759 ns) + CELL(0.624 ns) = 3.367 ns; Loc. = LCCOMB_X21_Y4_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.383 ns" { PRN inst~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 296 360 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.970 ns) 4.676 ns inst1~_emulated 3 REG LCFF_X21_Y4_N5 1 " "Info: 3: + IC(0.339 ns) + CELL(0.970 ns) = 4.676 ns; Loc. = LCFF_X21_Y4_N5; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 5.488 ns inst1~head_lut 4 COMB LCCOMB_X21_Y4_N22 3 " "Info: 4: + IC(0.442 ns) + CELL(0.370 ns) = 5.488 ns; Loc. = LCCOMB_X21_Y4_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.666 ns) 6.786 ns inst2~_emulated 5 REG LCFF_X22_Y4_N25 1 " "Info: 5: + IC(0.632 ns) + CELL(0.666 ns) = 6.786 ns; Loc. = LCFF_X22_Y4_N25; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.614 ns ( 53.26 % ) " "Info: Total cell delay = 3.614 ns ( 53.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.172 ns ( 46.74 % ) " "Info: Total interconnect delay = 3.172 ns ( 46.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.786 ns" { PRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.786 ns" { PRN {} PRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.759ns 0.339ns 0.442ns 0.632ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PRN source 4.240 ns - Shortest register " "Info: - Shortest clock path from clock \"PRN\" to source register is 4.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns PRN 1 CLK PIN_80 5 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 5; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 400 -8 160 416 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.752 ns) + CELL(0.206 ns) 2.942 ns inst1~head_lut 2 COMB LCCOMB_X21_Y4_N22 3 " "Info: 2: + IC(1.752 ns) + CELL(0.206 ns) = 2.942 ns; Loc. = LCCOMB_X21_Y4_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { PRN inst1~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.666 ns) 4.240 ns inst2~_emulated 3 REG LCFF_X22_Y4_N25 1 " "Info: 3: + IC(0.632 ns) + CELL(0.666 ns) = 4.240 ns; Loc. = LCFF_X22_Y4_N25; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 43.77 % ) " "Info: Total cell delay = 1.856 ns ( 43.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.384 ns ( 56.23 % ) " "Info: Total interconnect delay = 2.384 ns ( 56.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { PRN inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.240 ns" { PRN {} PRN~combout {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.752ns 0.632ns } { 0.000ns 0.984ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.786 ns" { PRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.786 ns" { PRN {} PRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.759ns 0.339ns 0.442ns 0.632ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { PRN inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.240 ns" { PRN {} PRN~combout {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.752ns 0.632ns } { 0.000ns 0.984ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.916 ns - Shortest register register " "Info: - Shortest register to register delay is 1.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X22_Y4_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y4_N25; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.206 ns) 0.943 ns inst2~head_lut 2 COMB LCCOMB_X21_Y4_N16 2 " "Info: 2: + IC(0.737 ns) + CELL(0.206 ns) = 0.943 ns; Loc. = LCCOMB_X21_Y4_N16; Fanout = 2; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.206 ns) 1.808 ns inst2~data_lut 3 COMB LCCOMB_X22_Y4_N24 1 " "Info: 3: + IC(0.659 ns) + CELL(0.206 ns) = 1.808 ns; Loc. = LCCOMB_X22_Y4_N24; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.916 ns inst2~_emulated 4 REG LCFF_X22_Y4_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.916 ns; Loc. = LCFF_X22_Y4_N25; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 27.14 % ) " "Info: Total cell delay = 0.520 ns ( 27.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.396 ns ( 72.86 % ) " "Info: Total interconnect delay = 1.396 ns ( 72.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.916 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.737ns 0.659ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.786 ns" { PRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.786 ns" { PRN {} PRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.759ns 0.339ns 0.442ns 0.632ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { PRN inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.240 ns" { PRN {} PRN~combout {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.752ns 0.632ns } { 0.000ns 0.984ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.916 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.737ns 0.659ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst2~_emulated PRN PRN 4.433 ns register " "Info: tsu for register \"inst2~_emulated\" (data pin = \"PRN\", clock pin = \"PRN\") is 4.433 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.713 ns + Longest pin register " "Info: + Longest pin to register delay is 8.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns PRN 1 CLK PIN_80 5 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 5; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 400 -8 160 416 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.132 ns) + CELL(0.624 ns) 7.740 ns inst2~head_lut 2 COMB LCCOMB_X21_Y4_N16 2 " "Info: 2: + IC(6.132 ns) + CELL(0.624 ns) = 7.740 ns; Loc. = LCCOMB_X21_Y4_N16; Fanout = 2; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.756 ns" { PRN inst2~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.206 ns) 8.605 ns inst2~data_lut 3 COMB LCCOMB_X22_Y4_N24 1 " "Info: 3: + IC(0.659 ns) + CELL(0.206 ns) = 8.605 ns; Loc. = LCCOMB_X22_Y4_N24; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.713 ns inst2~_emulated 4 REG LCFF_X22_Y4_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.713 ns; Loc. = LCFF_X22_Y4_N25; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.922 ns ( 22.06 % ) " "Info: Total cell delay = 1.922 ns ( 22.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.791 ns ( 77.94 % ) " "Info: Total interconnect delay = 6.791 ns ( 77.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.713 ns" { PRN inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.713 ns" { PRN {} PRN~combout {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 6.132ns 0.659ns 0.000ns } { 0.000ns 0.984ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PRN destination 4.240 ns - Shortest register " "Info: - Shortest clock path from clock \"PRN\" to destination register is 4.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns PRN 1 CLK PIN_80 5 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 5; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 400 -8 160 416 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.752 ns) + CELL(0.206 ns) 2.942 ns inst1~head_lut 2 COMB LCCOMB_X21_Y4_N22 3 " "Info: 2: + IC(1.752 ns) + CELL(0.206 ns) = 2.942 ns; Loc. = LCCOMB_X21_Y4_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { PRN inst1~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.666 ns) 4.240 ns inst2~_emulated 3 REG LCFF_X22_Y4_N25 1 " "Info: 3: + IC(0.632 ns) + CELL(0.666 ns) = 4.240 ns; Loc. = LCFF_X22_Y4_N25; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 43.77 % ) " "Info: Total cell delay = 1.856 ns ( 43.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.384 ns ( 56.23 % ) " "Info: Total interconnect delay = 2.384 ns ( 56.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { PRN inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.240 ns" { PRN {} PRN~combout {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.752ns 0.632ns } { 0.000ns 0.984ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.713 ns" { PRN inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.713 ns" { PRN {} PRN~combout {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 6.132ns 0.659ns 0.000ns } { 0.000ns 0.984ns 0.624ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { PRN inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.240 ns" { PRN {} PRN~combout {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.752ns 0.632ns } { 0.000ns 0.984ns 0.206ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Q2 inst2~_emulated 15.928 ns register " "Info: tco from clock \"CP\" to destination pin \"Q2\" through register \"inst2~_emulated\" is 15.928 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 8.289 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 8.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 248 -8 160 264 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.938 ns) + CELL(0.970 ns) 4.058 ns inst~_emulated 2 REG LCFF_X21_Y4_N9 1 " "Info: 2: + IC(1.938 ns) + CELL(0.970 ns) = 4.058 ns; Loc. = LCFF_X21_Y4_N9; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { CP inst~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 296 360 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 4.870 ns inst~head_lut 3 COMB LCCOMB_X21_Y4_N18 3 " "Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 4.870 ns; Loc. = LCCOMB_X21_Y4_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 296 360 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.970 ns) 6.179 ns inst1~_emulated 4 REG LCFF_X21_Y4_N5 1 " "Info: 4: + IC(0.339 ns) + CELL(0.970 ns) = 6.179 ns; Loc. = LCFF_X21_Y4_N5; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 6.991 ns inst1~head_lut 5 COMB LCCOMB_X21_Y4_N22 3 " "Info: 5: + IC(0.442 ns) + CELL(0.370 ns) = 6.991 ns; Loc. = LCCOMB_X21_Y4_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.666 ns) 8.289 ns inst2~_emulated 6 REG LCFF_X22_Y4_N25 1 " "Info: 6: + IC(0.632 ns) + CELL(0.666 ns) = 8.289 ns; Loc. = LCFF_X22_Y4_N25; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.496 ns ( 54.24 % ) " "Info: Total cell delay = 4.496 ns ( 54.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.793 ns ( 45.76 % ) " "Info: Total interconnect delay = 3.793 ns ( 45.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.289 ns" { CP inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.289 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.938ns 0.442ns 0.339ns 0.442ns 0.632ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.335 ns + Longest register pin " "Info: + Longest register to pin delay is 7.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X22_Y4_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y4_N25; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.206 ns) 0.943 ns inst2~head_lut 2 COMB LCCOMB_X21_Y4_N16 2 " "Info: 2: + IC(0.737 ns) + CELL(0.206 ns) = 0.943 ns; Loc. = LCCOMB_X21_Y4_N16; Fanout = 2; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.286 ns) + CELL(3.106 ns) 7.335 ns Q2 3 PIN PIN_144 0 " "Info: 3: + IC(3.286 ns) + CELL(3.106 ns) = 7.335 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'Q2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.392 ns" { inst2~head_lut Q2 } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 472 808 984 488 "Q2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.312 ns ( 45.15 % ) " "Info: Total cell delay = 3.312 ns ( 45.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.023 ns ( 54.85 % ) " "Info: Total interconnect delay = 4.023 ns ( 54.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.335 ns" { inst2~_emulated inst2~head_lut Q2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.335 ns" { inst2~_emulated {} inst2~head_lut {} Q2 {} } { 0.000ns 0.737ns 3.286ns } { 0.000ns 0.206ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.289 ns" { CP inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.289 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.938ns 0.442ns 0.339ns 0.442ns 0.632ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.335 ns" { inst2~_emulated inst2~head_lut Q2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.335 ns" { inst2~_emulated {} inst2~head_lut {} Q2 {} } { 0.000ns 0.737ns 3.286ns } { 0.000ns 0.206ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "PRN Q2 14.132 ns Longest " "Info: Longest tpd from source pin \"PRN\" to destination pin \"Q2\" is 14.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns PRN 1 CLK PIN_80 5 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 5; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 400 -8 160 416 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.132 ns) + CELL(0.624 ns) 7.740 ns inst2~head_lut 2 COMB LCCOMB_X21_Y4_N16 2 " "Info: 2: + IC(6.132 ns) + CELL(0.624 ns) = 7.740 ns; Loc. = LCCOMB_X21_Y4_N16; Fanout = 2; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.756 ns" { PRN inst2~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 680 744 296 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.286 ns) + CELL(3.106 ns) 14.132 ns Q2 3 PIN PIN_144 0 " "Info: 3: + IC(3.286 ns) + CELL(3.106 ns) = 14.132 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'Q2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.392 ns" { inst2~head_lut Q2 } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 472 808 984 488 "Q2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.714 ns ( 33.36 % ) " "Info: Total cell delay = 4.714 ns ( 33.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.418 ns ( 66.64 % ) " "Info: Total interconnect delay = 9.418 ns ( 66.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "14.132 ns" { PRN inst2~head_lut Q2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "14.132 ns" { PRN {} PRN~combout {} inst2~head_lut {} Q2 {} } { 0.000ns 0.000ns 6.132ns 3.286ns } { 0.000ns 0.984ns 0.624ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst1~_emulated PRN CP 2.541 ns register " "Info: th for register \"inst1~_emulated\" (data pin = \"PRN\", clock pin = \"CP\") is 2.541 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 5.875 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 5.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 248 -8 160 264 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.938 ns) + CELL(0.970 ns) 4.058 ns inst~_emulated 2 REG LCFF_X21_Y4_N9 1 " "Info: 2: + IC(1.938 ns) + CELL(0.970 ns) = 4.058 ns; Loc. = LCFF_X21_Y4_N9; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { CP inst~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 296 360 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 4.870 ns inst~head_lut 3 COMB LCCOMB_X21_Y4_N18 3 " "Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 4.870 ns; Loc. = LCCOMB_X21_Y4_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 296 360 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.666 ns) 5.875 ns inst1~_emulated 4 REG LCFF_X21_Y4_N5 1 " "Info: 4: + IC(0.339 ns) + CELL(0.666 ns) = 5.875 ns; Loc. = LCFF_X21_Y4_N5; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.156 ns ( 53.72 % ) " "Info: Total cell delay = 3.156 ns ( 53.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.719 ns ( 46.28 % ) " "Info: Total interconnect delay = 2.719 ns ( 46.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.875 ns" { CP inst~_emulated inst~head_lut inst1~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.875 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.938ns 0.442ns 0.339ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.640 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns PRN 1 CLK PIN_80 5 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 5; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 400 -8 160 416 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.752 ns) + CELL(0.206 ns) 2.942 ns inst1~head_lut 2 COMB LCCOMB_X21_Y4_N22 3 " "Info: 2: + IC(1.752 ns) + CELL(0.206 ns) = 2.942 ns; Loc. = LCCOMB_X21_Y4_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { PRN inst1~head_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 3.532 ns inst1~data_lut 3 COMB LCCOMB_X21_Y4_N4 1 " "Info: 3: + IC(0.384 ns) + CELL(0.206 ns) = 3.532 ns; Loc. = LCCOMB_X21_Y4_N4; Fanout = 1; COMB Node = 'inst1~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { inst1~head_lut inst1~data_lut } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.640 ns inst1~_emulated 4 REG LCFF_X21_Y4_N5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.640 ns; Loc. = LCFF_X21_Y4_N5; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "counter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_8/counter_8.bdf" { { 216 488 552 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 41.32 % ) " "Info: Total cell delay = 1.504 ns ( 41.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.136 ns ( 58.68 % ) " "Info: Total interconnect delay = 2.136 ns ( 58.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.640 ns" { PRN inst1~head_lut inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.640 ns" { PRN {} PRN~combout {} inst1~head_lut {} inst1~data_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.752ns 0.384ns 0.000ns } { 0.000ns 0.984ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.875 ns" { CP inst~_emulated inst~head_lut inst1~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.875 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.938ns 0.442ns 0.339ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.640 ns" { PRN inst1~head_lut inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.640 ns" { PRN {} PRN~combout {} inst1~head_lut {} inst1~data_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.752ns 0.384ns 0.000ns } { 0.000ns 0.984ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 23:24:49 2022 " "Info: Processing ended: Tue Mar 15 23:24:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
