Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sat Jul  6 11:02:11 2024
| Host             : Hraesvelgr running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_asdf_power_routed.rpt -pb TOP_asdf_power_summary_routed.pb -rpx TOP_asdf_power_routed.rpx
| Design           : TOP_asdf
| Device           : xc7z030fbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.498        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.343        |
| Device Static (W)        | 0.155        |
| Total Off-Chip Power (W) | 0.002        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 78.4         |
| Junction Temperature (C) | 31.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.110 |       34 |       --- |             --- |
| Slice Logic              |     0.015 |    30186 |       --- |             --- |
|   LUT as Logic           |     0.012 |     8398 |     78600 |           10.68 |
|   Register               |     0.001 |    16720 |    157200 |           10.64 |
|   CARRY4                 |    <0.001 |      412 |     19650 |            2.10 |
|   LUT as Shift Register  |    <0.001 |      239 |     26600 |            0.90 |
|   LUT as Distributed RAM |    <0.001 |      362 |     26600 |            1.36 |
|   F7/F8 Muxes            |    <0.001 |     1063 |     78600 |            1.35 |
|   Others                 |     0.000 |     1425 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       116 |            0.86 |
| Signals                  |     0.026 |    23904 |       --- |             --- |
| Block RAM                |     0.019 |       18 |       265 |            6.79 |
| MMCM                     |     0.362 |        3 |         5 |           60.00 |
| I/O                      |     0.648 |      170 |       250 |           68.00 |
| GTX                      |     0.627 |        2 |         4 |           50.00 |
| PS7                      |     1.536 |        1 |       --- |             --- |
| Static Power             |     0.155 |          |           |                 |
| Total                    |     3.498 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.348 |       0.321 |      0.028 |
| Vccaux    |       1.800 |     0.407 |       0.392 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.023 |       0.022 |      0.001 |
| Vcco18    |       1.800 |     0.088 |       0.087 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.342 |       0.339 |      0.002 |
| MGTAVtt   |       1.200 |     0.195 |       0.193 |      0.003 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.744 |       0.724 |      0.020 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                             | Domain                                                                                                                                                                                               | Constraint (ns) |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| ADC_1_CLK_A_P                                                                                                                                                                                     | ADC_1_CLK_A_P                                                                                                                                                                                        |             2.0 |
| ADC_1_CLK_B_P                                                                                                                                                                                     | ADC_1_CLK_B_P                                                                                                                                                                                        |             2.0 |
| ADC_2_CLK_A_P                                                                                                                                                                                     | ADC_2_CLK_A_P                                                                                                                                                                                        |             2.0 |
| ADC_2_CLK_B_P                                                                                                                                                                                     | ADC_2_CLK_B_P                                                                                                                                                                                        |             2.0 |
| ADC_3_CLK_A_P                                                                                                                                                                                     | ADC_3_CLK_A_P                                                                                                                                                                                        |             2.0 |
| ADC_3_CLK_B_P                                                                                                                                                                                     | ADC_3_CLK_B_P                                                                                                                                                                                        |             2.0 |
| ADC_4_CLK_A_P                                                                                                                                                                                     | ADC_4_CLK_A_P                                                                                                                                                                                        |             2.0 |
| ADC_4_CLK_B_P                                                                                                                                                                                     | ADC_4_CLK_B_P                                                                                                                                                                                        |             2.0 |
| ADC_DESER1_n_1                                                                                                                                                                                    | adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]                                                                                                                                                      |             8.0 |
| ADC_DESER1_n_1_1                                                                                                                                                                                  | adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]                                                                                                                                                      |             8.0 |
| ADC_DESER1_n_1_2                                                                                                                                                                                  | adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]                                                                                                                                                      |             8.0 |
| clk_div_out2                                                                                                                                                                                      | adcs/adc_interface1/ADC_DESER2/CLK                                                                                                                                                                   |             8.0 |
| clk_div_out2_1                                                                                                                                                                                    | adcs/adc_interface2/ADC_DESER2/CLK                                                                                                                                                                   |             8.0 |
| clk_div_out2_2                                                                                                                                                                                    | adcs/adc_interface3/ADC_DESER2/CLK                                                                                                                                                                   |             8.0 |
| clk_div_out2_3                                                                                                                                                                                    | adcs/adc_interface4/ADC_DESER2/CLK                                                                                                                                                                   |             8.0 |
| clk_fpga_0                                                                                                                                                                                        | zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                                                                                                         |             8.0 |
| clk_out1_clk_wiz_0                                                                                                                                                                                | adcs/dcm_ref/inst/clk_out1_clk_wiz_0                                                                                                                                                                 |             5.0 |
| clk_out2_clk_wiz_0                                                                                                                                                                                | adcs/dcm_ref/inst/clk_out2_clk_wiz_0                                                                                                                                                                 |             5.0 |
| clk_out2_main_clock                                                                                                                                                                               | main_clock_gen/inst/clk_out2_main_clock                                                                                                                                                              |             8.0 |
| clk_out4_clk_wiz_0                                                                                                                                                                                | adcs/dcm_ref/inst/clk_out4_clk_wiz_0                                                                                                                                                                 |             5.0 |
| clk_out5_clk_wiz_0                                                                                                                                                                                | adcs/dcm_ref/inst/clk_out5_clk_wiz_0                                                                                                                                                                 |             5.0 |
| clkfbout                                                                                                                                                                                          | zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clkfbout                                                                                                                                  |             5.1 |
| clkfbout_clk_wiz_0                                                                                                                                                                                | adcs/dcm_ref/inst/clkfbout_clk_wiz_0                                                                                                                                                                 |            40.0 |
| clkfbout_main_clock                                                                                                                                                                               | main_clock_gen/inst/clkfbout_main_clock                                                                                                                                                              |             8.0 |
| sCLK_125                                                                                                                                                                                          | sCLK_125                                                                                                                                                                                             |             8.0 |
| sync_clk_i                                                                                                                                                                                        | zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i                                                                                                                                |             5.1 |
| testADCClk                                                                                                                                                                                        | adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]                                                                                                                                                      |             8.0 |
| user_clk_i                                                                                                                                                                                        | zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i                                                                                                                                |            10.2 |
| zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK | zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/rxrecclk_from_gtx_i |             5.1 |
| zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK | zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/tx_out_clk          |             5.1 |
| zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK                                | zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/rxrecclk_from_gtx_i                                |             5.1 |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------+-----------+
| Name                                                                                      | Power (W) |
+-------------------------------------------------------------------------------------------+-----------+
| TOP_asdf                                                                                  |     3.343 |
|   AW_MEMORY_MANAGER                                                                       |     0.002 |
|   U42                                                                                     |     0.003 |
|     xpm_memory_tdpram_inst                                                                |     0.002 |
|       xpm_memory_base_inst                                                                |     0.002 |
|   XPM_CLK_VER                                                                             |    <0.001 |
|   adcs                                                                                    |     0.802 |
|     adc_interface1                                                                        |     0.167 |
|       ADC_DESER1                                                                          |     0.081 |
|       ADC_DESER2                                                                          |     0.079 |
|       ADC_OUTFIFO1                                                                        |     0.002 |
|         U0                                                                                |     0.002 |
|           inst_fifo_gen                                                                   |     0.002 |
|             gconvfifo.rf                                                                  |     0.002 |
|               grf.rf                                                                      |     0.002 |
|                 gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                   rd_pntr_cdc_inst                                                        |    <0.001 |
|                   wr_pntr_cdc_inst                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                   gras.rsts                                                               |    <0.001 |
|                   rpntr                                                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                   gwas.wsts                                                               |    <0.001 |
|                   wpntr                                                                   |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                     |     0.001 |
|                   gdm.dm_gen.dm                                                           |     0.001 |
|                     RAM_reg_0_15_0_5                                                      |    <0.001 |
|                     RAM_reg_0_15_12_17                                                    |    <0.001 |
|                     RAM_reg_0_15_18_23                                                    |    <0.001 |
|                     RAM_reg_0_15_24_29                                                    |    <0.001 |
|                     RAM_reg_0_15_30_35                                                    |    <0.001 |
|                     RAM_reg_0_15_36_41                                                    |    <0.001 |
|                     RAM_reg_0_15_42_47                                                    |    <0.001 |
|                     RAM_reg_0_15_48_53                                                    |    <0.001 |
|                     RAM_reg_0_15_54_59                                                    |    <0.001 |
|                     RAM_reg_0_15_60_63                                                    |    <0.001 |
|                     RAM_reg_0_15_6_11                                                     |    <0.001 |
|                 rstblk                                                                    |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|       ADC_OUTFIFO2                                                                        |     0.002 |
|         U0                                                                                |     0.002 |
|           inst_fifo_gen                                                                   |     0.002 |
|             gconvfifo.rf                                                                  |     0.002 |
|               grf.rf                                                                      |     0.002 |
|                 gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                   rd_pntr_cdc_inst                                                        |    <0.001 |
|                   wr_pntr_cdc_inst                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                   gras.rsts                                                               |    <0.001 |
|                   rpntr                                                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                   gwas.wsts                                                               |    <0.001 |
|                   wpntr                                                                   |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                     |     0.001 |
|                   gdm.dm_gen.dm                                                           |     0.001 |
|                     RAM_reg_0_15_0_5                                                      |    <0.001 |
|                     RAM_reg_0_15_12_17                                                    |    <0.001 |
|                     RAM_reg_0_15_18_23                                                    |    <0.001 |
|                     RAM_reg_0_15_24_29                                                    |    <0.001 |
|                     RAM_reg_0_15_30_35                                                    |    <0.001 |
|                     RAM_reg_0_15_36_41                                                    |    <0.001 |
|                     RAM_reg_0_15_42_47                                                    |    <0.001 |
|                     RAM_reg_0_15_48_53                                                    |    <0.001 |
|                     RAM_reg_0_15_54_59                                                    |    <0.001 |
|                     RAM_reg_0_15_60_63                                                    |    <0.001 |
|                     RAM_reg_0_15_6_11                                                     |    <0.001 |
|                 rstblk                                                                    |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|       xpm_cdc_bitsleep_1                                                                  |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[5].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[6].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[7].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[8].xpm_cdc_single_inst                                               |    <0.001 |
|       xpm_cdc_bitsleep_2                                                                  |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[5].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[6].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[7].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[8].xpm_cdc_single_inst                                               |    <0.001 |
|       xpm_cdc_serdes1_delay_1                                                             |    <0.001 |
|         single_array[0].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|       xpm_cdc_serdes1_delay_2                                                             |    <0.001 |
|         single_array[0].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|       xpm_cdc_serdes1_program_delay_1                                                     |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[5].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[6].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[7].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[8].xpm_cdc_single_inst                                               |    <0.001 |
|       xpm_cdc_serdes1_program_delay_2                                                     |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[5].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[6].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[7].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[8].xpm_cdc_single_inst                                               |    <0.001 |
|     adc_interface2                                                                        |     0.166 |
|       ADC_DESER1                                                                          |     0.080 |
|       ADC_DESER2                                                                          |     0.079 |
|       ADC_OUTFIFO1                                                                        |     0.002 |
|         U0                                                                                |     0.002 |
|           inst_fifo_gen                                                                   |     0.002 |
|             gconvfifo.rf                                                                  |     0.002 |
|               grf.rf                                                                      |     0.002 |
|                 gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                   rd_pntr_cdc_inst                                                        |    <0.001 |
|                   wr_pntr_cdc_inst                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                   gras.rsts                                                               |    <0.001 |
|                   rpntr                                                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                   gwas.wsts                                                               |    <0.001 |
|                   wpntr                                                                   |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                     |     0.001 |
|                   gdm.dm_gen.dm                                                           |     0.001 |
|                     RAM_reg_0_15_0_5                                                      |    <0.001 |
|                     RAM_reg_0_15_12_17                                                    |    <0.001 |
|                     RAM_reg_0_15_18_23                                                    |    <0.001 |
|                     RAM_reg_0_15_24_29                                                    |    <0.001 |
|                     RAM_reg_0_15_30_35                                                    |    <0.001 |
|                     RAM_reg_0_15_36_41                                                    |    <0.001 |
|                     RAM_reg_0_15_42_47                                                    |    <0.001 |
|                     RAM_reg_0_15_48_53                                                    |    <0.001 |
|                     RAM_reg_0_15_54_59                                                    |    <0.001 |
|                     RAM_reg_0_15_60_63                                                    |    <0.001 |
|                     RAM_reg_0_15_6_11                                                     |    <0.001 |
|                 rstblk                                                                    |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|       ADC_OUTFIFO2                                                                        |     0.002 |
|         U0                                                                                |     0.002 |
|           inst_fifo_gen                                                                   |     0.002 |
|             gconvfifo.rf                                                                  |     0.002 |
|               grf.rf                                                                      |     0.002 |
|                 gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                   rd_pntr_cdc_inst                                                        |    <0.001 |
|                   wr_pntr_cdc_inst                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                   gras.rsts                                                               |    <0.001 |
|                   rpntr                                                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                   gwas.wsts                                                               |    <0.001 |
|                   wpntr                                                                   |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                     |     0.001 |
|                   gdm.dm_gen.dm                                                           |     0.001 |
|                     RAM_reg_0_15_0_5                                                      |    <0.001 |
|                     RAM_reg_0_15_12_17                                                    |    <0.001 |
|                     RAM_reg_0_15_18_23                                                    |    <0.001 |
|                     RAM_reg_0_15_24_29                                                    |    <0.001 |
|                     RAM_reg_0_15_30_35                                                    |    <0.001 |
|                     RAM_reg_0_15_36_41                                                    |    <0.001 |
|                     RAM_reg_0_15_42_47                                                    |    <0.001 |
|                     RAM_reg_0_15_48_53                                                    |    <0.001 |
|                     RAM_reg_0_15_54_59                                                    |    <0.001 |
|                     RAM_reg_0_15_60_63                                                    |    <0.001 |
|                     RAM_reg_0_15_6_11                                                     |    <0.001 |
|                 rstblk                                                                    |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|       xpm_cdc_bitsleep_1                                                                  |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[5].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[6].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[7].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[8].xpm_cdc_single_inst                                               |    <0.001 |
|       xpm_cdc_bitsleep_2                                                                  |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[5].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[6].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[7].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[8].xpm_cdc_single_inst                                               |    <0.001 |
|       xpm_cdc_serdes1_delay_1                                                             |    <0.001 |
|         single_array[0].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|       xpm_cdc_serdes1_delay_2                                                             |    <0.001 |
|         single_array[0].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|       xpm_cdc_serdes1_program_delay_1                                                     |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[5].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[6].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[7].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[8].xpm_cdc_single_inst                                               |    <0.001 |
|       xpm_cdc_serdes1_program_delay_2                                                     |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[5].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[6].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[7].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[8].xpm_cdc_single_inst                                               |    <0.001 |
|     adc_interface3                                                                        |     0.166 |
|       ADC_DESER1                                                                          |     0.080 |
|       ADC_DESER2                                                                          |     0.079 |
|       ADC_OUTFIFO1                                                                        |     0.002 |
|         U0                                                                                |     0.002 |
|           inst_fifo_gen                                                                   |     0.002 |
|             gconvfifo.rf                                                                  |     0.002 |
|               grf.rf                                                                      |     0.002 |
|                 gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                   rd_pntr_cdc_inst                                                        |    <0.001 |
|                   wr_pntr_cdc_inst                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                   gras.rsts                                                               |    <0.001 |
|                   rpntr                                                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                   gwas.wsts                                                               |    <0.001 |
|                   wpntr                                                                   |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                     |     0.001 |
|                   gdm.dm_gen.dm                                                           |     0.001 |
|                     RAM_reg_0_15_0_5                                                      |    <0.001 |
|                     RAM_reg_0_15_12_17                                                    |    <0.001 |
|                     RAM_reg_0_15_18_23                                                    |    <0.001 |
|                     RAM_reg_0_15_24_29                                                    |    <0.001 |
|                     RAM_reg_0_15_30_35                                                    |    <0.001 |
|                     RAM_reg_0_15_36_41                                                    |    <0.001 |
|                     RAM_reg_0_15_42_47                                                    |    <0.001 |
|                     RAM_reg_0_15_48_53                                                    |    <0.001 |
|                     RAM_reg_0_15_54_59                                                    |    <0.001 |
|                     RAM_reg_0_15_60_63                                                    |    <0.001 |
|                     RAM_reg_0_15_6_11                                                     |    <0.001 |
|                 rstblk                                                                    |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|       ADC_OUTFIFO2                                                                        |     0.002 |
|         U0                                                                                |     0.002 |
|           inst_fifo_gen                                                                   |     0.002 |
|             gconvfifo.rf                                                                  |     0.002 |
|               grf.rf                                                                      |     0.002 |
|                 gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                   rd_pntr_cdc_inst                                                        |    <0.001 |
|                   wr_pntr_cdc_inst                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                   gras.rsts                                                               |    <0.001 |
|                   rpntr                                                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                   gwas.wsts                                                               |    <0.001 |
|                   wpntr                                                                   |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                     |     0.001 |
|                   gdm.dm_gen.dm                                                           |     0.001 |
|                     RAM_reg_0_15_0_5                                                      |    <0.001 |
|                     RAM_reg_0_15_12_17                                                    |    <0.001 |
|                     RAM_reg_0_15_18_23                                                    |    <0.001 |
|                     RAM_reg_0_15_24_29                                                    |    <0.001 |
|                     RAM_reg_0_15_30_35                                                    |    <0.001 |
|                     RAM_reg_0_15_36_41                                                    |    <0.001 |
|                     RAM_reg_0_15_42_47                                                    |    <0.001 |
|                     RAM_reg_0_15_48_53                                                    |    <0.001 |
|                     RAM_reg_0_15_54_59                                                    |    <0.001 |
|                     RAM_reg_0_15_60_63                                                    |    <0.001 |
|                     RAM_reg_0_15_6_11                                                     |    <0.001 |
|                 rstblk                                                                    |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|       xpm_cdc_bitsleep_1                                                                  |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[5].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[6].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[7].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[8].xpm_cdc_single_inst                                               |    <0.001 |
|       xpm_cdc_bitsleep_2                                                                  |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[5].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[6].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[7].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[8].xpm_cdc_single_inst                                               |    <0.001 |
|       xpm_cdc_serdes1_delay_1                                                             |    <0.001 |
|         single_array[0].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|       xpm_cdc_serdes1_delay_2                                                             |    <0.001 |
|         single_array[0].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|       xpm_cdc_serdes1_program_delay_1                                                     |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[5].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[6].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[7].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[8].xpm_cdc_single_inst                                               |    <0.001 |
|       xpm_cdc_serdes1_program_delay_2                                                     |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[5].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[6].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[7].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[8].xpm_cdc_single_inst                                               |    <0.001 |
|     adc_interface4                                                                        |     0.156 |
|       ADC_DESER1                                                                          |     0.075 |
|       ADC_DESER2                                                                          |     0.074 |
|       ADC_OUTFIFO1                                                                        |     0.002 |
|         U0                                                                                |     0.002 |
|           inst_fifo_gen                                                                   |     0.002 |
|             gconvfifo.rf                                                                  |     0.002 |
|               grf.rf                                                                      |     0.002 |
|                 gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                   rd_pntr_cdc_inst                                                        |    <0.001 |
|                   wr_pntr_cdc_inst                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                   gras.rsts                                                               |    <0.001 |
|                   rpntr                                                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                   gwas.wsts                                                               |    <0.001 |
|                   wpntr                                                                   |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                     |     0.001 |
|                   gdm.dm_gen.dm                                                           |     0.001 |
|                     RAM_reg_0_15_0_5                                                      |    <0.001 |
|                     RAM_reg_0_15_12_17                                                    |    <0.001 |
|                     RAM_reg_0_15_18_23                                                    |    <0.001 |
|                     RAM_reg_0_15_24_29                                                    |    <0.001 |
|                     RAM_reg_0_15_30_35                                                    |    <0.001 |
|                     RAM_reg_0_15_36_41                                                    |    <0.001 |
|                     RAM_reg_0_15_42_47                                                    |    <0.001 |
|                     RAM_reg_0_15_48_53                                                    |    <0.001 |
|                     RAM_reg_0_15_54_59                                                    |    <0.001 |
|                     RAM_reg_0_15_60_63                                                    |    <0.001 |
|                     RAM_reg_0_15_6_11                                                     |    <0.001 |
|                 rstblk                                                                    |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|       ADC_OUTFIFO2                                                                        |     0.002 |
|         U0                                                                                |     0.002 |
|           inst_fifo_gen                                                                   |     0.002 |
|             gconvfifo.rf                                                                  |     0.002 |
|               grf.rf                                                                      |     0.002 |
|                 gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                   rd_pntr_cdc_inst                                                        |    <0.001 |
|                   wr_pntr_cdc_inst                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                   gras.rsts                                                               |    <0.001 |
|                   rpntr                                                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                   gwas.wsts                                                               |    <0.001 |
|                   wpntr                                                                   |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                     |     0.001 |
|                   gdm.dm_gen.dm                                                           |     0.001 |
|                     RAM_reg_0_15_0_5                                                      |    <0.001 |
|                     RAM_reg_0_15_12_17                                                    |    <0.001 |
|                     RAM_reg_0_15_18_23                                                    |    <0.001 |
|                     RAM_reg_0_15_24_29                                                    |    <0.001 |
|                     RAM_reg_0_15_30_35                                                    |    <0.001 |
|                     RAM_reg_0_15_36_41                                                    |    <0.001 |
|                     RAM_reg_0_15_42_47                                                    |    <0.001 |
|                     RAM_reg_0_15_48_53                                                    |    <0.001 |
|                     RAM_reg_0_15_54_59                                                    |    <0.001 |
|                     RAM_reg_0_15_60_63                                                    |    <0.001 |
|                     RAM_reg_0_15_6_11                                                     |    <0.001 |
|                 rstblk                                                                    |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|       xpm_cdc_bitsleep_1                                                                  |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[5].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[6].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[7].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[8].xpm_cdc_single_inst                                               |    <0.001 |
|       xpm_cdc_bitsleep_2                                                                  |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[5].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[6].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[7].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[8].xpm_cdc_single_inst                                               |    <0.001 |
|       xpm_cdc_serdes1_delay_1                                                             |    <0.001 |
|         single_array[0].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|       xpm_cdc_serdes1_delay_2                                                             |    <0.001 |
|         single_array[0].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|       xpm_cdc_serdes1_program_delay_1                                                     |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[5].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[6].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[7].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[8].xpm_cdc_single_inst                                               |    <0.001 |
|       xpm_cdc_serdes1_program_delay_2                                                     |    <0.001 |
|         single_array[1].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[2].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[3].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[4].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[5].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[6].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[7].xpm_cdc_single_inst                                               |    <0.001 |
|         single_array[8].xpm_cdc_single_inst                                               |    <0.001 |
|     dcm_ref                                                                               |     0.129 |
|       inst                                                                                |     0.129 |
|   main_clock_gen                                                                          |     0.107 |
|     inst                                                                                  |     0.107 |
|   zynq_subsystem                                                                          |     2.410 |
|     IIC_0_scl_iobuf                                                                       |     0.000 |
|     IIC_0_sda_iobuf                                                                       |     0.000 |
|     ZynqDesign_i                                                                          |     2.410 |
|       ADCSyncModule_0                                                                     |     0.008 |
|         U0                                                                                |     0.008 |
|           ADCSyncModule_v1_0_S00_AXI_inst                                                 |     0.006 |
|       FS_0_AXIFIFO                                                                        |    <0.001 |
|         inst                                                                              |    <0.001 |
|           gen_fifo_generator.fifo_generator_inst                                          |    <0.001 |
|             inst_fifo_gen                                                                 |    <0.001 |
|               gaxis_fifo.gaxisf.axisf                                                     |    <0.001 |
|                 grf.rf                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                     gr1.gr1_int.rfwft                                                     |    <0.001 |
|                     grss.rsts                                                             |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                       c2                                                                  |    <0.001 |
|                     rpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                     gwss.wsts                                                             |    <0.001 |
|                       c0                                                                  |    <0.001 |
|                     wpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                       inst_blk_mem_gen                                                    |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                           valid.cstr                                                      |    <0.001 |
|                             ramloop[0].ram.r                                              |    <0.001 |
|                               prim_noinit.ram                                             |    <0.001 |
|                             ramloop[1].ram.r                                              |    <0.001 |
|                               prim_noinit.ram                                             |    <0.001 |
|                   rstblk                                                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|       FirmwareStatus_0                                                                    |     0.001 |
|         U0                                                                                |     0.001 |
|           FirmwareStatus_v1_0_S00_AXI_inst                                                |     0.001 |
|       IICBaseInterconnection_0                                                            |     0.005 |
|         U0                                                                                |     0.005 |
|           IICBaseInterconnection_v1_0_S00_AXI_inst                                        |     0.005 |
|       NIDNAPort_0                                                                         |     0.002 |
|         U0                                                                                |     0.002 |
|           NIDNAPort_v1_0_S00_AXI_inst                                                     |     0.002 |
|       OPTOLINK_0                                                                          |     0.460 |
|         inst                                                                              |     0.460 |
|           ZynqDesign_OPTOLINK_0_0_core_i                                                  |     0.331 |
|             ZynqDesign_OPTOLINK_0_0_wrapper_i                                             |     0.329 |
|               ZynqDesign_OPTOLINK_0_0_multi_gt_i                                          |     0.314 |
|                 ZynqDesign_OPTOLINK_0_0_gtx_inst                                          |     0.314 |
|               block_sync_sm_gtx0_i                                                        |    <0.001 |
|               cbcc_gtx0_i                                                                 |     0.003 |
|                 u_cdc_rxlossofsync_in                                                     |    <0.001 |
|                 u_cdc_valid_btf_detect                                                    |    <0.001 |
|                 u_cdc_wr_err_rd_clk                                                       |    <0.001 |
|                 u_rst_sync_btf_sync                                                       |    <0.001 |
|               common_logic_cbcc_i                                                         |    <0.001 |
|               common_reset_cbcc_i                                                         |    <0.001 |
|                 u_cdc_chan_bond_reset                                                     |    <0.001 |
|                 u_rst_sync_cbcc_fifo_reset_rd_clk                                         |    <0.001 |
|                 u_rst_sync_cbcc_only_reset_rd_clk                                         |    <0.001 |
|                 u_rst_sync_fifo_reset_user_clk                                            |    <0.001 |
|                 u_rst_sync_r_sync3                                                        |    <0.001 |
|                 u_rst_sync_reset_rd_clk                                                   |    <0.001 |
|                 u_rst_sync_reset_to_fifo_rd_clk                                           |    <0.001 |
|                 u_rst_sync_reset_to_fifo_wr_clk                                           |    <0.001 |
|                 u_rst_sync_reset_wr_clk                                                   |    <0.001 |
|                 u_rst_sync_rst_cbcc_rd_clk                                                |    <0.001 |
|               descrambler_64b66b_gtx0_i                                                   |     0.001 |
|               polarity_check_i                                                            |    <0.001 |
|               rxresetfsm_i                                                                |     0.001 |
|                 u_rst_sync_mmcm_lock                                                      |    <0.001 |
|                 u_rst_sync_plllock                                                        |    <0.001 |
|                 u_rst_sync_run_phase_align                                                |    <0.001 |
|                 u_rst_sync_rx_fsm_reset_done                                              |    <0.001 |
|                 u_rst_sync_rx_reset                                                       |    <0.001 |
|                 u_rst_sync_rxresetdone                                                    |    <0.001 |
|                 u_rst_sync_system_reset                                                   |    <0.001 |
|                 u_rst_sync_time_out_wait_bypass                                           |    <0.001 |
|               scrambler_64b66b_gtx0_i                                                     |     0.003 |
|               txresetfsm_i                                                                |     0.002 |
|                 u_rst_sync_plllock                                                        |    <0.001 |
|                 u_rst_sync_run_phase_align                                                |    <0.001 |
|                 u_rst_sync_time_out_wait_bypass                                           |    <0.001 |
|                 u_rst_sync_tx_fsm_rst_done                                                |    <0.001 |
|                 u_rst_sync_tx_seq_scram_rst                                               |    <0.001 |
|                 u_rst_sync_txresetdone                                                    |    <0.001 |
|               u_cdc__in_polarity                                                          |    <0.001 |
|               u_cdc_gt_cplllock_i                                                         |    <0.001 |
|               u_cdc_rxpolarity_                                                           |    <0.001 |
|               u_rst_sync_blocksyncall_initclk_sync                                        |    <0.001 |
|               u_rst_sync_blocksyncprop_inrxclk_sync                                       |    <0.001 |
|               u_rst_sync_fsm_resetdone                                                    |    <0.001 |
|               u_rst_sync_gtx_reset_comb                                                   |    <0.001 |
|               u_rst_sync_reset_initclk                                                    |    <0.001 |
|               u_rst_sync_txusrclk_gtx_reset_comb                                          |    <0.001 |
|             core_reset_logic_i                                                            |    <0.001 |
|               u_link_rst_sync                                                             |    <0.001 |
|               u_pd_sync                                                                   |    <0.001 |
|               u_rx_rst_done_sync                                                          |    <0.001 |
|               u_tx_rst_done_sync                                                          |    <0.001 |
|             simplex_rx_aurora_lane_0_i                                                    |    <0.001 |
|               simplex_rx_err_detect_i                                                     |    <0.001 |
|               simplex_rx_lane_init_sm_i                                                   |    <0.001 |
|                 u_cdc_hld_polarity                                                        |    <0.001 |
|                 u_cdc_rx_neg_r2                                                           |    <0.001 |
|               sym_dec_i                                                                   |    <0.001 |
|             simplex_rx_global_logic_i                                                     |    <0.001 |
|               simplex_rx_channel_init_sm_i                                                |    <0.001 |
|             simplex_rx_stream_i                                                           |    <0.001 |
|               simplex_rx_stream_datapath_i                                                |    <0.001 |
|             simplex_tx_aurora_lane_0_i                                                    |    <0.001 |
|               simplex_tx_lane_init_sm_i                                                   |    <0.001 |
|                 u_rst_sync_tx_resetdone                                                   |    <0.001 |
|               sym_gen_i                                                                   |    <0.001 |
|             simplex_tx_global_logic_i                                                     |    <0.001 |
|               simplex_tx_ch_bond_code_gen_i                                               |    <0.001 |
|               simplex_tx_channel_init_sm_i                                                |    <0.001 |
|             simplex_tx_stream_i                                                           |    <0.001 |
|               simplex_tx_stream_control_sm_i                                              |    <0.001 |
|               simplex_tx_stream_datapath_i                                                |    <0.001 |
|             standard_cc_module_i                                                          |    <0.001 |
|           clock_module_i                                                                  |     0.129 |
|           gt_common_support                                                               |    <0.001 |
|           gt_reset_sync                                                                   |    <0.001 |
|           rx_reset_pb_sync                                                                |    <0.001 |
|           support_reset_logic_i                                                           |    <0.001 |
|             u_rst_sync_gt                                                                 |    <0.001 |
|           tx_reset_pb_sync                                                                |    <0.001 |
|       OPTOLINK_1                                                                          |     0.332 |
|         inst                                                                              |     0.332 |
|           ZynqDesign_OPTOLINK_1_0_wrapper_i                                               |     0.329 |
|             ZynqDesign_OPTOLINK_1_0_multi_gt_i                                            |     0.314 |
|               ZynqDesign_OPTOLINK_1_0_gtx_inst                                            |     0.314 |
|             block_sync_sm_gtx0_i                                                          |    <0.001 |
|             cbcc_gtx0_i                                                                   |     0.003 |
|               u_cdc_rxlossofsync_in                                                       |    <0.001 |
|               u_cdc_valid_btf_detect                                                      |    <0.001 |
|               u_cdc_wr_err_rd_clk                                                         |    <0.001 |
|               u_rst_sync_btf_sync                                                         |    <0.001 |
|             common_logic_cbcc_i                                                           |    <0.001 |
|             common_reset_cbcc_i                                                           |    <0.001 |
|               u_cdc_chan_bond_reset                                                       |    <0.001 |
|               u_rst_sync_cbcc_fifo_reset_rd_clk                                           |    <0.001 |
|               u_rst_sync_cbcc_only_reset_rd_clk                                           |    <0.001 |
|               u_rst_sync_fifo_reset_user_clk                                              |    <0.001 |
|               u_rst_sync_r_sync3                                                          |    <0.001 |
|               u_rst_sync_reset_rd_clk                                                     |    <0.001 |
|               u_rst_sync_reset_to_fifo_rd_clk                                             |    <0.001 |
|               u_rst_sync_reset_to_fifo_wr_clk                                             |    <0.001 |
|               u_rst_sync_reset_wr_clk                                                     |    <0.001 |
|               u_rst_sync_rst_cbcc_rd_clk                                                  |    <0.001 |
|             descrambler_64b66b_gtx0_i                                                     |     0.001 |
|             polarity_check_i                                                              |    <0.001 |
|             rxresetfsm_i                                                                  |     0.001 |
|               u_rst_sync_mmcm_lock                                                        |    <0.001 |
|               u_rst_sync_plllock                                                          |    <0.001 |
|               u_rst_sync_run_phase_align                                                  |    <0.001 |
|               u_rst_sync_rx_fsm_reset_done                                                |    <0.001 |
|               u_rst_sync_rx_reset                                                         |    <0.001 |
|               u_rst_sync_rxresetdone                                                      |    <0.001 |
|               u_rst_sync_system_reset                                                     |    <0.001 |
|               u_rst_sync_time_out_wait_bypass                                             |    <0.001 |
|             scrambler_64b66b_gtx0_i                                                       |     0.003 |
|             txresetfsm_i                                                                  |     0.002 |
|               u_rst_sync_plllock                                                          |    <0.001 |
|               u_rst_sync_run_phase_align                                                  |    <0.001 |
|               u_rst_sync_time_out_wait_bypass                                             |    <0.001 |
|               u_rst_sync_tx_fsm_rst_done                                                  |    <0.001 |
|               u_rst_sync_tx_seq_scram_rst                                                 |    <0.001 |
|               u_rst_sync_txresetdone                                                      |    <0.001 |
|             u_cdc__in_polarity                                                            |    <0.001 |
|             u_cdc_gt_cplllock_i                                                           |    <0.001 |
|             u_cdc_rxpolarity_                                                             |    <0.001 |
|             u_rst_sync_blocksyncall_initclk_sync                                          |    <0.001 |
|             u_rst_sync_blocksyncprop_inrxclk_sync                                         |    <0.001 |
|             u_rst_sync_fsm_resetdone                                                      |    <0.001 |
|             u_rst_sync_gtx_reset_comb                                                     |    <0.001 |
|             u_rst_sync_reset_initclk                                                      |    <0.001 |
|             u_rst_sync_txusrclk_gtx_reset_comb                                            |    <0.001 |
|           core_reset_logic_i                                                              |    <0.001 |
|             u_link_rst_sync                                                               |    <0.001 |
|             u_pd_sync                                                                     |    <0.001 |
|             u_rx_rst_done_sync                                                            |    <0.001 |
|             u_tx_rst_done_sync                                                            |    <0.001 |
|           gt_reset_sync                                                                   |    <0.001 |
|           rx_reset_pb_sync                                                                |    <0.001 |
|           simplex_rx_aurora_lane_0_i                                                      |    <0.001 |
|             simplex_rx_err_detect_i                                                       |    <0.001 |
|             simplex_rx_lane_init_sm_i                                                     |    <0.001 |
|               u_cdc_hld_polarity                                                          |    <0.001 |
|               u_cdc_rx_neg_r2                                                             |    <0.001 |
|             sym_dec_i                                                                     |    <0.001 |
|           simplex_rx_global_logic_i                                                       |    <0.001 |
|             simplex_rx_channel_init_sm_i                                                  |    <0.001 |
|           simplex_rx_stream_i                                                             |    <0.001 |
|             simplex_rx_stream_datapath_i                                                  |    <0.001 |
|           simplex_tx_aurora_lane_0_i                                                      |    <0.001 |
|             simplex_tx_lane_init_sm_i                                                     |    <0.001 |
|               u_rst_sync_tx_resetdone                                                     |    <0.001 |
|             sym_gen_i                                                                     |    <0.001 |
|           simplex_tx_global_logic_i                                                       |    <0.001 |
|             simplex_tx_ch_bond_code_gen_i                                                 |    <0.001 |
|             simplex_tx_channel_init_sm_i                                                  |    <0.001 |
|           simplex_tx_stream_i                                                             |    <0.001 |
|             simplex_tx_stream_control_sm_i                                                |    <0.001 |
|             simplex_tx_stream_datapath_i                                                  |    <0.001 |
|           standard_cc_module_i                                                            |    <0.001 |
|           tx_reset_pb_sync                                                                |    <0.001 |
|       RESET_RX                                                                            |     0.000 |
|       RESET_TX                                                                            |     0.000 |
|       axi_amm_bridge_0                                                                    |     0.002 |
|         inst                                                                              |     0.002 |
|           AXI_LITE.I_AVA_MASTER_LITE                                                      |     0.002 |
|       axi_iic_0                                                                           |     0.002 |
|         U0                                                                                |     0.002 |
|           X_IIC                                                                           |     0.002 |
|             DYN_MASTER_I                                                                  |    <0.001 |
|             FILTER_I                                                                      |    <0.001 |
|               SCL_DEBOUNCE                                                                |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                         |    <0.001 |
|               SDA_DEBOUNCE                                                                |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                         |    <0.001 |
|             IIC_CONTROL_I                                                                 |    <0.001 |
|               BITCNT                                                                      |    <0.001 |
|               CLKCNT                                                                      |    <0.001 |
|               I2CDATA_REG                                                                 |    <0.001 |
|               I2CHEADER_REG                                                               |    <0.001 |
|               SETUP_CNT                                                                   |    <0.001 |
|             READ_FIFO_I                                                                   |    <0.001 |
|             REG_INTERFACE_I                                                               |    <0.001 |
|             WRITE_FIFO_CTRL_I                                                             |    <0.001 |
|             WRITE_FIFO_I                                                                  |    <0.001 |
|             X_AXI_IPIF_SSP1                                                               |    <0.001 |
|               AXI_LITE_IPIF_I                                                             |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                        |    <0.001 |
|                   I_DECODER                                                               |    <0.001 |
|               X_INTERRUPT_CONTROL                                                         |    <0.001 |
|               X_SOFT_RESET                                                                |    <0.001 |
|       axi_interconnect_0                                                                  |     0.003 |
|         s00_couplers                                                                      |     0.003 |
|           auto_pc                                                                         |     0.001 |
|             inst                                                                          |     0.001 |
|               gen_axi4_axi3.axi3_conv_inst                                                |     0.001 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                                       |    <0.001 |
|                   USE_R_CHANNEL.cmd_queue                                                 |    <0.001 |
|                     inst                                                                  |    <0.001 |
|                       fifo_gen_inst                                                       |    <0.001 |
|                         inst_fifo_gen                                                     |    <0.001 |
|                           gconvfifo.rf                                                    |    <0.001 |
|                             grf.rf                                                        |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                                 gr1.gr1_int.rfwft                                         |    <0.001 |
|                                 grss.rsts                                                 |    <0.001 |
|                                 rpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                                 gwss.wsts                                                 |    <0.001 |
|                                 wpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.mem                                       |    <0.001 |
|                                 gdm.dm_gen.dm                                             |    <0.001 |
|                                   RAM_reg_0_31_0_0                                        |    <0.001 |
|                               rstblk                                                      |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst       |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                                     |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                 |    <0.001 |
|                   USE_BURSTS.cmd_queue                                                    |    <0.001 |
|                     inst                                                                  |    <0.001 |
|                       fifo_gen_inst                                                       |    <0.001 |
|                         inst_fifo_gen                                                     |    <0.001 |
|                           gconvfifo.rf                                                    |    <0.001 |
|                             grf.rf                                                        |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                                 gr1.gr1_int.rfwft                                         |    <0.001 |
|                                 grss.rsts                                                 |    <0.001 |
|                                 rpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                                 gwss.wsts                                                 |    <0.001 |
|                                 wpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.mem                                       |    <0.001 |
|                                 gdm.dm_gen.dm                                             |    <0.001 |
|                                   RAM_reg_0_31_0_4                                        |    <0.001 |
|                               rstblk                                                      |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst       |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                                               |    <0.001 |
|                     inst                                                                  |    <0.001 |
|                       fifo_gen_inst                                                       |    <0.001 |
|                         inst_fifo_gen                                                     |    <0.001 |
|                           gconvfifo.rf                                                    |    <0.001 |
|                             grf.rf                                                        |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                                 gr1.gr1_int.rfwft                                         |    <0.001 |
|                                 grss.rsts                                                 |    <0.001 |
|                                 rpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                                 gwss.wsts                                                 |    <0.001 |
|                                 wpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.mem                                       |    <0.001 |
|                                 gdm.dm_gen.dm                                             |    <0.001 |
|                                   RAM_reg_0_31_0_4                                        |    <0.001 |
|                               rstblk                                                      |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst       |    <0.001 |
|                 USE_WRITE.write_data_inst                                                 |    <0.001 |
|           auto_us                                                                         |     0.001 |
|             inst                                                                          |     0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                               |     0.001 |
|                 USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                    |    <0.001 |
|                   r.r_pipe                                                                |    <0.001 |
|                 USE_READ.gen_non_fifo_r_upsizer.read_data_inst                            |    <0.001 |
|                 USE_READ.read_addr_inst                                                   |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                                                 |    <0.001 |
|                 USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                          |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                 |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                                                 |    <0.001 |
|                 si_register_slice_inst                                                    |    <0.001 |
|                   ar.ar_pipe                                                              |    <0.001 |
|                   aw.aw_pipe                                                              |    <0.001 |
|       axis_data_fifo_0                                                                    |     0.002 |
|         inst                                                                              |     0.002 |
|           gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                 |    <0.001 |
|           gen_fifo_generator.fifo_generator_inst                                          |     0.002 |
|             inst_fifo_gen                                                                 |     0.002 |
|               gaxis_fifo.gaxisf.axisf                                                     |     0.002 |
|                 grf.rf                                                                    |     0.002 |
|                   gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                     rd_pntr_cdc_inst                                                      |    <0.001 |
|                     wr_pntr_cdc_inst                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                     gr1.gr1_int.rfwft                                                     |    <0.001 |
|                     gr1.grdc2.rdc                                                         |    <0.001 |
|                     gras.rsts                                                             |    <0.001 |
|                       c0                                                                  |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                     rpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                     gwas.wsts                                                             |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                       c2                                                                  |    <0.001 |
|                     wpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                       inst_blk_mem_gen                                                    |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                           valid.cstr                                                      |    <0.001 |
|                             ramloop[0].ram.r                                              |    <0.001 |
|                               prim_noinit.ram                                             |    <0.001 |
|                             ramloop[1].ram.r                                              |    <0.001 |
|                               prim_noinit.ram                                             |    <0.001 |
|                   rstblk                                                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|       axis_data_fifo_1                                                                    |     0.001 |
|         inst                                                                              |     0.001 |
|           gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                 |    <0.001 |
|           gen_fifo_generator.fifo_generator_inst                                          |     0.001 |
|             inst_fifo_gen                                                                 |     0.001 |
|               gaxis_fifo.gaxisf.axisf                                                     |     0.001 |
|                 grf.rf                                                                    |     0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                     rd_pntr_cdc_inst                                                      |    <0.001 |
|                     wr_pntr_cdc_inst                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                     gr1.gr1_int.rfwft                                                     |    <0.001 |
|                     gr1.grdc2.rdc                                                         |    <0.001 |
|                     gras.rsts                                                             |    <0.001 |
|                       c0                                                                  |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                     rpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                     gwas.wsts                                                             |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                       c2                                                                  |    <0.001 |
|                     wpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                       inst_blk_mem_gen                                                    |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                           valid.cstr                                                      |    <0.001 |
|                             ramloop[1].ram.r                                              |    <0.001 |
|                   rstblk                                                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|       axis_data_fifo_2                                                                    |     0.002 |
|         inst                                                                              |     0.002 |
|           gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                 |    <0.001 |
|           gen_fifo_generator.fifo_generator_inst                                          |     0.002 |
|             inst_fifo_gen                                                                 |     0.002 |
|               gaxis_fifo.gaxisf.axisf                                                     |     0.002 |
|                 grf.rf                                                                    |     0.002 |
|                   gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                     rd_pntr_cdc_inst                                                      |    <0.001 |
|                     wr_pntr_cdc_inst                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                     gr1.gr1_int.rfwft                                                     |    <0.001 |
|                     gr1.grdc2.rdc                                                         |    <0.001 |
|                     gras.rsts                                                             |    <0.001 |
|                       c0                                                                  |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                     rpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                     gwas.wsts                                                             |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                       c2                                                                  |    <0.001 |
|                     wpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                       inst_blk_mem_gen                                                    |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                           valid.cstr                                                      |    <0.001 |
|                             ramloop[0].ram.r                                              |    <0.001 |
|                               prim_noinit.ram                                             |    <0.001 |
|                             ramloop[1].ram.r                                              |    <0.001 |
|                               prim_noinit.ram                                             |    <0.001 |
|                   rstblk                                                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|       axis_data_fifo_3                                                                    |     0.001 |
|         inst                                                                              |     0.001 |
|           gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                 |    <0.001 |
|           gen_fifo_generator.fifo_generator_inst                                          |     0.001 |
|             inst_fifo_gen                                                                 |     0.001 |
|               gaxis_fifo.gaxisf.axisf                                                     |     0.001 |
|                 grf.rf                                                                    |     0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                     rd_pntr_cdc_inst                                                      |    <0.001 |
|                     wr_pntr_cdc_inst                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                     gr1.gr1_int.rfwft                                                     |    <0.001 |
|                     gr1.grdc2.rdc                                                         |    <0.001 |
|                     gras.rsts                                                             |    <0.001 |
|                       c0                                                                  |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                     rpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                     gwas.wsts                                                             |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                       c2                                                                  |    <0.001 |
|                     wpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                       inst_blk_mem_gen                                                    |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                           valid.cstr                                                      |    <0.001 |
|                             ramloop[1].ram.r                                              |    <0.001 |
|                   rstblk                                                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|       data_mover_0                                                                        |     0.026 |
|         U0                                                                                |     0.026 |
|           data_mover_a_V_m_axi_U                                                          |     0.004 |
|             bus_read                                                                      |    <0.001 |
|               fifo_rdata                                                                  |    <0.001 |
|               rs_rdata                                                                    |    <0.001 |
|             bus_write                                                                     |     0.004 |
|               buff_wdata                                                                  |     0.002 |
|               bus_equal_gen.fifo_burst                                                    |    <0.001 |
|               fifo_resp                                                                   |    <0.001 |
|               fifo_resp_to_user                                                           |    <0.001 |
|               fifo_wreq                                                                   |    <0.001 |
|               rs_wreq                                                                     |    <0.001 |
|             wreq_throttl                                                                  |    <0.001 |
|           data_mover_axil_s_axi_U                                                         |     0.015 |
|             int_buffer_seq                                                                |     0.006 |
|             int_bufsize                                                                   |     0.003 |
|             int_stat_counter                                                              |     0.006 |
|           inbuffer_V_U                                                                    |    <0.001 |
|             data_mover_inbuffbkb_ram_U                                                    |    <0.001 |
|       processing_system7_0                                                                |     1.543 |
|         inst                                                                              |     1.543 |
|       ps7_0_axi_periph                                                                    |     0.011 |
|         m00_couplers                                                                      |     0.002 |
|           auto_cc                                                                         |     0.002 |
|             inst                                                                          |     0.002 |
|               gen_clock_conv.gen_async_lite_conv.ar_handshake                             |    <0.001 |
|                 handshake                                                                 |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                            |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                            |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.aw_handshake                             |    <0.001 |
|                 handshake                                                                 |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                            |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                            |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.b_handshake                              |    <0.001 |
|                 handshake                                                                 |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                            |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                            |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.r_handshake                              |    <0.001 |
|                 handshake                                                                 |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                            |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                            |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.w_handshake                              |    <0.001 |
|                 handshake                                                                 |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                            |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                            |    <0.001 |
|         m01_couplers                                                                      |     0.002 |
|           auto_cc                                                                         |     0.002 |
|             inst                                                                          |     0.002 |
|               gen_clock_conv.gen_async_lite_conv.ar_handshake                             |    <0.001 |
|                 handshake                                                                 |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                            |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                            |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.aw_handshake                             |    <0.001 |
|                 handshake                                                                 |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                            |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                            |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.b_handshake                              |    <0.001 |
|                 handshake                                                                 |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                            |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                            |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.r_handshake                              |    <0.001 |
|                 handshake                                                                 |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                            |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                            |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.w_handshake                              |    <0.001 |
|                 handshake                                                                 |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                            |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                            |    <0.001 |
|         s00_couplers                                                                      |     0.005 |
|           auto_pc                                                                         |     0.005 |
|             inst                                                                          |     0.005 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                        |     0.005 |
|                 RD.ar_channel_0                                                           |    <0.001 |
|                   ar_cmd_fsm_0                                                            |    <0.001 |
|                   cmd_translator_0                                                        |    <0.001 |
|                     incr_cmd_0                                                            |    <0.001 |
|                     wrap_cmd_0                                                            |    <0.001 |
|                 RD.r_channel_0                                                            |     0.001 |
|                   rd_data_fifo_0                                                          |    <0.001 |
|                   transaction_fifo_0                                                      |    <0.001 |
|                 SI_REG                                                                    |     0.002 |
|                   ar.ar_pipe                                                              |    <0.001 |
|                   aw.aw_pipe                                                              |    <0.001 |
|                   b.b_pipe                                                                |    <0.001 |
|                   r.r_pipe                                                                |    <0.001 |
|                 WR.aw_channel_0                                                           |    <0.001 |
|                   aw_cmd_fsm_0                                                            |    <0.001 |
|                   cmd_translator_0                                                        |    <0.001 |
|                     incr_cmd_0                                                            |    <0.001 |
|                     wrap_cmd_0                                                            |    <0.001 |
|                 WR.b_channel_0                                                            |    <0.001 |
|                   bid_fifo_0                                                              |    <0.001 |
|                   bresp_fifo_0                                                            |    <0.001 |
|         xbar                                                                              |     0.002 |
|           inst                                                                            |     0.002 |
|             gen_sasd.crossbar_sasd_0                                                      |     0.002 |
|               addr_arbiter_inst                                                           |     0.001 |
|               gen_decerr.decerr_slave_inst                                                |    <0.001 |
|               reg_slice_r                                                                 |    <0.001 |
|               splitter_ar                                                                 |    <0.001 |
|               splitter_aw                                                                 |    <0.001 |
|       rst_ps7_0_125M                                                                      |    <0.001 |
|         U0                                                                                |    <0.001 |
|           EXT_LPF                                                                         |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                     |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                     |    <0.001 |
|           SEQ                                                                             |    <0.001 |
|             SEQ_COUNTER                                                                   |    <0.001 |
|       rst_ps7_0_125M1                                                                     |    <0.001 |
|         U0                                                                                |    <0.001 |
|           EXT_LPF                                                                         |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                     |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                     |    <0.001 |
|           SEQ                                                                             |    <0.001 |
|             SEQ_COUNTER                                                                   |    <0.001 |
|       tft_display_0                                                                       |     0.007 |
|         U0                                                                                |     0.007 |
|           tft_display_v1_0_S00_AXI_inst                                                   |     0.007 |
|       util_vector_logic_0                                                                 |     0.000 |
+-------------------------------------------------------------------------------------------+-----------+


