;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Dip1 */
Dip1__0__DR EQU CYREG_GPIO_PRT4_DR
Dip1__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Dip1__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Dip1__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Dip1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Dip1__0__HSIOM_MASK EQU 0x00000F00
Dip1__0__HSIOM_SHIFT EQU 8
Dip1__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Dip1__0__INTR EQU CYREG_GPIO_PRT4_INTR
Dip1__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Dip1__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Dip1__0__MASK EQU 0x04
Dip1__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
Dip1__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
Dip1__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
Dip1__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
Dip1__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
Dip1__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
Dip1__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
Dip1__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
Dip1__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
Dip1__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
Dip1__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
Dip1__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
Dip1__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
Dip1__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
Dip1__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
Dip1__0__PC EQU CYREG_GPIO_PRT4_PC
Dip1__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Dip1__0__PORT EQU 4
Dip1__0__PS EQU CYREG_GPIO_PRT4_PS
Dip1__0__SHIFT EQU 2
Dip1__DR EQU CYREG_GPIO_PRT4_DR
Dip1__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Dip1__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Dip1__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Dip1__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Dip1__INTR EQU CYREG_GPIO_PRT4_INTR
Dip1__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Dip1__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Dip1__MASK EQU 0x04
Dip1__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
Dip1__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
Dip1__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
Dip1__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
Dip1__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
Dip1__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
Dip1__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
Dip1__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
Dip1__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
Dip1__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
Dip1__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
Dip1__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
Dip1__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
Dip1__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
Dip1__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
Dip1__PC EQU CYREG_GPIO_PRT4_PC
Dip1__PC2 EQU CYREG_GPIO_PRT4_PC2
Dip1__PORT EQU 4
Dip1__PS EQU CYREG_GPIO_PRT4_PS
Dip1__SHIFT EQU 2

/* Dip2 */
Dip2__0__DR EQU CYREG_GPIO_PRT4_DR
Dip2__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Dip2__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Dip2__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Dip2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Dip2__0__HSIOM_MASK EQU 0x0000F000
Dip2__0__HSIOM_SHIFT EQU 12
Dip2__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Dip2__0__INTR EQU CYREG_GPIO_PRT4_INTR
Dip2__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Dip2__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Dip2__0__MASK EQU 0x08
Dip2__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
Dip2__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
Dip2__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
Dip2__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
Dip2__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
Dip2__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
Dip2__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
Dip2__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
Dip2__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
Dip2__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
Dip2__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
Dip2__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
Dip2__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
Dip2__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
Dip2__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
Dip2__0__PC EQU CYREG_GPIO_PRT4_PC
Dip2__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Dip2__0__PORT EQU 4
Dip2__0__PS EQU CYREG_GPIO_PRT4_PS
Dip2__0__SHIFT EQU 3
Dip2__DR EQU CYREG_GPIO_PRT4_DR
Dip2__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Dip2__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Dip2__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Dip2__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Dip2__INTR EQU CYREG_GPIO_PRT4_INTR
Dip2__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Dip2__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Dip2__MASK EQU 0x08
Dip2__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
Dip2__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
Dip2__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
Dip2__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
Dip2__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
Dip2__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
Dip2__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
Dip2__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
Dip2__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
Dip2__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
Dip2__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
Dip2__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
Dip2__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
Dip2__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
Dip2__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
Dip2__PC EQU CYREG_GPIO_PRT4_PC
Dip2__PC2 EQU CYREG_GPIO_PRT4_PC2
Dip2__PORT EQU 4
Dip2__PS EQU CYREG_GPIO_PRT4_PS
Dip2__SHIFT EQU 3

/* Dip3 */
Dip3__0__DR EQU CYREG_GPIO_PRT4_DR
Dip3__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Dip3__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Dip3__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Dip3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Dip3__0__HSIOM_MASK EQU 0x000F0000
Dip3__0__HSIOM_SHIFT EQU 16
Dip3__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Dip3__0__INTR EQU CYREG_GPIO_PRT4_INTR
Dip3__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Dip3__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Dip3__0__MASK EQU 0x10
Dip3__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
Dip3__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
Dip3__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
Dip3__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
Dip3__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
Dip3__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
Dip3__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
Dip3__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
Dip3__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
Dip3__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
Dip3__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
Dip3__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
Dip3__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
Dip3__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
Dip3__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
Dip3__0__PC EQU CYREG_GPIO_PRT4_PC
Dip3__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Dip3__0__PORT EQU 4
Dip3__0__PS EQU CYREG_GPIO_PRT4_PS
Dip3__0__SHIFT EQU 4
Dip3__DR EQU CYREG_GPIO_PRT4_DR
Dip3__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Dip3__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Dip3__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Dip3__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Dip3__INTR EQU CYREG_GPIO_PRT4_INTR
Dip3__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Dip3__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Dip3__MASK EQU 0x10
Dip3__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
Dip3__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
Dip3__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
Dip3__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
Dip3__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
Dip3__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
Dip3__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
Dip3__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
Dip3__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
Dip3__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
Dip3__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
Dip3__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
Dip3__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
Dip3__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
Dip3__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
Dip3__PC EQU CYREG_GPIO_PRT4_PC
Dip3__PC2 EQU CYREG_GPIO_PRT4_PC2
Dip3__PORT EQU 4
Dip3__PS EQU CYREG_GPIO_PRT4_PS
Dip3__SHIFT EQU 4

/* Dip4 */
Dip4__0__DR EQU CYREG_GPIO_PRT4_DR
Dip4__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Dip4__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Dip4__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Dip4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Dip4__0__HSIOM_MASK EQU 0x00F00000
Dip4__0__HSIOM_SHIFT EQU 20
Dip4__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Dip4__0__INTR EQU CYREG_GPIO_PRT4_INTR
Dip4__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Dip4__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Dip4__0__MASK EQU 0x20
Dip4__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
Dip4__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
Dip4__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
Dip4__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
Dip4__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
Dip4__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
Dip4__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
Dip4__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
Dip4__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
Dip4__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
Dip4__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
Dip4__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
Dip4__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
Dip4__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
Dip4__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
Dip4__0__PC EQU CYREG_GPIO_PRT4_PC
Dip4__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Dip4__0__PORT EQU 4
Dip4__0__PS EQU CYREG_GPIO_PRT4_PS
Dip4__0__SHIFT EQU 5
Dip4__DR EQU CYREG_GPIO_PRT4_DR
Dip4__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Dip4__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Dip4__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Dip4__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Dip4__INTR EQU CYREG_GPIO_PRT4_INTR
Dip4__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Dip4__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Dip4__MASK EQU 0x20
Dip4__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
Dip4__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
Dip4__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
Dip4__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
Dip4__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
Dip4__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
Dip4__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
Dip4__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
Dip4__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
Dip4__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
Dip4__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
Dip4__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
Dip4__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
Dip4__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
Dip4__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
Dip4__PC EQU CYREG_GPIO_PRT4_PC
Dip4__PC2 EQU CYREG_GPIO_PRT4_PC2
Dip4__PORT EQU 4
Dip4__PS EQU CYREG_GPIO_PRT4_PS
Dip4__SHIFT EQU 5

/* UART */
UART_rx__0__DR EQU CYREG_GPIO_PRT3_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT3_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_rx__0__MASK EQU 0x01
UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
UART_rx__0__PC EQU CYREG_GPIO_PRT3_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_rx__0__PORT EQU 3
UART_rx__0__PS EQU CYREG_GPIO_PRT3_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_GPIO_PRT3_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT3_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_rx__MASK EQU 0x01
UART_rx__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
UART_rx__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
UART_rx__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
UART_rx__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
UART_rx__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
UART_rx__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
UART_rx__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
UART_rx__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
UART_rx__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
UART_rx__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
UART_rx__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
UART_rx__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
UART_rx__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
UART_rx__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
UART_rx__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
UART_rx__PC EQU CYREG_GPIO_PRT3_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_rx__PORT EQU 3
UART_rx__PS EQU CYREG_GPIO_PRT3_PS
UART_rx__SHIFT EQU 0
UART_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
UART_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_SCB_IRQ__INTC_MASK EQU 0x400
UART_SCB_IRQ__INTC_NUMBER EQU 10
UART_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
UART_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
UART_SCBCLK__DIV_ID EQU 0x00000045
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL5
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_tx__0__DR EQU CYREG_GPIO_PRT3_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT3_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_tx__0__MASK EQU 0x02
UART_tx__0__OUT_SEL EQU CYREG_UDB_PA7_CFG10
UART_tx__0__OUT_SEL_SHIFT EQU 2
UART_tx__0__OUT_SEL_VAL EQU -1
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
UART_tx__0__PC EQU CYREG_GPIO_PRT3_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_tx__0__PORT EQU 3
UART_tx__0__PS EQU CYREG_GPIO_PRT3_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_GPIO_PRT3_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT3_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_tx__MASK EQU 0x02
UART_tx__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
UART_tx__PC EQU CYREG_GPIO_PRT3_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_tx__PORT EQU 3
UART_tx__PS EQU CYREG_GPIO_PRT3_PS
UART_tx__SHIFT EQU 1

/* CANRX */
CANRX__0__DR EQU CYREG_GPIO_PRT4_DR
CANRX__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CANRX__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CANRX__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CANRX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CANRX__0__HSIOM_MASK EQU 0x0000000F
CANRX__0__HSIOM_SHIFT EQU 0
CANRX__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CANRX__0__INTR EQU CYREG_GPIO_PRT4_INTR
CANRX__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CANRX__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CANRX__0__MASK EQU 0x01
CANRX__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
CANRX__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
CANRX__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
CANRX__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
CANRX__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
CANRX__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
CANRX__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
CANRX__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
CANRX__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
CANRX__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
CANRX__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
CANRX__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
CANRX__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
CANRX__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
CANRX__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
CANRX__0__PC EQU CYREG_GPIO_PRT4_PC
CANRX__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CANRX__0__PORT EQU 4
CANRX__0__PS EQU CYREG_GPIO_PRT4_PS
CANRX__0__SHIFT EQU 0
CANRX__DR EQU CYREG_GPIO_PRT4_DR
CANRX__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CANRX__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CANRX__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CANRX__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CANRX__INTR EQU CYREG_GPIO_PRT4_INTR
CANRX__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CANRX__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CANRX__MASK EQU 0x01
CANRX__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
CANRX__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
CANRX__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
CANRX__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
CANRX__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
CANRX__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
CANRX__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
CANRX__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
CANRX__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
CANRX__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
CANRX__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
CANRX__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
CANRX__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
CANRX__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
CANRX__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
CANRX__PC EQU CYREG_GPIO_PRT4_PC
CANRX__PC2 EQU CYREG_GPIO_PRT4_PC2
CANRX__PORT EQU 4
CANRX__PS EQU CYREG_GPIO_PRT4_PS
CANRX__SHIFT EQU 0

/* CANTX */
CANTX__0__DR EQU CYREG_GPIO_PRT4_DR
CANTX__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CANTX__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CANTX__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CANTX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CANTX__0__HSIOM_MASK EQU 0x000000F0
CANTX__0__HSIOM_SHIFT EQU 4
CANTX__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CANTX__0__INTR EQU CYREG_GPIO_PRT4_INTR
CANTX__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CANTX__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CANTX__0__MASK EQU 0x02
CANTX__0__OUT_SEL EQU CYREG_UDB_PA5_CFG10
CANTX__0__OUT_SEL_SHIFT EQU 2
CANTX__0__OUT_SEL_VAL EQU -1
CANTX__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
CANTX__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
CANTX__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
CANTX__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
CANTX__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
CANTX__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
CANTX__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
CANTX__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
CANTX__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
CANTX__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
CANTX__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
CANTX__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
CANTX__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
CANTX__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
CANTX__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
CANTX__0__PC EQU CYREG_GPIO_PRT4_PC
CANTX__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CANTX__0__PORT EQU 4
CANTX__0__PS EQU CYREG_GPIO_PRT4_PS
CANTX__0__SHIFT EQU 1
CANTX__DR EQU CYREG_GPIO_PRT4_DR
CANTX__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CANTX__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CANTX__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CANTX__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CANTX__INTR EQU CYREG_GPIO_PRT4_INTR
CANTX__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CANTX__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CANTX__MASK EQU 0x02
CANTX__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
CANTX__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
CANTX__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
CANTX__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
CANTX__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
CANTX__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
CANTX__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
CANTX__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
CANTX__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
CANTX__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
CANTX__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
CANTX__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
CANTX__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
CANTX__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
CANTX__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
CANTX__PC EQU CYREG_GPIO_PRT4_PC
CANTX__PC2 EQU CYREG_GPIO_PRT4_PC2
CANTX__PORT EQU 4
CANTX__PS EQU CYREG_GPIO_PRT4_PS
CANTX__SHIFT EQU 1

/* Limit1 */
Limit1__0__DR EQU CYREG_GPIO_PRT2_DR
Limit1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Limit1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Limit1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Limit1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Limit1__0__HSIOM_MASK EQU 0x0000F000
Limit1__0__HSIOM_SHIFT EQU 12
Limit1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Limit1__0__INTR EQU CYREG_GPIO_PRT2_INTR
Limit1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Limit1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Limit1__0__MASK EQU 0x08
Limit1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Limit1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Limit1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Limit1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Limit1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Limit1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Limit1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Limit1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Limit1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Limit1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Limit1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Limit1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Limit1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Limit1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Limit1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Limit1__0__PC EQU CYREG_GPIO_PRT2_PC
Limit1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Limit1__0__PORT EQU 2
Limit1__0__PS EQU CYREG_GPIO_PRT2_PS
Limit1__0__SHIFT EQU 3
Limit1__DR EQU CYREG_GPIO_PRT2_DR
Limit1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Limit1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Limit1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Limit1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Limit1__INTR EQU CYREG_GPIO_PRT2_INTR
Limit1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Limit1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Limit1__MASK EQU 0x08
Limit1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Limit1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Limit1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Limit1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Limit1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Limit1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Limit1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Limit1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Limit1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Limit1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Limit1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Limit1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Limit1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Limit1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Limit1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Limit1__PC EQU CYREG_GPIO_PRT2_PC
Limit1__PC2 EQU CYREG_GPIO_PRT2_PC2
Limit1__PORT EQU 2
Limit1__PS EQU CYREG_GPIO_PRT2_PS
Limit1__SHIFT EQU 3

/* Limit2 */
Limit2__0__DR EQU CYREG_GPIO_PRT2_DR
Limit2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Limit2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Limit2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Limit2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Limit2__0__HSIOM_MASK EQU 0x00000F00
Limit2__0__HSIOM_SHIFT EQU 8
Limit2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Limit2__0__INTR EQU CYREG_GPIO_PRT2_INTR
Limit2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Limit2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Limit2__0__MASK EQU 0x04
Limit2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Limit2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Limit2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Limit2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Limit2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Limit2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Limit2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Limit2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Limit2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Limit2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Limit2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Limit2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Limit2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Limit2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Limit2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Limit2__0__PC EQU CYREG_GPIO_PRT2_PC
Limit2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Limit2__0__PORT EQU 2
Limit2__0__PS EQU CYREG_GPIO_PRT2_PS
Limit2__0__SHIFT EQU 2
Limit2__DR EQU CYREG_GPIO_PRT2_DR
Limit2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Limit2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Limit2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Limit2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Limit2__INTR EQU CYREG_GPIO_PRT2_INTR
Limit2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Limit2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Limit2__MASK EQU 0x04
Limit2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Limit2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Limit2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Limit2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Limit2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Limit2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Limit2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Limit2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Limit2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Limit2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Limit2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Limit2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Limit2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Limit2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Limit2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Limit2__PC EQU CYREG_GPIO_PRT2_PC
Limit2__PC2 EQU CYREG_GPIO_PRT2_PC2
Limit2__PORT EQU 2
Limit2__PS EQU CYREG_GPIO_PRT2_PS
Limit2__SHIFT EQU 2

/* CAN_isr */
CAN_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CAN_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CAN_isr__INTC_MASK EQU 0x10000000
CAN_isr__INTC_NUMBER EQU 28
CAN_isr__INTC_PRIOR_MASK EQU 0xC0
CAN_isr__INTC_PRIOR_NUM EQU 3
CAN_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR7
CAN_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CAN_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Clock_2 */
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL22
Clock_2__DIV_ID EQU 0x000000C0
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_24_5_CTL
Clock_2__FRAC_MASK EQU 0x000000F8
Clock_2__PA_DIV_ID EQU 0x000000FF

/* LED_CAN */
LED_CAN__0__DR EQU CYREG_GPIO_PRT0_DR
LED_CAN__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED_CAN__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED_CAN__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED_CAN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_CAN__0__HSIOM_MASK EQU 0x0000000F
LED_CAN__0__HSIOM_SHIFT EQU 0
LED_CAN__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_CAN__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED_CAN__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_CAN__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED_CAN__0__MASK EQU 0x01
LED_CAN__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
LED_CAN__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
LED_CAN__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
LED_CAN__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
LED_CAN__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
LED_CAN__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
LED_CAN__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
LED_CAN__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
LED_CAN__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
LED_CAN__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
LED_CAN__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
LED_CAN__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
LED_CAN__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
LED_CAN__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
LED_CAN__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
LED_CAN__0__PC EQU CYREG_GPIO_PRT0_PC
LED_CAN__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED_CAN__0__PORT EQU 0
LED_CAN__0__PS EQU CYREG_GPIO_PRT0_PS
LED_CAN__0__SHIFT EQU 0
LED_CAN__DR EQU CYREG_GPIO_PRT0_DR
LED_CAN__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED_CAN__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED_CAN__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED_CAN__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_CAN__INTR EQU CYREG_GPIO_PRT0_INTR
LED_CAN__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_CAN__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED_CAN__MASK EQU 0x01
LED_CAN__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
LED_CAN__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
LED_CAN__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
LED_CAN__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
LED_CAN__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
LED_CAN__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
LED_CAN__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
LED_CAN__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
LED_CAN__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
LED_CAN__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
LED_CAN__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
LED_CAN__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
LED_CAN__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
LED_CAN__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
LED_CAN__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
LED_CAN__PC EQU CYREG_GPIO_PRT0_PC
LED_CAN__PC2 EQU CYREG_GPIO_PRT0_PC2
LED_CAN__PORT EQU 0
LED_CAN__PS EQU CYREG_GPIO_PRT0_PS
LED_CAN__SHIFT EQU 0

/* Timer_1 */
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL6
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST6
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK6
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL6
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST6
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL5
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL5
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL5
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL5
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK5
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK5
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK5
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK5
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL5
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST5
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL5
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST5
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK5
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A04
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A14
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D04
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D14
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL4
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F04
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F14
Timer_1_TimerUDB_sT24_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A04
Timer_1_TimerUDB_sT24_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A14
Timer_1_TimerUDB_sT24_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D04
Timer_1_TimerUDB_sT24_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D14
Timer_1_TimerUDB_sT24_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL4
Timer_1_TimerUDB_sT24_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F04
Timer_1_TimerUDB_sT24_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F14
Timer_1_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A4
Timer_1_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A04
Timer_1_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A14
Timer_1_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D4
Timer_1_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D04
Timer_1_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D14
Timer_1_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL4
Timer_1_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F4
Timer_1_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F04
Timer_1_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F14
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A05
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A15
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D05
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D15
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F05
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F15
Timer_1_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A5
Timer_1_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A05
Timer_1_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A15
Timer_1_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D5
Timer_1_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D05
Timer_1_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D15
Timer_1_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
Timer_1_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F5
Timer_1_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F05
Timer_1_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F15
Timer_1_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
Timer_1_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_UDB_W16_A06
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_UDB_W16_A16
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_UDB_W16_D06
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_UDB_W16_D16
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL6
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_UDB_W16_F06
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_UDB_W16_F16
Timer_1_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_UDB_CAT16_A6
Timer_1_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_UDB_W8_A06
Timer_1_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_UDB_W8_A16
Timer_1_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_UDB_CAT16_D6
Timer_1_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_UDB_W8_D06
Timer_1_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_UDB_W8_D16
Timer_1_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL6
Timer_1_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_UDB_CAT16_F6
Timer_1_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_UDB_W8_F06
Timer_1_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_UDB_W8_F16

/* Can_addr */
Can_addr_sts_sts_reg__0__MASK EQU 0x01
Can_addr_sts_sts_reg__0__POS EQU 0
Can_addr_sts_sts_reg__1__MASK EQU 0x02
Can_addr_sts_sts_reg__1__POS EQU 1
Can_addr_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL4
Can_addr_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST4
Can_addr_sts_sts_reg__2__MASK EQU 0x04
Can_addr_sts_sts_reg__2__POS EQU 2
Can_addr_sts_sts_reg__3__MASK EQU 0x08
Can_addr_sts_sts_reg__3__POS EQU 3
Can_addr_sts_sts_reg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK4
Can_addr_sts_sts_reg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL4
Can_addr_sts_sts_reg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST4
Can_addr_sts_sts_reg__MASK EQU 0x0F
Can_addr_sts_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK4
Can_addr_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL4
Can_addr_sts_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST4

/* isr_encA */
isr_encA__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_encA__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_encA__INTC_MASK EQU 0x08
isr_encA__INTC_NUMBER EQU 3
isr_encA__INTC_PRIOR_MASK EQU 0xC0000000
isr_encA__INTC_PRIOR_NUM EQU 3
isr_encA__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_encA__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_encA__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_encB */
isr_encB__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_encB__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_encB__INTC_MASK EQU 0x10
isr_encB__INTC_NUMBER EQU 4
isr_encB__INTC_PRIOR_MASK EQU 0xC0
isr_encB__INTC_PRIOR_NUM EQU 3
isr_encB__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
isr_encB__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_encB__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Array_LED */
Array_LED__0__DR EQU CYREG_GPIO_PRT0_DR
Array_LED__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Array_LED__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Array_LED__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Array_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Array_LED__0__HSIOM_MASK EQU 0xF0000000
Array_LED__0__HSIOM_SHIFT EQU 28
Array_LED__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Array_LED__0__INTR EQU CYREG_GPIO_PRT0_INTR
Array_LED__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Array_LED__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Array_LED__0__MASK EQU 0x80
Array_LED__0__OUT_SEL EQU CYREG_UDB_PA4_CFG10
Array_LED__0__OUT_SEL_SHIFT EQU 14
Array_LED__0__OUT_SEL_VAL EQU 1
Array_LED__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
Array_LED__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
Array_LED__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
Array_LED__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
Array_LED__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
Array_LED__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
Array_LED__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
Array_LED__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
Array_LED__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
Array_LED__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
Array_LED__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
Array_LED__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
Array_LED__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
Array_LED__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
Array_LED__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
Array_LED__0__PC EQU CYREG_GPIO_PRT0_PC
Array_LED__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Array_LED__0__PORT EQU 0
Array_LED__0__PS EQU CYREG_GPIO_PRT0_PS
Array_LED__0__SHIFT EQU 7
Array_LED__DR EQU CYREG_GPIO_PRT0_DR
Array_LED__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Array_LED__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Array_LED__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Array_LED__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Array_LED__INTR EQU CYREG_GPIO_PRT0_INTR
Array_LED__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Array_LED__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Array_LED__MASK EQU 0x80
Array_LED__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
Array_LED__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
Array_LED__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
Array_LED__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
Array_LED__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
Array_LED__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
Array_LED__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
Array_LED__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
Array_LED__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
Array_LED__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
Array_LED__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
Array_LED__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
Array_LED__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
Array_LED__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
Array_LED__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
Array_LED__PC EQU CYREG_GPIO_PRT0_PC
Array_LED__PC2 EQU CYREG_GPIO_PRT0_PC2
Array_LED__PORT EQU 0
Array_LED__PS EQU CYREG_GPIO_PRT0_PS
Array_LED__SHIFT EQU 7

/* CAN_CanIP */
CAN_CanIP__BUFFER_STATUS EQU CYREG_CAN0_BUFFER_STATUS
CAN_CanIP__CAN_RX0_ACR EQU CYREG_CAN0_CAN_RX0_ACR
CAN_CanIP__CAN_RX0_ACR_DATA EQU CYREG_CAN0_CAN_RX0_ACR_DATA
CAN_CanIP__CAN_RX0_AMR EQU CYREG_CAN0_CAN_RX0_AMR
CAN_CanIP__CAN_RX0_AMR_DATA EQU CYREG_CAN0_CAN_RX0_AMR_DATA
CAN_CanIP__CAN_RX0_CONTROL EQU CYREG_CAN0_CAN_RX0_CONTROL
CAN_CanIP__CAN_RX0_DATA_HIGH EQU CYREG_CAN0_CAN_RX0_DATA_HIGH
CAN_CanIP__CAN_RX0_DATA_LOW EQU CYREG_CAN0_CAN_RX0_DATA_LOW
CAN_CanIP__CAN_RX0_ID EQU CYREG_CAN0_CAN_RX0_ID
CAN_CanIP__CAN_RX1_ACR EQU CYREG_CAN0_CAN_RX1_ACR
CAN_CanIP__CAN_RX1_ACR_DATA EQU CYREG_CAN0_CAN_RX1_ACR_DATA
CAN_CanIP__CAN_RX1_AMR EQU CYREG_CAN0_CAN_RX1_AMR
CAN_CanIP__CAN_RX1_AMR_DATA EQU CYREG_CAN0_CAN_RX1_AMR_DATA
CAN_CanIP__CAN_RX1_CONTROL EQU CYREG_CAN0_CAN_RX1_CONTROL
CAN_CanIP__CAN_RX1_DATA_HIGH EQU CYREG_CAN0_CAN_RX1_DATA_HIGH
CAN_CanIP__CAN_RX1_DATA_LOW EQU CYREG_CAN0_CAN_RX1_DATA_LOW
CAN_CanIP__CAN_RX1_ID EQU CYREG_CAN0_CAN_RX1_ID
CAN_CanIP__CAN_RX10_ACR EQU CYREG_CAN0_CAN_RX10_ACR
CAN_CanIP__CAN_RX10_ACR_DATA EQU CYREG_CAN0_CAN_RX10_ACR_DATA
CAN_CanIP__CAN_RX10_AMR EQU CYREG_CAN0_CAN_RX10_AMR
CAN_CanIP__CAN_RX10_AMR_DATA EQU CYREG_CAN0_CAN_RX10_AMR_DATA
CAN_CanIP__CAN_RX10_CONTROL EQU CYREG_CAN0_CAN_RX10_CONTROL
CAN_CanIP__CAN_RX10_DATA_HIGH EQU CYREG_CAN0_CAN_RX10_DATA_HIGH
CAN_CanIP__CAN_RX10_DATA_LOW EQU CYREG_CAN0_CAN_RX10_DATA_LOW
CAN_CanIP__CAN_RX10_ID EQU CYREG_CAN0_CAN_RX10_ID
CAN_CanIP__CAN_RX11_ACR EQU CYREG_CAN0_CAN_RX11_ACR
CAN_CanIP__CAN_RX11_ACR_DATA EQU CYREG_CAN0_CAN_RX11_ACR_DATA
CAN_CanIP__CAN_RX11_AMR EQU CYREG_CAN0_CAN_RX11_AMR
CAN_CanIP__CAN_RX11_AMR_DATA EQU CYREG_CAN0_CAN_RX11_AMR_DATA
CAN_CanIP__CAN_RX11_CONTROL EQU CYREG_CAN0_CAN_RX11_CONTROL
CAN_CanIP__CAN_RX11_DATA_HIGH EQU CYREG_CAN0_CAN_RX11_DATA_HIGH
CAN_CanIP__CAN_RX11_DATA_LOW EQU CYREG_CAN0_CAN_RX11_DATA_LOW
CAN_CanIP__CAN_RX11_ID EQU CYREG_CAN0_CAN_RX11_ID
CAN_CanIP__CAN_RX12_ACR EQU CYREG_CAN0_CAN_RX12_ACR
CAN_CanIP__CAN_RX12_ACR_DATA EQU CYREG_CAN0_CAN_RX12_ACR_DATA
CAN_CanIP__CAN_RX12_AMR EQU CYREG_CAN0_CAN_RX12_AMR
CAN_CanIP__CAN_RX12_AMR_DATA EQU CYREG_CAN0_CAN_RX12_AMR_DATA
CAN_CanIP__CAN_RX12_CONTROL EQU CYREG_CAN0_CAN_RX12_CONTROL
CAN_CanIP__CAN_RX12_DATA_HIGH EQU CYREG_CAN0_CAN_RX12_DATA_HIGH
CAN_CanIP__CAN_RX12_DATA_LOW EQU CYREG_CAN0_CAN_RX12_DATA_LOW
CAN_CanIP__CAN_RX12_ID EQU CYREG_CAN0_CAN_RX12_ID
CAN_CanIP__CAN_RX13_ACR EQU CYREG_CAN0_CAN_RX13_ACR
CAN_CanIP__CAN_RX13_ACR_DATA EQU CYREG_CAN0_CAN_RX13_ACR_DATA
CAN_CanIP__CAN_RX13_AMR EQU CYREG_CAN0_CAN_RX13_AMR
CAN_CanIP__CAN_RX13_AMR_DATA EQU CYREG_CAN0_CAN_RX13_AMR_DATA
CAN_CanIP__CAN_RX13_CONTROL EQU CYREG_CAN0_CAN_RX13_CONTROL
CAN_CanIP__CAN_RX13_DATA_HIGH EQU CYREG_CAN0_CAN_RX13_DATA_HIGH
CAN_CanIP__CAN_RX13_DATA_LOW EQU CYREG_CAN0_CAN_RX13_DATA_LOW
CAN_CanIP__CAN_RX13_ID EQU CYREG_CAN0_CAN_RX13_ID
CAN_CanIP__CAN_RX14_ACR EQU CYREG_CAN0_CAN_RX14_ACR
CAN_CanIP__CAN_RX14_ACR_DATA EQU CYREG_CAN0_CAN_RX14_ACR_DATA
CAN_CanIP__CAN_RX14_AMR EQU CYREG_CAN0_CAN_RX14_AMR
CAN_CanIP__CAN_RX14_AMR_DATA EQU CYREG_CAN0_CAN_RX14_AMR_DATA
CAN_CanIP__CAN_RX14_CONTROL EQU CYREG_CAN0_CAN_RX14_CONTROL
CAN_CanIP__CAN_RX14_DATA_HIGH EQU CYREG_CAN0_CAN_RX14_DATA_HIGH
CAN_CanIP__CAN_RX14_DATA_LOW EQU CYREG_CAN0_CAN_RX14_DATA_LOW
CAN_CanIP__CAN_RX14_ID EQU CYREG_CAN0_CAN_RX14_ID
CAN_CanIP__CAN_RX15_ACR EQU CYREG_CAN0_CAN_RX15_ACR
CAN_CanIP__CAN_RX15_ACR_DATA EQU CYREG_CAN0_CAN_RX15_ACR_DATA
CAN_CanIP__CAN_RX15_AMR EQU CYREG_CAN0_CAN_RX15_AMR
CAN_CanIP__CAN_RX15_AMR_DATA EQU CYREG_CAN0_CAN_RX15_AMR_DATA
CAN_CanIP__CAN_RX15_CONTROL EQU CYREG_CAN0_CAN_RX15_CONTROL
CAN_CanIP__CAN_RX15_DATA_HIGH EQU CYREG_CAN0_CAN_RX15_DATA_HIGH
CAN_CanIP__CAN_RX15_DATA_LOW EQU CYREG_CAN0_CAN_RX15_DATA_LOW
CAN_CanIP__CAN_RX15_ID EQU CYREG_CAN0_CAN_RX15_ID
CAN_CanIP__CAN_RX2_ACR EQU CYREG_CAN0_CAN_RX2_ACR
CAN_CanIP__CAN_RX2_ACR_DATA EQU CYREG_CAN0_CAN_RX2_ACR_DATA
CAN_CanIP__CAN_RX2_AMR EQU CYREG_CAN0_CAN_RX2_AMR
CAN_CanIP__CAN_RX2_AMR_DATA EQU CYREG_CAN0_CAN_RX2_AMR_DATA
CAN_CanIP__CAN_RX2_CONTROL EQU CYREG_CAN0_CAN_RX2_CONTROL
CAN_CanIP__CAN_RX2_DATA_HIGH EQU CYREG_CAN0_CAN_RX2_DATA_HIGH
CAN_CanIP__CAN_RX2_DATA_LOW EQU CYREG_CAN0_CAN_RX2_DATA_LOW
CAN_CanIP__CAN_RX2_ID EQU CYREG_CAN0_CAN_RX2_ID
CAN_CanIP__CAN_RX3_ACR EQU CYREG_CAN0_CAN_RX3_ACR
CAN_CanIP__CAN_RX3_ACR_DATA EQU CYREG_CAN0_CAN_RX3_ACR_DATA
CAN_CanIP__CAN_RX3_AMR EQU CYREG_CAN0_CAN_RX3_AMR
CAN_CanIP__CAN_RX3_AMR_DATA EQU CYREG_CAN0_CAN_RX3_AMR_DATA
CAN_CanIP__CAN_RX3_CONTROL EQU CYREG_CAN0_CAN_RX3_CONTROL
CAN_CanIP__CAN_RX3_DATA_HIGH EQU CYREG_CAN0_CAN_RX3_DATA_HIGH
CAN_CanIP__CAN_RX3_DATA_LOW EQU CYREG_CAN0_CAN_RX3_DATA_LOW
CAN_CanIP__CAN_RX3_ID EQU CYREG_CAN0_CAN_RX3_ID
CAN_CanIP__CAN_RX4_ACR EQU CYREG_CAN0_CAN_RX4_ACR
CAN_CanIP__CAN_RX4_ACR_DATA EQU CYREG_CAN0_CAN_RX4_ACR_DATA
CAN_CanIP__CAN_RX4_AMR EQU CYREG_CAN0_CAN_RX4_AMR
CAN_CanIP__CAN_RX4_AMR_DATA EQU CYREG_CAN0_CAN_RX4_AMR_DATA
CAN_CanIP__CAN_RX4_CONTROL EQU CYREG_CAN0_CAN_RX4_CONTROL
CAN_CanIP__CAN_RX4_DATA_HIGH EQU CYREG_CAN0_CAN_RX4_DATA_HIGH
CAN_CanIP__CAN_RX4_DATA_LOW EQU CYREG_CAN0_CAN_RX4_DATA_LOW
CAN_CanIP__CAN_RX4_ID EQU CYREG_CAN0_CAN_RX4_ID
CAN_CanIP__CAN_RX5_ACR EQU CYREG_CAN0_CAN_RX5_ACR
CAN_CanIP__CAN_RX5_ACR_DATA EQU CYREG_CAN0_CAN_RX5_ACR_DATA
CAN_CanIP__CAN_RX5_AMR EQU CYREG_CAN0_CAN_RX5_AMR
CAN_CanIP__CAN_RX5_AMR_DATA EQU CYREG_CAN0_CAN_RX5_AMR_DATA
CAN_CanIP__CAN_RX5_CONTROL EQU CYREG_CAN0_CAN_RX5_CONTROL
CAN_CanIP__CAN_RX5_DATA_HIGH EQU CYREG_CAN0_CAN_RX5_DATA_HIGH
CAN_CanIP__CAN_RX5_DATA_LOW EQU CYREG_CAN0_CAN_RX5_DATA_LOW
CAN_CanIP__CAN_RX5_ID EQU CYREG_CAN0_CAN_RX5_ID
CAN_CanIP__CAN_RX6_ACR EQU CYREG_CAN0_CAN_RX6_ACR
CAN_CanIP__CAN_RX6_ACR_DATA EQU CYREG_CAN0_CAN_RX6_ACR_DATA
CAN_CanIP__CAN_RX6_AMR EQU CYREG_CAN0_CAN_RX6_AMR
CAN_CanIP__CAN_RX6_AMR_DATA EQU CYREG_CAN0_CAN_RX6_AMR_DATA
CAN_CanIP__CAN_RX6_CONTROL EQU CYREG_CAN0_CAN_RX6_CONTROL
CAN_CanIP__CAN_RX6_DATA_HIGH EQU CYREG_CAN0_CAN_RX6_DATA_HIGH
CAN_CanIP__CAN_RX6_DATA_LOW EQU CYREG_CAN0_CAN_RX6_DATA_LOW
CAN_CanIP__CAN_RX6_ID EQU CYREG_CAN0_CAN_RX6_ID
CAN_CanIP__CAN_RX7_ACR EQU CYREG_CAN0_CAN_RX7_ACR
CAN_CanIP__CAN_RX7_ACR_DATA EQU CYREG_CAN0_CAN_RX7_ACR_DATA
CAN_CanIP__CAN_RX7_AMR EQU CYREG_CAN0_CAN_RX7_AMR
CAN_CanIP__CAN_RX7_AMR_DATA EQU CYREG_CAN0_CAN_RX7_AMR_DATA
CAN_CanIP__CAN_RX7_CONTROL EQU CYREG_CAN0_CAN_RX7_CONTROL
CAN_CanIP__CAN_RX7_DATA_HIGH EQU CYREG_CAN0_CAN_RX7_DATA_HIGH
CAN_CanIP__CAN_RX7_DATA_LOW EQU CYREG_CAN0_CAN_RX7_DATA_LOW
CAN_CanIP__CAN_RX7_ID EQU CYREG_CAN0_CAN_RX7_ID
CAN_CanIP__CAN_RX8_ACR EQU CYREG_CAN0_CAN_RX8_ACR
CAN_CanIP__CAN_RX8_ACR_DATA EQU CYREG_CAN0_CAN_RX8_ACR_DATA
CAN_CanIP__CAN_RX8_AMR EQU CYREG_CAN0_CAN_RX8_AMR
CAN_CanIP__CAN_RX8_AMR_DATA EQU CYREG_CAN0_CAN_RX8_AMR_DATA
CAN_CanIP__CAN_RX8_CONTROL EQU CYREG_CAN0_CAN_RX8_CONTROL
CAN_CanIP__CAN_RX8_DATA_HIGH EQU CYREG_CAN0_CAN_RX8_DATA_HIGH
CAN_CanIP__CAN_RX8_DATA_LOW EQU CYREG_CAN0_CAN_RX8_DATA_LOW
CAN_CanIP__CAN_RX8_ID EQU CYREG_CAN0_CAN_RX8_ID
CAN_CanIP__CAN_RX9_ACR EQU CYREG_CAN0_CAN_RX9_ACR
CAN_CanIP__CAN_RX9_ACR_DATA EQU CYREG_CAN0_CAN_RX9_ACR_DATA
CAN_CanIP__CAN_RX9_AMR EQU CYREG_CAN0_CAN_RX9_AMR
CAN_CanIP__CAN_RX9_AMR_DATA EQU CYREG_CAN0_CAN_RX9_AMR_DATA
CAN_CanIP__CAN_RX9_CONTROL EQU CYREG_CAN0_CAN_RX9_CONTROL
CAN_CanIP__CAN_RX9_DATA_HIGH EQU CYREG_CAN0_CAN_RX9_DATA_HIGH
CAN_CanIP__CAN_RX9_DATA_LOW EQU CYREG_CAN0_CAN_RX9_DATA_LOW
CAN_CanIP__CAN_RX9_ID EQU CYREG_CAN0_CAN_RX9_ID
CAN_CanIP__CAN_TX0_CONTROL EQU CYREG_CAN0_CAN_TX0_CONTROL
CAN_CanIP__CAN_TX0_DATA_HIGH EQU CYREG_CAN0_CAN_TX0_DATA_HIGH
CAN_CanIP__CAN_TX0_DATA_LOW EQU CYREG_CAN0_CAN_TX0_DATA_LOW
CAN_CanIP__CAN_TX0_ID EQU CYREG_CAN0_CAN_TX0_ID
CAN_CanIP__CAN_TX1_CONTROL EQU CYREG_CAN0_CAN_TX1_CONTROL
CAN_CanIP__CAN_TX1_DATA_HIGH EQU CYREG_CAN0_CAN_TX1_DATA_HIGH
CAN_CanIP__CAN_TX1_DATA_LOW EQU CYREG_CAN0_CAN_TX1_DATA_LOW
CAN_CanIP__CAN_TX1_ID EQU CYREG_CAN0_CAN_TX1_ID
CAN_CanIP__CAN_TX2_CONTROL EQU CYREG_CAN0_CAN_TX2_CONTROL
CAN_CanIP__CAN_TX2_DATA_HIGH EQU CYREG_CAN0_CAN_TX2_DATA_HIGH
CAN_CanIP__CAN_TX2_DATA_LOW EQU CYREG_CAN0_CAN_TX2_DATA_LOW
CAN_CanIP__CAN_TX2_ID EQU CYREG_CAN0_CAN_TX2_ID
CAN_CanIP__CAN_TX3_CONTROL EQU CYREG_CAN0_CAN_TX3_CONTROL
CAN_CanIP__CAN_TX3_DATA_HIGH EQU CYREG_CAN0_CAN_TX3_DATA_HIGH
CAN_CanIP__CAN_TX3_DATA_LOW EQU CYREG_CAN0_CAN_TX3_DATA_LOW
CAN_CanIP__CAN_TX3_ID EQU CYREG_CAN0_CAN_TX3_ID
CAN_CanIP__CAN_TX4_CONTROL EQU CYREG_CAN0_CAN_TX4_CONTROL
CAN_CanIP__CAN_TX4_DATA_HIGH EQU CYREG_CAN0_CAN_TX4_DATA_HIGH
CAN_CanIP__CAN_TX4_DATA_LOW EQU CYREG_CAN0_CAN_TX4_DATA_LOW
CAN_CanIP__CAN_TX4_ID EQU CYREG_CAN0_CAN_TX4_ID
CAN_CanIP__CAN_TX5_CONTROL EQU CYREG_CAN0_CAN_TX5_CONTROL
CAN_CanIP__CAN_TX5_DATA_HIGH EQU CYREG_CAN0_CAN_TX5_DATA_HIGH
CAN_CanIP__CAN_TX5_DATA_LOW EQU CYREG_CAN0_CAN_TX5_DATA_LOW
CAN_CanIP__CAN_TX5_ID EQU CYREG_CAN0_CAN_TX5_ID
CAN_CanIP__CAN_TX6_CONTROL EQU CYREG_CAN0_CAN_TX6_CONTROL
CAN_CanIP__CAN_TX6_DATA_HIGH EQU CYREG_CAN0_CAN_TX6_DATA_HIGH
CAN_CanIP__CAN_TX6_DATA_LOW EQU CYREG_CAN0_CAN_TX6_DATA_LOW
CAN_CanIP__CAN_TX6_ID EQU CYREG_CAN0_CAN_TX6_ID
CAN_CanIP__CAN_TX7_CONTROL EQU CYREG_CAN0_CAN_TX7_CONTROL
CAN_CanIP__CAN_TX7_DATA_HIGH EQU CYREG_CAN0_CAN_TX7_DATA_HIGH
CAN_CanIP__CAN_TX7_DATA_LOW EQU CYREG_CAN0_CAN_TX7_DATA_LOW
CAN_CanIP__CAN_TX7_ID EQU CYREG_CAN0_CAN_TX7_ID
CAN_CanIP__CNTL EQU CYREG_CAN0_CNTL
CAN_CanIP__COMMAND EQU CYREG_CAN0_COMMAND
CAN_CanIP__CONFIG EQU CYREG_CAN0_CONFIG
CAN_CanIP__ECR EQU CYREG_CAN0_ECR
CAN_CanIP__ERROR_STATUS EQU CYREG_CAN0_ERROR_STATUS
CAN_CanIP__INT_EBL EQU CYREG_CAN0_INT_EBL
CAN_CanIP__INT_STATUS EQU CYREG_CAN0_INT_STATUS
CAN_CanIP__INTR_CAN EQU CYREG_CAN0_INTR_CAN
CAN_CanIP__INTR_CAN_MASK EQU CYREG_CAN0_INTR_CAN_MASK
CAN_CanIP__INTR_CAN_MASKED EQU CYREG_CAN0_INTR_CAN_MASKED
CAN_CanIP__INTR_CAN_SET EQU CYREG_CAN0_INTR_CAN_SET
CAN_CanIP__TTCAN_CAPTURE EQU CYREG_CAN0_TTCAN_CAPTURE
CAN_CanIP__TTCAN_COMPARE EQU CYREG_CAN0_TTCAN_COMPARE
CAN_CanIP__TTCAN_COUNTER EQU CYREG_CAN0_TTCAN_COUNTER
CAN_CanIP__TTCAN_TIMING EQU CYREG_CAN0_TTCAN_TIMING

/* CAN_HFCLK */
CAN_HFCLK__DIV_ID EQU 0x00000040
CAN_HFCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CAN_HFCLK__PA_DIV_ID EQU 0x000000FF

/* LED_Error */
LED_Error__0__DR EQU CYREG_GPIO_PRT0_DR
LED_Error__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED_Error__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED_Error__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED_Error__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_Error__0__HSIOM_MASK EQU 0x0000F000
LED_Error__0__HSIOM_SHIFT EQU 12
LED_Error__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_Error__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED_Error__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_Error__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED_Error__0__MASK EQU 0x08
LED_Error__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
LED_Error__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
LED_Error__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
LED_Error__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
LED_Error__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
LED_Error__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
LED_Error__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
LED_Error__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
LED_Error__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
LED_Error__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
LED_Error__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
LED_Error__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
LED_Error__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
LED_Error__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
LED_Error__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
LED_Error__0__PC EQU CYREG_GPIO_PRT0_PC
LED_Error__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED_Error__0__PORT EQU 0
LED_Error__0__PS EQU CYREG_GPIO_PRT0_PS
LED_Error__0__SHIFT EQU 3
LED_Error__DR EQU CYREG_GPIO_PRT0_DR
LED_Error__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED_Error__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED_Error__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED_Error__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_Error__INTR EQU CYREG_GPIO_PRT0_INTR
LED_Error__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_Error__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED_Error__MASK EQU 0x08
LED_Error__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
LED_Error__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
LED_Error__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
LED_Error__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
LED_Error__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
LED_Error__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
LED_Error__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
LED_Error__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
LED_Error__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
LED_Error__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
LED_Error__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
LED_Error__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
LED_Error__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
LED_Error__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
LED_Error__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
LED_Error__PC EQU CYREG_GPIO_PRT0_PC
LED_Error__PC2 EQU CYREG_GPIO_PRT0_PC2
LED_Error__PORT EQU 0
LED_Error__PS EQU CYREG_GPIO_PRT0_PS
LED_Error__SHIFT EQU 3

/* Motor1PWM */
Motor1PWM__0__DR EQU CYREG_GPIO_PRT5_DR
Motor1PWM__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Motor1PWM__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Motor1PWM__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Motor1PWM__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Motor1PWM__0__HSIOM_MASK EQU 0x00000F00
Motor1PWM__0__HSIOM_SHIFT EQU 8
Motor1PWM__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Motor1PWM__0__INTR EQU CYREG_GPIO_PRT5_INTR
Motor1PWM__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Motor1PWM__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Motor1PWM__0__MASK EQU 0x04
Motor1PWM__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Motor1PWM__0__OUT_SEL_SHIFT EQU 4
Motor1PWM__0__OUT_SEL_VAL EQU -1
Motor1PWM__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Motor1PWM__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Motor1PWM__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Motor1PWM__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Motor1PWM__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Motor1PWM__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Motor1PWM__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Motor1PWM__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Motor1PWM__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Motor1PWM__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Motor1PWM__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Motor1PWM__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Motor1PWM__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Motor1PWM__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Motor1PWM__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Motor1PWM__0__PC EQU CYREG_GPIO_PRT5_PC
Motor1PWM__0__PC2 EQU CYREG_GPIO_PRT5_PC2
Motor1PWM__0__PORT EQU 5
Motor1PWM__0__PS EQU CYREG_GPIO_PRT5_PS
Motor1PWM__0__SHIFT EQU 2
Motor1PWM__DR EQU CYREG_GPIO_PRT5_DR
Motor1PWM__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Motor1PWM__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Motor1PWM__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Motor1PWM__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Motor1PWM__INTR EQU CYREG_GPIO_PRT5_INTR
Motor1PWM__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Motor1PWM__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Motor1PWM__MASK EQU 0x04
Motor1PWM__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Motor1PWM__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Motor1PWM__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Motor1PWM__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Motor1PWM__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Motor1PWM__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Motor1PWM__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Motor1PWM__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Motor1PWM__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Motor1PWM__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Motor1PWM__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Motor1PWM__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Motor1PWM__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Motor1PWM__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Motor1PWM__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Motor1PWM__PC EQU CYREG_GPIO_PRT5_PC
Motor1PWM__PC2 EQU CYREG_GPIO_PRT5_PC2
Motor1PWM__PORT EQU 5
Motor1PWM__PS EQU CYREG_GPIO_PRT5_PS
Motor1PWM__SHIFT EQU 2

/* Motor2PWM */
Motor2PWM__0__DR EQU CYREG_GPIO_PRT5_DR
Motor2PWM__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Motor2PWM__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Motor2PWM__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Motor2PWM__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Motor2PWM__0__HSIOM_MASK EQU 0x0000000F
Motor2PWM__0__HSIOM_SHIFT EQU 0
Motor2PWM__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Motor2PWM__0__INTR EQU CYREG_GPIO_PRT5_INTR
Motor2PWM__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Motor2PWM__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Motor2PWM__0__MASK EQU 0x01
Motor2PWM__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Motor2PWM__0__OUT_SEL_SHIFT EQU 0
Motor2PWM__0__OUT_SEL_VAL EQU -1
Motor2PWM__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Motor2PWM__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Motor2PWM__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Motor2PWM__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Motor2PWM__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Motor2PWM__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Motor2PWM__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Motor2PWM__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Motor2PWM__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Motor2PWM__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Motor2PWM__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Motor2PWM__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Motor2PWM__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Motor2PWM__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Motor2PWM__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Motor2PWM__0__PC EQU CYREG_GPIO_PRT5_PC
Motor2PWM__0__PC2 EQU CYREG_GPIO_PRT5_PC2
Motor2PWM__0__PORT EQU 5
Motor2PWM__0__PS EQU CYREG_GPIO_PRT5_PS
Motor2PWM__0__SHIFT EQU 0
Motor2PWM__DR EQU CYREG_GPIO_PRT5_DR
Motor2PWM__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Motor2PWM__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Motor2PWM__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Motor2PWM__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Motor2PWM__INTR EQU CYREG_GPIO_PRT5_INTR
Motor2PWM__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Motor2PWM__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Motor2PWM__MASK EQU 0x01
Motor2PWM__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Motor2PWM__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Motor2PWM__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Motor2PWM__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Motor2PWM__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Motor2PWM__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Motor2PWM__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Motor2PWM__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Motor2PWM__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Motor2PWM__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Motor2PWM__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Motor2PWM__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Motor2PWM__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Motor2PWM__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Motor2PWM__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Motor2PWM__PC EQU CYREG_GPIO_PRT5_PC
Motor2PWM__PC2 EQU CYREG_GPIO_PRT5_PC2
Motor2PWM__PORT EQU 5
Motor2PWM__PS EQU CYREG_GPIO_PRT5_PS
Motor2PWM__SHIFT EQU 0

/* Clock_PWM1 */
Clock_PWM1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL16
Clock_PWM1__DIV_ID EQU 0x00000042
Clock_PWM1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_PWM1__PA_DIV_ID EQU 0x000000FF

/* Clock_PWM2 */
Clock_PWM2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL15
Clock_PWM2__DIV_ID EQU 0x00000043
Clock_PWM2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_PWM2__PA_DIV_ID EQU 0x000000FF

/* LED_Debug1 */
LED_Debug1__0__DR EQU CYREG_GPIO_PRT0_DR
LED_Debug1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED_Debug1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED_Debug1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED_Debug1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_Debug1__0__HSIOM_MASK EQU 0x00000F00
LED_Debug1__0__HSIOM_SHIFT EQU 8
LED_Debug1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_Debug1__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED_Debug1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_Debug1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED_Debug1__0__MASK EQU 0x04
LED_Debug1__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
LED_Debug1__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
LED_Debug1__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
LED_Debug1__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
LED_Debug1__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
LED_Debug1__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
LED_Debug1__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
LED_Debug1__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
LED_Debug1__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
LED_Debug1__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
LED_Debug1__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
LED_Debug1__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
LED_Debug1__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
LED_Debug1__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
LED_Debug1__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
LED_Debug1__0__PC EQU CYREG_GPIO_PRT0_PC
LED_Debug1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED_Debug1__0__PORT EQU 0
LED_Debug1__0__PS EQU CYREG_GPIO_PRT0_PS
LED_Debug1__0__SHIFT EQU 2
LED_Debug1__DR EQU CYREG_GPIO_PRT0_DR
LED_Debug1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED_Debug1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED_Debug1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED_Debug1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_Debug1__INTR EQU CYREG_GPIO_PRT0_INTR
LED_Debug1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_Debug1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED_Debug1__MASK EQU 0x04
LED_Debug1__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
LED_Debug1__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
LED_Debug1__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
LED_Debug1__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
LED_Debug1__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
LED_Debug1__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
LED_Debug1__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
LED_Debug1__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
LED_Debug1__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
LED_Debug1__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
LED_Debug1__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
LED_Debug1__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
LED_Debug1__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
LED_Debug1__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
LED_Debug1__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
LED_Debug1__PC EQU CYREG_GPIO_PRT0_PC
LED_Debug1__PC2 EQU CYREG_GPIO_PRT0_PC2
LED_Debug1__PORT EQU 0
LED_Debug1__PS EQU CYREG_GPIO_PRT0_PS
LED_Debug1__SHIFT EQU 2

/* LED_Debug2 */
LED_Debug2__0__DR EQU CYREG_GPIO_PRT0_DR
LED_Debug2__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED_Debug2__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED_Debug2__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED_Debug2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_Debug2__0__HSIOM_MASK EQU 0x000000F0
LED_Debug2__0__HSIOM_SHIFT EQU 4
LED_Debug2__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_Debug2__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED_Debug2__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_Debug2__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED_Debug2__0__MASK EQU 0x02
LED_Debug2__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
LED_Debug2__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
LED_Debug2__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
LED_Debug2__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
LED_Debug2__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
LED_Debug2__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
LED_Debug2__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
LED_Debug2__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
LED_Debug2__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
LED_Debug2__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
LED_Debug2__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
LED_Debug2__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
LED_Debug2__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
LED_Debug2__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
LED_Debug2__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
LED_Debug2__0__PC EQU CYREG_GPIO_PRT0_PC
LED_Debug2__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED_Debug2__0__PORT EQU 0
LED_Debug2__0__PS EQU CYREG_GPIO_PRT0_PS
LED_Debug2__0__SHIFT EQU 1
LED_Debug2__DR EQU CYREG_GPIO_PRT0_DR
LED_Debug2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED_Debug2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED_Debug2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED_Debug2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_Debug2__INTR EQU CYREG_GPIO_PRT0_INTR
LED_Debug2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_Debug2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED_Debug2__MASK EQU 0x02
LED_Debug2__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
LED_Debug2__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
LED_Debug2__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
LED_Debug2__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
LED_Debug2__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
LED_Debug2__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
LED_Debug2__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
LED_Debug2__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
LED_Debug2__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
LED_Debug2__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
LED_Debug2__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
LED_Debug2__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
LED_Debug2__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
LED_Debug2__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
LED_Debug2__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
LED_Debug2__PC EQU CYREG_GPIO_PRT0_PC
LED_Debug2__PC2 EQU CYREG_GPIO_PRT0_PC2
LED_Debug2__PORT EQU 0
LED_Debug2__PS EQU CYREG_GPIO_PRT0_PS
LED_Debug2__SHIFT EQU 1

/* PWM_Motor1 */
PWM_Motor1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT5_CC
PWM_Motor1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT5_CC_BUFF
PWM_Motor1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT5_COUNTER
PWM_Motor1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT5_CTRL
PWM_Motor1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT5_INTR
PWM_Motor1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT5_INTR_MASK
PWM_Motor1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT5_INTR_MASKED
PWM_Motor1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT5_INTR_SET
PWM_Motor1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT5_PERIOD
PWM_Motor1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT5_PERIOD_BUFF
PWM_Motor1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT5_STATUS
PWM_Motor1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Motor1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x20
PWM_Motor1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 5
PWM_Motor1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x2000
PWM_Motor1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 13
PWM_Motor1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x20000000
PWM_Motor1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 29
PWM_Motor1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x200000
PWM_Motor1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 21
PWM_Motor1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Motor1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x20
PWM_Motor1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 5
PWM_Motor1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Motor1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x20
PWM_Motor1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 5
PWM_Motor1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 5
PWM_Motor1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT5_TR_CTRL0
PWM_Motor1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT5_TR_CTRL1
PWM_Motor1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT5_TR_CTRL2

/* PWM_Motor2 */
PWM_Motor2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT4_CC
PWM_Motor2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT4_CC_BUFF
PWM_Motor2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT4_COUNTER
PWM_Motor2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT4_CTRL
PWM_Motor2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT4_INTR
PWM_Motor2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT4_INTR_MASK
PWM_Motor2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT4_INTR_MASKED
PWM_Motor2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT4_INTR_SET
PWM_Motor2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT4_PERIOD
PWM_Motor2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT4_PERIOD_BUFF
PWM_Motor2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT4_STATUS
PWM_Motor2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Motor2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x10
PWM_Motor2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 4
PWM_Motor2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x1000
PWM_Motor2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 12
PWM_Motor2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x10000000
PWM_Motor2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 28
PWM_Motor2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x100000
PWM_Motor2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 20
PWM_Motor2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Motor2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x10
PWM_Motor2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 4
PWM_Motor2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Motor2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x10
PWM_Motor2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 4
PWM_Motor2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 4
PWM_Motor2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT4_TR_CTRL0
PWM_Motor2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT4_TR_CTRL1
PWM_Motor2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT4_TR_CTRL2

/* isr_period */
isr_period__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_period__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_period__INTC_MASK EQU 0x20
isr_period__INTC_NUMBER EQU 5
isr_period__INTC_PRIOR_MASK EQU 0xC000
isr_period__INTC_PRIOR_NUM EQU 3
isr_period__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
isr_period__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_period__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Motor1Fault */
Motor1Fault__0__DR EQU CYREG_GPIO_PRT0_DR
Motor1Fault__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Motor1Fault__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Motor1Fault__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Motor1Fault__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Motor1Fault__0__HSIOM_MASK EQU 0x000F0000
Motor1Fault__0__HSIOM_SHIFT EQU 16
Motor1Fault__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Motor1Fault__0__INTR EQU CYREG_GPIO_PRT0_INTR
Motor1Fault__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Motor1Fault__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Motor1Fault__0__MASK EQU 0x10
Motor1Fault__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
Motor1Fault__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
Motor1Fault__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
Motor1Fault__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
Motor1Fault__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
Motor1Fault__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
Motor1Fault__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
Motor1Fault__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
Motor1Fault__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
Motor1Fault__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
Motor1Fault__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
Motor1Fault__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
Motor1Fault__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
Motor1Fault__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
Motor1Fault__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
Motor1Fault__0__PC EQU CYREG_GPIO_PRT0_PC
Motor1Fault__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Motor1Fault__0__PORT EQU 0
Motor1Fault__0__PS EQU CYREG_GPIO_PRT0_PS
Motor1Fault__0__SHIFT EQU 4
Motor1Fault__DR EQU CYREG_GPIO_PRT0_DR
Motor1Fault__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Motor1Fault__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Motor1Fault__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Motor1Fault__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Motor1Fault__INTR EQU CYREG_GPIO_PRT0_INTR
Motor1Fault__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Motor1Fault__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Motor1Fault__MASK EQU 0x10
Motor1Fault__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
Motor1Fault__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
Motor1Fault__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
Motor1Fault__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
Motor1Fault__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
Motor1Fault__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
Motor1Fault__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
Motor1Fault__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
Motor1Fault__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
Motor1Fault__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
Motor1Fault__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
Motor1Fault__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
Motor1Fault__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
Motor1Fault__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
Motor1Fault__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
Motor1Fault__PC EQU CYREG_GPIO_PRT0_PC
Motor1Fault__PC2 EQU CYREG_GPIO_PRT0_PC2
Motor1Fault__PORT EQU 0
Motor1Fault__PS EQU CYREG_GPIO_PRT0_PS
Motor1Fault__SHIFT EQU 4

/* Motor2Fault */
Motor2Fault__0__DR EQU CYREG_GPIO_PRT0_DR
Motor2Fault__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Motor2Fault__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Motor2Fault__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Motor2Fault__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Motor2Fault__0__HSIOM_MASK EQU 0x00F00000
Motor2Fault__0__HSIOM_SHIFT EQU 20
Motor2Fault__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Motor2Fault__0__INTR EQU CYREG_GPIO_PRT0_INTR
Motor2Fault__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Motor2Fault__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Motor2Fault__0__MASK EQU 0x20
Motor2Fault__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
Motor2Fault__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
Motor2Fault__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
Motor2Fault__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
Motor2Fault__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
Motor2Fault__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
Motor2Fault__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
Motor2Fault__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
Motor2Fault__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
Motor2Fault__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
Motor2Fault__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
Motor2Fault__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
Motor2Fault__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
Motor2Fault__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
Motor2Fault__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
Motor2Fault__0__PC EQU CYREG_GPIO_PRT0_PC
Motor2Fault__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Motor2Fault__0__PORT EQU 0
Motor2Fault__0__PS EQU CYREG_GPIO_PRT0_PS
Motor2Fault__0__SHIFT EQU 5
Motor2Fault__DR EQU CYREG_GPIO_PRT0_DR
Motor2Fault__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Motor2Fault__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Motor2Fault__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Motor2Fault__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Motor2Fault__INTR EQU CYREG_GPIO_PRT0_INTR
Motor2Fault__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Motor2Fault__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Motor2Fault__MASK EQU 0x20
Motor2Fault__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
Motor2Fault__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
Motor2Fault__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
Motor2Fault__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
Motor2Fault__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
Motor2Fault__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
Motor2Fault__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
Motor2Fault__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
Motor2Fault__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
Motor2Fault__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
Motor2Fault__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
Motor2Fault__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
Motor2Fault__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
Motor2Fault__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
Motor2Fault__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
Motor2Fault__PC EQU CYREG_GPIO_PRT0_PC
Motor2Fault__PC2 EQU CYREG_GPIO_PRT0_PC2
Motor2Fault__PORT EQU 0
Motor2Fault__PS EQU CYREG_GPIO_PRT0_PS
Motor2Fault__SHIFT EQU 5

/* StripLights */
StripLights_B_WS2811_ctrl__0__MASK EQU 0x01
StripLights_B_WS2811_ctrl__0__POS EQU 0
StripLights_B_WS2811_ctrl__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
StripLights_B_WS2811_ctrl__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
StripLights_B_WS2811_ctrl__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
StripLights_B_WS2811_ctrl__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
StripLights_B_WS2811_ctrl__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
StripLights_B_WS2811_ctrl__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
StripLights_B_WS2811_ctrl__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
StripLights_B_WS2811_ctrl__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
StripLights_B_WS2811_ctrl__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
StripLights_B_WS2811_ctrl__3__MASK EQU 0x08
StripLights_B_WS2811_ctrl__3__POS EQU 3
StripLights_B_WS2811_ctrl__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL1
StripLights_B_WS2811_ctrl__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL1
StripLights_B_WS2811_ctrl__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL1
StripLights_B_WS2811_ctrl__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK1
StripLights_B_WS2811_ctrl__4__MASK EQU 0x10
StripLights_B_WS2811_ctrl__4__POS EQU 4
StripLights_B_WS2811_ctrl__5__MASK EQU 0x20
StripLights_B_WS2811_ctrl__5__POS EQU 5
StripLights_B_WS2811_ctrl__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
StripLights_B_WS2811_ctrl__CONTROL_REG EQU CYREG_UDB_W8_CTL1
StripLights_B_WS2811_ctrl__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
StripLights_B_WS2811_ctrl__COUNT_REG EQU CYREG_UDB_W8_CTL1
StripLights_B_WS2811_ctrl__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
StripLights_B_WS2811_ctrl__MASK EQU 0x39
StripLights_B_WS2811_ctrl__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
StripLights_B_WS2811_ctrl__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
StripLights_B_WS2811_ctrl__PERIOD_REG EQU CYREG_UDB_W8_MSK1
StripLights_B_WS2811_dshifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A01
StripLights_B_WS2811_dshifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A11
StripLights_B_WS2811_dshifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D01
StripLights_B_WS2811_dshifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D11
StripLights_B_WS2811_dshifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
StripLights_B_WS2811_dshifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F01
StripLights_B_WS2811_dshifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F11
StripLights_B_WS2811_dshifter_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A01
StripLights_B_WS2811_dshifter_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A11
StripLights_B_WS2811_dshifter_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D01
StripLights_B_WS2811_dshifter_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D11
StripLights_B_WS2811_dshifter_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL1
StripLights_B_WS2811_dshifter_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F01
StripLights_B_WS2811_dshifter_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F11
StripLights_B_WS2811_dshifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A1
StripLights_B_WS2811_dshifter_u0__A0_REG EQU CYREG_UDB_W8_A01
StripLights_B_WS2811_dshifter_u0__A1_REG EQU CYREG_UDB_W8_A11
StripLights_B_WS2811_dshifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D1
StripLights_B_WS2811_dshifter_u0__D0_REG EQU CYREG_UDB_W8_D01
StripLights_B_WS2811_dshifter_u0__D1_REG EQU CYREG_UDB_W8_D11
StripLights_B_WS2811_dshifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
StripLights_B_WS2811_dshifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F1
StripLights_B_WS2811_dshifter_u0__F0_REG EQU CYREG_UDB_W8_F01
StripLights_B_WS2811_dshifter_u0__F1_REG EQU CYREG_UDB_W8_F11
StripLights_B_WS2811_dshifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
StripLights_B_WS2811_dshifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
StripLights_B_WS2811_pwm8_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
StripLights_B_WS2811_pwm8_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
StripLights_B_WS2811_pwm8_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
StripLights_B_WS2811_pwm8_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
StripLights_B_WS2811_pwm8_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
StripLights_B_WS2811_pwm8_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
StripLights_B_WS2811_pwm8_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
StripLights_B_WS2811_pwm8_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A00
StripLights_B_WS2811_pwm8_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A10
StripLights_B_WS2811_pwm8_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D00
StripLights_B_WS2811_pwm8_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D10
StripLights_B_WS2811_pwm8_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL0
StripLights_B_WS2811_pwm8_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F00
StripLights_B_WS2811_pwm8_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F10
StripLights_B_WS2811_pwm8_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
StripLights_B_WS2811_pwm8_u0__A0_REG EQU CYREG_UDB_W8_A00
StripLights_B_WS2811_pwm8_u0__A1_REG EQU CYREG_UDB_W8_A10
StripLights_B_WS2811_pwm8_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
StripLights_B_WS2811_pwm8_u0__D0_REG EQU CYREG_UDB_W8_D00
StripLights_B_WS2811_pwm8_u0__D1_REG EQU CYREG_UDB_W8_D10
StripLights_B_WS2811_pwm8_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
StripLights_B_WS2811_pwm8_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
StripLights_B_WS2811_pwm8_u0__F0_REG EQU CYREG_UDB_W8_F00
StripLights_B_WS2811_pwm8_u0__F1_REG EQU CYREG_UDB_W8_F10
StripLights_B_WS2811_pwm8_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
StripLights_B_WS2811_pwm8_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
StripLights_B_WS2811_StatusReg__0__MASK EQU 0x01
StripLights_B_WS2811_StatusReg__0__POS EQU 0
StripLights_B_WS2811_StatusReg__1__MASK EQU 0x02
StripLights_B_WS2811_StatusReg__1__POS EQU 1
StripLights_B_WS2811_StatusReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
StripLights_B_WS2811_StatusReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
StripLights_B_WS2811_StatusReg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK1
StripLights_B_WS2811_StatusReg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL1
StripLights_B_WS2811_StatusReg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST1
StripLights_B_WS2811_StatusReg__6__MASK EQU 0x40
StripLights_B_WS2811_StatusReg__6__POS EQU 6
StripLights_B_WS2811_StatusReg__7__MASK EQU 0x80
StripLights_B_WS2811_StatusReg__7__POS EQU 7
StripLights_B_WS2811_StatusReg__MASK EQU 0xC3
StripLights_B_WS2811_StatusReg__MASK_REG EQU CYREG_UDB_W8_MSK1
StripLights_B_WS2811_StatusReg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
StripLights_B_WS2811_StatusReg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
StripLights_B_WS2811_StatusReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
StripLights_B_WS2811_StatusReg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST1
StripLights_B_WS2811_StatusReg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST1
StripLights_B_WS2811_StatusReg__STATUS_REG EQU CYREG_UDB_W8_ST1
StripLights_cisr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
StripLights_cisr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
StripLights_cisr__INTC_MASK EQU 0x01
StripLights_cisr__INTC_NUMBER EQU 0
StripLights_cisr__INTC_PRIOR_MASK EQU 0xC0
StripLights_cisr__INTC_PRIOR_NUM EQU 3
StripLights_cisr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
StripLights_cisr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
StripLights_cisr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
StripLights_fisr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
StripLights_fisr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
StripLights_fisr__INTC_MASK EQU 0x02
StripLights_fisr__INTC_NUMBER EQU 1
StripLights_fisr__INTC_PRIOR_MASK EQU 0xC000
StripLights_fisr__INTC_PRIOR_NUM EQU 3
StripLights_fisr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
StripLights_fisr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
StripLights_fisr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
StripLights_StringSel_Sync_ctrl_reg__0__MASK EQU 0x01
StripLights_StringSel_Sync_ctrl_reg__0__POS EQU 0
StripLights_StringSel_Sync_ctrl_reg__1__MASK EQU 0x02
StripLights_StringSel_Sync_ctrl_reg__1__POS EQU 1
StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
StripLights_StringSel_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
StripLights_StringSel_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
StripLights_StringSel_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
StripLights_StringSel_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
StripLights_StringSel_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
StripLights_StringSel_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
StripLights_StringSel_Sync_ctrl_reg__2__MASK EQU 0x04
StripLights_StringSel_Sync_ctrl_reg__2__POS EQU 2
StripLights_StringSel_Sync_ctrl_reg__3__MASK EQU 0x08
StripLights_StringSel_Sync_ctrl_reg__3__POS EQU 3
StripLights_StringSel_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL0
StripLights_StringSel_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL0
StripLights_StringSel_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL0
StripLights_StringSel_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK0
StripLights_StringSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
StripLights_StringSel_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
StripLights_StringSel_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
StripLights_StringSel_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL0
StripLights_StringSel_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
StripLights_StringSel_Sync_ctrl_reg__MASK EQU 0x0F
StripLights_StringSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
StripLights_StringSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
StripLights_StringSel_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK0

/* isr_Limit_1 */
isr_Limit_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_Limit_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_Limit_1__INTC_MASK EQU 0x04
isr_Limit_1__INTC_NUMBER EQU 2
isr_Limit_1__INTC_PRIOR_MASK EQU 0xC00000
isr_Limit_1__INTC_PRIOR_NUM EQU 3
isr_Limit_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_Limit_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_Limit_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* timer_clock */
timer_clock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL20
timer_clock__DIV_ID EQU 0x00000041
timer_clock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
timer_clock__PA_DIV_ID EQU 0x000000FF

/* ADC_SAR_Seq_1 */
ADC_SAR_Seq_1_Bypass__0__DR EQU CYREG_GPIO_PRT1_DR
ADC_SAR_Seq_1_Bypass__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
ADC_SAR_Seq_1_Bypass__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
ADC_SAR_Seq_1_Bypass__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
ADC_SAR_Seq_1_Bypass__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_SAR_Seq_1_Bypass__0__HSIOM_MASK EQU 0xF0000000
ADC_SAR_Seq_1_Bypass__0__HSIOM_SHIFT EQU 28
ADC_SAR_Seq_1_Bypass__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_SAR_Seq_1_Bypass__0__INTR EQU CYREG_GPIO_PRT1_INTR
ADC_SAR_Seq_1_Bypass__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_SAR_Seq_1_Bypass__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
ADC_SAR_Seq_1_Bypass__0__MASK EQU 0x80
ADC_SAR_Seq_1_Bypass__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_SAR_Seq_1_Bypass__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_SAR_Seq_1_Bypass__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_SAR_Seq_1_Bypass__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_SAR_Seq_1_Bypass__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_SAR_Seq_1_Bypass__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_SAR_Seq_1_Bypass__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_SAR_Seq_1_Bypass__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_SAR_Seq_1_Bypass__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_SAR_Seq_1_Bypass__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_SAR_Seq_1_Bypass__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_SAR_Seq_1_Bypass__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_SAR_Seq_1_Bypass__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_SAR_Seq_1_Bypass__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_SAR_Seq_1_Bypass__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_SAR_Seq_1_Bypass__0__PC EQU CYREG_GPIO_PRT1_PC
ADC_SAR_Seq_1_Bypass__0__PC2 EQU CYREG_GPIO_PRT1_PC2
ADC_SAR_Seq_1_Bypass__0__PORT EQU 1
ADC_SAR_Seq_1_Bypass__0__PS EQU CYREG_GPIO_PRT1_PS
ADC_SAR_Seq_1_Bypass__0__SHIFT EQU 7
ADC_SAR_Seq_1_Bypass__DR EQU CYREG_GPIO_PRT1_DR
ADC_SAR_Seq_1_Bypass__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
ADC_SAR_Seq_1_Bypass__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
ADC_SAR_Seq_1_Bypass__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
ADC_SAR_Seq_1_Bypass__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_SAR_Seq_1_Bypass__INTR EQU CYREG_GPIO_PRT1_INTR
ADC_SAR_Seq_1_Bypass__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_SAR_Seq_1_Bypass__INTSTAT EQU CYREG_GPIO_PRT1_INTR
ADC_SAR_Seq_1_Bypass__MASK EQU 0x80
ADC_SAR_Seq_1_Bypass__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_SAR_Seq_1_Bypass__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_SAR_Seq_1_Bypass__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_SAR_Seq_1_Bypass__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_SAR_Seq_1_Bypass__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_SAR_Seq_1_Bypass__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_SAR_Seq_1_Bypass__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_SAR_Seq_1_Bypass__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_SAR_Seq_1_Bypass__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_SAR_Seq_1_Bypass__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_SAR_Seq_1_Bypass__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_SAR_Seq_1_Bypass__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_SAR_Seq_1_Bypass__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_SAR_Seq_1_Bypass__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_SAR_Seq_1_Bypass__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_SAR_Seq_1_Bypass__PC EQU CYREG_GPIO_PRT1_PC
ADC_SAR_Seq_1_Bypass__PC2 EQU CYREG_GPIO_PRT1_PC2
ADC_SAR_Seq_1_Bypass__PORT EQU 1
ADC_SAR_Seq_1_Bypass__PS EQU CYREG_GPIO_PRT1_PS
ADC_SAR_Seq_1_Bypass__SHIFT EQU 7
ADC_SAR_Seq_1_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000044
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_SAR_Seq_1_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_SAR_Seq_1_intClock__DIV_ID EQU 0x00000044
ADC_SAR_Seq_1_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
ADC_SAR_Seq_1_intClock__PA_DIV_ID EQU 0x000000FF
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x20000
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 17
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK EQU 0xC000
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Pin_Encoder_A */
Pin_Encoder_A__0__DR EQU CYREG_GPIO_PRT6_DR
Pin_Encoder_A__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Pin_Encoder_A__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Pin_Encoder_A__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Pin_Encoder_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
Pin_Encoder_A__0__HSIOM_MASK EQU 0x000F0000
Pin_Encoder_A__0__HSIOM_SHIFT EQU 16
Pin_Encoder_A__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Pin_Encoder_A__0__INTR EQU CYREG_GPIO_PRT6_INTR
Pin_Encoder_A__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Pin_Encoder_A__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Pin_Encoder_A__0__MASK EQU 0x10
Pin_Encoder_A__0__PC EQU CYREG_GPIO_PRT6_PC
Pin_Encoder_A__0__PC2 EQU CYREG_GPIO_PRT6_PC2
Pin_Encoder_A__0__PORT EQU 6
Pin_Encoder_A__0__PS EQU CYREG_GPIO_PRT6_PS
Pin_Encoder_A__0__SHIFT EQU 4
Pin_Encoder_A__DR EQU CYREG_GPIO_PRT6_DR
Pin_Encoder_A__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Pin_Encoder_A__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Pin_Encoder_A__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Pin_Encoder_A__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Pin_Encoder_A__INTR EQU CYREG_GPIO_PRT6_INTR
Pin_Encoder_A__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Pin_Encoder_A__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Pin_Encoder_A__MASK EQU 0x10
Pin_Encoder_A__PC EQU CYREG_GPIO_PRT6_PC
Pin_Encoder_A__PC2 EQU CYREG_GPIO_PRT6_PC2
Pin_Encoder_A__PORT EQU 6
Pin_Encoder_A__PS EQU CYREG_GPIO_PRT6_PS
Pin_Encoder_A__SHIFT EQU 4
Pin_Encoder_A__SNAP EQU CYREG_GPIO_PRT6_INTR

/* Pin_Encoder_B */
Pin_Encoder_B__0__DR EQU CYREG_GPIO_PRT12_DR
Pin_Encoder_B__0__DR_CLR EQU CYREG_GPIO_PRT12_DR_CLR
Pin_Encoder_B__0__DR_INV EQU CYREG_GPIO_PRT12_DR_INV
Pin_Encoder_B__0__DR_SET EQU CYREG_GPIO_PRT12_DR_SET
Pin_Encoder_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL12
Pin_Encoder_B__0__HSIOM_MASK EQU 0x000000F0
Pin_Encoder_B__0__HSIOM_SHIFT EQU 4
Pin_Encoder_B__0__INTCFG EQU CYREG_GPIO_PRT12_INTR_CFG
Pin_Encoder_B__0__INTR EQU CYREG_GPIO_PRT12_INTR
Pin_Encoder_B__0__INTR_CFG EQU CYREG_GPIO_PRT12_INTR_CFG
Pin_Encoder_B__0__INTSTAT EQU CYREG_GPIO_PRT12_INTR
Pin_Encoder_B__0__MASK EQU 0x02
Pin_Encoder_B__0__PC EQU CYREG_GPIO_PRT12_PC
Pin_Encoder_B__0__PC2 EQU CYREG_GPIO_PRT12_PC2
Pin_Encoder_B__0__PORT EQU 12
Pin_Encoder_B__0__PS EQU CYREG_GPIO_PRT12_PS
Pin_Encoder_B__0__SHIFT EQU 1
Pin_Encoder_B__0__SIO EQU CYREG_GPIO_PRT12_SIO
Pin_Encoder_B__0__SIO_DFT EQU CYREG_GPIO_PRT12_SIO_DFT
Pin_Encoder_B__DR EQU CYREG_GPIO_PRT12_DR
Pin_Encoder_B__DR_CLR EQU CYREG_GPIO_PRT12_DR_CLR
Pin_Encoder_B__DR_INV EQU CYREG_GPIO_PRT12_DR_INV
Pin_Encoder_B__DR_SET EQU CYREG_GPIO_PRT12_DR_SET
Pin_Encoder_B__INTCFG EQU CYREG_GPIO_PRT12_INTR_CFG
Pin_Encoder_B__INTR EQU CYREG_GPIO_PRT12_INTR
Pin_Encoder_B__INTR_CFG EQU CYREG_GPIO_PRT12_INTR_CFG
Pin_Encoder_B__INTSTAT EQU CYREG_GPIO_PRT12_INTR
Pin_Encoder_B__MASK EQU 0x02
Pin_Encoder_B__PC EQU CYREG_GPIO_PRT12_PC
Pin_Encoder_B__PC2 EQU CYREG_GPIO_PRT12_PC2
Pin_Encoder_B__PORT EQU 12
Pin_Encoder_B__PS EQU CYREG_GPIO_PRT12_PS
Pin_Encoder_B__SHIFT EQU 1
Pin_Encoder_B__SIO EQU CYREG_GPIO_PRT12_SIO
Pin_Encoder_B__SIO_DFT EQU CYREG_GPIO_PRT12_SIO_DFT
Pin_Encoder_B__SNAP EQU CYREG_GPIO_PRT12_INTR

/* Potentiometer */
Potentiometer__0__DR EQU CYREG_GPIO_PRT2_DR
Potentiometer__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Potentiometer__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Potentiometer__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Potentiometer__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Potentiometer__0__HSIOM_MASK EQU 0x000F0000
Potentiometer__0__HSIOM_SHIFT EQU 16
Potentiometer__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Potentiometer__0__INTR EQU CYREG_GPIO_PRT2_INTR
Potentiometer__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Potentiometer__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Potentiometer__0__MASK EQU 0x10
Potentiometer__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Potentiometer__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Potentiometer__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Potentiometer__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Potentiometer__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Potentiometer__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Potentiometer__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Potentiometer__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Potentiometer__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Potentiometer__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Potentiometer__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Potentiometer__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Potentiometer__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Potentiometer__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Potentiometer__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Potentiometer__0__PC EQU CYREG_GPIO_PRT2_PC
Potentiometer__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Potentiometer__0__PORT EQU 2
Potentiometer__0__PS EQU CYREG_GPIO_PRT2_PS
Potentiometer__0__SHIFT EQU 4
Potentiometer__DR EQU CYREG_GPIO_PRT2_DR
Potentiometer__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Potentiometer__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Potentiometer__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Potentiometer__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Potentiometer__INTR EQU CYREG_GPIO_PRT2_INTR
Potentiometer__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Potentiometer__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Potentiometer__MASK EQU 0x10
Potentiometer__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Potentiometer__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Potentiometer__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Potentiometer__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Potentiometer__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Potentiometer__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Potentiometer__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Potentiometer__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Potentiometer__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Potentiometer__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Potentiometer__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Potentiometer__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Potentiometer__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Potentiometer__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Potentiometer__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Potentiometer__PC EQU CYREG_GPIO_PRT2_PC
Potentiometer__PC2 EQU CYREG_GPIO_PRT2_PC2
Potentiometer__PORT EQU 2
Potentiometer__PS EQU CYREG_GPIO_PRT2_PS
Potentiometer__SHIFT EQU 4

/* Motor1Direction */
Motor1Direction__0__DR EQU CYREG_GPIO_PRT5_DR
Motor1Direction__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Motor1Direction__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Motor1Direction__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Motor1Direction__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Motor1Direction__0__HSIOM_MASK EQU 0x0000F000
Motor1Direction__0__HSIOM_SHIFT EQU 12
Motor1Direction__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Motor1Direction__0__INTR EQU CYREG_GPIO_PRT5_INTR
Motor1Direction__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Motor1Direction__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Motor1Direction__0__MASK EQU 0x08
Motor1Direction__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Motor1Direction__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Motor1Direction__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Motor1Direction__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Motor1Direction__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Motor1Direction__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Motor1Direction__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Motor1Direction__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Motor1Direction__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Motor1Direction__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Motor1Direction__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Motor1Direction__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Motor1Direction__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Motor1Direction__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Motor1Direction__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Motor1Direction__0__PC EQU CYREG_GPIO_PRT5_PC
Motor1Direction__0__PC2 EQU CYREG_GPIO_PRT5_PC2
Motor1Direction__0__PORT EQU 5
Motor1Direction__0__PS EQU CYREG_GPIO_PRT5_PS
Motor1Direction__0__SHIFT EQU 3
Motor1Direction__DR EQU CYREG_GPIO_PRT5_DR
Motor1Direction__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Motor1Direction__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Motor1Direction__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Motor1Direction__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Motor1Direction__INTR EQU CYREG_GPIO_PRT5_INTR
Motor1Direction__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Motor1Direction__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Motor1Direction__MASK EQU 0x08
Motor1Direction__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Motor1Direction__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Motor1Direction__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Motor1Direction__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Motor1Direction__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Motor1Direction__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Motor1Direction__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Motor1Direction__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Motor1Direction__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Motor1Direction__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Motor1Direction__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Motor1Direction__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Motor1Direction__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Motor1Direction__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Motor1Direction__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Motor1Direction__PC EQU CYREG_GPIO_PRT5_PC
Motor1Direction__PC2 EQU CYREG_GPIO_PRT5_PC2
Motor1Direction__PORT EQU 5
Motor1Direction__PS EQU CYREG_GPIO_PRT5_PS
Motor1Direction__SHIFT EQU 3

/* Motor2Direction */
Motor2Direction__0__DR EQU CYREG_GPIO_PRT5_DR
Motor2Direction__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Motor2Direction__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Motor2Direction__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Motor2Direction__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Motor2Direction__0__HSIOM_MASK EQU 0x000000F0
Motor2Direction__0__HSIOM_SHIFT EQU 4
Motor2Direction__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Motor2Direction__0__INTR EQU CYREG_GPIO_PRT5_INTR
Motor2Direction__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Motor2Direction__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Motor2Direction__0__MASK EQU 0x02
Motor2Direction__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Motor2Direction__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Motor2Direction__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Motor2Direction__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Motor2Direction__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Motor2Direction__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Motor2Direction__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Motor2Direction__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Motor2Direction__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Motor2Direction__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Motor2Direction__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Motor2Direction__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Motor2Direction__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Motor2Direction__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Motor2Direction__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Motor2Direction__0__PC EQU CYREG_GPIO_PRT5_PC
Motor2Direction__0__PC2 EQU CYREG_GPIO_PRT5_PC2
Motor2Direction__0__PORT EQU 5
Motor2Direction__0__PS EQU CYREG_GPIO_PRT5_PS
Motor2Direction__0__SHIFT EQU 1
Motor2Direction__DR EQU CYREG_GPIO_PRT5_DR
Motor2Direction__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Motor2Direction__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Motor2Direction__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Motor2Direction__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Motor2Direction__INTR EQU CYREG_GPIO_PRT5_INTR
Motor2Direction__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Motor2Direction__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Motor2Direction__MASK EQU 0x02
Motor2Direction__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Motor2Direction__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Motor2Direction__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Motor2Direction__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Motor2Direction__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Motor2Direction__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Motor2Direction__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Motor2Direction__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Motor2Direction__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Motor2Direction__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Motor2Direction__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Motor2Direction__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Motor2Direction__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Motor2Direction__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Motor2Direction__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Motor2Direction__PC EQU CYREG_GPIO_PRT5_PC
Motor2Direction__PC2 EQU CYREG_GPIO_PRT5_PC2
Motor2Direction__PORT EQU 5
Motor2Direction__PS EQU CYREG_GPIO_PRT5_PS
Motor2Direction__SHIFT EQU 1

/* Motor1CurrentSense */
Motor1CurrentSense__0__DR EQU CYREG_GPIO_PRT2_DR
Motor1CurrentSense__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Motor1CurrentSense__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Motor1CurrentSense__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Motor1CurrentSense__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Motor1CurrentSense__0__HSIOM_MASK EQU 0x0000000F
Motor1CurrentSense__0__HSIOM_SHIFT EQU 0
Motor1CurrentSense__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Motor1CurrentSense__0__INTR EQU CYREG_GPIO_PRT2_INTR
Motor1CurrentSense__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Motor1CurrentSense__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Motor1CurrentSense__0__MASK EQU 0x01
Motor1CurrentSense__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Motor1CurrentSense__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Motor1CurrentSense__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Motor1CurrentSense__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Motor1CurrentSense__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Motor1CurrentSense__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Motor1CurrentSense__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Motor1CurrentSense__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Motor1CurrentSense__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Motor1CurrentSense__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Motor1CurrentSense__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Motor1CurrentSense__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Motor1CurrentSense__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Motor1CurrentSense__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Motor1CurrentSense__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Motor1CurrentSense__0__PC EQU CYREG_GPIO_PRT2_PC
Motor1CurrentSense__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Motor1CurrentSense__0__PORT EQU 2
Motor1CurrentSense__0__PS EQU CYREG_GPIO_PRT2_PS
Motor1CurrentSense__0__SHIFT EQU 0
Motor1CurrentSense__DR EQU CYREG_GPIO_PRT2_DR
Motor1CurrentSense__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Motor1CurrentSense__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Motor1CurrentSense__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Motor1CurrentSense__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Motor1CurrentSense__INTR EQU CYREG_GPIO_PRT2_INTR
Motor1CurrentSense__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Motor1CurrentSense__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Motor1CurrentSense__MASK EQU 0x01
Motor1CurrentSense__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Motor1CurrentSense__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Motor1CurrentSense__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Motor1CurrentSense__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Motor1CurrentSense__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Motor1CurrentSense__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Motor1CurrentSense__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Motor1CurrentSense__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Motor1CurrentSense__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Motor1CurrentSense__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Motor1CurrentSense__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Motor1CurrentSense__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Motor1CurrentSense__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Motor1CurrentSense__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Motor1CurrentSense__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Motor1CurrentSense__PC EQU CYREG_GPIO_PRT2_PC
Motor1CurrentSense__PC2 EQU CYREG_GPIO_PRT2_PC2
Motor1CurrentSense__PORT EQU 2
Motor1CurrentSense__PS EQU CYREG_GPIO_PRT2_PS
Motor1CurrentSense__SHIFT EQU 0

/* Motor2CurrentSense */
Motor2CurrentSense__0__DR EQU CYREG_GPIO_PRT2_DR
Motor2CurrentSense__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Motor2CurrentSense__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Motor2CurrentSense__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Motor2CurrentSense__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Motor2CurrentSense__0__HSIOM_MASK EQU 0x000000F0
Motor2CurrentSense__0__HSIOM_SHIFT EQU 4
Motor2CurrentSense__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Motor2CurrentSense__0__INTR EQU CYREG_GPIO_PRT2_INTR
Motor2CurrentSense__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Motor2CurrentSense__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Motor2CurrentSense__0__MASK EQU 0x02
Motor2CurrentSense__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Motor2CurrentSense__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Motor2CurrentSense__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Motor2CurrentSense__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Motor2CurrentSense__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Motor2CurrentSense__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Motor2CurrentSense__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Motor2CurrentSense__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Motor2CurrentSense__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Motor2CurrentSense__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Motor2CurrentSense__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Motor2CurrentSense__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Motor2CurrentSense__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Motor2CurrentSense__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Motor2CurrentSense__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Motor2CurrentSense__0__PC EQU CYREG_GPIO_PRT2_PC
Motor2CurrentSense__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Motor2CurrentSense__0__PORT EQU 2
Motor2CurrentSense__0__PS EQU CYREG_GPIO_PRT2_PS
Motor2CurrentSense__0__SHIFT EQU 1
Motor2CurrentSense__DR EQU CYREG_GPIO_PRT2_DR
Motor2CurrentSense__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Motor2CurrentSense__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Motor2CurrentSense__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Motor2CurrentSense__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Motor2CurrentSense__INTR EQU CYREG_GPIO_PRT2_INTR
Motor2CurrentSense__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Motor2CurrentSense__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Motor2CurrentSense__MASK EQU 0x02
Motor2CurrentSense__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Motor2CurrentSense__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Motor2CurrentSense__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Motor2CurrentSense__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Motor2CurrentSense__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Motor2CurrentSense__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Motor2CurrentSense__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Motor2CurrentSense__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Motor2CurrentSense__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Motor2CurrentSense__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Motor2CurrentSense__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Motor2CurrentSense__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Motor2CurrentSense__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Motor2CurrentSense__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Motor2CurrentSense__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Motor2CurrentSense__PC EQU CYREG_GPIO_PRT2_PC
Motor2CurrentSense__PC2 EQU CYREG_GPIO_PRT2_PC2
Motor2CurrentSense__PORT EQU 2
Motor2CurrentSense__PS EQU CYREG_GPIO_PRT2_PS
Motor2CurrentSense__SHIFT EQU 1

/* Status_Reg_Switches */
Status_Reg_Switches_sts_intr_sts_reg__0__MASK EQU 0x01
Status_Reg_Switches_sts_intr_sts_reg__0__POS EQU 0
Status_Reg_Switches_sts_intr_sts_reg__1__MASK EQU 0x02
Status_Reg_Switches_sts_intr_sts_reg__1__POS EQU 1
Status_Reg_Switches_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
Status_Reg_Switches_sts_intr_sts_reg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST5
Status_Reg_Switches_sts_intr_sts_reg__MASK EQU 0x03
Status_Reg_Switches_sts_intr_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK5
Status_Reg_Switches_sts_intr_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
Status_Reg_Switches_sts_intr_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
Status_Reg_Switches_sts_intr_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
Status_Reg_Switches_sts_intr_sts_reg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST5
Status_Reg_Switches_sts_intr_sts_reg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST5
Status_Reg_Switches_sts_intr_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST5

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 40000000
CYDEV_BCLK__HFCLK__KHZ EQU 40000
CYDEV_BCLK__HFCLK__MHZ EQU 40
CYDEV_BCLK__SYSCLK__HZ EQU 40000000
CYDEV_BCLK__SYSCLK__KHZ EQU 40000
CYDEV_BCLK__SYSCLK__MHZ EQU 40
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x101111A0
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4L
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4L_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 32
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VBUS EQU 5
CYDEV_VBUS_MV EQU 5000
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udb_VERSION EQU 1
CYIPBLOCK_m0s8usbdss_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
