# full_adder
RTL implementation and simulation of Full Adder using Verilog HDL and ModelSim
