#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Mar  5 16:02:51 2022
# Process ID: 84600
# Current directory: D:/BaiduNetdiskDownload/vivado/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent83396 D:\BaiduNetdiskDownload\vivado\vivado\mnisttest.xpr
# Log file: D:/BaiduNetdiskDownload/vivado/vivado/vivado.log
# Journal file: D:/BaiduNetdiskDownload/vivado/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.xpr
INFO: [Project 1-313] Project file moved from '/home/dy/Desktop/20210510/vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/BaiduNetdiskDownload/vivado/vivado/repeo/xilinx_com_hls_mnist_nn_predict_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_ps7_0_axi_periph_0
design_1_xbar_0
design_1_mnist_nn_predict_0_bram_0
design_1_auto_pc_0
design_1_axi_bram_ctrl_0_1
design_1_mnist_nn_predict_0_bram_1
design_1_auto_pc_1
design_1_axi_bram_ctrl_0_2

INFO: [Project 1-230] Project 'mnisttest.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 804.227 ; gain = 169.930
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
open_bd_design {D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:hls:mnist_nn_predict:1.0 - mnist_nn_predict_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - mnist_nn_predict_0_bram
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - mnist_nn_predict_0_bram1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Successfully read diagram <design_1> from BD file <D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/design_1.bd>
upgrade_ip [get_ips  {design_1_mnist_nn_predict_0_bram_0 design_1_ps7_0_axi_periph_0 design_1_axi_bram_ctrl_0_2 design_1_mnist_nn_predict_0_bram_1 design_1_axi_bram_ctrl_0_1}] -log ip_upgrade.log
Upgrading 'D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_bram_ctrl_0_1 (AXI BRAM Controller 4.1) from revision 0 to revision 1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_2: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_2: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_bram_ctrl_0_2 (AXI BRAM Controller 4.1) from revision 0 to revision 1
INFO: [IP_Flow 19-3422] Upgraded design_1_mnist_nn_predict_0_bram_0 (Block Memory Generator 8.4) from revision 2 to revision 3
INFO: [IP_Flow 19-3422] Upgraded design_1_mnist_nn_predict_0_bram_1 (Block Memory Generator 8.4) from revision 2 to revision 3
INFO: [IP_Flow 19-3422] Upgraded design_1_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 19 to revision 20
Wrote  : <D:\BaiduNetdiskDownload\vivado\vivado\mnisttest.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/BaiduNetdiskDownload/vivado/vivado/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_mnist_nn_predict_0_bram_0 design_1_ps7_0_axi_periph_0 design_1_axi_bram_ctrl_0_2 design_1_mnist_nn_predict_0_bram_1 design_1_axi_bram_ctrl_0_1}] -no_script -sync -force -quiet
generate_target all [get_files  D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </mnist_nn_predict_0_bram> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </mnist_nn_predict_0_bram1> to default.
WARNING: [BD 41-927] Following properties on pin /mnist_nn_predict_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\BaiduNetdiskDownload\vivado\vivado\mnisttest.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mnist_nn_predict_0_bram1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mnist_nn_predict_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mnist_nn_predict_0_bram1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mnist_nn_predict_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-519] IP 'design_1_mnist_nn_predict_0_2' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block mnist_nn_predict_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mnist_nn_predict_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mnist_nn_predict_0_bram1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1097.344 ; gain = 216.566
export_ip_user_files -of_objects [get_files D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.ip_user_files/sim_scripts -ip_user_files_dir D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.ip_user_files -ipstatic_source_dir D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.cache/compile_simlib/modelsim} {questa=D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.cache/compile_simlib/questa} {riviera=D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.cache/compile_simlib/riviera} {activehdl=D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
WARNING: [BD 41-2180] Resetting the memory initialization file of </mnist_nn_predict_0_bram> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </mnist_nn_predict_0_bram1> to default.
WARNING: [BD 41-927] Following properties on pin /mnist_nn_predict_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
generate_target all [get_files  D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </mnist_nn_predict_0_bram> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </mnist_nn_predict_0_bram1> to default.
Wrote  : <D:\BaiduNetdiskDownload\vivado\vivado\mnisttest.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mnist_nn_predict_0_bram1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mnist_nn_predict_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mnist_nn_predict_0_bram1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mnist_nn_predict_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mnist_nn_predict_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mnist_nn_predict_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mnist_nn_predict_0_bram1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.ip_user_files/sim_scripts -ip_user_files_dir D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.ip_user_files -ipstatic_source_dir D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.cache/compile_simlib/modelsim} {questa=D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.cache/compile_simlib/questa} {riviera=D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.cache/compile_simlib/riviera} {activehdl=D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Mar  5 16:16:49 2022] Launched synth_1...
Run output will be captured here: D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.runs/synth_1/runme.log
[Sat Mar  5 16:16:49 2022] Launched impl_1...
Run output will be captured here: D:/BaiduNetdiskDownload/vivado/vivado/mnisttest.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar  5 16:47:43 2022...
