0.7
2020.2
Oct 14 2022
05:07:14
/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.sim/sim_1/behav/xsim/glbl.v,1682110706,verilog,,,,glbl,,,,,,,,
/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sim_1/new/ALUTestbench.v,1682461669,verilog,,,,ALUTestbench,,,,,,,,
/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sim_1/new/InstructionRegisterTestbench.v,1682110707,verilog,,,,InstructionRegisterTestbench,,,,,,,,
/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sim_1/new/ProgramCounterTestbench.v,1681760888,verilog,,,,ProgramCounterTestbench,,,,,,,,
/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sim_1/new/RAMTestbench.v,1681852192,verilog,,,,RAMTestbench,,,,,,,,
/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sim_1/new/RegisterFileTestbench.v,1681759889,verilog,,,,RegisterFileTestbench,,,,,,,,
/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sim_1/new/StackPointerTestbench.v,1681761813,verilog,,,,StackPointerTestbench,,,,,,,,
/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/ALU.v,1682461263,verilog,,/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sim_1/new/ALUTestbench.v,,ALU,,,,,,,,
/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/InstructionRegister.v,1682037632,verilog,,/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sim_1/new/InstructionRegisterTestbench.v,,InstructionRegister,,,,,,,,
/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/ProgramCounter.v,1681760424,verilog,,/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sim_1/new/ProgramCounterTestbench.v,,ProgramCounter,,,,,,,,
/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/RAM.v,1681852109,verilog,,/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sim_1/new/RAMTestbench.v,,RAM,,,,,,,,
/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/RegisterFile.v,1681759204,verilog,,/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sim_1/new/RegisterFileTestbench.v,,RegisterFile,,,,,,,,
/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/StackPointer.v,1681761575,verilog,,/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sim_1/new/StackPointerTestbench.v,,StackPointer,,,,,,,,
