<profile>

<section name = "Vivado HLS Report for 'dense_large_rf_gt_ni_1'" level="0">
<item name = "Date">Tue Mar  2 23:01:23 2021
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z007sclg225-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.231, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1059, 2211, 1059, 2211, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_product_fu_261">product, 4, 4, 4, 4, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- InitAccum">8, 8, 1, -, -, 8, no</column>
<column name="- ReuseLoop">1024, 2176, 16 ~ 34, -, -, 64, no</column>
<column name=" + MultLoop">11, 28, 11, -, -, 1 ~ 2, no</column>
<column name="- Result">24, 24, 3, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 351</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 1, 55, 147</column>
<column name="Memory">1, -, 30, 4</column>
<column name="Multiplexer">-, -, -, 202</column>
<column name="Register">-, -, 256, -</column>
<specialColumn name="Available">100, 66, 28800, 14400</specialColumn>
<specialColumn name="Utilization (%)">1, 1, 1, 4</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_product_fu_261">product, 0, 1, 55, 147</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="acc_V_U">dense_large_rf_gt_ni_1_acc_V, 0, 28, 2, 8, 14, 1, 112</column>
<column name="outidx7_U">dense_large_rf_gt_ni_1_outidx7, 0, 2, 2, 64, 2, 1, 128</column>
<column name="w3_V_U">dense_large_rf_gt_ni_1_w3_V, 1, 0, 0, 64, 25, 1, 1600</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="iacc_2_fu_278_p2">+, 0, 0, 13, 4, 1</column>
<column name="im_2_fu_326_p2">+, 0, 0, 10, 2, 1</column>
<column name="in_index_2_fu_491_p2">+, 0, 0, 39, 32, 1</column>
<column name="ir_fu_299_p2">+, 0, 0, 15, 7, 1</column>
<column name="ires_2_fu_525_p2">+, 0, 0, 13, 4, 1</column>
<column name="out_index_2_fu_485_p2">+, 0, 0, 13, 4, 3</column>
<column name="p_Val2_21_fu_427_p2">+, 0, 0, 19, 14, 14</column>
<column name="ret_V_fu_413_p2">+, 0, 0, 21, 15, 15</column>
<column name="w_index_2_fu_471_p2">+, 0, 0, 15, 8, 7</column>
<column name="tmp_83_fu_379_p2">-, 0, 0, 15, 5, 5</column>
<column name="overflow_fu_447_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_fu_459_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond5_fu_272_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="exitcond_fu_293_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_fu_507_p2">icmp, 0, 0, 18, 28, 1</column>
<column name="tmp_73_fu_519_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="tmp_85_fu_391_p2">lshr, 0, 0, 85, 28, 28</column>
<column name="p_s_fu_512_p3">select, 0, 0, 32, 1, 1</column>
<column name="brmerge7_fu_465_p2">xor, 0, 0, 2, 1, 1</column>
<column name="tmp_19_fu_441_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_76_fu_453_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_V_address0">27, 5, 3, 15</column>
<column name="acc_V_d0">27, 5, 14, 70</column>
<column name="ap_NS_fsm">85, 17, 1, 17</column>
<column name="iacc_reg_185">9, 2, 4, 8</column>
<column name="im_reg_219">9, 2, 2, 4</column>
<column name="in_index_reg_207">9, 2, 32, 64</column>
<column name="ires_reg_250">9, 2, 4, 8</column>
<column name="out_index3_reg_230">9, 2, 4, 8</column>
<column name="w_index3_reg_240">9, 2, 8, 16</column>
<column name="w_index_reg_196">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_V_addr_4_reg_611">3, 0, 3, 0</column>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="brmerge7_reg_630">1, 0, 1, 0</column>
<column name="data_V_load_reg_577">14, 0, 14, 0</column>
<column name="grp_product_fu_261_ap_start_reg">1, 0, 1, 0</column>
<column name="iacc_reg_185">4, 0, 4, 0</column>
<column name="im_2_reg_586">2, 0, 2, 0</column>
<column name="im_reg_219">2, 0, 2, 0</column>
<column name="in_index_2_reg_647">32, 0, 32, 0</column>
<column name="in_index_reg_207">32, 0, 32, 0</column>
<column name="ir_reg_552">7, 0, 7, 0</column>
<column name="ires_2_reg_665">4, 0, 4, 0</column>
<column name="ires_reg_250">4, 0, 4, 0</column>
<column name="out_index3_reg_230">4, 0, 4, 0</column>
<column name="out_index_reg_562">2, 0, 2, 0</column>
<column name="overflow_reg_622">1, 0, 1, 0</column>
<column name="p_Val2_8_reg_616">14, 0, 14, 0</column>
<column name="reg_267">14, 0, 14, 0</column>
<column name="tmp_74_reg_670">4, 0, 64, 60</column>
<column name="tmp_78_reg_582">1, 0, 1, 0</column>
<column name="tmp_83_reg_601">4, 0, 5, 1</column>
<column name="tmp_86_reg_606">14, 0, 14, 0</column>
<column name="tmp_90_reg_652">28, 0, 28, 0</column>
<column name="underflow_reg_626">1, 0, 1, 0</column>
<column name="w3_V_load_reg_596">25, 0, 25, 0</column>
<column name="w_index3_reg_240">8, 0, 8, 0</column>
<column name="w_index_cast_reg_544">7, 0, 8, 1</column>
<column name="w_index_reg_196">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense_large_rf_gt_ni.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense_large_rf_gt_ni.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dense_large_rf_gt_ni.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dense_large_rf_gt_ni.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dense_large_rf_gt_ni.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dense_large_rf_gt_ni.1, return value</column>
<column name="data_V_address0">out, 4, ap_memory, data_V, array</column>
<column name="data_V_ce0">out, 1, ap_memory, data_V, array</column>
<column name="data_V_q0">in, 14, ap_memory, data_V, array</column>
<column name="res_V_address0">out, 3, ap_memory, res_V, array</column>
<column name="res_V_ce0">out, 1, ap_memory, res_V, array</column>
<column name="res_V_we0">out, 1, ap_memory, res_V, array</column>
<column name="res_V_d0">out, 14, ap_memory, res_V, array</column>
</table>
</item>
</section>
</profile>
