static void spear_adc_set_status(struct spear_adc_state *st, u32 val)\r\n{\r\n__raw_writel(val, &st->adc_base_spear6xx->status);\r\n}\r\nstatic void spear_adc_set_clk(struct spear_adc_state *st, u32 val)\r\n{\r\nu32 clk_high, clk_low, count;\r\nu32 apb_clk = clk_get_rate(st->clk);\r\ncount = DIV_ROUND_UP(apb_clk, val);\r\nclk_low = count / 2;\r\nclk_high = count - clk_low;\r\nst->current_clk = apb_clk / count;\r\n__raw_writel(SPEAR_ADC_CLK_LOW(clk_low) | SPEAR_ADC_CLK_HIGH(clk_high),\r\n&st->adc_base_spear6xx->clk);\r\n}\r\nstatic void spear_adc_set_ctrl(struct spear_adc_state *st, int n,\r\nu32 val)\r\n{\r\n__raw_writel(val, &st->adc_base_spear6xx->ch_ctrl[n]);\r\n}\r\nstatic u32 spear_adc_get_average(struct spear_adc_state *st)\r\n{\r\nif (of_device_is_compatible(st->np, "st,spear600-adc")) {\r\nreturn __raw_readl(&st->adc_base_spear6xx->average.msb) &\r\nSPEAR_ADC_DATA_MASK;\r\n} else {\r\nreturn __raw_readl(&st->adc_base_spear3xx->average) &\r\nSPEAR_ADC_DATA_MASK;\r\n}\r\n}\r\nstatic void spear_adc_set_scanrate(struct spear_adc_state *st, u32 rate)\r\n{\r\nif (of_device_is_compatible(st->np, "st,spear600-adc")) {\r\n__raw_writel(SPEAR600_ADC_SCAN_RATE_LO(rate),\r\n&st->adc_base_spear6xx->scan_rate_lo);\r\n__raw_writel(SPEAR600_ADC_SCAN_RATE_HI(rate),\r\n&st->adc_base_spear6xx->scan_rate_hi);\r\n} else {\r\n__raw_writel(rate, &st->adc_base_spear3xx->scan_rate);\r\n}\r\n}\r\nstatic int spear_adc_read_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint *val,\r\nint *val2,\r\nlong mask)\r\n{\r\nstruct spear_adc_state *st = iio_priv(indio_dev);\r\nu32 status;\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_RAW:\r\nmutex_lock(&indio_dev->mlock);\r\nstatus = SPEAR_ADC_STATUS_CHANNEL_NUM(chan->channel) |\r\nSPEAR_ADC_STATUS_AVG_SAMPLE(st->avg_samples) |\r\nSPEAR_ADC_STATUS_START_CONVERSION |\r\nSPEAR_ADC_STATUS_ADC_ENABLE;\r\nif (st->vref_external == 0)\r\nstatus |= SPEAR_ADC_STATUS_VREF_INTERNAL;\r\nspear_adc_set_status(st, status);\r\nwait_for_completion(&st->completion);\r\n*val = st->value;\r\nmutex_unlock(&indio_dev->mlock);\r\nreturn IIO_VAL_INT;\r\ncase IIO_CHAN_INFO_SCALE:\r\n*val = st->vref_external;\r\n*val2 = SPEAR_ADC_DATA_BITS;\r\nreturn IIO_VAL_FRACTIONAL_LOG2;\r\ncase IIO_CHAN_INFO_SAMP_FREQ:\r\n*val = st->current_clk;\r\nreturn IIO_VAL_INT;\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic int spear_adc_write_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint val,\r\nint val2,\r\nlong mask)\r\n{\r\nstruct spear_adc_state *st = iio_priv(indio_dev);\r\nint ret = 0;\r\nif (mask != IIO_CHAN_INFO_SAMP_FREQ)\r\nreturn -EINVAL;\r\nmutex_lock(&indio_dev->mlock);\r\nif ((val < SPEAR_ADC_CLK_MIN) ||\r\n(val > SPEAR_ADC_CLK_MAX) ||\r\n(val2 != 0)) {\r\nret = -EINVAL;\r\ngoto out;\r\n}\r\nspear_adc_set_clk(st, val);\r\nout:\r\nmutex_unlock(&indio_dev->mlock);\r\nreturn ret;\r\n}\r\nstatic irqreturn_t spear_adc_isr(int irq, void *dev_id)\r\n{\r\nstruct spear_adc_state *st = dev_id;\r\nst->value = spear_adc_get_average(st);\r\ncomplete(&st->completion);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int spear_adc_configure(struct spear_adc_state *st)\r\n{\r\nint i;\r\nspear_adc_set_status(st, 0);\r\n__raw_writel(0, &st->adc_base_spear6xx->clk);\r\nfor (i = 0; i < 8; i++)\r\nspear_adc_set_ctrl(st, i, 0);\r\nspear_adc_set_scanrate(st, 0);\r\nspear_adc_set_clk(st, st->sampling_freq);\r\nreturn 0;\r\n}\r\nstatic int spear_adc_probe(struct platform_device *pdev)\r\n{\r\nstruct device_node *np = pdev->dev.of_node;\r\nstruct device *dev = &pdev->dev;\r\nstruct spear_adc_state *st;\r\nstruct resource *res;\r\nstruct iio_dev *indio_dev = NULL;\r\nint ret = -ENODEV;\r\nint irq;\r\nindio_dev = devm_iio_device_alloc(dev, sizeof(struct spear_adc_state));\r\nif (!indio_dev) {\r\ndev_err(dev, "failed allocating iio device\n");\r\nreturn -ENOMEM;\r\n}\r\nst = iio_priv(indio_dev);\r\nst->np = np;\r\nres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\nst->adc_base_spear6xx = devm_ioremap_resource(&pdev->dev, res);\r\nif (IS_ERR(st->adc_base_spear6xx))\r\nreturn PTR_ERR(st->adc_base_spear6xx);\r\nst->adc_base_spear3xx =\r\n(struct adc_regs_spear3xx __iomem *)st->adc_base_spear6xx;\r\nst->clk = devm_clk_get(dev, NULL);\r\nif (IS_ERR(st->clk)) {\r\ndev_err(dev, "failed getting clock\n");\r\nreturn PTR_ERR(st->clk);\r\n}\r\nret = clk_prepare_enable(st->clk);\r\nif (ret) {\r\ndev_err(dev, "failed enabling clock\n");\r\nreturn ret;\r\n}\r\nirq = platform_get_irq(pdev, 0);\r\nif (irq <= 0) {\r\ndev_err(dev, "failed getting interrupt resource\n");\r\nret = -EINVAL;\r\ngoto errout2;\r\n}\r\nret = devm_request_irq(dev, irq, spear_adc_isr, 0, SPEAR_ADC_MOD_NAME,\r\nst);\r\nif (ret < 0) {\r\ndev_err(dev, "failed requesting interrupt\n");\r\ngoto errout2;\r\n}\r\nif (of_property_read_u32(np, "sampling-frequency",\r\n&st->sampling_freq)) {\r\ndev_err(dev, "sampling-frequency missing in DT\n");\r\nret = -EINVAL;\r\ngoto errout2;\r\n}\r\nof_property_read_u32(np, "average-samples", &st->avg_samples);\r\nof_property_read_u32(np, "vref-external", &st->vref_external);\r\nspear_adc_configure(st);\r\nplatform_set_drvdata(pdev, indio_dev);\r\ninit_completion(&st->completion);\r\nindio_dev->name = SPEAR_ADC_MOD_NAME;\r\nindio_dev->dev.parent = dev;\r\nindio_dev->info = &spear_adc_info;\r\nindio_dev->modes = INDIO_DIRECT_MODE;\r\nindio_dev->channels = spear_adc_iio_channels;\r\nindio_dev->num_channels = ARRAY_SIZE(spear_adc_iio_channels);\r\nret = iio_device_register(indio_dev);\r\nif (ret)\r\ngoto errout2;\r\ndev_info(dev, "SPEAR ADC driver loaded, IRQ %d\n", irq);\r\nreturn 0;\r\nerrout2:\r\nclk_disable_unprepare(st->clk);\r\nreturn ret;\r\n}\r\nstatic int spear_adc_remove(struct platform_device *pdev)\r\n{\r\nstruct iio_dev *indio_dev = platform_get_drvdata(pdev);\r\nstruct spear_adc_state *st = iio_priv(indio_dev);\r\niio_device_unregister(indio_dev);\r\nclk_disable_unprepare(st->clk);\r\nreturn 0;\r\n}
