

================================================================
== Vivado HLS Report for 'penult_layer'
================================================================
* Date:           Sun Apr 28 16:07:21 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     4.049|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+-----+-----+-----+-----+---------+
        |                 |       |  Latency  |  Interval | Pipeline|
        |     Instance    | Module| min | max | min | max |   Type  |
        +-----------------+-------+-----+-----+-----+-----+---------+
        |grp_pool_fu_149  |pool   |    ?|    ?|    ?|    ?|   none  |
        +-----------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      34|    -|
|FIFO             |        0|      -|       5|      16|    -|
|Instance         |        3|      2|    2323|    4038|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     128|    -|
|Register         |        -|      -|      75|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|      2|    2403|    4216|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+-------+---------+-------+------+------+
    |     Instance    | Module| BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------+-------+---------+-------+------+------+
    |grp_pool_fu_149  |pool   |        3|      2|  2323|  4038|
    +-----------------+-------+---------+-------+------+------+
    |Total            |       |        3|      2|  2323|  4038|
    +-----------------+-------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------+---------+---+----+------+-----+---------+
    |      Name     | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +---------------+---------+---+----+------+-----+---------+
    |cntl_V_fifo_U  |        0|  5|  16|     1|    1|        1|
    +---------------+---------+---+----+------+-----+---------+
    |Total          |        0|  5|  16|     1|    1|        1|
    +---------------+---------+---+----+------+-----+---------+

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |tmp_4_i_fu_184_p3        |  select  |      0|  0|  19|           1|          19|
    |tmp_6_i_fu_193_p3        |  select  |      0|  0|  11|           1|          11|
    |pingpang_flag_fu_202_p2  |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  34|           4|          33|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |ap_done                  |   9|          2|    1|          2|
    |cntl_V_write             |   9|          2|    1|          2|
    |inputs_offset_blk_n      |   9|          2|    1|          2|
    |m_axi_inputs_ARVALID     |   9|          2|    1|          2|
    |m_axi_inputs_RREADY      |   9|          2|    1|          2|
    |m_axi_outputs_AWVALID    |   9|          2|    1|          2|
    |m_axi_outputs_BREADY     |   9|          2|    1|          2|
    |m_axi_outputs_WVALID     |   9|          2|    1|          2|
    |outputs_offset_blk_n     |   9|          2|    1|          2|
    |pingpang_flag_i_reg_137  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 128|         27|   11|         27|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   6|   0|    6|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |grp_pool_fu_149_ap_start_reg  |   1|   0|    1|          0|
    |inputs_offset1_i_reg_239      |  31|   0|   31|          0|
    |outputs_offset2_i_reg_234     |  31|   0|   31|          0|
    |pingpang_flag_i_reg_137       |   1|   0|    1|          0|
    |pingpang_flag_reg_260         |   1|   0|    1|          0|
    |tmp_4_i_reg_250               |   1|   0|   18|         17|
    |tmp_6_i_reg_255               |   1|   0|   10|          9|
    |tmp_fu_76                     |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  75|   0|  101|         26|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |  penult_layer  | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |  penult_layer  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  penult_layer  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  penult_layer  | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |  penult_layer  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  penult_layer  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  penult_layer  | return value |
|m_axi_inputs_AWVALID    | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWREADY    |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWADDR     | out |   32|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWID       | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWLEN      | out |   32|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWSIZE     | out |    3|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWBURST    | out |    2|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWLOCK     | out |    2|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWCACHE    | out |    4|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWPROT     | out |    3|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWQOS      | out |    4|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWREGION   | out |    4|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWUSER     | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_WVALID     | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_WREADY     |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_WDATA      | out |   16|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_WSTRB      | out |    2|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_WLAST      | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_WID        | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_WUSER      | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARVALID    | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARREADY    |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARADDR     | out |   32|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARID       | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARLEN      | out |   32|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARSIZE     | out |    3|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARBURST    | out |    2|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARLOCK     | out |    2|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARCACHE    | out |    4|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARPROT     | out |    3|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARQOS      | out |    4|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARREGION   | out |    4|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARUSER     | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_RVALID     |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_RREADY     | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_RDATA      |  in |   16|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_RLAST      |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_RID        |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_RUSER      |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_RRESP      |  in |    2|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_BVALID     |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_BREADY     | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_BRESP      |  in |    2|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_BID        |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_BUSER      |  in |    1|    m_axi   |     inputs     |    pointer   |
|inputs_offset_dout      |  in |   32|   ap_fifo  |  inputs_offset |    pointer   |
|inputs_offset_empty_n   |  in |    1|   ap_fifo  |  inputs_offset |    pointer   |
|inputs_offset_read      | out |    1|   ap_fifo  |  inputs_offset |    pointer   |
|m_axi_outputs_AWVALID   | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWREADY   |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWADDR    | out |   32|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWID      | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWLEN     | out |   32|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWSIZE    | out |    3|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWBURST   | out |    2|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWLOCK    | out |    2|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWCACHE   | out |    4|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWPROT    | out |    3|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWQOS     | out |    4|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWREGION  | out |    4|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWUSER    | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_WVALID    | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_WREADY    |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_WDATA     | out |   16|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_WSTRB     | out |    2|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_WLAST     | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_WID       | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_WUSER     | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARVALID   | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARREADY   |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARADDR    | out |   32|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARID      | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARLEN     | out |   32|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARSIZE    | out |    3|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARBURST   | out |    2|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARLOCK    | out |    2|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARCACHE   | out |    4|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARPROT    | out |    3|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARQOS     | out |    4|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARREGION  | out |    4|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARUSER    | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_RVALID    |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_RREADY    | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_RDATA     |  in |   16|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_RLAST     |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_RID       |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_RUSER     |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_RRESP     |  in |    2|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_BVALID    |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_BREADY    | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_BRESP     |  in |    2|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_BID       |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_BUSER     |  in |    1|    m_axi   |     outputs    |    pointer   |
|outputs_offset_dout     |  in |   32|   ap_fifo  | outputs_offset |    pointer   |
|outputs_offset_empty_n  |  in |    1|   ap_fifo  | outputs_offset |    pointer   |
|outputs_offset_read     | out |    1|   ap_fifo  | outputs_offset |    pointer   |
|pre_ready_V_dout        |  in |    1|   ap_fifo  |   pre_ready_V  |    pointer   |
|pre_ready_V_empty_n     |  in |    1|   ap_fifo  |   pre_ready_V  |    pointer   |
|pre_ready_V_read        | out |    1|   ap_fifo  |   pre_ready_V  |    pointer   |
|nxt_ready_V_din         | out |    1|   ap_fifo  |   nxt_ready_V  |    pointer   |
|nxt_ready_V_full_n      |  in |    1|   ap_fifo  |   nxt_ready_V  |    pointer   |
|nxt_ready_V_write       | out |    1|   ap_fifo  |   nxt_ready_V  |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

