<profile>

<section name = "Vitis HLS Report for 'top'" level="0">
<item name = "Date">Sun Jan 24 08:16:24 2021
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_top_Pipeline_Loop_children_fu_295">top_Pipeline_Loop_children, 5, 5, 16.665 ns, 16.665 ns, 5, 5, no</column>
<column name="grp_top_Pipeline_VITIS_LOOP_154_1_fu_303">top_Pipeline_VITIS_LOOP_154_1, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_subT1_pipl_fu_312">subT1_pipl, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_top_Pipeline_VITIS_LOOP_199_1_fu_351">top_Pipeline_VITIS_LOOP_199_1, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_95_1">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 47, -</column>
<column name="FIFO">-, -, 220, 817, -</column>
<column name="Instance">0, -, 3905, 4560, 6</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 358, -</column>
<column name="Register">-, -, 194, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, 1, 1</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 151, 234, 0</column>
<column name="mux_32_20_1_1_U88">mux_32_20_1_1, 0, 0, 0, 14, 0</column>
<column name="grp_subT1_pipl_fu_312">subT1_pipl, 0, 0, 3206, 3639, 6</column>
<column name="grp_top_Pipeline_Loop_children_fu_295">top_Pipeline_Loop_children, 0, 0, 57, 150, 0</column>
<column name="grp_top_Pipeline_VITIS_LOOP_154_1_fu_303">top_Pipeline_VITIS_LOOP_154_1, 0, 0, 95, 184, 0</column>
<column name="grp_top_Pipeline_VITIS_LOOP_199_1_fu_351">top_Pipeline_VITIS_LOOP_199_1, 0, 0, 396, 339, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="IDRpipe1_fifo_U">0, 8, 0, -, 32, 52, 1664</column>
<column name="IDRpipe2_fifo_U">0, 8, 0, -, 32, 52, 1664</column>
<column name="IDRpipe3_fifo_U">0, 8, 0, -, 32, 52, 1664</column>
<column name="OutTuppipe1_fifo_U">0, 9, 0, -, 32, 128, 4096</column>
<column name="OutTuppipe2_fifo_U">0, 9, 0, -, 32, 128, 4096</column>
<column name="OutTuppipe3_fifo_U">0, 9, 0, -, 32, 128, 4096</column>
<column name="Wsigpipe1_fifo_U">0, 8, 0, -, 1, 1, 1</column>
<column name="Wsigpipe2_fifo_U">0, 8, 0, -, 1, 1, 1</column>
<column name="Wsigpipe3_fifo_U">0, 8, 0, -, 1, 1, 1</column>
<column name="xbarIDRpipe_fifo_U">0, 133, 0, -, 1, 52, 52</column>
<column name="xbarpipe_fifo_U">0, 12, 0, -, 1, 3, 3</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln712_fu_408_p2">+, 0, 0, 27, 20, 20</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_str_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 1, 1</column>
<column name="grp_top_Pipeline_VITIS_LOOP_199_1_fu_351_out_r_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="tmp_nbreadreq_fu_230_p5">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="IDRpipe1_read">9, 2, 1, 2</column>
<column name="IDRpipe1_write">9, 2, 1, 2</column>
<column name="IDRpipe2_read">9, 2, 1, 2</column>
<column name="IDRpipe2_write">9, 2, 1, 2</column>
<column name="IDRpipe3_read">9, 2, 1, 2</column>
<column name="IDRpipe3_write">9, 2, 1, 2</column>
<column name="OutTuppipe1_read">9, 2, 1, 2</column>
<column name="OutTuppipe1_write">9, 2, 1, 2</column>
<column name="OutTuppipe2_read">9, 2, 1, 2</column>
<column name="OutTuppipe2_write">9, 2, 1, 2</column>
<column name="OutTuppipe3_read">9, 2, 1, 2</column>
<column name="OutTuppipe3_write">9, 2, 1, 2</column>
<column name="Wsigpipe1_read">9, 2, 1, 2</column>
<column name="Wsigpipe2_read">9, 2, 1, 2</column>
<column name="Wsigpipe3_read">9, 2, 1, 2</column>
<column name="X_TDATA_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">81, 17, 1, 17</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_root_numv_0_load_1">9, 2, 20, 40</column>
<column name="ap_sig_allocacmp_root_numv_1_load_1">9, 2, 20, 40</column>
<column name="ap_sig_allocacmp_root_numv_2_load_1">9, 2, 20, 40</column>
<column name="grp_subT1_pipl_fu_312_IDRpipe1_dout">14, 3, 52, 156</column>
<column name="grp_subT1_pipl_fu_312_IDRpipe1_empty_n">14, 3, 1, 3</column>
<column name="grp_subT1_pipl_fu_312_OutTuppipe1_full_n">14, 3, 1, 3</column>
<column name="grp_subT1_pipl_fu_312_Wsigpipe1161_dout">14, 3, 1, 3</column>
<column name="grp_subT1_pipl_fu_312_Wsigpipe1161_empty_n">14, 3, 1, 3</column>
<column name="ids_TDATA_blk_n">9, 2, 1, 2</column>
<column name="xbarIDRpipe_read">9, 2, 1, 2</column>
<column name="xbarpipe_read">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_ext_blocking_n_reg">1, 0, 1, 0</column>
<column name="ap_int_blocking_n_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="ap_str_blocking_n_reg">1, 0, 1, 0</column>
<column name="grp_subT1_pipl_fu_312_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_top_Pipeline_Loop_children_fu_295_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_top_Pipeline_VITIS_LOOP_154_1_fu_303_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_top_Pipeline_VITIS_LOOP_199_1_fu_351_ap_start_reg">1, 0, 1, 0</column>
<column name="max_child_loc_fu_182">3, 0, 3, 0</column>
<column name="root_numv_0">20, 0, 20, 0</column>
<column name="root_numv_0_load_1_reg_548">20, 0, 20, 0</column>
<column name="root_numv_1">20, 0, 20, 0</column>
<column name="root_numv_1_load_1_reg_553">20, 0, 20, 0</column>
<column name="root_numv_2">20, 0, 20, 0</column>
<column name="root_numv_2_load_1_reg_558">20, 0, 20, 0</column>
<column name="tmp_data_V_reg_540">32, 0, 32, 0</column>
<column name="trunc_ln740_reg_535">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_local_block">out, 1, ap_ctrl_chain, top, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, top, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, top, return value</column>
<column name="event_done">out, 1, ap_ctrl_chain, top, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, top, return value</column>
<column name="event_start">out, 1, ap_ctrl_chain, top, return value</column>
<column name="stall_start_ext">out, 1, ap_ctrl_chain, top, return value</column>
<column name="stall_done_ext">out, 1, ap_ctrl_chain, top, return value</column>
<column name="stall_start_str">out, 1, ap_ctrl_chain, top, return value</column>
<column name="stall_done_str">out, 1, ap_ctrl_chain, top, return value</column>
<column name="stall_start_int">out, 1, ap_ctrl_chain, top, return value</column>
<column name="stall_done_int">out, 1, ap_ctrl_chain, top, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 256, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 256, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="X_TDATA">in, 24, axis, X_V_data_V, pointer</column>
<column name="X_TVALID">in, 1, axis, X_V_last_V, pointer</column>
<column name="X_TREADY">out, 1, axis, X_V_last_V, pointer</column>
<column name="X_TLAST">in, 1, axis, X_V_last_V, pointer</column>
<column name="X_TKEEP">in, 3, axis, X_V_keep_V, pointer</column>
<column name="ids_TDATA">in, 32, axis, ids_V_data_V, pointer</column>
<column name="ids_TVALID">in, 1, axis, ids_V_last_V, pointer</column>
<column name="ids_TREADY">out, 1, axis, ids_V_last_V, pointer</column>
<column name="ids_TLAST">in, 1, axis, ids_V_last_V, pointer</column>
<column name="ids_TKEEP">in, 4, axis, ids_V_keep_V, pointer</column>
<column name="out_r_TDATA">out, 128, axis, out_r, pointer</column>
<column name="out_r_TVALID">out, 1, axis, out_r, pointer</column>
<column name="out_r_TREADY">in, 1, axis, out_r, pointer</column>
</table>
</item>
</section>
</profile>
