# verilog-operators-assign_statement_logic_gates
 Design and verify basic logic  gates using Verilog operators and assign  statements.
