#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov 11 14:45:33 2024
# Process ID: 5264
# Current directory: E:/Verilog/soc/ZynqLab02
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8852 E:\Verilog\soc\ZynqLab02\ZynqLab02.xpr
# Log file: E:/Verilog/soc/ZynqLab02/vivado.log
# Journal file: E:/Verilog/soc/ZynqLab02\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Verilog/soc/ZynqLab02/ZynqLab02.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Verilog/ip_repository/mySimpleIO_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk -hwspec E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk -hwspec E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 11 14:46:57 2024...
