// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="computeS3,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z045ffg900-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.198500,HLS_SYN_LAT=84160175,HLS_SYN_TPT=16777477,HLS_SYN_MEM=384,HLS_SYN_DSP=0,HLS_SYN_FF=17831,HLS_SYN_LUT=44039,HLS_VERSION=2018_2}" *)

module computeS3 (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        input1_V_V_TDATA,
        s3_out_V_V_TDATA,
        input1_V_V_TVALID,
        input1_V_V_TREADY,
        s3_out_V_V_TVALID,
        s3_out_V_V_TREADY
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
input  [63:0] input1_V_V_TDATA;
output  [63:0] s3_out_V_V_TDATA;
input   input1_V_V_TVALID;
output   input1_V_V_TREADY;
output   s3_out_V_V_TVALID;
input   s3_out_V_V_TREADY;

 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    ResizeStream_1_U0_ap_start;
wire    ResizeStream_1_U0_ap_done;
wire    ResizeStream_1_U0_ap_continue;
wire    ResizeStream_1_U0_ap_idle;
wire    ResizeStream_1_U0_ap_ready;
wire    ResizeStream_1_U0_start_out;
wire    ResizeStream_1_U0_start_write;
wire    ResizeStream_1_U0_in_V_V_TREADY;
wire   [7:0] ResizeStream_1_U0_out_V_V_din;
wire    ResizeStream_1_U0_out_V_V_write;
wire    loadPCL_U0_ap_start;
wire    loadPCL_U0_ap_done;
wire    loadPCL_U0_ap_continue;
wire    loadPCL_U0_ap_idle;
wire    loadPCL_U0_ap_ready;
wire   [7:0] loadPCL_U0_PCL_V_V_din;
wire    loadPCL_U0_PCL_V_V_write;
reg    CloneStream_U0_ap_start;
wire    CloneStream_U0_ap_done;
wire    CloneStream_U0_ap_continue;
wire    CloneStream_U0_ap_idle;
wire    CloneStream_U0_ap_ready;
wire    CloneStream_U0_IN_V_V_read;
wire   [7:0] CloneStream_U0_out1_V_V_din;
wire    CloneStream_U0_out1_V_V_write;
wire   [7:0] CloneStream_U0_out2_V_V_din;
wire    CloneStream_U0_out2_V_V_write;
wire    grouperPE_1_U0_ap_start;
wire    grouperPE_1_U0_ap_done;
wire    grouperPE_1_U0_ap_continue;
wire    grouperPE_1_U0_ap_idle;
wire    grouperPE_1_U0_ap_ready;
wire    grouperPE_1_U0_start_out;
wire    grouperPE_1_U0_start_write;
wire    grouperPE_1_U0_inStream_V_V_read;
wire    grouperPE_1_U0_features_V_V_read;
wire   [7:0] grouperPE_1_U0_outStream_V_V_din;
wire    grouperPE_1_U0_outStream_V_V_write;
wire    Conv1DBuffer_new399_U0_ap_start;
wire    Conv1DBuffer_new399_U0_ap_done;
wire    Conv1DBuffer_new399_U0_ap_continue;
wire    Conv1DBuffer_new399_U0_ap_idle;
wire    Conv1DBuffer_new399_U0_ap_ready;
wire    Conv1DBuffer_new399_U0_start_out;
wire    Conv1DBuffer_new399_U0_start_write;
wire    Conv1DBuffer_new399_U0_in_V_V_read;
wire   [7:0] Conv1DBuffer_new399_U0_out_V_V_din;
wire    Conv1DBuffer_new399_U0_out_V_V_write;
wire    Conv1DMac_new400_U0_ap_start;
wire    Conv1DMac_new400_U0_ap_done;
wire    Conv1DMac_new400_U0_ap_continue;
wire    Conv1DMac_new400_U0_ap_idle;
wire    Conv1DMac_new400_U0_ap_ready;
wire    Conv1DMac_new400_U0_start_out;
wire    Conv1DMac_new400_U0_start_write;
wire    Conv1DMac_new400_U0_in_V_V_read;
wire   [31:0] Conv1DMac_new400_U0_out_V_V_din;
wire    Conv1DMac_new400_U0_out_V_V_write;
wire    Relu1D401_U0_ap_start;
wire    Relu1D401_U0_ap_done;
wire    Relu1D401_U0_ap_continue;
wire    Relu1D401_U0_ap_idle;
wire    Relu1D401_U0_ap_ready;
wire    Relu1D401_U0_start_out;
wire    Relu1D401_U0_start_write;
wire    Relu1D401_U0_in_V_V_read;
wire   [31:0] Relu1D401_U0_out_V_V_din;
wire    Relu1D401_U0_out_V_V_write;
wire    StreamingDataWidthCo_3_U0_ap_start;
wire    StreamingDataWidthCo_3_U0_ap_done;
wire    StreamingDataWidthCo_3_U0_ap_continue;
wire    StreamingDataWidthCo_3_U0_ap_idle;
wire    StreamingDataWidthCo_3_U0_ap_ready;
wire    StreamingDataWidthCo_3_U0_start_out;
wire    StreamingDataWidthCo_3_U0_start_write;
wire    StreamingDataWidthCo_3_U0_in_V_V_read;
wire   [7:0] StreamingDataWidthCo_3_U0_out_V_V_din;
wire    StreamingDataWidthCo_3_U0_out_V_V_write;
wire    Conv1DBuffer_new403_U0_ap_start;
wire    Conv1DBuffer_new403_U0_ap_done;
wire    Conv1DBuffer_new403_U0_ap_continue;
wire    Conv1DBuffer_new403_U0_ap_idle;
wire    Conv1DBuffer_new403_U0_ap_ready;
wire    Conv1DBuffer_new403_U0_start_out;
wire    Conv1DBuffer_new403_U0_start_write;
wire    Conv1DBuffer_new403_U0_in_V_V_read;
wire   [7:0] Conv1DBuffer_new403_U0_out_V_V_din;
wire    Conv1DBuffer_new403_U0_out_V_V_write;
wire    Conv1DMac_new404_U0_ap_start;
wire    Conv1DMac_new404_U0_ap_done;
wire    Conv1DMac_new404_U0_ap_continue;
wire    Conv1DMac_new404_U0_ap_idle;
wire    Conv1DMac_new404_U0_ap_ready;
wire    Conv1DMac_new404_U0_start_out;
wire    Conv1DMac_new404_U0_start_write;
wire    Conv1DMac_new404_U0_in_V_V_read;
wire   [31:0] Conv1DMac_new404_U0_out_V_V_din;
wire    Conv1DMac_new404_U0_out_V_V_write;
wire    Relu1D405_U0_ap_start;
wire    Relu1D405_U0_ap_done;
wire    Relu1D405_U0_ap_continue;
wire    Relu1D405_U0_ap_idle;
wire    Relu1D405_U0_ap_ready;
wire    Relu1D405_U0_start_out;
wire    Relu1D405_U0_start_write;
wire    Relu1D405_U0_in_V_V_read;
wire   [31:0] Relu1D405_U0_out_V_V_din;
wire    Relu1D405_U0_out_V_V_write;
wire    StreamingDataWidthCo_2_U0_ap_start;
wire    StreamingDataWidthCo_2_U0_ap_done;
wire    StreamingDataWidthCo_2_U0_ap_continue;
wire    StreamingDataWidthCo_2_U0_ap_idle;
wire    StreamingDataWidthCo_2_U0_ap_ready;
wire    StreamingDataWidthCo_2_U0_start_out;
wire    StreamingDataWidthCo_2_U0_start_write;
wire    StreamingDataWidthCo_2_U0_in_V_V_read;
wire   [7:0] StreamingDataWidthCo_2_U0_out_V_V_din;
wire    StreamingDataWidthCo_2_U0_out_V_V_write;
wire    Conv1DBuffer_new407_U0_ap_start;
wire    Conv1DBuffer_new407_U0_ap_done;
wire    Conv1DBuffer_new407_U0_ap_continue;
wire    Conv1DBuffer_new407_U0_ap_idle;
wire    Conv1DBuffer_new407_U0_ap_ready;
wire    Conv1DBuffer_new407_U0_start_out;
wire    Conv1DBuffer_new407_U0_start_write;
wire    Conv1DBuffer_new407_U0_in_V_V_read;
wire   [7:0] Conv1DBuffer_new407_U0_out_V_V_din;
wire    Conv1DBuffer_new407_U0_out_V_V_write;
wire    Conv1DMac_new408_U0_ap_start;
wire    Conv1DMac_new408_U0_ap_done;
wire    Conv1DMac_new408_U0_ap_continue;
wire    Conv1DMac_new408_U0_ap_idle;
wire    Conv1DMac_new408_U0_ap_ready;
wire    Conv1DMac_new408_U0_start_out;
wire    Conv1DMac_new408_U0_start_write;
wire    Conv1DMac_new408_U0_in_V_V_read;
wire   [31:0] Conv1DMac_new408_U0_out_V_V_din;
wire    Conv1DMac_new408_U0_out_V_V_write;
wire    Relu1D409_U0_ap_start;
wire    Relu1D409_U0_ap_done;
wire    Relu1D409_U0_ap_continue;
wire    Relu1D409_U0_ap_idle;
wire    Relu1D409_U0_ap_ready;
wire    Relu1D409_U0_start_out;
wire    Relu1D409_U0_start_write;
wire    Relu1D409_U0_in_V_V_read;
wire   [31:0] Relu1D409_U0_out_V_V_din;
wire    Relu1D409_U0_out_V_V_write;
wire    StreamingDataWidthCo_1_U0_ap_start;
wire    StreamingDataWidthCo_1_U0_ap_done;
wire    StreamingDataWidthCo_1_U0_ap_continue;
wire    StreamingDataWidthCo_1_U0_ap_idle;
wire    StreamingDataWidthCo_1_U0_ap_ready;
wire    StreamingDataWidthCo_1_U0_start_out;
wire    StreamingDataWidthCo_1_U0_start_write;
wire    StreamingDataWidthCo_1_U0_in_V_V_read;
wire   [7:0] StreamingDataWidthCo_1_U0_out_V_V_din;
wire    StreamingDataWidthCo_1_U0_out_V_V_write;
wire    Conv1DBuffer_new411_U0_ap_start;
wire    Conv1DBuffer_new411_U0_ap_done;
wire    Conv1DBuffer_new411_U0_ap_continue;
wire    Conv1DBuffer_new411_U0_ap_idle;
wire    Conv1DBuffer_new411_U0_ap_ready;
wire    Conv1DBuffer_new411_U0_start_out;
wire    Conv1DBuffer_new411_U0_start_write;
wire    Conv1DBuffer_new411_U0_in_V_V_read;
wire   [7:0] Conv1DBuffer_new411_U0_out_V_V_din;
wire    Conv1DBuffer_new411_U0_out_V_V_write;
wire    Conv1DMac_new412_U0_ap_start;
wire    Conv1DMac_new412_U0_ap_done;
wire    Conv1DMac_new412_U0_ap_continue;
wire    Conv1DMac_new412_U0_ap_idle;
wire    Conv1DMac_new412_U0_ap_ready;
wire    Conv1DMac_new412_U0_start_out;
wire    Conv1DMac_new412_U0_start_write;
wire    Conv1DMac_new412_U0_in_V_V_read;
wire   [31:0] Conv1DMac_new412_U0_out_V_V_din;
wire    Conv1DMac_new412_U0_out_V_V_write;
wire    Relu1D413_U0_ap_start;
wire    Relu1D413_U0_ap_done;
wire    Relu1D413_U0_ap_continue;
wire    Relu1D413_U0_ap_idle;
wire    Relu1D413_U0_ap_ready;
wire    Relu1D413_U0_start_out;
wire    Relu1D413_U0_start_write;
wire    Relu1D413_U0_in_V_V_read;
wire   [31:0] Relu1D413_U0_out_V_V_din;
wire    Relu1D413_U0_out_V_V_write;
wire    StreamingDataWidthCo_U0_ap_start;
wire    StreamingDataWidthCo_U0_ap_done;
wire    StreamingDataWidthCo_U0_ap_continue;
wire    StreamingDataWidthCo_U0_ap_idle;
wire    StreamingDataWidthCo_U0_ap_ready;
wire    StreamingDataWidthCo_U0_start_out;
wire    StreamingDataWidthCo_U0_start_write;
wire    StreamingDataWidthCo_U0_in_V_V_read;
wire   [7:0] StreamingDataWidthCo_U0_out_V_V_din;
wire    StreamingDataWidthCo_U0_out_V_V_write;
wire    Conv1DBuffer_new_1_U0_ap_start;
wire    Conv1DBuffer_new_1_U0_ap_done;
wire    Conv1DBuffer_new_1_U0_ap_continue;
wire    Conv1DBuffer_new_1_U0_ap_idle;
wire    Conv1DBuffer_new_1_U0_ap_ready;
wire    Conv1DBuffer_new_1_U0_start_out;
wire    Conv1DBuffer_new_1_U0_start_write;
wire    Conv1DBuffer_new_1_U0_in_V_V_read;
wire   [7:0] Conv1DBuffer_new_1_U0_out_V_V_din;
wire    Conv1DBuffer_new_1_U0_out_V_V_write;
wire    Conv1DMac_new_1_U0_ap_start;
wire    Conv1DMac_new_1_U0_ap_done;
wire    Conv1DMac_new_1_U0_ap_continue;
wire    Conv1DMac_new_1_U0_ap_idle;
wire    Conv1DMac_new_1_U0_ap_ready;
wire    Conv1DMac_new_1_U0_start_out;
wire    Conv1DMac_new_1_U0_start_write;
wire    Conv1DMac_new_1_U0_in_V_V_read;
wire   [31:0] Conv1DMac_new_1_U0_out_V_V_din;
wire    Conv1DMac_new_1_U0_out_V_V_write;
wire    Relu1D_1_U0_ap_start;
wire    Relu1D_1_U0_ap_done;
wire    Relu1D_1_U0_ap_continue;
wire    Relu1D_1_U0_ap_idle;
wire    Relu1D_1_U0_ap_ready;
wire    Relu1D_1_U0_start_out;
wire    Relu1D_1_U0_start_write;
wire    Relu1D_1_U0_in_V_V_read;
wire   [31:0] Relu1D_1_U0_out_V_V_din;
wire    Relu1D_1_U0_out_V_V_write;
wire    StreamingDataWidthCo_4_U0_ap_start;
wire    StreamingDataWidthCo_4_U0_ap_done;
wire    StreamingDataWidthCo_4_U0_ap_continue;
wire    StreamingDataWidthCo_4_U0_ap_idle;
wire    StreamingDataWidthCo_4_U0_ap_ready;
wire    StreamingDataWidthCo_4_U0_start_out;
wire    StreamingDataWidthCo_4_U0_start_write;
wire    StreamingDataWidthCo_4_U0_in_V_V_read;
wire   [7:0] StreamingDataWidthCo_4_U0_out_V_V_din;
wire    StreamingDataWidthCo_4_U0_out_V_V_write;
wire    StreamingMaxPool_Pre_U0_ap_start;
wire    StreamingMaxPool_Pre_U0_ap_done;
wire    StreamingMaxPool_Pre_U0_ap_continue;
wire    StreamingMaxPool_Pre_U0_ap_idle;
wire    StreamingMaxPool_Pre_U0_ap_ready;
wire    StreamingMaxPool_Pre_U0_start_out;
wire    StreamingMaxPool_Pre_U0_start_write;
wire    StreamingMaxPool_Pre_U0_in_V_V_read;
wire   [7:0] StreamingMaxPool_Pre_U0_out_V_V_din;
wire    StreamingMaxPool_Pre_U0_out_V_V_write;
wire    Conv1DBuffer_new415_U0_ap_start;
wire    Conv1DBuffer_new415_U0_ap_done;
wire    Conv1DBuffer_new415_U0_ap_continue;
wire    Conv1DBuffer_new415_U0_ap_idle;
wire    Conv1DBuffer_new415_U0_ap_ready;
wire    Conv1DBuffer_new415_U0_start_out;
wire    Conv1DBuffer_new415_U0_start_write;
wire    Conv1DBuffer_new415_U0_in_V_V_read;
wire   [7:0] Conv1DBuffer_new415_U0_out_V_V_din;
wire    Conv1DBuffer_new415_U0_out_V_V_write;
wire    Conv1DMac_new416_U0_ap_start;
wire    Conv1DMac_new416_U0_ap_done;
wire    Conv1DMac_new416_U0_ap_continue;
wire    Conv1DMac_new416_U0_ap_idle;
wire    Conv1DMac_new416_U0_ap_ready;
wire    Conv1DMac_new416_U0_start_out;
wire    Conv1DMac_new416_U0_start_write;
wire    Conv1DMac_new416_U0_in_V_V_read;
wire   [31:0] Conv1DMac_new416_U0_out_V_V_din;
wire    Conv1DMac_new416_U0_out_V_V_write;
wire    Relu1D417_U0_ap_start;
wire    Relu1D417_U0_ap_done;
wire    Relu1D417_U0_ap_continue;
wire    Relu1D417_U0_ap_idle;
wire    Relu1D417_U0_ap_ready;
wire    Relu1D417_U0_start_out;
wire    Relu1D417_U0_start_write;
wire    Relu1D417_U0_in_V_V_read;
wire   [31:0] Relu1D417_U0_out_V_V_din;
wire    Relu1D417_U0_out_V_V_write;
wire    StreamingDataWidthCo_7_U0_ap_start;
wire    StreamingDataWidthCo_7_U0_ap_done;
wire    StreamingDataWidthCo_7_U0_ap_continue;
wire    StreamingDataWidthCo_7_U0_ap_idle;
wire    StreamingDataWidthCo_7_U0_ap_ready;
wire    StreamingDataWidthCo_7_U0_start_out;
wire    StreamingDataWidthCo_7_U0_start_write;
wire    StreamingDataWidthCo_7_U0_in_V_V_read;
wire   [7:0] StreamingDataWidthCo_7_U0_out_V_V_din;
wire    StreamingDataWidthCo_7_U0_out_V_V_write;
wire    Conv1DBuffer_new419_U0_ap_start;
wire    Conv1DBuffer_new419_U0_ap_done;
wire    Conv1DBuffer_new419_U0_ap_continue;
wire    Conv1DBuffer_new419_U0_ap_idle;
wire    Conv1DBuffer_new419_U0_ap_ready;
wire    Conv1DBuffer_new419_U0_start_out;
wire    Conv1DBuffer_new419_U0_start_write;
wire    Conv1DBuffer_new419_U0_in_V_V_read;
wire   [7:0] Conv1DBuffer_new419_U0_out_V_V_din;
wire    Conv1DBuffer_new419_U0_out_V_V_write;
wire    Conv1DMac_new420_U0_ap_start;
wire    Conv1DMac_new420_U0_ap_done;
wire    Conv1DMac_new420_U0_ap_continue;
wire    Conv1DMac_new420_U0_ap_idle;
wire    Conv1DMac_new420_U0_ap_ready;
wire    Conv1DMac_new420_U0_start_out;
wire    Conv1DMac_new420_U0_start_write;
wire    Conv1DMac_new420_U0_in_V_V_read;
wire   [31:0] Conv1DMac_new420_U0_out_V_V_din;
wire    Conv1DMac_new420_U0_out_V_V_write;
wire    Relu1D421_U0_ap_start;
wire    Relu1D421_U0_ap_done;
wire    Relu1D421_U0_ap_continue;
wire    Relu1D421_U0_ap_idle;
wire    Relu1D421_U0_ap_ready;
wire    Relu1D421_U0_start_out;
wire    Relu1D421_U0_start_write;
wire    Relu1D421_U0_in_V_V_read;
wire   [31:0] Relu1D421_U0_out_V_V_din;
wire    Relu1D421_U0_out_V_V_write;
wire    StreamingDataWidthCo_6_U0_ap_start;
wire    StreamingDataWidthCo_6_U0_ap_done;
wire    StreamingDataWidthCo_6_U0_ap_continue;
wire    StreamingDataWidthCo_6_U0_ap_idle;
wire    StreamingDataWidthCo_6_U0_ap_ready;
wire    StreamingDataWidthCo_6_U0_start_out;
wire    StreamingDataWidthCo_6_U0_start_write;
wire    StreamingDataWidthCo_6_U0_in_V_V_read;
wire   [7:0] StreamingDataWidthCo_6_U0_out_V_V_din;
wire    StreamingDataWidthCo_6_U0_out_V_V_write;
wire    Conv1DBuffer_new423_U0_ap_start;
wire    Conv1DBuffer_new423_U0_ap_done;
wire    Conv1DBuffer_new423_U0_ap_continue;
wire    Conv1DBuffer_new423_U0_ap_idle;
wire    Conv1DBuffer_new423_U0_ap_ready;
wire    Conv1DBuffer_new423_U0_start_out;
wire    Conv1DBuffer_new423_U0_start_write;
wire    Conv1DBuffer_new423_U0_in_V_V_read;
wire   [7:0] Conv1DBuffer_new423_U0_out_V_V_din;
wire    Conv1DBuffer_new423_U0_out_V_V_write;
wire    Conv1DMac_new424_U0_ap_start;
wire    Conv1DMac_new424_U0_ap_done;
wire    Conv1DMac_new424_U0_ap_continue;
wire    Conv1DMac_new424_U0_ap_idle;
wire    Conv1DMac_new424_U0_ap_ready;
wire    Conv1DMac_new424_U0_start_out;
wire    Conv1DMac_new424_U0_start_write;
wire    Conv1DMac_new424_U0_in_V_V_read;
wire   [31:0] Conv1DMac_new424_U0_out_V_V_din;
wire    Conv1DMac_new424_U0_out_V_V_write;
wire    Relu1D425_U0_ap_start;
wire    Relu1D425_U0_ap_done;
wire    Relu1D425_U0_ap_continue;
wire    Relu1D425_U0_ap_idle;
wire    Relu1D425_U0_ap_ready;
wire    Relu1D425_U0_start_out;
wire    Relu1D425_U0_start_write;
wire    Relu1D425_U0_in_V_V_read;
wire   [31:0] Relu1D425_U0_out_V_V_din;
wire    Relu1D425_U0_out_V_V_write;
wire    StreamingDataWidthCo_5_U0_ap_start;
wire    StreamingDataWidthCo_5_U0_ap_done;
wire    StreamingDataWidthCo_5_U0_ap_continue;
wire    StreamingDataWidthCo_5_U0_ap_idle;
wire    StreamingDataWidthCo_5_U0_ap_ready;
wire    StreamingDataWidthCo_5_U0_start_out;
wire    StreamingDataWidthCo_5_U0_start_write;
wire    StreamingDataWidthCo_5_U0_in_V_V_read;
wire   [7:0] StreamingDataWidthCo_5_U0_out_V_V_din;
wire    StreamingDataWidthCo_5_U0_out_V_V_write;
wire    Conv1DBuffer_new_U0_ap_start;
wire    Conv1DBuffer_new_U0_ap_done;
wire    Conv1DBuffer_new_U0_ap_continue;
wire    Conv1DBuffer_new_U0_ap_idle;
wire    Conv1DBuffer_new_U0_ap_ready;
wire    Conv1DBuffer_new_U0_start_out;
wire    Conv1DBuffer_new_U0_start_write;
wire    Conv1DBuffer_new_U0_in_V_V_read;
wire   [7:0] Conv1DBuffer_new_U0_out_V_V_din;
wire    Conv1DBuffer_new_U0_out_V_V_write;
wire    Conv1DMac_new_U0_ap_start;
wire    Conv1DMac_new_U0_ap_done;
wire    Conv1DMac_new_U0_ap_continue;
wire    Conv1DMac_new_U0_ap_idle;
wire    Conv1DMac_new_U0_ap_ready;
wire    Conv1DMac_new_U0_start_out;
wire    Conv1DMac_new_U0_start_write;
wire    Conv1DMac_new_U0_in_V_V_read;
wire   [31:0] Conv1DMac_new_U0_out_V_V_din;
wire    Conv1DMac_new_U0_out_V_V_write;
wire    Relu1D_U0_ap_start;
wire    Relu1D_U0_ap_done;
wire    Relu1D_U0_ap_continue;
wire    Relu1D_U0_ap_idle;
wire    Relu1D_U0_ap_ready;
wire    Relu1D_U0_start_out;
wire    Relu1D_U0_start_write;
wire    Relu1D_U0_in_V_V_read;
wire   [31:0] Relu1D_U0_out_V_V_din;
wire    Relu1D_U0_out_V_V_write;
wire    StreamingDataWidthCo_8_U0_ap_start;
wire    StreamingDataWidthCo_8_U0_ap_done;
wire    StreamingDataWidthCo_8_U0_ap_continue;
wire    StreamingDataWidthCo_8_U0_ap_idle;
wire    StreamingDataWidthCo_8_U0_ap_ready;
wire    StreamingDataWidthCo_8_U0_start_out;
wire    StreamingDataWidthCo_8_U0_start_write;
wire    StreamingDataWidthCo_8_U0_in_V_V_read;
wire   [7:0] StreamingDataWidthCo_8_U0_out_V_V_din;
wire    StreamingDataWidthCo_8_U0_out_V_V_write;
wire    grouperPE_U0_ap_start;
wire    grouperPE_U0_ap_done;
wire    grouperPE_U0_ap_continue;
wire    grouperPE_U0_ap_idle;
wire    grouperPE_U0_ap_ready;
wire    grouperPE_U0_start_out;
wire    grouperPE_U0_start_write;
wire    grouperPE_U0_inStream_V_V_read;
wire    grouperPE_U0_features_V_V_read;
wire   [7:0] grouperPE_U0_outStream_V_V_din;
wire    grouperPE_U0_outStream_V_V_write;
wire    ResizeStream_U0_ap_start;
wire    ResizeStream_U0_ap_done;
wire    ResizeStream_U0_ap_continue;
wire    ResizeStream_U0_ap_idle;
wire    ResizeStream_U0_ap_ready;
wire    ResizeStream_U0_in_V_V_read;
wire   [63:0] ResizeStream_U0_out_V_V_TDATA;
wire    ResizeStream_U0_out_V_V_TVALID;
wire    ap_sync_continue;
wire    cnv_48_V_V_full_n;
wire   [7:0] cnv_48_V_V_dout;
wire    cnv_48_V_V_empty_n;
wire    inStr_V_V_full_n;
wire   [7:0] inStr_V_V_dout;
wire    inStr_V_V_empty_n;
wire    in_1_V_V_full_n;
wire   [7:0] in_1_V_V_dout;
wire    in_1_V_V_empty_n;
wire    in_2_V_V_full_n;
wire   [7:0] in_2_V_V_dout;
wire    in_2_V_V_empty_n;
wire    cnv_49_V_V_full_n;
wire   [7:0] cnv_49_V_V_dout;
wire    cnv_49_V_V_empty_n;
wire    cnv_50_V_V_full_n;
wire   [7:0] cnv_50_V_V_dout;
wire    cnv_50_V_V_empty_n;
wire    cnv_51PRL_V_V_full_n;
wire   [31:0] cnv_51PRL_V_V_dout;
wire    cnv_51PRL_V_V_empty_n;
wire    cnv_52PRL_V_V_full_n;
wire   [31:0] cnv_52PRL_V_V_dout;
wire    cnv_52PRL_V_V_empty_n;
wire    cnv_53_V_V_full_n;
wire   [7:0] cnv_53_V_V_dout;
wire    cnv_53_V_V_empty_n;
wire    cnv_54_V_V_full_n;
wire   [7:0] cnv_54_V_V_dout;
wire    cnv_54_V_V_empty_n;
wire    cnv_55PRL_V_V_full_n;
wire   [31:0] cnv_55PRL_V_V_dout;
wire    cnv_55PRL_V_V_empty_n;
wire    cnv_56PRL_V_V_full_n;
wire   [31:0] cnv_56PRL_V_V_dout;
wire    cnv_56PRL_V_V_empty_n;
wire    cnv_57_V_V_full_n;
wire   [7:0] cnv_57_V_V_dout;
wire    cnv_57_V_V_empty_n;
wire    cnv_58_V_V_full_n;
wire   [7:0] cnv_58_V_V_dout;
wire    cnv_58_V_V_empty_n;
wire    cnv_59PRL_V_V_full_n;
wire   [31:0] cnv_59PRL_V_V_dout;
wire    cnv_59PRL_V_V_empty_n;
wire    cnv_60PRL_V_V_full_n;
wire   [31:0] cnv_60PRL_V_V_dout;
wire    cnv_60PRL_V_V_empty_n;
wire    cnv_61_V_V_full_n;
wire   [7:0] cnv_61_V_V_dout;
wire    cnv_61_V_V_empty_n;
wire    cnv_62_V_V_full_n;
wire   [7:0] cnv_62_V_V_dout;
wire    cnv_62_V_V_empty_n;
wire    cnv_63PRL_V_V_full_n;
wire   [31:0] cnv_63PRL_V_V_dout;
wire    cnv_63PRL_V_V_empty_n;
wire    cnv_64PRL_V_V_full_n;
wire   [31:0] cnv_64PRL_V_V_dout;
wire    cnv_64PRL_V_V_empty_n;
wire    cnv_65_V_V_full_n;
wire   [7:0] cnv_65_V_V_dout;
wire    cnv_65_V_V_empty_n;
wire    cnv_66_V_V_full_n;
wire   [7:0] cnv_66_V_V_dout;
wire    cnv_66_V_V_empty_n;
wire    cnv_67PRL_V_V_full_n;
wire   [31:0] cnv_67PRL_V_V_dout;
wire    cnv_67PRL_V_V_empty_n;
wire    cnv_68PRL_V_V_full_n;
wire   [31:0] cnv_68PRL_V_V_dout;
wire    cnv_68PRL_V_V_empty_n;
wire    cnv_69_V_V_full_n;
wire   [7:0] cnv_69_V_V_dout;
wire    cnv_69_V_V_empty_n;
wire    cnv_70_V_V_full_n;
wire   [7:0] cnv_70_V_V_dout;
wire    cnv_70_V_V_empty_n;
wire    cnv_71_V_V_full_n;
wire   [7:0] cnv_71_V_V_dout;
wire    cnv_71_V_V_empty_n;
wire    cnv_72PRL_V_V_full_n;
wire   [31:0] cnv_72PRL_V_V_dout;
wire    cnv_72PRL_V_V_empty_n;
wire    cnv_73PRL_V_V_full_n;
wire   [31:0] cnv_73PRL_V_V_dout;
wire    cnv_73PRL_V_V_empty_n;
wire    cnv_74_V_V_full_n;
wire   [7:0] cnv_74_V_V_dout;
wire    cnv_74_V_V_empty_n;
wire    cnv_75_V_V_full_n;
wire   [7:0] cnv_75_V_V_dout;
wire    cnv_75_V_V_empty_n;
wire    cnv_76PRL_V_V_full_n;
wire   [31:0] cnv_76PRL_V_V_dout;
wire    cnv_76PRL_V_V_empty_n;
wire    cnv_77PRL_V_V_full_n;
wire   [31:0] cnv_77PRL_V_V_dout;
wire    cnv_77PRL_V_V_empty_n;
wire    cnv_78_V_V_full_n;
wire   [7:0] cnv_78_V_V_dout;
wire    cnv_78_V_V_empty_n;
wire    cnv_79_V_V_full_n;
wire   [7:0] cnv_79_V_V_dout;
wire    cnv_79_V_V_empty_n;
wire    cnv_80PRL_V_V_full_n;
wire   [31:0] cnv_80PRL_V_V_dout;
wire    cnv_80PRL_V_V_empty_n;
wire    cnv_81PRL_V_V_full_n;
wire   [31:0] cnv_81PRL_V_V_dout;
wire    cnv_81PRL_V_V_empty_n;
wire    cnv_82_V_V_full_n;
wire   [7:0] cnv_82_V_V_dout;
wire    cnv_82_V_V_empty_n;
wire    cnv_83_V_V_full_n;
wire   [7:0] cnv_83_V_V_dout;
wire    cnv_83_V_V_empty_n;
wire    cnv_84PRL_V_V_full_n;
wire   [31:0] cnv_84PRL_V_V_dout;
wire    cnv_84PRL_V_V_empty_n;
wire    cnv_85PRL_V_V_full_n;
wire   [31:0] cnv_85PRL_V_V_dout;
wire    cnv_85PRL_V_V_empty_n;
wire    cnv_86_V_V_full_n;
wire   [7:0] cnv_86_V_V_dout;
wire    cnv_86_V_V_empty_n;
wire    outStr_V_V_full_n;
wire   [7:0] outStr_V_V_dout;
wire    outStr_V_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_grouperPE_1_U0_din;
wire    start_for_grouperPE_1_U0_full_n;
wire   [0:0] start_for_grouperPE_1_U0_dout;
wire    start_for_grouperPE_1_U0_empty_n;
wire    loadPCL_U0_start_full_n;
wire    loadPCL_U0_start_write;
wire    CloneStream_U0_start_full_n;
wire    CloneStream_U0_start_write;
wire   [0:0] start_for_Conv1DBuffer_new399_U0_din;
wire    start_for_Conv1DBuffer_new399_U0_full_n;
wire   [0:0] start_for_Conv1DBuffer_new399_U0_dout;
wire    start_for_Conv1DBuffer_new399_U0_empty_n;
wire   [0:0] start_for_Conv1DMac_new400_U0_din;
wire    start_for_Conv1DMac_new400_U0_full_n;
wire   [0:0] start_for_Conv1DMac_new400_U0_dout;
wire    start_for_Conv1DMac_new400_U0_empty_n;
wire   [0:0] start_for_Relu1D401_U0_din;
wire    start_for_Relu1D401_U0_full_n;
wire   [0:0] start_for_Relu1D401_U0_dout;
wire    start_for_Relu1D401_U0_empty_n;
wire   [0:0] start_for_StreamingDataWidthCo_3_U0_din;
wire    start_for_StreamingDataWidthCo_3_U0_full_n;
wire   [0:0] start_for_StreamingDataWidthCo_3_U0_dout;
wire    start_for_StreamingDataWidthCo_3_U0_empty_n;
wire   [0:0] start_for_Conv1DBuffer_new403_U0_din;
wire    start_for_Conv1DBuffer_new403_U0_full_n;
wire   [0:0] start_for_Conv1DBuffer_new403_U0_dout;
wire    start_for_Conv1DBuffer_new403_U0_empty_n;
wire   [0:0] start_for_Conv1DMac_new404_U0_din;
wire    start_for_Conv1DMac_new404_U0_full_n;
wire   [0:0] start_for_Conv1DMac_new404_U0_dout;
wire    start_for_Conv1DMac_new404_U0_empty_n;
wire   [0:0] start_for_Relu1D405_U0_din;
wire    start_for_Relu1D405_U0_full_n;
wire   [0:0] start_for_Relu1D405_U0_dout;
wire    start_for_Relu1D405_U0_empty_n;
wire   [0:0] start_for_StreamingDataWidthCo_2_U0_din;
wire    start_for_StreamingDataWidthCo_2_U0_full_n;
wire   [0:0] start_for_StreamingDataWidthCo_2_U0_dout;
wire    start_for_StreamingDataWidthCo_2_U0_empty_n;
wire   [0:0] start_for_Conv1DBuffer_new407_U0_din;
wire    start_for_Conv1DBuffer_new407_U0_full_n;
wire   [0:0] start_for_Conv1DBuffer_new407_U0_dout;
wire    start_for_Conv1DBuffer_new407_U0_empty_n;
wire   [0:0] start_for_Conv1DMac_new408_U0_din;
wire    start_for_Conv1DMac_new408_U0_full_n;
wire   [0:0] start_for_Conv1DMac_new408_U0_dout;
wire    start_for_Conv1DMac_new408_U0_empty_n;
wire   [0:0] start_for_Relu1D409_U0_din;
wire    start_for_Relu1D409_U0_full_n;
wire   [0:0] start_for_Relu1D409_U0_dout;
wire    start_for_Relu1D409_U0_empty_n;
wire   [0:0] start_for_StreamingDataWidthCo_1_U0_din;
wire    start_for_StreamingDataWidthCo_1_U0_full_n;
wire   [0:0] start_for_StreamingDataWidthCo_1_U0_dout;
wire    start_for_StreamingDataWidthCo_1_U0_empty_n;
wire   [0:0] start_for_Conv1DBuffer_new411_U0_din;
wire    start_for_Conv1DBuffer_new411_U0_full_n;
wire   [0:0] start_for_Conv1DBuffer_new411_U0_dout;
wire    start_for_Conv1DBuffer_new411_U0_empty_n;
wire   [0:0] start_for_Conv1DMac_new412_U0_din;
wire    start_for_Conv1DMac_new412_U0_full_n;
wire   [0:0] start_for_Conv1DMac_new412_U0_dout;
wire    start_for_Conv1DMac_new412_U0_empty_n;
wire   [0:0] start_for_Relu1D413_U0_din;
wire    start_for_Relu1D413_U0_full_n;
wire   [0:0] start_for_Relu1D413_U0_dout;
wire    start_for_Relu1D413_U0_empty_n;
wire   [0:0] start_for_StreamingDataWidthCo_U0_din;
wire    start_for_StreamingDataWidthCo_U0_full_n;
wire   [0:0] start_for_StreamingDataWidthCo_U0_dout;
wire    start_for_StreamingDataWidthCo_U0_empty_n;
wire   [0:0] start_for_Conv1DBuffer_new_1_U0_din;
wire    start_for_Conv1DBuffer_new_1_U0_full_n;
wire   [0:0] start_for_Conv1DBuffer_new_1_U0_dout;
wire    start_for_Conv1DBuffer_new_1_U0_empty_n;
wire   [0:0] start_for_Conv1DMac_new_1_U0_din;
wire    start_for_Conv1DMac_new_1_U0_full_n;
wire   [0:0] start_for_Conv1DMac_new_1_U0_dout;
wire    start_for_Conv1DMac_new_1_U0_empty_n;
wire   [0:0] start_for_Relu1D_1_U0_din;
wire    start_for_Relu1D_1_U0_full_n;
wire   [0:0] start_for_Relu1D_1_U0_dout;
wire    start_for_Relu1D_1_U0_empty_n;
wire   [0:0] start_for_StreamingDataWidthCo_4_U0_din;
wire    start_for_StreamingDataWidthCo_4_U0_full_n;
wire   [0:0] start_for_StreamingDataWidthCo_4_U0_dout;
wire    start_for_StreamingDataWidthCo_4_U0_empty_n;
wire   [0:0] start_for_StreamingMaxPool_Pre_U0_din;
wire    start_for_StreamingMaxPool_Pre_U0_full_n;
wire   [0:0] start_for_StreamingMaxPool_Pre_U0_dout;
wire    start_for_StreamingMaxPool_Pre_U0_empty_n;
wire   [0:0] start_for_Conv1DBuffer_new415_U0_din;
wire    start_for_Conv1DBuffer_new415_U0_full_n;
wire   [0:0] start_for_Conv1DBuffer_new415_U0_dout;
wire    start_for_Conv1DBuffer_new415_U0_empty_n;
wire   [0:0] start_for_Conv1DMac_new416_U0_din;
wire    start_for_Conv1DMac_new416_U0_full_n;
wire   [0:0] start_for_Conv1DMac_new416_U0_dout;
wire    start_for_Conv1DMac_new416_U0_empty_n;
wire   [0:0] start_for_Relu1D417_U0_din;
wire    start_for_Relu1D417_U0_full_n;
wire   [0:0] start_for_Relu1D417_U0_dout;
wire    start_for_Relu1D417_U0_empty_n;
wire   [0:0] start_for_StreamingDataWidthCo_7_U0_din;
wire    start_for_StreamingDataWidthCo_7_U0_full_n;
wire   [0:0] start_for_StreamingDataWidthCo_7_U0_dout;
wire    start_for_StreamingDataWidthCo_7_U0_empty_n;
wire   [0:0] start_for_Conv1DBuffer_new419_U0_din;
wire    start_for_Conv1DBuffer_new419_U0_full_n;
wire   [0:0] start_for_Conv1DBuffer_new419_U0_dout;
wire    start_for_Conv1DBuffer_new419_U0_empty_n;
wire   [0:0] start_for_Conv1DMac_new420_U0_din;
wire    start_for_Conv1DMac_new420_U0_full_n;
wire   [0:0] start_for_Conv1DMac_new420_U0_dout;
wire    start_for_Conv1DMac_new420_U0_empty_n;
wire   [0:0] start_for_Relu1D421_U0_din;
wire    start_for_Relu1D421_U0_full_n;
wire   [0:0] start_for_Relu1D421_U0_dout;
wire    start_for_Relu1D421_U0_empty_n;
wire   [0:0] start_for_StreamingDataWidthCo_6_U0_din;
wire    start_for_StreamingDataWidthCo_6_U0_full_n;
wire   [0:0] start_for_StreamingDataWidthCo_6_U0_dout;
wire    start_for_StreamingDataWidthCo_6_U0_empty_n;
wire   [0:0] start_for_Conv1DBuffer_new423_U0_din;
wire    start_for_Conv1DBuffer_new423_U0_full_n;
wire   [0:0] start_for_Conv1DBuffer_new423_U0_dout;
wire    start_for_Conv1DBuffer_new423_U0_empty_n;
wire   [0:0] start_for_Conv1DMac_new424_U0_din;
wire    start_for_Conv1DMac_new424_U0_full_n;
wire   [0:0] start_for_Conv1DMac_new424_U0_dout;
wire    start_for_Conv1DMac_new424_U0_empty_n;
wire   [0:0] start_for_Relu1D425_U0_din;
wire    start_for_Relu1D425_U0_full_n;
wire   [0:0] start_for_Relu1D425_U0_dout;
wire    start_for_Relu1D425_U0_empty_n;
wire   [0:0] start_for_StreamingDataWidthCo_5_U0_din;
wire    start_for_StreamingDataWidthCo_5_U0_full_n;
wire   [0:0] start_for_StreamingDataWidthCo_5_U0_dout;
wire    start_for_StreamingDataWidthCo_5_U0_empty_n;
wire   [0:0] start_for_Conv1DBuffer_new_U0_din;
wire    start_for_Conv1DBuffer_new_U0_full_n;
wire   [0:0] start_for_Conv1DBuffer_new_U0_dout;
wire    start_for_Conv1DBuffer_new_U0_empty_n;
wire   [0:0] start_for_Conv1DMac_new_U0_din;
wire    start_for_Conv1DMac_new_U0_full_n;
wire   [0:0] start_for_Conv1DMac_new_U0_dout;
wire    start_for_Conv1DMac_new_U0_empty_n;
wire   [0:0] start_for_Relu1D_U0_din;
wire    start_for_Relu1D_U0_full_n;
wire   [0:0] start_for_Relu1D_U0_dout;
wire    start_for_Relu1D_U0_empty_n;
wire   [0:0] start_for_StreamingDataWidthCo_8_U0_din;
wire    start_for_StreamingDataWidthCo_8_U0_full_n;
wire   [0:0] start_for_StreamingDataWidthCo_8_U0_dout;
wire    start_for_StreamingDataWidthCo_8_U0_empty_n;
wire   [0:0] start_for_grouperPE_U0_din;
wire    start_for_grouperPE_U0_full_n;
wire   [0:0] start_for_grouperPE_U0_dout;
wire    start_for_grouperPE_U0_empty_n;
wire   [0:0] start_for_ResizeStream_U0_din;
wire    start_for_ResizeStream_U0_full_n;
wire   [0:0] start_for_ResizeStream_U0_dout;
wire    start_for_ResizeStream_U0_empty_n;
wire    ResizeStream_U0_start_full_n;
wire    ResizeStream_U0_start_write;

// power-on initialization
initial begin
#0 CloneStream_U0_ap_start = 1'b0;
end

computeS3_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
computeS3_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

ResizeStream_1 ResizeStream_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(ResizeStream_1_U0_ap_start),
    .start_full_n(start_for_grouperPE_1_U0_full_n),
    .ap_done(ResizeStream_1_U0_ap_done),
    .ap_continue(ResizeStream_1_U0_ap_continue),
    .ap_idle(ResizeStream_1_U0_ap_idle),
    .ap_ready(ResizeStream_1_U0_ap_ready),
    .start_out(ResizeStream_1_U0_start_out),
    .start_write(ResizeStream_1_U0_start_write),
    .in_V_V_TDATA(input1_V_V_TDATA),
    .in_V_V_TVALID(input1_V_V_TVALID),
    .in_V_V_TREADY(ResizeStream_1_U0_in_V_V_TREADY),
    .out_V_V_din(ResizeStream_1_U0_out_V_V_din),
    .out_V_V_full_n(cnv_48_V_V_full_n),
    .out_V_V_write(ResizeStream_1_U0_out_V_V_write)
);

loadPCL loadPCL_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(loadPCL_U0_ap_start),
    .ap_done(loadPCL_U0_ap_done),
    .ap_continue(loadPCL_U0_ap_continue),
    .ap_idle(loadPCL_U0_ap_idle),
    .ap_ready(loadPCL_U0_ap_ready),
    .PCL_V_V_din(loadPCL_U0_PCL_V_V_din),
    .PCL_V_V_full_n(inStr_V_V_full_n),
    .PCL_V_V_write(loadPCL_U0_PCL_V_V_write)
);

CloneStream CloneStream_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(CloneStream_U0_ap_start),
    .ap_done(CloneStream_U0_ap_done),
    .ap_continue(CloneStream_U0_ap_continue),
    .ap_idle(CloneStream_U0_ap_idle),
    .ap_ready(CloneStream_U0_ap_ready),
    .IN_V_V_dout(inStr_V_V_dout),
    .IN_V_V_empty_n(inStr_V_V_empty_n),
    .IN_V_V_read(CloneStream_U0_IN_V_V_read),
    .out1_V_V_din(CloneStream_U0_out1_V_V_din),
    .out1_V_V_full_n(in_1_V_V_full_n),
    .out1_V_V_write(CloneStream_U0_out1_V_V_write),
    .out2_V_V_din(CloneStream_U0_out2_V_V_din),
    .out2_V_V_full_n(in_2_V_V_full_n),
    .out2_V_V_write(CloneStream_U0_out2_V_V_write)
);

grouperPE_1 grouperPE_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grouperPE_1_U0_ap_start),
    .start_full_n(start_for_Conv1DBuffer_new399_U0_full_n),
    .ap_done(grouperPE_1_U0_ap_done),
    .ap_continue(grouperPE_1_U0_ap_continue),
    .ap_idle(grouperPE_1_U0_ap_idle),
    .ap_ready(grouperPE_1_U0_ap_ready),
    .start_out(grouperPE_1_U0_start_out),
    .start_write(grouperPE_1_U0_start_write),
    .inStream_V_V_dout(in_1_V_V_dout),
    .inStream_V_V_empty_n(in_1_V_V_empty_n),
    .inStream_V_V_read(grouperPE_1_U0_inStream_V_V_read),
    .features_V_V_dout(cnv_48_V_V_dout),
    .features_V_V_empty_n(cnv_48_V_V_empty_n),
    .features_V_V_read(grouperPE_1_U0_features_V_V_read),
    .outStream_V_V_din(grouperPE_1_U0_outStream_V_V_din),
    .outStream_V_V_full_n(cnv_49_V_V_full_n),
    .outStream_V_V_write(grouperPE_1_U0_outStream_V_V_write)
);

Conv1DBuffer_new399 Conv1DBuffer_new399_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DBuffer_new399_U0_ap_start),
    .start_full_n(start_for_Conv1DMac_new400_U0_full_n),
    .ap_done(Conv1DBuffer_new399_U0_ap_done),
    .ap_continue(Conv1DBuffer_new399_U0_ap_continue),
    .ap_idle(Conv1DBuffer_new399_U0_ap_idle),
    .ap_ready(Conv1DBuffer_new399_U0_ap_ready),
    .start_out(Conv1DBuffer_new399_U0_start_out),
    .start_write(Conv1DBuffer_new399_U0_start_write),
    .in_V_V_dout(cnv_49_V_V_dout),
    .in_V_V_empty_n(cnv_49_V_V_empty_n),
    .in_V_V_read(Conv1DBuffer_new399_U0_in_V_V_read),
    .out_V_V_din(Conv1DBuffer_new399_U0_out_V_V_din),
    .out_V_V_full_n(cnv_50_V_V_full_n),
    .out_V_V_write(Conv1DBuffer_new399_U0_out_V_V_write)
);

Conv1DMac_new400 Conv1DMac_new400_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DMac_new400_U0_ap_start),
    .start_full_n(start_for_Relu1D401_U0_full_n),
    .ap_done(Conv1DMac_new400_U0_ap_done),
    .ap_continue(Conv1DMac_new400_U0_ap_continue),
    .ap_idle(Conv1DMac_new400_U0_ap_idle),
    .ap_ready(Conv1DMac_new400_U0_ap_ready),
    .start_out(Conv1DMac_new400_U0_start_out),
    .start_write(Conv1DMac_new400_U0_start_write),
    .in_V_V_dout(cnv_50_V_V_dout),
    .in_V_V_empty_n(cnv_50_V_V_empty_n),
    .in_V_V_read(Conv1DMac_new400_U0_in_V_V_read),
    .out_V_V_din(Conv1DMac_new400_U0_out_V_V_din),
    .out_V_V_full_n(cnv_51PRL_V_V_full_n),
    .out_V_V_write(Conv1DMac_new400_U0_out_V_V_write)
);

Relu1D401 Relu1D401_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Relu1D401_U0_ap_start),
    .start_full_n(start_for_StreamingDataWidthCo_3_U0_full_n),
    .ap_done(Relu1D401_U0_ap_done),
    .ap_continue(Relu1D401_U0_ap_continue),
    .ap_idle(Relu1D401_U0_ap_idle),
    .ap_ready(Relu1D401_U0_ap_ready),
    .start_out(Relu1D401_U0_start_out),
    .start_write(Relu1D401_U0_start_write),
    .in_V_V_dout(cnv_51PRL_V_V_dout),
    .in_V_V_empty_n(cnv_51PRL_V_V_empty_n),
    .in_V_V_read(Relu1D401_U0_in_V_V_read),
    .out_V_V_din(Relu1D401_U0_out_V_V_din),
    .out_V_V_full_n(cnv_52PRL_V_V_full_n),
    .out_V_V_write(Relu1D401_U0_out_V_V_write)
);

StreamingDataWidthCo_3 StreamingDataWidthCo_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingDataWidthCo_3_U0_ap_start),
    .start_full_n(start_for_Conv1DBuffer_new403_U0_full_n),
    .ap_done(StreamingDataWidthCo_3_U0_ap_done),
    .ap_continue(StreamingDataWidthCo_3_U0_ap_continue),
    .ap_idle(StreamingDataWidthCo_3_U0_ap_idle),
    .ap_ready(StreamingDataWidthCo_3_U0_ap_ready),
    .start_out(StreamingDataWidthCo_3_U0_start_out),
    .start_write(StreamingDataWidthCo_3_U0_start_write),
    .in_V_V_dout(cnv_52PRL_V_V_dout),
    .in_V_V_empty_n(cnv_52PRL_V_V_empty_n),
    .in_V_V_read(StreamingDataWidthCo_3_U0_in_V_V_read),
    .out_V_V_din(StreamingDataWidthCo_3_U0_out_V_V_din),
    .out_V_V_full_n(cnv_53_V_V_full_n),
    .out_V_V_write(StreamingDataWidthCo_3_U0_out_V_V_write)
);

Conv1DBuffer_new403 Conv1DBuffer_new403_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DBuffer_new403_U0_ap_start),
    .start_full_n(start_for_Conv1DMac_new404_U0_full_n),
    .ap_done(Conv1DBuffer_new403_U0_ap_done),
    .ap_continue(Conv1DBuffer_new403_U0_ap_continue),
    .ap_idle(Conv1DBuffer_new403_U0_ap_idle),
    .ap_ready(Conv1DBuffer_new403_U0_ap_ready),
    .start_out(Conv1DBuffer_new403_U0_start_out),
    .start_write(Conv1DBuffer_new403_U0_start_write),
    .in_V_V_dout(cnv_53_V_V_dout),
    .in_V_V_empty_n(cnv_53_V_V_empty_n),
    .in_V_V_read(Conv1DBuffer_new403_U0_in_V_V_read),
    .out_V_V_din(Conv1DBuffer_new403_U0_out_V_V_din),
    .out_V_V_full_n(cnv_54_V_V_full_n),
    .out_V_V_write(Conv1DBuffer_new403_U0_out_V_V_write)
);

Conv1DMac_new404 Conv1DMac_new404_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DMac_new404_U0_ap_start),
    .start_full_n(start_for_Relu1D405_U0_full_n),
    .ap_done(Conv1DMac_new404_U0_ap_done),
    .ap_continue(Conv1DMac_new404_U0_ap_continue),
    .ap_idle(Conv1DMac_new404_U0_ap_idle),
    .ap_ready(Conv1DMac_new404_U0_ap_ready),
    .start_out(Conv1DMac_new404_U0_start_out),
    .start_write(Conv1DMac_new404_U0_start_write),
    .in_V_V_dout(cnv_54_V_V_dout),
    .in_V_V_empty_n(cnv_54_V_V_empty_n),
    .in_V_V_read(Conv1DMac_new404_U0_in_V_V_read),
    .out_V_V_din(Conv1DMac_new404_U0_out_V_V_din),
    .out_V_V_full_n(cnv_55PRL_V_V_full_n),
    .out_V_V_write(Conv1DMac_new404_U0_out_V_V_write)
);

Relu1D405 Relu1D405_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Relu1D405_U0_ap_start),
    .start_full_n(start_for_StreamingDataWidthCo_2_U0_full_n),
    .ap_done(Relu1D405_U0_ap_done),
    .ap_continue(Relu1D405_U0_ap_continue),
    .ap_idle(Relu1D405_U0_ap_idle),
    .ap_ready(Relu1D405_U0_ap_ready),
    .start_out(Relu1D405_U0_start_out),
    .start_write(Relu1D405_U0_start_write),
    .in_V_V_dout(cnv_55PRL_V_V_dout),
    .in_V_V_empty_n(cnv_55PRL_V_V_empty_n),
    .in_V_V_read(Relu1D405_U0_in_V_V_read),
    .out_V_V_din(Relu1D405_U0_out_V_V_din),
    .out_V_V_full_n(cnv_56PRL_V_V_full_n),
    .out_V_V_write(Relu1D405_U0_out_V_V_write)
);

StreamingDataWidthCo_2 StreamingDataWidthCo_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingDataWidthCo_2_U0_ap_start),
    .start_full_n(start_for_Conv1DBuffer_new407_U0_full_n),
    .ap_done(StreamingDataWidthCo_2_U0_ap_done),
    .ap_continue(StreamingDataWidthCo_2_U0_ap_continue),
    .ap_idle(StreamingDataWidthCo_2_U0_ap_idle),
    .ap_ready(StreamingDataWidthCo_2_U0_ap_ready),
    .start_out(StreamingDataWidthCo_2_U0_start_out),
    .start_write(StreamingDataWidthCo_2_U0_start_write),
    .in_V_V_dout(cnv_56PRL_V_V_dout),
    .in_V_V_empty_n(cnv_56PRL_V_V_empty_n),
    .in_V_V_read(StreamingDataWidthCo_2_U0_in_V_V_read),
    .out_V_V_din(StreamingDataWidthCo_2_U0_out_V_V_din),
    .out_V_V_full_n(cnv_57_V_V_full_n),
    .out_V_V_write(StreamingDataWidthCo_2_U0_out_V_V_write)
);

Conv1DBuffer_new407 Conv1DBuffer_new407_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DBuffer_new407_U0_ap_start),
    .start_full_n(start_for_Conv1DMac_new408_U0_full_n),
    .ap_done(Conv1DBuffer_new407_U0_ap_done),
    .ap_continue(Conv1DBuffer_new407_U0_ap_continue),
    .ap_idle(Conv1DBuffer_new407_U0_ap_idle),
    .ap_ready(Conv1DBuffer_new407_U0_ap_ready),
    .start_out(Conv1DBuffer_new407_U0_start_out),
    .start_write(Conv1DBuffer_new407_U0_start_write),
    .in_V_V_dout(cnv_57_V_V_dout),
    .in_V_V_empty_n(cnv_57_V_V_empty_n),
    .in_V_V_read(Conv1DBuffer_new407_U0_in_V_V_read),
    .out_V_V_din(Conv1DBuffer_new407_U0_out_V_V_din),
    .out_V_V_full_n(cnv_58_V_V_full_n),
    .out_V_V_write(Conv1DBuffer_new407_U0_out_V_V_write)
);

Conv1DMac_new408 Conv1DMac_new408_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DMac_new408_U0_ap_start),
    .start_full_n(start_for_Relu1D409_U0_full_n),
    .ap_done(Conv1DMac_new408_U0_ap_done),
    .ap_continue(Conv1DMac_new408_U0_ap_continue),
    .ap_idle(Conv1DMac_new408_U0_ap_idle),
    .ap_ready(Conv1DMac_new408_U0_ap_ready),
    .start_out(Conv1DMac_new408_U0_start_out),
    .start_write(Conv1DMac_new408_U0_start_write),
    .in_V_V_dout(cnv_58_V_V_dout),
    .in_V_V_empty_n(cnv_58_V_V_empty_n),
    .in_V_V_read(Conv1DMac_new408_U0_in_V_V_read),
    .out_V_V_din(Conv1DMac_new408_U0_out_V_V_din),
    .out_V_V_full_n(cnv_59PRL_V_V_full_n),
    .out_V_V_write(Conv1DMac_new408_U0_out_V_V_write)
);

Relu1D409 Relu1D409_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Relu1D409_U0_ap_start),
    .start_full_n(start_for_StreamingDataWidthCo_1_U0_full_n),
    .ap_done(Relu1D409_U0_ap_done),
    .ap_continue(Relu1D409_U0_ap_continue),
    .ap_idle(Relu1D409_U0_ap_idle),
    .ap_ready(Relu1D409_U0_ap_ready),
    .start_out(Relu1D409_U0_start_out),
    .start_write(Relu1D409_U0_start_write),
    .in_V_V_dout(cnv_59PRL_V_V_dout),
    .in_V_V_empty_n(cnv_59PRL_V_V_empty_n),
    .in_V_V_read(Relu1D409_U0_in_V_V_read),
    .out_V_V_din(Relu1D409_U0_out_V_V_din),
    .out_V_V_full_n(cnv_60PRL_V_V_full_n),
    .out_V_V_write(Relu1D409_U0_out_V_V_write)
);

StreamingDataWidthCo_1 StreamingDataWidthCo_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingDataWidthCo_1_U0_ap_start),
    .start_full_n(start_for_Conv1DBuffer_new411_U0_full_n),
    .ap_done(StreamingDataWidthCo_1_U0_ap_done),
    .ap_continue(StreamingDataWidthCo_1_U0_ap_continue),
    .ap_idle(StreamingDataWidthCo_1_U0_ap_idle),
    .ap_ready(StreamingDataWidthCo_1_U0_ap_ready),
    .start_out(StreamingDataWidthCo_1_U0_start_out),
    .start_write(StreamingDataWidthCo_1_U0_start_write),
    .in_V_V_dout(cnv_60PRL_V_V_dout),
    .in_V_V_empty_n(cnv_60PRL_V_V_empty_n),
    .in_V_V_read(StreamingDataWidthCo_1_U0_in_V_V_read),
    .out_V_V_din(StreamingDataWidthCo_1_U0_out_V_V_din),
    .out_V_V_full_n(cnv_61_V_V_full_n),
    .out_V_V_write(StreamingDataWidthCo_1_U0_out_V_V_write)
);

Conv1DBuffer_new411 Conv1DBuffer_new411_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DBuffer_new411_U0_ap_start),
    .start_full_n(start_for_Conv1DMac_new412_U0_full_n),
    .ap_done(Conv1DBuffer_new411_U0_ap_done),
    .ap_continue(Conv1DBuffer_new411_U0_ap_continue),
    .ap_idle(Conv1DBuffer_new411_U0_ap_idle),
    .ap_ready(Conv1DBuffer_new411_U0_ap_ready),
    .start_out(Conv1DBuffer_new411_U0_start_out),
    .start_write(Conv1DBuffer_new411_U0_start_write),
    .in_V_V_dout(cnv_61_V_V_dout),
    .in_V_V_empty_n(cnv_61_V_V_empty_n),
    .in_V_V_read(Conv1DBuffer_new411_U0_in_V_V_read),
    .out_V_V_din(Conv1DBuffer_new411_U0_out_V_V_din),
    .out_V_V_full_n(cnv_62_V_V_full_n),
    .out_V_V_write(Conv1DBuffer_new411_U0_out_V_V_write)
);

Conv1DMac_new412 Conv1DMac_new412_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DMac_new412_U0_ap_start),
    .start_full_n(start_for_Relu1D413_U0_full_n),
    .ap_done(Conv1DMac_new412_U0_ap_done),
    .ap_continue(Conv1DMac_new412_U0_ap_continue),
    .ap_idle(Conv1DMac_new412_U0_ap_idle),
    .ap_ready(Conv1DMac_new412_U0_ap_ready),
    .start_out(Conv1DMac_new412_U0_start_out),
    .start_write(Conv1DMac_new412_U0_start_write),
    .in_V_V_dout(cnv_62_V_V_dout),
    .in_V_V_empty_n(cnv_62_V_V_empty_n),
    .in_V_V_read(Conv1DMac_new412_U0_in_V_V_read),
    .out_V_V_din(Conv1DMac_new412_U0_out_V_V_din),
    .out_V_V_full_n(cnv_63PRL_V_V_full_n),
    .out_V_V_write(Conv1DMac_new412_U0_out_V_V_write)
);

Relu1D413 Relu1D413_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Relu1D413_U0_ap_start),
    .start_full_n(start_for_StreamingDataWidthCo_U0_full_n),
    .ap_done(Relu1D413_U0_ap_done),
    .ap_continue(Relu1D413_U0_ap_continue),
    .ap_idle(Relu1D413_U0_ap_idle),
    .ap_ready(Relu1D413_U0_ap_ready),
    .start_out(Relu1D413_U0_start_out),
    .start_write(Relu1D413_U0_start_write),
    .in_V_V_dout(cnv_63PRL_V_V_dout),
    .in_V_V_empty_n(cnv_63PRL_V_V_empty_n),
    .in_V_V_read(Relu1D413_U0_in_V_V_read),
    .out_V_V_din(Relu1D413_U0_out_V_V_din),
    .out_V_V_full_n(cnv_64PRL_V_V_full_n),
    .out_V_V_write(Relu1D413_U0_out_V_V_write)
);

StreamingDataWidthCo StreamingDataWidthCo_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingDataWidthCo_U0_ap_start),
    .start_full_n(start_for_Conv1DBuffer_new_1_U0_full_n),
    .ap_done(StreamingDataWidthCo_U0_ap_done),
    .ap_continue(StreamingDataWidthCo_U0_ap_continue),
    .ap_idle(StreamingDataWidthCo_U0_ap_idle),
    .ap_ready(StreamingDataWidthCo_U0_ap_ready),
    .start_out(StreamingDataWidthCo_U0_start_out),
    .start_write(StreamingDataWidthCo_U0_start_write),
    .in_V_V_dout(cnv_64PRL_V_V_dout),
    .in_V_V_empty_n(cnv_64PRL_V_V_empty_n),
    .in_V_V_read(StreamingDataWidthCo_U0_in_V_V_read),
    .out_V_V_din(StreamingDataWidthCo_U0_out_V_V_din),
    .out_V_V_full_n(cnv_65_V_V_full_n),
    .out_V_V_write(StreamingDataWidthCo_U0_out_V_V_write)
);

Conv1DBuffer_new_1 Conv1DBuffer_new_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DBuffer_new_1_U0_ap_start),
    .start_full_n(start_for_Conv1DMac_new_1_U0_full_n),
    .ap_done(Conv1DBuffer_new_1_U0_ap_done),
    .ap_continue(Conv1DBuffer_new_1_U0_ap_continue),
    .ap_idle(Conv1DBuffer_new_1_U0_ap_idle),
    .ap_ready(Conv1DBuffer_new_1_U0_ap_ready),
    .start_out(Conv1DBuffer_new_1_U0_start_out),
    .start_write(Conv1DBuffer_new_1_U0_start_write),
    .in_V_V_dout(cnv_65_V_V_dout),
    .in_V_V_empty_n(cnv_65_V_V_empty_n),
    .in_V_V_read(Conv1DBuffer_new_1_U0_in_V_V_read),
    .out_V_V_din(Conv1DBuffer_new_1_U0_out_V_V_din),
    .out_V_V_full_n(cnv_66_V_V_full_n),
    .out_V_V_write(Conv1DBuffer_new_1_U0_out_V_V_write)
);

Conv1DMac_new_1 Conv1DMac_new_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DMac_new_1_U0_ap_start),
    .start_full_n(start_for_Relu1D_1_U0_full_n),
    .ap_done(Conv1DMac_new_1_U0_ap_done),
    .ap_continue(Conv1DMac_new_1_U0_ap_continue),
    .ap_idle(Conv1DMac_new_1_U0_ap_idle),
    .ap_ready(Conv1DMac_new_1_U0_ap_ready),
    .start_out(Conv1DMac_new_1_U0_start_out),
    .start_write(Conv1DMac_new_1_U0_start_write),
    .in_V_V_dout(cnv_66_V_V_dout),
    .in_V_V_empty_n(cnv_66_V_V_empty_n),
    .in_V_V_read(Conv1DMac_new_1_U0_in_V_V_read),
    .out_V_V_din(Conv1DMac_new_1_U0_out_V_V_din),
    .out_V_V_full_n(cnv_67PRL_V_V_full_n),
    .out_V_V_write(Conv1DMac_new_1_U0_out_V_V_write)
);

Relu1D_1 Relu1D_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Relu1D_1_U0_ap_start),
    .start_full_n(start_for_StreamingDataWidthCo_4_U0_full_n),
    .ap_done(Relu1D_1_U0_ap_done),
    .ap_continue(Relu1D_1_U0_ap_continue),
    .ap_idle(Relu1D_1_U0_ap_idle),
    .ap_ready(Relu1D_1_U0_ap_ready),
    .start_out(Relu1D_1_U0_start_out),
    .start_write(Relu1D_1_U0_start_write),
    .in_V_V_dout(cnv_67PRL_V_V_dout),
    .in_V_V_empty_n(cnv_67PRL_V_V_empty_n),
    .in_V_V_read(Relu1D_1_U0_in_V_V_read),
    .out_V_V_din(Relu1D_1_U0_out_V_V_din),
    .out_V_V_full_n(cnv_68PRL_V_V_full_n),
    .out_V_V_write(Relu1D_1_U0_out_V_V_write)
);

StreamingDataWidthCo_4 StreamingDataWidthCo_4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingDataWidthCo_4_U0_ap_start),
    .start_full_n(start_for_StreamingMaxPool_Pre_U0_full_n),
    .ap_done(StreamingDataWidthCo_4_U0_ap_done),
    .ap_continue(StreamingDataWidthCo_4_U0_ap_continue),
    .ap_idle(StreamingDataWidthCo_4_U0_ap_idle),
    .ap_ready(StreamingDataWidthCo_4_U0_ap_ready),
    .start_out(StreamingDataWidthCo_4_U0_start_out),
    .start_write(StreamingDataWidthCo_4_U0_start_write),
    .in_V_V_dout(cnv_68PRL_V_V_dout),
    .in_V_V_empty_n(cnv_68PRL_V_V_empty_n),
    .in_V_V_read(StreamingDataWidthCo_4_U0_in_V_V_read),
    .out_V_V_din(StreamingDataWidthCo_4_U0_out_V_V_din),
    .out_V_V_full_n(cnv_69_V_V_full_n),
    .out_V_V_write(StreamingDataWidthCo_4_U0_out_V_V_write)
);

StreamingMaxPool_Pre StreamingMaxPool_Pre_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingMaxPool_Pre_U0_ap_start),
    .start_full_n(start_for_Conv1DBuffer_new415_U0_full_n),
    .ap_done(StreamingMaxPool_Pre_U0_ap_done),
    .ap_continue(StreamingMaxPool_Pre_U0_ap_continue),
    .ap_idle(StreamingMaxPool_Pre_U0_ap_idle),
    .ap_ready(StreamingMaxPool_Pre_U0_ap_ready),
    .start_out(StreamingMaxPool_Pre_U0_start_out),
    .start_write(StreamingMaxPool_Pre_U0_start_write),
    .in_V_V_dout(cnv_69_V_V_dout),
    .in_V_V_empty_n(cnv_69_V_V_empty_n),
    .in_V_V_read(StreamingMaxPool_Pre_U0_in_V_V_read),
    .out_V_V_din(StreamingMaxPool_Pre_U0_out_V_V_din),
    .out_V_V_full_n(cnv_70_V_V_full_n),
    .out_V_V_write(StreamingMaxPool_Pre_U0_out_V_V_write)
);

Conv1DBuffer_new415 Conv1DBuffer_new415_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DBuffer_new415_U0_ap_start),
    .start_full_n(start_for_Conv1DMac_new416_U0_full_n),
    .ap_done(Conv1DBuffer_new415_U0_ap_done),
    .ap_continue(Conv1DBuffer_new415_U0_ap_continue),
    .ap_idle(Conv1DBuffer_new415_U0_ap_idle),
    .ap_ready(Conv1DBuffer_new415_U0_ap_ready),
    .start_out(Conv1DBuffer_new415_U0_start_out),
    .start_write(Conv1DBuffer_new415_U0_start_write),
    .in_V_V_dout(cnv_70_V_V_dout),
    .in_V_V_empty_n(cnv_70_V_V_empty_n),
    .in_V_V_read(Conv1DBuffer_new415_U0_in_V_V_read),
    .out_V_V_din(Conv1DBuffer_new415_U0_out_V_V_din),
    .out_V_V_full_n(cnv_71_V_V_full_n),
    .out_V_V_write(Conv1DBuffer_new415_U0_out_V_V_write)
);

Conv1DMac_new416 Conv1DMac_new416_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DMac_new416_U0_ap_start),
    .start_full_n(start_for_Relu1D417_U0_full_n),
    .ap_done(Conv1DMac_new416_U0_ap_done),
    .ap_continue(Conv1DMac_new416_U0_ap_continue),
    .ap_idle(Conv1DMac_new416_U0_ap_idle),
    .ap_ready(Conv1DMac_new416_U0_ap_ready),
    .start_out(Conv1DMac_new416_U0_start_out),
    .start_write(Conv1DMac_new416_U0_start_write),
    .in_V_V_dout(cnv_71_V_V_dout),
    .in_V_V_empty_n(cnv_71_V_V_empty_n),
    .in_V_V_read(Conv1DMac_new416_U0_in_V_V_read),
    .out_V_V_din(Conv1DMac_new416_U0_out_V_V_din),
    .out_V_V_full_n(cnv_72PRL_V_V_full_n),
    .out_V_V_write(Conv1DMac_new416_U0_out_V_V_write)
);

Relu1D417 Relu1D417_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Relu1D417_U0_ap_start),
    .start_full_n(start_for_StreamingDataWidthCo_7_U0_full_n),
    .ap_done(Relu1D417_U0_ap_done),
    .ap_continue(Relu1D417_U0_ap_continue),
    .ap_idle(Relu1D417_U0_ap_idle),
    .ap_ready(Relu1D417_U0_ap_ready),
    .start_out(Relu1D417_U0_start_out),
    .start_write(Relu1D417_U0_start_write),
    .in_V_V_dout(cnv_72PRL_V_V_dout),
    .in_V_V_empty_n(cnv_72PRL_V_V_empty_n),
    .in_V_V_read(Relu1D417_U0_in_V_V_read),
    .out_V_V_din(Relu1D417_U0_out_V_V_din),
    .out_V_V_full_n(cnv_73PRL_V_V_full_n),
    .out_V_V_write(Relu1D417_U0_out_V_V_write)
);

StreamingDataWidthCo_7 StreamingDataWidthCo_7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingDataWidthCo_7_U0_ap_start),
    .start_full_n(start_for_Conv1DBuffer_new419_U0_full_n),
    .ap_done(StreamingDataWidthCo_7_U0_ap_done),
    .ap_continue(StreamingDataWidthCo_7_U0_ap_continue),
    .ap_idle(StreamingDataWidthCo_7_U0_ap_idle),
    .ap_ready(StreamingDataWidthCo_7_U0_ap_ready),
    .start_out(StreamingDataWidthCo_7_U0_start_out),
    .start_write(StreamingDataWidthCo_7_U0_start_write),
    .in_V_V_dout(cnv_73PRL_V_V_dout),
    .in_V_V_empty_n(cnv_73PRL_V_V_empty_n),
    .in_V_V_read(StreamingDataWidthCo_7_U0_in_V_V_read),
    .out_V_V_din(StreamingDataWidthCo_7_U0_out_V_V_din),
    .out_V_V_full_n(cnv_74_V_V_full_n),
    .out_V_V_write(StreamingDataWidthCo_7_U0_out_V_V_write)
);

Conv1DBuffer_new419 Conv1DBuffer_new419_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DBuffer_new419_U0_ap_start),
    .start_full_n(start_for_Conv1DMac_new420_U0_full_n),
    .ap_done(Conv1DBuffer_new419_U0_ap_done),
    .ap_continue(Conv1DBuffer_new419_U0_ap_continue),
    .ap_idle(Conv1DBuffer_new419_U0_ap_idle),
    .ap_ready(Conv1DBuffer_new419_U0_ap_ready),
    .start_out(Conv1DBuffer_new419_U0_start_out),
    .start_write(Conv1DBuffer_new419_U0_start_write),
    .in_V_V_dout(cnv_74_V_V_dout),
    .in_V_V_empty_n(cnv_74_V_V_empty_n),
    .in_V_V_read(Conv1DBuffer_new419_U0_in_V_V_read),
    .out_V_V_din(Conv1DBuffer_new419_U0_out_V_V_din),
    .out_V_V_full_n(cnv_75_V_V_full_n),
    .out_V_V_write(Conv1DBuffer_new419_U0_out_V_V_write)
);

Conv1DMac_new420 Conv1DMac_new420_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DMac_new420_U0_ap_start),
    .start_full_n(start_for_Relu1D421_U0_full_n),
    .ap_done(Conv1DMac_new420_U0_ap_done),
    .ap_continue(Conv1DMac_new420_U0_ap_continue),
    .ap_idle(Conv1DMac_new420_U0_ap_idle),
    .ap_ready(Conv1DMac_new420_U0_ap_ready),
    .start_out(Conv1DMac_new420_U0_start_out),
    .start_write(Conv1DMac_new420_U0_start_write),
    .in_V_V_dout(cnv_75_V_V_dout),
    .in_V_V_empty_n(cnv_75_V_V_empty_n),
    .in_V_V_read(Conv1DMac_new420_U0_in_V_V_read),
    .out_V_V_din(Conv1DMac_new420_U0_out_V_V_din),
    .out_V_V_full_n(cnv_76PRL_V_V_full_n),
    .out_V_V_write(Conv1DMac_new420_U0_out_V_V_write)
);

Relu1D421 Relu1D421_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Relu1D421_U0_ap_start),
    .start_full_n(start_for_StreamingDataWidthCo_6_U0_full_n),
    .ap_done(Relu1D421_U0_ap_done),
    .ap_continue(Relu1D421_U0_ap_continue),
    .ap_idle(Relu1D421_U0_ap_idle),
    .ap_ready(Relu1D421_U0_ap_ready),
    .start_out(Relu1D421_U0_start_out),
    .start_write(Relu1D421_U0_start_write),
    .in_V_V_dout(cnv_76PRL_V_V_dout),
    .in_V_V_empty_n(cnv_76PRL_V_V_empty_n),
    .in_V_V_read(Relu1D421_U0_in_V_V_read),
    .out_V_V_din(Relu1D421_U0_out_V_V_din),
    .out_V_V_full_n(cnv_77PRL_V_V_full_n),
    .out_V_V_write(Relu1D421_U0_out_V_V_write)
);

StreamingDataWidthCo_6 StreamingDataWidthCo_6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingDataWidthCo_6_U0_ap_start),
    .start_full_n(start_for_Conv1DBuffer_new423_U0_full_n),
    .ap_done(StreamingDataWidthCo_6_U0_ap_done),
    .ap_continue(StreamingDataWidthCo_6_U0_ap_continue),
    .ap_idle(StreamingDataWidthCo_6_U0_ap_idle),
    .ap_ready(StreamingDataWidthCo_6_U0_ap_ready),
    .start_out(StreamingDataWidthCo_6_U0_start_out),
    .start_write(StreamingDataWidthCo_6_U0_start_write),
    .in_V_V_dout(cnv_77PRL_V_V_dout),
    .in_V_V_empty_n(cnv_77PRL_V_V_empty_n),
    .in_V_V_read(StreamingDataWidthCo_6_U0_in_V_V_read),
    .out_V_V_din(StreamingDataWidthCo_6_U0_out_V_V_din),
    .out_V_V_full_n(cnv_78_V_V_full_n),
    .out_V_V_write(StreamingDataWidthCo_6_U0_out_V_V_write)
);

Conv1DBuffer_new423 Conv1DBuffer_new423_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DBuffer_new423_U0_ap_start),
    .start_full_n(start_for_Conv1DMac_new424_U0_full_n),
    .ap_done(Conv1DBuffer_new423_U0_ap_done),
    .ap_continue(Conv1DBuffer_new423_U0_ap_continue),
    .ap_idle(Conv1DBuffer_new423_U0_ap_idle),
    .ap_ready(Conv1DBuffer_new423_U0_ap_ready),
    .start_out(Conv1DBuffer_new423_U0_start_out),
    .start_write(Conv1DBuffer_new423_U0_start_write),
    .in_V_V_dout(cnv_78_V_V_dout),
    .in_V_V_empty_n(cnv_78_V_V_empty_n),
    .in_V_V_read(Conv1DBuffer_new423_U0_in_V_V_read),
    .out_V_V_din(Conv1DBuffer_new423_U0_out_V_V_din),
    .out_V_V_full_n(cnv_79_V_V_full_n),
    .out_V_V_write(Conv1DBuffer_new423_U0_out_V_V_write)
);

Conv1DMac_new424 Conv1DMac_new424_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DMac_new424_U0_ap_start),
    .start_full_n(start_for_Relu1D425_U0_full_n),
    .ap_done(Conv1DMac_new424_U0_ap_done),
    .ap_continue(Conv1DMac_new424_U0_ap_continue),
    .ap_idle(Conv1DMac_new424_U0_ap_idle),
    .ap_ready(Conv1DMac_new424_U0_ap_ready),
    .start_out(Conv1DMac_new424_U0_start_out),
    .start_write(Conv1DMac_new424_U0_start_write),
    .in_V_V_dout(cnv_79_V_V_dout),
    .in_V_V_empty_n(cnv_79_V_V_empty_n),
    .in_V_V_read(Conv1DMac_new424_U0_in_V_V_read),
    .out_V_V_din(Conv1DMac_new424_U0_out_V_V_din),
    .out_V_V_full_n(cnv_80PRL_V_V_full_n),
    .out_V_V_write(Conv1DMac_new424_U0_out_V_V_write)
);

Relu1D425 Relu1D425_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Relu1D425_U0_ap_start),
    .start_full_n(start_for_StreamingDataWidthCo_5_U0_full_n),
    .ap_done(Relu1D425_U0_ap_done),
    .ap_continue(Relu1D425_U0_ap_continue),
    .ap_idle(Relu1D425_U0_ap_idle),
    .ap_ready(Relu1D425_U0_ap_ready),
    .start_out(Relu1D425_U0_start_out),
    .start_write(Relu1D425_U0_start_write),
    .in_V_V_dout(cnv_80PRL_V_V_dout),
    .in_V_V_empty_n(cnv_80PRL_V_V_empty_n),
    .in_V_V_read(Relu1D425_U0_in_V_V_read),
    .out_V_V_din(Relu1D425_U0_out_V_V_din),
    .out_V_V_full_n(cnv_81PRL_V_V_full_n),
    .out_V_V_write(Relu1D425_U0_out_V_V_write)
);

StreamingDataWidthCo_5 StreamingDataWidthCo_5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingDataWidthCo_5_U0_ap_start),
    .start_full_n(start_for_Conv1DBuffer_new_U0_full_n),
    .ap_done(StreamingDataWidthCo_5_U0_ap_done),
    .ap_continue(StreamingDataWidthCo_5_U0_ap_continue),
    .ap_idle(StreamingDataWidthCo_5_U0_ap_idle),
    .ap_ready(StreamingDataWidthCo_5_U0_ap_ready),
    .start_out(StreamingDataWidthCo_5_U0_start_out),
    .start_write(StreamingDataWidthCo_5_U0_start_write),
    .in_V_V_dout(cnv_81PRL_V_V_dout),
    .in_V_V_empty_n(cnv_81PRL_V_V_empty_n),
    .in_V_V_read(StreamingDataWidthCo_5_U0_in_V_V_read),
    .out_V_V_din(StreamingDataWidthCo_5_U0_out_V_V_din),
    .out_V_V_full_n(cnv_82_V_V_full_n),
    .out_V_V_write(StreamingDataWidthCo_5_U0_out_V_V_write)
);

Conv1DBuffer_new Conv1DBuffer_new_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DBuffer_new_U0_ap_start),
    .start_full_n(start_for_Conv1DMac_new_U0_full_n),
    .ap_done(Conv1DBuffer_new_U0_ap_done),
    .ap_continue(Conv1DBuffer_new_U0_ap_continue),
    .ap_idle(Conv1DBuffer_new_U0_ap_idle),
    .ap_ready(Conv1DBuffer_new_U0_ap_ready),
    .start_out(Conv1DBuffer_new_U0_start_out),
    .start_write(Conv1DBuffer_new_U0_start_write),
    .in_V_V_dout(cnv_82_V_V_dout),
    .in_V_V_empty_n(cnv_82_V_V_empty_n),
    .in_V_V_read(Conv1DBuffer_new_U0_in_V_V_read),
    .out_V_V_din(Conv1DBuffer_new_U0_out_V_V_din),
    .out_V_V_full_n(cnv_83_V_V_full_n),
    .out_V_V_write(Conv1DBuffer_new_U0_out_V_V_write)
);

Conv1DMac_new Conv1DMac_new_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DMac_new_U0_ap_start),
    .start_full_n(start_for_Relu1D_U0_full_n),
    .ap_done(Conv1DMac_new_U0_ap_done),
    .ap_continue(Conv1DMac_new_U0_ap_continue),
    .ap_idle(Conv1DMac_new_U0_ap_idle),
    .ap_ready(Conv1DMac_new_U0_ap_ready),
    .start_out(Conv1DMac_new_U0_start_out),
    .start_write(Conv1DMac_new_U0_start_write),
    .in_V_V_dout(cnv_83_V_V_dout),
    .in_V_V_empty_n(cnv_83_V_V_empty_n),
    .in_V_V_read(Conv1DMac_new_U0_in_V_V_read),
    .out_V_V_din(Conv1DMac_new_U0_out_V_V_din),
    .out_V_V_full_n(cnv_84PRL_V_V_full_n),
    .out_V_V_write(Conv1DMac_new_U0_out_V_V_write)
);

Relu1D Relu1D_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Relu1D_U0_ap_start),
    .start_full_n(start_for_StreamingDataWidthCo_8_U0_full_n),
    .ap_done(Relu1D_U0_ap_done),
    .ap_continue(Relu1D_U0_ap_continue),
    .ap_idle(Relu1D_U0_ap_idle),
    .ap_ready(Relu1D_U0_ap_ready),
    .start_out(Relu1D_U0_start_out),
    .start_write(Relu1D_U0_start_write),
    .in_V_V_dout(cnv_84PRL_V_V_dout),
    .in_V_V_empty_n(cnv_84PRL_V_V_empty_n),
    .in_V_V_read(Relu1D_U0_in_V_V_read),
    .out_V_V_din(Relu1D_U0_out_V_V_din),
    .out_V_V_full_n(cnv_85PRL_V_V_full_n),
    .out_V_V_write(Relu1D_U0_out_V_V_write)
);

StreamingDataWidthCo_8 StreamingDataWidthCo_8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingDataWidthCo_8_U0_ap_start),
    .start_full_n(start_for_grouperPE_U0_full_n),
    .ap_done(StreamingDataWidthCo_8_U0_ap_done),
    .ap_continue(StreamingDataWidthCo_8_U0_ap_continue),
    .ap_idle(StreamingDataWidthCo_8_U0_ap_idle),
    .ap_ready(StreamingDataWidthCo_8_U0_ap_ready),
    .start_out(StreamingDataWidthCo_8_U0_start_out),
    .start_write(StreamingDataWidthCo_8_U0_start_write),
    .in_V_V_dout(cnv_85PRL_V_V_dout),
    .in_V_V_empty_n(cnv_85PRL_V_V_empty_n),
    .in_V_V_read(StreamingDataWidthCo_8_U0_in_V_V_read),
    .out_V_V_din(StreamingDataWidthCo_8_U0_out_V_V_din),
    .out_V_V_full_n(cnv_86_V_V_full_n),
    .out_V_V_write(StreamingDataWidthCo_8_U0_out_V_V_write)
);

grouperPE grouperPE_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grouperPE_U0_ap_start),
    .start_full_n(start_for_ResizeStream_U0_full_n),
    .ap_done(grouperPE_U0_ap_done),
    .ap_continue(grouperPE_U0_ap_continue),
    .ap_idle(grouperPE_U0_ap_idle),
    .ap_ready(grouperPE_U0_ap_ready),
    .start_out(grouperPE_U0_start_out),
    .start_write(grouperPE_U0_start_write),
    .inStream_V_V_dout(in_2_V_V_dout),
    .inStream_V_V_empty_n(in_2_V_V_empty_n),
    .inStream_V_V_read(grouperPE_U0_inStream_V_V_read),
    .features_V_V_dout(cnv_86_V_V_dout),
    .features_V_V_empty_n(cnv_86_V_V_empty_n),
    .features_V_V_read(grouperPE_U0_features_V_V_read),
    .outStream_V_V_din(grouperPE_U0_outStream_V_V_din),
    .outStream_V_V_full_n(outStr_V_V_full_n),
    .outStream_V_V_write(grouperPE_U0_outStream_V_V_write)
);

ResizeStream ResizeStream_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(ResizeStream_U0_ap_start),
    .ap_done(ResizeStream_U0_ap_done),
    .ap_continue(ResizeStream_U0_ap_continue),
    .ap_idle(ResizeStream_U0_ap_idle),
    .ap_ready(ResizeStream_U0_ap_ready),
    .in_V_V_dout(outStr_V_V_dout),
    .in_V_V_empty_n(outStr_V_V_empty_n),
    .in_V_V_read(ResizeStream_U0_in_V_V_read),
    .out_V_V_TDATA(ResizeStream_U0_out_V_V_TDATA),
    .out_V_V_TVALID(ResizeStream_U0_out_V_V_TVALID),
    .out_V_V_TREADY(s3_out_V_V_TREADY)
);

fifo_w8_d2_A cnv_48_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ResizeStream_1_U0_out_V_V_din),
    .if_full_n(cnv_48_V_V_full_n),
    .if_write(ResizeStream_1_U0_out_V_V_write),
    .if_dout(cnv_48_V_V_dout),
    .if_empty_n(cnv_48_V_V_empty_n),
    .if_read(grouperPE_1_U0_features_V_V_read)
);

fifo_w8_d2_A inStr_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadPCL_U0_PCL_V_V_din),
    .if_full_n(inStr_V_V_full_n),
    .if_write(loadPCL_U0_PCL_V_V_write),
    .if_dout(inStr_V_V_dout),
    .if_empty_n(inStr_V_V_empty_n),
    .if_read(CloneStream_U0_IN_V_V_read)
);

fifo_w8_d2_A in_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CloneStream_U0_out1_V_V_din),
    .if_full_n(in_1_V_V_full_n),
    .if_write(CloneStream_U0_out1_V_V_write),
    .if_dout(in_1_V_V_dout),
    .if_empty_n(in_1_V_V_empty_n),
    .if_read(grouperPE_1_U0_inStream_V_V_read)
);

fifo_w8_d2_A in_2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CloneStream_U0_out2_V_V_din),
    .if_full_n(in_2_V_V_full_n),
    .if_write(CloneStream_U0_out2_V_V_write),
    .if_dout(in_2_V_V_dout),
    .if_empty_n(in_2_V_V_empty_n),
    .if_read(grouperPE_U0_inStream_V_V_read)
);

fifo_w8_d2_A cnv_49_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grouperPE_1_U0_outStream_V_V_din),
    .if_full_n(cnv_49_V_V_full_n),
    .if_write(grouperPE_1_U0_outStream_V_V_write),
    .if_dout(cnv_49_V_V_dout),
    .if_empty_n(cnv_49_V_V_empty_n),
    .if_read(Conv1DBuffer_new399_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_50_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DBuffer_new399_U0_out_V_V_din),
    .if_full_n(cnv_50_V_V_full_n),
    .if_write(Conv1DBuffer_new399_U0_out_V_V_write),
    .if_dout(cnv_50_V_V_dout),
    .if_empty_n(cnv_50_V_V_empty_n),
    .if_read(Conv1DMac_new400_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_51PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DMac_new400_U0_out_V_V_din),
    .if_full_n(cnv_51PRL_V_V_full_n),
    .if_write(Conv1DMac_new400_U0_out_V_V_write),
    .if_dout(cnv_51PRL_V_V_dout),
    .if_empty_n(cnv_51PRL_V_V_empty_n),
    .if_read(Relu1D401_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_52PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Relu1D401_U0_out_V_V_din),
    .if_full_n(cnv_52PRL_V_V_full_n),
    .if_write(Relu1D401_U0_out_V_V_write),
    .if_dout(cnv_52PRL_V_V_dout),
    .if_empty_n(cnv_52PRL_V_V_empty_n),
    .if_read(StreamingDataWidthCo_3_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_53_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingDataWidthCo_3_U0_out_V_V_din),
    .if_full_n(cnv_53_V_V_full_n),
    .if_write(StreamingDataWidthCo_3_U0_out_V_V_write),
    .if_dout(cnv_53_V_V_dout),
    .if_empty_n(cnv_53_V_V_empty_n),
    .if_read(Conv1DBuffer_new403_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_54_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DBuffer_new403_U0_out_V_V_din),
    .if_full_n(cnv_54_V_V_full_n),
    .if_write(Conv1DBuffer_new403_U0_out_V_V_write),
    .if_dout(cnv_54_V_V_dout),
    .if_empty_n(cnv_54_V_V_empty_n),
    .if_read(Conv1DMac_new404_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_55PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DMac_new404_U0_out_V_V_din),
    .if_full_n(cnv_55PRL_V_V_full_n),
    .if_write(Conv1DMac_new404_U0_out_V_V_write),
    .if_dout(cnv_55PRL_V_V_dout),
    .if_empty_n(cnv_55PRL_V_V_empty_n),
    .if_read(Relu1D405_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_56PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Relu1D405_U0_out_V_V_din),
    .if_full_n(cnv_56PRL_V_V_full_n),
    .if_write(Relu1D405_U0_out_V_V_write),
    .if_dout(cnv_56PRL_V_V_dout),
    .if_empty_n(cnv_56PRL_V_V_empty_n),
    .if_read(StreamingDataWidthCo_2_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_57_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingDataWidthCo_2_U0_out_V_V_din),
    .if_full_n(cnv_57_V_V_full_n),
    .if_write(StreamingDataWidthCo_2_U0_out_V_V_write),
    .if_dout(cnv_57_V_V_dout),
    .if_empty_n(cnv_57_V_V_empty_n),
    .if_read(Conv1DBuffer_new407_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_58_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DBuffer_new407_U0_out_V_V_din),
    .if_full_n(cnv_58_V_V_full_n),
    .if_write(Conv1DBuffer_new407_U0_out_V_V_write),
    .if_dout(cnv_58_V_V_dout),
    .if_empty_n(cnv_58_V_V_empty_n),
    .if_read(Conv1DMac_new408_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_59PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DMac_new408_U0_out_V_V_din),
    .if_full_n(cnv_59PRL_V_V_full_n),
    .if_write(Conv1DMac_new408_U0_out_V_V_write),
    .if_dout(cnv_59PRL_V_V_dout),
    .if_empty_n(cnv_59PRL_V_V_empty_n),
    .if_read(Relu1D409_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_60PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Relu1D409_U0_out_V_V_din),
    .if_full_n(cnv_60PRL_V_V_full_n),
    .if_write(Relu1D409_U0_out_V_V_write),
    .if_dout(cnv_60PRL_V_V_dout),
    .if_empty_n(cnv_60PRL_V_V_empty_n),
    .if_read(StreamingDataWidthCo_1_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_61_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingDataWidthCo_1_U0_out_V_V_din),
    .if_full_n(cnv_61_V_V_full_n),
    .if_write(StreamingDataWidthCo_1_U0_out_V_V_write),
    .if_dout(cnv_61_V_V_dout),
    .if_empty_n(cnv_61_V_V_empty_n),
    .if_read(Conv1DBuffer_new411_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_62_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DBuffer_new411_U0_out_V_V_din),
    .if_full_n(cnv_62_V_V_full_n),
    .if_write(Conv1DBuffer_new411_U0_out_V_V_write),
    .if_dout(cnv_62_V_V_dout),
    .if_empty_n(cnv_62_V_V_empty_n),
    .if_read(Conv1DMac_new412_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_63PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DMac_new412_U0_out_V_V_din),
    .if_full_n(cnv_63PRL_V_V_full_n),
    .if_write(Conv1DMac_new412_U0_out_V_V_write),
    .if_dout(cnv_63PRL_V_V_dout),
    .if_empty_n(cnv_63PRL_V_V_empty_n),
    .if_read(Relu1D413_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_64PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Relu1D413_U0_out_V_V_din),
    .if_full_n(cnv_64PRL_V_V_full_n),
    .if_write(Relu1D413_U0_out_V_V_write),
    .if_dout(cnv_64PRL_V_V_dout),
    .if_empty_n(cnv_64PRL_V_V_empty_n),
    .if_read(StreamingDataWidthCo_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_65_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingDataWidthCo_U0_out_V_V_din),
    .if_full_n(cnv_65_V_V_full_n),
    .if_write(StreamingDataWidthCo_U0_out_V_V_write),
    .if_dout(cnv_65_V_V_dout),
    .if_empty_n(cnv_65_V_V_empty_n),
    .if_read(Conv1DBuffer_new_1_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_66_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DBuffer_new_1_U0_out_V_V_din),
    .if_full_n(cnv_66_V_V_full_n),
    .if_write(Conv1DBuffer_new_1_U0_out_V_V_write),
    .if_dout(cnv_66_V_V_dout),
    .if_empty_n(cnv_66_V_V_empty_n),
    .if_read(Conv1DMac_new_1_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_67PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DMac_new_1_U0_out_V_V_din),
    .if_full_n(cnv_67PRL_V_V_full_n),
    .if_write(Conv1DMac_new_1_U0_out_V_V_write),
    .if_dout(cnv_67PRL_V_V_dout),
    .if_empty_n(cnv_67PRL_V_V_empty_n),
    .if_read(Relu1D_1_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_68PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Relu1D_1_U0_out_V_V_din),
    .if_full_n(cnv_68PRL_V_V_full_n),
    .if_write(Relu1D_1_U0_out_V_V_write),
    .if_dout(cnv_68PRL_V_V_dout),
    .if_empty_n(cnv_68PRL_V_V_empty_n),
    .if_read(StreamingDataWidthCo_4_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_69_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingDataWidthCo_4_U0_out_V_V_din),
    .if_full_n(cnv_69_V_V_full_n),
    .if_write(StreamingDataWidthCo_4_U0_out_V_V_write),
    .if_dout(cnv_69_V_V_dout),
    .if_empty_n(cnv_69_V_V_empty_n),
    .if_read(StreamingMaxPool_Pre_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_70_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingMaxPool_Pre_U0_out_V_V_din),
    .if_full_n(cnv_70_V_V_full_n),
    .if_write(StreamingMaxPool_Pre_U0_out_V_V_write),
    .if_dout(cnv_70_V_V_dout),
    .if_empty_n(cnv_70_V_V_empty_n),
    .if_read(Conv1DBuffer_new415_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_71_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DBuffer_new415_U0_out_V_V_din),
    .if_full_n(cnv_71_V_V_full_n),
    .if_write(Conv1DBuffer_new415_U0_out_V_V_write),
    .if_dout(cnv_71_V_V_dout),
    .if_empty_n(cnv_71_V_V_empty_n),
    .if_read(Conv1DMac_new416_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_72PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DMac_new416_U0_out_V_V_din),
    .if_full_n(cnv_72PRL_V_V_full_n),
    .if_write(Conv1DMac_new416_U0_out_V_V_write),
    .if_dout(cnv_72PRL_V_V_dout),
    .if_empty_n(cnv_72PRL_V_V_empty_n),
    .if_read(Relu1D417_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_73PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Relu1D417_U0_out_V_V_din),
    .if_full_n(cnv_73PRL_V_V_full_n),
    .if_write(Relu1D417_U0_out_V_V_write),
    .if_dout(cnv_73PRL_V_V_dout),
    .if_empty_n(cnv_73PRL_V_V_empty_n),
    .if_read(StreamingDataWidthCo_7_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_74_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingDataWidthCo_7_U0_out_V_V_din),
    .if_full_n(cnv_74_V_V_full_n),
    .if_write(StreamingDataWidthCo_7_U0_out_V_V_write),
    .if_dout(cnv_74_V_V_dout),
    .if_empty_n(cnv_74_V_V_empty_n),
    .if_read(Conv1DBuffer_new419_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_75_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DBuffer_new419_U0_out_V_V_din),
    .if_full_n(cnv_75_V_V_full_n),
    .if_write(Conv1DBuffer_new419_U0_out_V_V_write),
    .if_dout(cnv_75_V_V_dout),
    .if_empty_n(cnv_75_V_V_empty_n),
    .if_read(Conv1DMac_new420_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_76PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DMac_new420_U0_out_V_V_din),
    .if_full_n(cnv_76PRL_V_V_full_n),
    .if_write(Conv1DMac_new420_U0_out_V_V_write),
    .if_dout(cnv_76PRL_V_V_dout),
    .if_empty_n(cnv_76PRL_V_V_empty_n),
    .if_read(Relu1D421_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_77PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Relu1D421_U0_out_V_V_din),
    .if_full_n(cnv_77PRL_V_V_full_n),
    .if_write(Relu1D421_U0_out_V_V_write),
    .if_dout(cnv_77PRL_V_V_dout),
    .if_empty_n(cnv_77PRL_V_V_empty_n),
    .if_read(StreamingDataWidthCo_6_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_78_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingDataWidthCo_6_U0_out_V_V_din),
    .if_full_n(cnv_78_V_V_full_n),
    .if_write(StreamingDataWidthCo_6_U0_out_V_V_write),
    .if_dout(cnv_78_V_V_dout),
    .if_empty_n(cnv_78_V_V_empty_n),
    .if_read(Conv1DBuffer_new423_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_79_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DBuffer_new423_U0_out_V_V_din),
    .if_full_n(cnv_79_V_V_full_n),
    .if_write(Conv1DBuffer_new423_U0_out_V_V_write),
    .if_dout(cnv_79_V_V_dout),
    .if_empty_n(cnv_79_V_V_empty_n),
    .if_read(Conv1DMac_new424_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_80PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DMac_new424_U0_out_V_V_din),
    .if_full_n(cnv_80PRL_V_V_full_n),
    .if_write(Conv1DMac_new424_U0_out_V_V_write),
    .if_dout(cnv_80PRL_V_V_dout),
    .if_empty_n(cnv_80PRL_V_V_empty_n),
    .if_read(Relu1D425_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_81PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Relu1D425_U0_out_V_V_din),
    .if_full_n(cnv_81PRL_V_V_full_n),
    .if_write(Relu1D425_U0_out_V_V_write),
    .if_dout(cnv_81PRL_V_V_dout),
    .if_empty_n(cnv_81PRL_V_V_empty_n),
    .if_read(StreamingDataWidthCo_5_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_82_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingDataWidthCo_5_U0_out_V_V_din),
    .if_full_n(cnv_82_V_V_full_n),
    .if_write(StreamingDataWidthCo_5_U0_out_V_V_write),
    .if_dout(cnv_82_V_V_dout),
    .if_empty_n(cnv_82_V_V_empty_n),
    .if_read(Conv1DBuffer_new_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_83_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DBuffer_new_U0_out_V_V_din),
    .if_full_n(cnv_83_V_V_full_n),
    .if_write(Conv1DBuffer_new_U0_out_V_V_write),
    .if_dout(cnv_83_V_V_dout),
    .if_empty_n(cnv_83_V_V_empty_n),
    .if_read(Conv1DMac_new_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_84PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DMac_new_U0_out_V_V_din),
    .if_full_n(cnv_84PRL_V_V_full_n),
    .if_write(Conv1DMac_new_U0_out_V_V_write),
    .if_dout(cnv_84PRL_V_V_dout),
    .if_empty_n(cnv_84PRL_V_V_empty_n),
    .if_read(Relu1D_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_85PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Relu1D_U0_out_V_V_din),
    .if_full_n(cnv_85PRL_V_V_full_n),
    .if_write(Relu1D_U0_out_V_V_write),
    .if_dout(cnv_85PRL_V_V_dout),
    .if_empty_n(cnv_85PRL_V_V_empty_n),
    .if_read(StreamingDataWidthCo_8_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_86_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingDataWidthCo_8_U0_out_V_V_din),
    .if_full_n(cnv_86_V_V_full_n),
    .if_write(StreamingDataWidthCo_8_U0_out_V_V_write),
    .if_dout(cnv_86_V_V_dout),
    .if_empty_n(cnv_86_V_V_empty_n),
    .if_read(grouperPE_U0_features_V_V_read)
);

fifo_w8_d2_A outStr_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grouperPE_U0_outStream_V_V_din),
    .if_full_n(outStr_V_V_full_n),
    .if_write(grouperPE_U0_outStream_V_V_write),
    .if_dout(outStr_V_V_dout),
    .if_empty_n(outStr_V_V_empty_n),
    .if_read(ResizeStream_U0_in_V_V_read)
);

start_for_grouperbun start_for_grouperbun_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_grouperPE_1_U0_din),
    .if_full_n(start_for_grouperPE_1_U0_full_n),
    .if_write(ResizeStream_1_U0_start_write),
    .if_dout(start_for_grouperPE_1_U0_dout),
    .if_empty_n(start_for_grouperPE_1_U0_empty_n),
    .if_read(grouperPE_1_U0_ap_ready)
);

start_for_Conv1DBbvn start_for_Conv1DBbvn_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DBuffer_new399_U0_din),
    .if_full_n(start_for_Conv1DBuffer_new399_U0_full_n),
    .if_write(grouperPE_1_U0_start_write),
    .if_dout(start_for_Conv1DBuffer_new399_U0_dout),
    .if_empty_n(start_for_Conv1DBuffer_new399_U0_empty_n),
    .if_read(Conv1DBuffer_new399_U0_ap_ready)
);

start_for_Conv1DMbwn start_for_Conv1DMbwn_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DMac_new400_U0_din),
    .if_full_n(start_for_Conv1DMac_new400_U0_full_n),
    .if_write(Conv1DBuffer_new399_U0_start_write),
    .if_dout(start_for_Conv1DMac_new400_U0_dout),
    .if_empty_n(start_for_Conv1DMac_new400_U0_empty_n),
    .if_read(Conv1DMac_new400_U0_ap_ready)
);

start_for_Relu1D4bxn start_for_Relu1D4bxn_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Relu1D401_U0_din),
    .if_full_n(start_for_Relu1D401_U0_full_n),
    .if_write(Conv1DMac_new400_U0_start_write),
    .if_dout(start_for_Relu1D401_U0_dout),
    .if_empty_n(start_for_Relu1D401_U0_empty_n),
    .if_read(Relu1D401_U0_ap_ready)
);

start_for_Streamibyn start_for_Streamibyn_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingDataWidthCo_3_U0_din),
    .if_full_n(start_for_StreamingDataWidthCo_3_U0_full_n),
    .if_write(Relu1D401_U0_start_write),
    .if_dout(start_for_StreamingDataWidthCo_3_U0_dout),
    .if_empty_n(start_for_StreamingDataWidthCo_3_U0_empty_n),
    .if_read(StreamingDataWidthCo_3_U0_ap_ready)
);

start_for_Conv1DBbzo start_for_Conv1DBbzo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DBuffer_new403_U0_din),
    .if_full_n(start_for_Conv1DBuffer_new403_U0_full_n),
    .if_write(StreamingDataWidthCo_3_U0_start_write),
    .if_dout(start_for_Conv1DBuffer_new403_U0_dout),
    .if_empty_n(start_for_Conv1DBuffer_new403_U0_empty_n),
    .if_read(Conv1DBuffer_new403_U0_ap_ready)
);

start_for_Conv1DMbAo start_for_Conv1DMbAo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DMac_new404_U0_din),
    .if_full_n(start_for_Conv1DMac_new404_U0_full_n),
    .if_write(Conv1DBuffer_new403_U0_start_write),
    .if_dout(start_for_Conv1DMac_new404_U0_dout),
    .if_empty_n(start_for_Conv1DMac_new404_U0_empty_n),
    .if_read(Conv1DMac_new404_U0_ap_ready)
);

start_for_Relu1D4bBo start_for_Relu1D4bBo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Relu1D405_U0_din),
    .if_full_n(start_for_Relu1D405_U0_full_n),
    .if_write(Conv1DMac_new404_U0_start_write),
    .if_dout(start_for_Relu1D405_U0_dout),
    .if_empty_n(start_for_Relu1D405_U0_empty_n),
    .if_read(Relu1D405_U0_ap_ready)
);

start_for_StreamibCo start_for_StreamibCo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingDataWidthCo_2_U0_din),
    .if_full_n(start_for_StreamingDataWidthCo_2_U0_full_n),
    .if_write(Relu1D405_U0_start_write),
    .if_dout(start_for_StreamingDataWidthCo_2_U0_dout),
    .if_empty_n(start_for_StreamingDataWidthCo_2_U0_empty_n),
    .if_read(StreamingDataWidthCo_2_U0_ap_ready)
);

start_for_Conv1DBbDo start_for_Conv1DBbDo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DBuffer_new407_U0_din),
    .if_full_n(start_for_Conv1DBuffer_new407_U0_full_n),
    .if_write(StreamingDataWidthCo_2_U0_start_write),
    .if_dout(start_for_Conv1DBuffer_new407_U0_dout),
    .if_empty_n(start_for_Conv1DBuffer_new407_U0_empty_n),
    .if_read(Conv1DBuffer_new407_U0_ap_ready)
);

start_for_Conv1DMbEo start_for_Conv1DMbEo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DMac_new408_U0_din),
    .if_full_n(start_for_Conv1DMac_new408_U0_full_n),
    .if_write(Conv1DBuffer_new407_U0_start_write),
    .if_dout(start_for_Conv1DMac_new408_U0_dout),
    .if_empty_n(start_for_Conv1DMac_new408_U0_empty_n),
    .if_read(Conv1DMac_new408_U0_ap_ready)
);

start_for_Relu1D4bFp start_for_Relu1D4bFp_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Relu1D409_U0_din),
    .if_full_n(start_for_Relu1D409_U0_full_n),
    .if_write(Conv1DMac_new408_U0_start_write),
    .if_dout(start_for_Relu1D409_U0_dout),
    .if_empty_n(start_for_Relu1D409_U0_empty_n),
    .if_read(Relu1D409_U0_ap_ready)
);

start_for_StreamibGp start_for_StreamibGp_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingDataWidthCo_1_U0_din),
    .if_full_n(start_for_StreamingDataWidthCo_1_U0_full_n),
    .if_write(Relu1D409_U0_start_write),
    .if_dout(start_for_StreamingDataWidthCo_1_U0_dout),
    .if_empty_n(start_for_StreamingDataWidthCo_1_U0_empty_n),
    .if_read(StreamingDataWidthCo_1_U0_ap_ready)
);

start_for_Conv1DBbHp start_for_Conv1DBbHp_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DBuffer_new411_U0_din),
    .if_full_n(start_for_Conv1DBuffer_new411_U0_full_n),
    .if_write(StreamingDataWidthCo_1_U0_start_write),
    .if_dout(start_for_Conv1DBuffer_new411_U0_dout),
    .if_empty_n(start_for_Conv1DBuffer_new411_U0_empty_n),
    .if_read(Conv1DBuffer_new411_U0_ap_ready)
);

start_for_Conv1DMbIp start_for_Conv1DMbIp_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DMac_new412_U0_din),
    .if_full_n(start_for_Conv1DMac_new412_U0_full_n),
    .if_write(Conv1DBuffer_new411_U0_start_write),
    .if_dout(start_for_Conv1DMac_new412_U0_dout),
    .if_empty_n(start_for_Conv1DMac_new412_U0_empty_n),
    .if_read(Conv1DMac_new412_U0_ap_ready)
);

start_for_Relu1D4bJp start_for_Relu1D4bJp_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Relu1D413_U0_din),
    .if_full_n(start_for_Relu1D413_U0_full_n),
    .if_write(Conv1DMac_new412_U0_start_write),
    .if_dout(start_for_Relu1D413_U0_dout),
    .if_empty_n(start_for_Relu1D413_U0_empty_n),
    .if_read(Relu1D413_U0_ap_ready)
);

start_for_StreamibKp start_for_StreamibKp_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingDataWidthCo_U0_din),
    .if_full_n(start_for_StreamingDataWidthCo_U0_full_n),
    .if_write(Relu1D413_U0_start_write),
    .if_dout(start_for_StreamingDataWidthCo_U0_dout),
    .if_empty_n(start_for_StreamingDataWidthCo_U0_empty_n),
    .if_read(StreamingDataWidthCo_U0_ap_ready)
);

start_for_Conv1DBbLp start_for_Conv1DBbLp_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DBuffer_new_1_U0_din),
    .if_full_n(start_for_Conv1DBuffer_new_1_U0_full_n),
    .if_write(StreamingDataWidthCo_U0_start_write),
    .if_dout(start_for_Conv1DBuffer_new_1_U0_dout),
    .if_empty_n(start_for_Conv1DBuffer_new_1_U0_empty_n),
    .if_read(Conv1DBuffer_new_1_U0_ap_ready)
);

start_for_Conv1DMbMq start_for_Conv1DMbMq_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DMac_new_1_U0_din),
    .if_full_n(start_for_Conv1DMac_new_1_U0_full_n),
    .if_write(Conv1DBuffer_new_1_U0_start_write),
    .if_dout(start_for_Conv1DMac_new_1_U0_dout),
    .if_empty_n(start_for_Conv1DMac_new_1_U0_empty_n),
    .if_read(Conv1DMac_new_1_U0_ap_ready)
);

start_for_Relu1D_bNq start_for_Relu1D_bNq_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Relu1D_1_U0_din),
    .if_full_n(start_for_Relu1D_1_U0_full_n),
    .if_write(Conv1DMac_new_1_U0_start_write),
    .if_dout(start_for_Relu1D_1_U0_dout),
    .if_empty_n(start_for_Relu1D_1_U0_empty_n),
    .if_read(Relu1D_1_U0_ap_ready)
);

start_for_StreamibOq start_for_StreamibOq_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingDataWidthCo_4_U0_din),
    .if_full_n(start_for_StreamingDataWidthCo_4_U0_full_n),
    .if_write(Relu1D_1_U0_start_write),
    .if_dout(start_for_StreamingDataWidthCo_4_U0_dout),
    .if_empty_n(start_for_StreamingDataWidthCo_4_U0_empty_n),
    .if_read(StreamingDataWidthCo_4_U0_ap_ready)
);

start_for_StreamibPq start_for_StreamibPq_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingMaxPool_Pre_U0_din),
    .if_full_n(start_for_StreamingMaxPool_Pre_U0_full_n),
    .if_write(StreamingDataWidthCo_4_U0_start_write),
    .if_dout(start_for_StreamingMaxPool_Pre_U0_dout),
    .if_empty_n(start_for_StreamingMaxPool_Pre_U0_empty_n),
    .if_read(StreamingMaxPool_Pre_U0_ap_ready)
);

start_for_Conv1DBbQq start_for_Conv1DBbQq_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DBuffer_new415_U0_din),
    .if_full_n(start_for_Conv1DBuffer_new415_U0_full_n),
    .if_write(StreamingMaxPool_Pre_U0_start_write),
    .if_dout(start_for_Conv1DBuffer_new415_U0_dout),
    .if_empty_n(start_for_Conv1DBuffer_new415_U0_empty_n),
    .if_read(Conv1DBuffer_new415_U0_ap_ready)
);

start_for_Conv1DMbRq start_for_Conv1DMbRq_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DMac_new416_U0_din),
    .if_full_n(start_for_Conv1DMac_new416_U0_full_n),
    .if_write(Conv1DBuffer_new415_U0_start_write),
    .if_dout(start_for_Conv1DMac_new416_U0_dout),
    .if_empty_n(start_for_Conv1DMac_new416_U0_empty_n),
    .if_read(Conv1DMac_new416_U0_ap_ready)
);

start_for_Relu1D4bSr start_for_Relu1D4bSr_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Relu1D417_U0_din),
    .if_full_n(start_for_Relu1D417_U0_full_n),
    .if_write(Conv1DMac_new416_U0_start_write),
    .if_dout(start_for_Relu1D417_U0_dout),
    .if_empty_n(start_for_Relu1D417_U0_empty_n),
    .if_read(Relu1D417_U0_ap_ready)
);

start_for_StreamibTr start_for_StreamibTr_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingDataWidthCo_7_U0_din),
    .if_full_n(start_for_StreamingDataWidthCo_7_U0_full_n),
    .if_write(Relu1D417_U0_start_write),
    .if_dout(start_for_StreamingDataWidthCo_7_U0_dout),
    .if_empty_n(start_for_StreamingDataWidthCo_7_U0_empty_n),
    .if_read(StreamingDataWidthCo_7_U0_ap_ready)
);

start_for_Conv1DBbUr start_for_Conv1DBbUr_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DBuffer_new419_U0_din),
    .if_full_n(start_for_Conv1DBuffer_new419_U0_full_n),
    .if_write(StreamingDataWidthCo_7_U0_start_write),
    .if_dout(start_for_Conv1DBuffer_new419_U0_dout),
    .if_empty_n(start_for_Conv1DBuffer_new419_U0_empty_n),
    .if_read(Conv1DBuffer_new419_U0_ap_ready)
);

start_for_Conv1DMbVr start_for_Conv1DMbVr_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DMac_new420_U0_din),
    .if_full_n(start_for_Conv1DMac_new420_U0_full_n),
    .if_write(Conv1DBuffer_new419_U0_start_write),
    .if_dout(start_for_Conv1DMac_new420_U0_dout),
    .if_empty_n(start_for_Conv1DMac_new420_U0_empty_n),
    .if_read(Conv1DMac_new420_U0_ap_ready)
);

start_for_Relu1D4bWr start_for_Relu1D4bWr_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Relu1D421_U0_din),
    .if_full_n(start_for_Relu1D421_U0_full_n),
    .if_write(Conv1DMac_new420_U0_start_write),
    .if_dout(start_for_Relu1D421_U0_dout),
    .if_empty_n(start_for_Relu1D421_U0_empty_n),
    .if_read(Relu1D421_U0_ap_ready)
);

start_for_StreamibXr start_for_StreamibXr_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingDataWidthCo_6_U0_din),
    .if_full_n(start_for_StreamingDataWidthCo_6_U0_full_n),
    .if_write(Relu1D421_U0_start_write),
    .if_dout(start_for_StreamingDataWidthCo_6_U0_dout),
    .if_empty_n(start_for_StreamingDataWidthCo_6_U0_empty_n),
    .if_read(StreamingDataWidthCo_6_U0_ap_ready)
);

start_for_Conv1DBbYs start_for_Conv1DBbYs_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DBuffer_new423_U0_din),
    .if_full_n(start_for_Conv1DBuffer_new423_U0_full_n),
    .if_write(StreamingDataWidthCo_6_U0_start_write),
    .if_dout(start_for_Conv1DBuffer_new423_U0_dout),
    .if_empty_n(start_for_Conv1DBuffer_new423_U0_empty_n),
    .if_read(Conv1DBuffer_new423_U0_ap_ready)
);

start_for_Conv1DMbZs start_for_Conv1DMbZs_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DMac_new424_U0_din),
    .if_full_n(start_for_Conv1DMac_new424_U0_full_n),
    .if_write(Conv1DBuffer_new423_U0_start_write),
    .if_dout(start_for_Conv1DMac_new424_U0_dout),
    .if_empty_n(start_for_Conv1DMac_new424_U0_empty_n),
    .if_read(Conv1DMac_new424_U0_ap_ready)
);

start_for_Relu1D4b0s start_for_Relu1D4b0s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Relu1D425_U0_din),
    .if_full_n(start_for_Relu1D425_U0_full_n),
    .if_write(Conv1DMac_new424_U0_start_write),
    .if_dout(start_for_Relu1D425_U0_dout),
    .if_empty_n(start_for_Relu1D425_U0_empty_n),
    .if_read(Relu1D425_U0_ap_ready)
);

start_for_Streamib1s start_for_Streamib1s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingDataWidthCo_5_U0_din),
    .if_full_n(start_for_StreamingDataWidthCo_5_U0_full_n),
    .if_write(Relu1D425_U0_start_write),
    .if_dout(start_for_StreamingDataWidthCo_5_U0_dout),
    .if_empty_n(start_for_StreamingDataWidthCo_5_U0_empty_n),
    .if_read(StreamingDataWidthCo_5_U0_ap_ready)
);

start_for_Conv1DBb2s start_for_Conv1DBb2s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DBuffer_new_U0_din),
    .if_full_n(start_for_Conv1DBuffer_new_U0_full_n),
    .if_write(StreamingDataWidthCo_5_U0_start_write),
    .if_dout(start_for_Conv1DBuffer_new_U0_dout),
    .if_empty_n(start_for_Conv1DBuffer_new_U0_empty_n),
    .if_read(Conv1DBuffer_new_U0_ap_ready)
);

start_for_Conv1DMb3s start_for_Conv1DMb3s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DMac_new_U0_din),
    .if_full_n(start_for_Conv1DMac_new_U0_full_n),
    .if_write(Conv1DBuffer_new_U0_start_write),
    .if_dout(start_for_Conv1DMac_new_U0_dout),
    .if_empty_n(start_for_Conv1DMac_new_U0_empty_n),
    .if_read(Conv1DMac_new_U0_ap_ready)
);

start_for_Relu1D_U0 start_for_Relu1D_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Relu1D_U0_din),
    .if_full_n(start_for_Relu1D_U0_full_n),
    .if_write(Conv1DMac_new_U0_start_write),
    .if_dout(start_for_Relu1D_U0_dout),
    .if_empty_n(start_for_Relu1D_U0_empty_n),
    .if_read(Relu1D_U0_ap_ready)
);

start_for_Streamib4t start_for_Streamib4t_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingDataWidthCo_8_U0_din),
    .if_full_n(start_for_StreamingDataWidthCo_8_U0_full_n),
    .if_write(Relu1D_U0_start_write),
    .if_dout(start_for_StreamingDataWidthCo_8_U0_dout),
    .if_empty_n(start_for_StreamingDataWidthCo_8_U0_empty_n),
    .if_read(StreamingDataWidthCo_8_U0_ap_ready)
);

start_for_grouperb5t start_for_grouperb5t_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_grouperPE_U0_din),
    .if_full_n(start_for_grouperPE_U0_full_n),
    .if_write(StreamingDataWidthCo_8_U0_start_write),
    .if_dout(start_for_grouperPE_U0_dout),
    .if_empty_n(start_for_grouperPE_U0_empty_n),
    .if_read(grouperPE_U0_ap_ready)
);

start_for_ResizeSb6t start_for_ResizeSb6t_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_ResizeStream_U0_din),
    .if_full_n(start_for_ResizeStream_U0_full_n),
    .if_write(grouperPE_U0_start_write),
    .if_dout(start_for_ResizeStream_U0_dout),
    .if_empty_n(start_for_ResizeStream_U0_empty_n),
    .if_read(ResizeStream_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        CloneStream_U0_ap_start <= 1'b0;
    end else begin
        CloneStream_U0_ap_start <= 1'b1;
    end
end

assign CloneStream_U0_ap_continue = 1'b1;

assign CloneStream_U0_start_full_n = 1'b1;

assign CloneStream_U0_start_write = 1'b0;

assign Conv1DBuffer_new399_U0_ap_continue = 1'b1;

assign Conv1DBuffer_new399_U0_ap_start = start_for_Conv1DBuffer_new399_U0_empty_n;

assign Conv1DBuffer_new403_U0_ap_continue = 1'b1;

assign Conv1DBuffer_new403_U0_ap_start = start_for_Conv1DBuffer_new403_U0_empty_n;

assign Conv1DBuffer_new407_U0_ap_continue = 1'b1;

assign Conv1DBuffer_new407_U0_ap_start = start_for_Conv1DBuffer_new407_U0_empty_n;

assign Conv1DBuffer_new411_U0_ap_continue = 1'b1;

assign Conv1DBuffer_new411_U0_ap_start = start_for_Conv1DBuffer_new411_U0_empty_n;

assign Conv1DBuffer_new415_U0_ap_continue = 1'b1;

assign Conv1DBuffer_new415_U0_ap_start = start_for_Conv1DBuffer_new415_U0_empty_n;

assign Conv1DBuffer_new419_U0_ap_continue = 1'b1;

assign Conv1DBuffer_new419_U0_ap_start = start_for_Conv1DBuffer_new419_U0_empty_n;

assign Conv1DBuffer_new423_U0_ap_continue = 1'b1;

assign Conv1DBuffer_new423_U0_ap_start = start_for_Conv1DBuffer_new423_U0_empty_n;

assign Conv1DBuffer_new_1_U0_ap_continue = 1'b1;

assign Conv1DBuffer_new_1_U0_ap_start = start_for_Conv1DBuffer_new_1_U0_empty_n;

assign Conv1DBuffer_new_U0_ap_continue = 1'b1;

assign Conv1DBuffer_new_U0_ap_start = start_for_Conv1DBuffer_new_U0_empty_n;

assign Conv1DMac_new400_U0_ap_continue = 1'b1;

assign Conv1DMac_new400_U0_ap_start = start_for_Conv1DMac_new400_U0_empty_n;

assign Conv1DMac_new404_U0_ap_continue = 1'b1;

assign Conv1DMac_new404_U0_ap_start = start_for_Conv1DMac_new404_U0_empty_n;

assign Conv1DMac_new408_U0_ap_continue = 1'b1;

assign Conv1DMac_new408_U0_ap_start = start_for_Conv1DMac_new408_U0_empty_n;

assign Conv1DMac_new412_U0_ap_continue = 1'b1;

assign Conv1DMac_new412_U0_ap_start = start_for_Conv1DMac_new412_U0_empty_n;

assign Conv1DMac_new416_U0_ap_continue = 1'b1;

assign Conv1DMac_new416_U0_ap_start = start_for_Conv1DMac_new416_U0_empty_n;

assign Conv1DMac_new420_U0_ap_continue = 1'b1;

assign Conv1DMac_new420_U0_ap_start = start_for_Conv1DMac_new420_U0_empty_n;

assign Conv1DMac_new424_U0_ap_continue = 1'b1;

assign Conv1DMac_new424_U0_ap_start = start_for_Conv1DMac_new424_U0_empty_n;

assign Conv1DMac_new_1_U0_ap_continue = 1'b1;

assign Conv1DMac_new_1_U0_ap_start = start_for_Conv1DMac_new_1_U0_empty_n;

assign Conv1DMac_new_U0_ap_continue = 1'b1;

assign Conv1DMac_new_U0_ap_start = start_for_Conv1DMac_new_U0_empty_n;

assign Relu1D401_U0_ap_continue = 1'b1;

assign Relu1D401_U0_ap_start = start_for_Relu1D401_U0_empty_n;

assign Relu1D405_U0_ap_continue = 1'b1;

assign Relu1D405_U0_ap_start = start_for_Relu1D405_U0_empty_n;

assign Relu1D409_U0_ap_continue = 1'b1;

assign Relu1D409_U0_ap_start = start_for_Relu1D409_U0_empty_n;

assign Relu1D413_U0_ap_continue = 1'b1;

assign Relu1D413_U0_ap_start = start_for_Relu1D413_U0_empty_n;

assign Relu1D417_U0_ap_continue = 1'b1;

assign Relu1D417_U0_ap_start = start_for_Relu1D417_U0_empty_n;

assign Relu1D421_U0_ap_continue = 1'b1;

assign Relu1D421_U0_ap_start = start_for_Relu1D421_U0_empty_n;

assign Relu1D425_U0_ap_continue = 1'b1;

assign Relu1D425_U0_ap_start = start_for_Relu1D425_U0_empty_n;

assign Relu1D_1_U0_ap_continue = 1'b1;

assign Relu1D_1_U0_ap_start = start_for_Relu1D_1_U0_empty_n;

assign Relu1D_U0_ap_continue = 1'b1;

assign Relu1D_U0_ap_start = start_for_Relu1D_U0_empty_n;

assign ResizeStream_1_U0_ap_continue = 1'b1;

assign ResizeStream_1_U0_ap_start = ap_start;

assign ResizeStream_U0_ap_continue = 1'b1;

assign ResizeStream_U0_ap_start = start_for_ResizeStream_U0_empty_n;

assign ResizeStream_U0_start_full_n = 1'b1;

assign ResizeStream_U0_start_write = 1'b0;

assign StreamingDataWidthCo_1_U0_ap_continue = 1'b1;

assign StreamingDataWidthCo_1_U0_ap_start = start_for_StreamingDataWidthCo_1_U0_empty_n;

assign StreamingDataWidthCo_2_U0_ap_continue = 1'b1;

assign StreamingDataWidthCo_2_U0_ap_start = start_for_StreamingDataWidthCo_2_U0_empty_n;

assign StreamingDataWidthCo_3_U0_ap_continue = 1'b1;

assign StreamingDataWidthCo_3_U0_ap_start = start_for_StreamingDataWidthCo_3_U0_empty_n;

assign StreamingDataWidthCo_4_U0_ap_continue = 1'b1;

assign StreamingDataWidthCo_4_U0_ap_start = start_for_StreamingDataWidthCo_4_U0_empty_n;

assign StreamingDataWidthCo_5_U0_ap_continue = 1'b1;

assign StreamingDataWidthCo_5_U0_ap_start = start_for_StreamingDataWidthCo_5_U0_empty_n;

assign StreamingDataWidthCo_6_U0_ap_continue = 1'b1;

assign StreamingDataWidthCo_6_U0_ap_start = start_for_StreamingDataWidthCo_6_U0_empty_n;

assign StreamingDataWidthCo_7_U0_ap_continue = 1'b1;

assign StreamingDataWidthCo_7_U0_ap_start = start_for_StreamingDataWidthCo_7_U0_empty_n;

assign StreamingDataWidthCo_8_U0_ap_continue = 1'b1;

assign StreamingDataWidthCo_8_U0_ap_start = start_for_StreamingDataWidthCo_8_U0_empty_n;

assign StreamingDataWidthCo_U0_ap_continue = 1'b1;

assign StreamingDataWidthCo_U0_ap_start = start_for_StreamingDataWidthCo_U0_empty_n;

assign StreamingMaxPool_Pre_U0_ap_continue = 1'b1;

assign StreamingMaxPool_Pre_U0_ap_start = start_for_StreamingMaxPool_Pre_U0_empty_n;

assign ap_done = ResizeStream_U0_ap_done;

assign ap_idle = (loadPCL_U0_ap_idle & grouperPE_U0_ap_idle & grouperPE_1_U0_ap_idle & StreamingMaxPool_Pre_U0_ap_idle & StreamingDataWidthCo_U0_ap_idle & StreamingDataWidthCo_8_U0_ap_idle & StreamingDataWidthCo_7_U0_ap_idle & StreamingDataWidthCo_6_U0_ap_idle & StreamingDataWidthCo_5_U0_ap_idle & StreamingDataWidthCo_4_U0_ap_idle & StreamingDataWidthCo_3_U0_ap_idle & StreamingDataWidthCo_2_U0_ap_idle & StreamingDataWidthCo_1_U0_ap_idle & ResizeStream_U0_ap_idle & ResizeStream_1_U0_ap_idle & Relu1D_U0_ap_idle & Relu1D_1_U0_ap_idle & Relu1D425_U0_ap_idle & Relu1D421_U0_ap_idle & Relu1D417_U0_ap_idle & Relu1D413_U0_ap_idle & Relu1D409_U0_ap_idle & Relu1D405_U0_ap_idle & Relu1D401_U0_ap_idle & Conv1DMac_new_U0_ap_idle & Conv1DMac_new_1_U0_ap_idle & Conv1DMac_new424_U0_ap_idle & Conv1DMac_new420_U0_ap_idle & Conv1DMac_new416_U0_ap_idle & Conv1DMac_new412_U0_ap_idle & Conv1DMac_new408_U0_ap_idle & Conv1DMac_new404_U0_ap_idle & Conv1DMac_new400_U0_ap_idle & Conv1DBuffer_new_U0_ap_idle & Conv1DBuffer_new_1_U0_ap_idle & Conv1DBuffer_new423_U0_ap_idle & Conv1DBuffer_new419_U0_ap_idle & Conv1DBuffer_new415_U0_ap_idle & Conv1DBuffer_new411_U0_ap_idle & Conv1DBuffer_new407_U0_ap_idle & Conv1DBuffer_new403_U0_ap_idle & Conv1DBuffer_new399_U0_ap_idle & CloneStream_U0_ap_idle);

assign ap_ready = ResizeStream_1_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b1;

assign ap_sync_done = ResizeStream_U0_ap_done;

assign ap_sync_ready = ResizeStream_1_U0_ap_ready;

assign grouperPE_1_U0_ap_continue = 1'b1;

assign grouperPE_1_U0_ap_start = start_for_grouperPE_1_U0_empty_n;

assign grouperPE_U0_ap_continue = 1'b1;

assign grouperPE_U0_ap_start = start_for_grouperPE_U0_empty_n;

assign input1_V_V_TREADY = ResizeStream_1_U0_in_V_V_TREADY;

assign loadPCL_U0_ap_continue = 1'b1;

assign loadPCL_U0_ap_start = ap_start;

assign loadPCL_U0_start_full_n = 1'b1;

assign loadPCL_U0_start_write = 1'b0;

assign s3_out_V_V_TDATA = ResizeStream_U0_out_V_V_TDATA;

assign s3_out_V_V_TVALID = ResizeStream_U0_out_V_V_TVALID;

assign start_for_Conv1DBuffer_new399_U0_din = 1'b1;

assign start_for_Conv1DBuffer_new403_U0_din = 1'b1;

assign start_for_Conv1DBuffer_new407_U0_din = 1'b1;

assign start_for_Conv1DBuffer_new411_U0_din = 1'b1;

assign start_for_Conv1DBuffer_new415_U0_din = 1'b1;

assign start_for_Conv1DBuffer_new419_U0_din = 1'b1;

assign start_for_Conv1DBuffer_new423_U0_din = 1'b1;

assign start_for_Conv1DBuffer_new_1_U0_din = 1'b1;

assign start_for_Conv1DBuffer_new_U0_din = 1'b1;

assign start_for_Conv1DMac_new400_U0_din = 1'b1;

assign start_for_Conv1DMac_new404_U0_din = 1'b1;

assign start_for_Conv1DMac_new408_U0_din = 1'b1;

assign start_for_Conv1DMac_new412_U0_din = 1'b1;

assign start_for_Conv1DMac_new416_U0_din = 1'b1;

assign start_for_Conv1DMac_new420_U0_din = 1'b1;

assign start_for_Conv1DMac_new424_U0_din = 1'b1;

assign start_for_Conv1DMac_new_1_U0_din = 1'b1;

assign start_for_Conv1DMac_new_U0_din = 1'b1;

assign start_for_Relu1D401_U0_din = 1'b1;

assign start_for_Relu1D405_U0_din = 1'b1;

assign start_for_Relu1D409_U0_din = 1'b1;

assign start_for_Relu1D413_U0_din = 1'b1;

assign start_for_Relu1D417_U0_din = 1'b1;

assign start_for_Relu1D421_U0_din = 1'b1;

assign start_for_Relu1D425_U0_din = 1'b1;

assign start_for_Relu1D_1_U0_din = 1'b1;

assign start_for_Relu1D_U0_din = 1'b1;

assign start_for_ResizeStream_U0_din = 1'b1;

assign start_for_StreamingDataWidthCo_1_U0_din = 1'b1;

assign start_for_StreamingDataWidthCo_2_U0_din = 1'b1;

assign start_for_StreamingDataWidthCo_3_U0_din = 1'b1;

assign start_for_StreamingDataWidthCo_4_U0_din = 1'b1;

assign start_for_StreamingDataWidthCo_5_U0_din = 1'b1;

assign start_for_StreamingDataWidthCo_6_U0_din = 1'b1;

assign start_for_StreamingDataWidthCo_7_U0_din = 1'b1;

assign start_for_StreamingDataWidthCo_8_U0_din = 1'b1;

assign start_for_StreamingDataWidthCo_U0_din = 1'b1;

assign start_for_StreamingMaxPool_Pre_U0_din = 1'b1;

assign start_for_grouperPE_1_U0_din = 1'b1;

assign start_for_grouperPE_U0_din = 1'b1;

endmodule //computeS3
