{
    "id": "1802370758",
    "title": "Verifying parametrised hardware designs via counter automata",
    "venue": "haifa verification conference",
    "year": 2007,
    "authors": [
        {
            "name": "Ales Smrcka",
            "id": "2137956279",
            "org": "FIT, Brno University of Technology, Brno, Czech Republic#TAB#"
        },
        {
            "name": "Tomas Vojnar",
            "id": "100721418",
            "org": "FIT, Brno University of Technology, Brno, Czech Republic#TAB#"
        }
    ],
    "fields_of_study": [
        "Theoretical computer science",
        "Hardware description language",
        "Formal methods",
        "Intelligent verification",
        "Register-transfer level",
        "Computer architecture",
        "Computer science",
        "Computer hardware",
        "Formal verification",
        "VHDL",
        "High-level verification"
    ],
    "references": [
        "1506323687",
        "1532358383",
        "1553663883",
        "1553913027",
        "1596552075",
        "1814719004",
        "1974583144",
        "1997268799",
        "2112350720",
        "2136877520",
        "2143923161"
    ]
}