###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Sep 23 06:01:10 2023
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: scan_clk
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 14
Nr. of Sinks                   : 333
Nr. of Buffer                  : 28
Nr. of Level (including gates) : 13
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): F1_fifo/wptr_full/g_wptr_reg[0]/CK 1702.2(ps)
Min trig. edge delay at sink(R): U0_UART/U0_UART_TX/S1/count_reg[1]/CK 1429.9(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1429.9~1702.2(ps)      0~100000(ps)        
Fall Phase Delay               : 1487.6~1842.9(ps)      0~100000(ps)        
Trig. Edge Skew                : 272.3(ps)              300(ps)             
Rise Skew                      : 272.3(ps)              
Fall Skew                      : 355.3(ps)              
Max. Rise Buffer Tran          : 737.7(ps)              400(ps)             
Max. Fall Buffer Tran          : 633.9(ps)              400(ps)             
Max. Rise Sink Tran            : 401.6(ps)              400(ps)             
Max. Fall Sink Tran            : 377.5(ps)              400(ps)             
Min. Rise Buffer Tran          : 21.6(ps)               0(ps)               
Min. Fall Buffer Tran          : 17.7(ps)               0(ps)               
Min. Rise Sink Tran            : 89.5(ps)               0(ps)               
Min. Fall Sink Tran            : 56.3(ps)               0(ps)               

view setup1_analysis_view : skew = 272.3ps (required = 300ps)
view setup2_analysis_view : skew = 272.3ps (required = 300ps)
view setup3_analysis_view : skew = 272.3ps (required = 300ps)
view hold1_analysis_view : skew = 197.3ps (required = 300ps)
view hold2_analysis_view : skew = 197.3ps (required = 300ps)
view hold3_analysis_view : skew = 197.3ps (required = 300ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
UART_CLK_M__L1_I0/A              [439.1 249.2](ps)      400(ps)             
UART_CLK_M__L1_I1/A              [439.1 249.2](ps)      400(ps)             
scan_clk__L5_I0/A                [737.7 633.9](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[2][6]/CK [401.5 377.5](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[3][6]/CK [401.5 377.5](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[5][6]/CK [401.5 377.4](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[6][6]/CK [401.5 377.4](ps)      400(ps)             
F1_fifo/u_r2w_sync/sync_reg_reg[2][1]/CK[401.6 377.5](ps)      400(ps)             
F1_fifo/u_r2w_sync/sync_reg_reg[0][1]/CK[401.6 377.5](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[1][5]/CK [401.6 377.5](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[1][6]/CK [401.5 377.5](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[7][5]/CK [401.5 377.4](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[5][5]/CK [401.5 377.4](ps)      400(ps)             
F1_fifo/u_r2w_sync/sync_reg_reg[2][0]/CK[401.6 377.5](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[3][5]/CK [401.6 377.5](ps)      400(ps)             
F1_fifo/u_r2w_sync/sync_reg_reg[0][0]/CK[401.6 377.5](ps)      400(ps)             
F1_fifo/wptr_full/g_wptr_reg[3]/CK[401.6 377.5](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[6][5]/CK [401.5 377.4](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[7][6]/CK [401.5 377.4](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[2][5]/CK [401.6 377.5](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[0][6]/CK [401.6 377.5](ps)      400(ps)             
F1_fifo/u_r2w_sync/sync_reg_reg[1][0]/CK[401.6 377.5](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[3][7]/CK [401.5 377.4](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[2][7]/CK [401.6 377.5](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[4][5]/CK [401.5 377.4](ps)      400(ps)             
RST_SYNC_1/sync_reg_reg[1]/CK    [401.5 377.5](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[6][7]/CK [401.5 377.4](ps)      400(ps)             
F1_fifo/wptr_full/g_wptr_reg[0]/CK[401.6 377.5](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[1][4]/CK [400.8 376.9](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[0][5]/CK [400.8 376.9](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[4][6]/CK [401.4 377.4](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[7][7]/CK [401.5 377.4](ps)      400(ps)             
F1_fifo/u_r2w_sync/sync_reg_reg[1][1]/CK[401.6 377.5](ps)      400(ps)             
F1_fifo/wptr_full/g_wptr_reg[2]/CK[401.6 377.5](ps)      400(ps)             
F1_fifo/wptr_full/g_wptr_reg[1]/CK[401.6 377.5](ps)      400(ps)             
RST_SYNC_1/sync_reg_reg[0]/CK    [401.6 377.5](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[5][7]/CK [401.5 377.4](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[3][4]/CK [401.6 377.5](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[7][4]/CK [401.5 377.4](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[5][4]/CK [401.4 377.4](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[2][4]/CK [401.6 377.5](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[1][7]/CK [401.3 377.3](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[0][7]/CK [401.3 377.3](ps)      400(ps)             
F1_fifo/u_r2w_sync/sync_reg_reg[3][0]/CK[401.5 377.5](ps)      400(ps)             
F1_fifo/wptr_full/bn_wptr_reg[0]/CK[401.6 377.5](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[0][4]/CK [400.8 376.9](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[6][4]/CK [401.3 377.3](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[4][4]/CK [400.7 376.8](ps)      400(ps)             
F1_fifo/wptr_full/bn_wptr_reg[1]/CK[401.6 377.5](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[4][7]/CK [401.3 377.3](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[2][3]/CK [400.8 376.9](ps)      400(ps)             
F1_fifo/wptr_full/bn_wptr_reg[2]/CK[401.6 377.5](ps)      400(ps)             
F1_fifo/wptr_full/bn_wptr_reg[3]/CK[401.6 377.5](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[5][0]/CK [401.2 377.2](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[3][0]/CK [400.7 376.8](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[3][3]/CK [400.7 376.8](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[1][0]/CK [400.7 376.8](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[5][3]/CK [401 377.1](ps)        400(ps)             
F1_fifo/fifomem/MEM_reg[6][3]/CK [400.8 376.9](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[4][3]/CK [400.7 376.8](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[6][0]/CK [401.3 377.3](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[1][3]/CK [400.8 376.9](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[7][0]/CK [401.3 377.3](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[0][3]/CK [400.8 376.9](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[3][1]/CK [400.7 376.9](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[4][0]/CK [400.7 376.8](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[6][1]/CK [401.3 377.3](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[3][2]/CK [400.8 376.9](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[7][3]/CK [400.4 376.6](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[6][2]/CK [400.1 376.3](ps)      400(ps)             
U0_ref_sync/enable_flop_reg/CK   [400.8 374](ps)        400(ps)             
F1_fifo/fifomem/MEM_reg[4][1]/CK [400.7 376.8](ps)      400(ps)             
U0_ref_sync/sync_reg_reg[1]/CK   [400.8 374](ps)        400(ps)             
F1_fifo/fifomem/MEM_reg[0][0]/CK [400.7 376.8](ps)      400(ps)             
U0_ref_sync/sync_reg_reg[0]/CK   [400.8 374](ps)        400(ps)             
U0_ref_sync/enable_pulse_d_reg/CK[400.8 374](ps)        400(ps)             
F1_fifo/fifomem/MEM_reg[7][1]/CK [400.7 375](ps)        400(ps)             
F1_fifo/fifomem/MEM_reg[5][1]/CK [400.6 375.3](ps)      400(ps)             
F1_fifo/fifomem/MEM_reg[5][2]/CK [400.3 375.6](ps)      400(ps)             
F1_fifo/u_r2w_sync/sync_reg_reg[3][1]/CK[400.9 374.1](ps)      400(ps)             
C0_CTRL/current_state_reg[0]/CK  [400.8 374](ps)        400(ps)             
C0_CTRL/current_state_reg[2]/CK  [400.9 374](ps)        400(ps)             
U0_ref_sync/sync_bus_reg[7]/CK   [400.8 374](ps)        400(ps)             
C0_CTRL/current_state_reg[3]/CK  [400.8 373.2](ps)      400(ps)             
U0_ref_sync/sync_bus_reg[1]/CK   [400.8 374](ps)        400(ps)             
C0_CTRL/current_state_reg[1]/CK  [400.8 374](ps)        400(ps)             
U0_ref_sync/sync_bus_reg[6]/CK   [400.8 374](ps)        400(ps)             
U0_ref_sync/sync_bus_reg[5]/CK   [400.8 374](ps)        400(ps)             
U0_ref_sync/sync_bus_reg[0]/CK   [400.8 374](ps)        400(ps)             
U0_ref_sync/sync_bus_reg[4]/CK   [400.8 374](ps)        400(ps)             



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: scan_clk [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 333
     Rise Delay	   : [1429.9(ps)  1702.2(ps)]
     Rise Skew	   : 272.3(ps)
     Fall Delay	   : [1487.6(ps)  1842.9(ps)]
     Fall Skew	   : 355.3(ps)


  Child Tree 1 from U_UART_clock_multiplexer/U1/B: 
     nrSink : 81
     Rise Delay [1549.4(ps)  1680.4(ps)] Skew [131(ps)]
     Fall Delay[1487.6(ps)  1777.3(ps)] Skew=[289.7(ps)]


  Child Tree 2 from U_TX_CLK_multiplexer/U1/B: 
     nrSink : 35
     Rise Delay [1429.9(ps)  1433.8(ps)] Skew [3.9(ps)]
     Fall Delay[1506(ps)  1509.9(ps)] Skew=[3.9(ps)]


  Child Tree 3 from U_RX_CLK_multiplexer/U1/B: 
     nrSink : 28
     Rise Delay [1438(ps)  1441.6(ps)] Skew [3.6(ps)]
     Fall Delay[1520.9(ps)  1524.5(ps)] Skew=[3.6(ps)]


  Child Tree 4 from U_reference_clock_multiplexer/U1/B: 
     nrSink : 252
     Rise Delay [1612.9(ps)  1702.2(ps)] Skew [89.3(ps)]
     Fall Delay[1745.9(ps)  1842.9(ps)] Skew=[97(ps)]


  Main Tree from scan_clk w/o tracing through gates: 
     nrSink : 0
     nrGate : 4


**** Sub Tree Report ****
INPUT_TERM: U_UART_clock_multiplexer/U1/B [70(ps) 70.2(ps)]
OUTPUT_TERM: U_UART_clock_multiplexer/U1/Y [427.1(ps) 429.8(ps)]

Main Tree: 
     nrSink         : 81
     Rise Delay	   : [1549.4(ps)  1680.4(ps)]
     Rise Skew	   : 131(ps)
     Fall Delay	   : [1487.6(ps)  1777.3(ps)]
     Fall Skew	   : 289.7(ps)


  Child Tree 1 from U0_ClkDiv/div_clk_reg/CK: 
     nrSink : 35
     Rise Delay [1676.5(ps)  1680.4(ps)] Skew [3.9(ps)]
     Fall Delay[1773.4(ps)  1777.3(ps)] Skew=[3.9(ps)]


  Child Tree 2 from U1_ClkDiv/div_clk_reg/CK: 
     nrSink : 28
     Rise Delay [1654(ps)  1657.6(ps)] Skew [3.6(ps)]
     Fall Delay[1761(ps)  1764.6(ps)] Skew=[3.6(ps)]


  Child Tree 3 from U0_ClkDiv/U17/A: 
     nrSink : 35
     Rise Delay [1642.5(ps)  1646.4(ps)] Skew [3.9(ps)]
     Fall Delay[1605.1(ps)  1609(ps)] Skew=[3.9(ps)]


  Child Tree 4 from U1_ClkDiv/U17/A: 
     nrSink : 28
     Rise Delay [1602.5(ps)  1606.1(ps)] Skew [3.6(ps)]
     Fall Delay[1582.2(ps)  1585.8(ps)] Skew=[3.6(ps)]


  Main Tree from U_UART_clock_multiplexer/U1/Y w/o tracing through gates: 
     nrSink : 18
     nrGate : 4
     Rise Delay [1549.4(ps)  1581.8(ps)] Skew [32.4(ps)]
     Fall Delay [1487.6(ps)  1504.1(ps)] Skew=[16.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: U_TX_CLK_multiplexer/U1/B [980.9(ps) 1016.9(ps)]
OUTPUT_TERM: U_TX_CLK_multiplexer/U1/Y [1244.4(ps) 1332.6(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [1429.9(ps)  1433.8(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1506(ps)  1509.9(ps)]
     Fall Skew	   : 3.9(ps)


  Main Tree from U_TX_CLK_multiplexer/U1/Y w/o tracing through gates: 
     nrSink : 35
     nrGate : 0
     Rise Delay [1429.9(ps)  1433.8(ps)] Skew [3.9(ps)]
     Fall Delay [1506(ps)  1509.9(ps)] Skew=[3.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: U_RX_CLK_multiplexer/U1/B [980.9(ps) 1016.9(ps)]
OUTPUT_TERM: U_RX_CLK_multiplexer/U1/Y [1281.4(ps) 1356.6(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1438(ps)  1441.6(ps)]
     Rise Skew	   : 3.6(ps)
     Fall Delay	   : [1520.9(ps)  1524.5(ps)]
     Fall Skew	   : 3.6(ps)


  Main Tree from U_RX_CLK_multiplexer/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [1438(ps)  1441.6(ps)] Skew [3.6(ps)]
     Fall Delay [1520.9(ps)  1524.5(ps)] Skew=[3.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: U_reference_clock_multiplexer/U1/B [981.1(ps) 1017(ps)]
OUTPUT_TERM: U_reference_clock_multiplexer/U1/Y [1250.6(ps) 1343.8(ps)]

Main Tree: 
     nrSink         : 252
     Rise Delay	   : [1612.9(ps)  1702.2(ps)]
     Rise Skew	   : 89.3(ps)
     Fall Delay	   : [1745.9(ps)  1842.9(ps)]
     Fall Skew	   : 97(ps)


  Child Tree 1 from U0_CLK_GATE/U0_TLATNCAX12M/CK: 
     nrSink : 17
     Rise Delay [1640.6(ps)  1643.1(ps)] Skew [2.5(ps)]
     Fall Delay[1745.9(ps)  1748.4(ps)] Skew=[2.5(ps)]


  Main Tree from U_reference_clock_multiplexer/U1/Y w/o tracing through gates: 
     nrSink : 235
     nrGate : 1
     Rise Delay [1612.9(ps)  1702.2(ps)] Skew [89.3(ps)]
     Fall Delay [1754.1(ps)  1842.9(ps)] Skew=[88.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: U0_ClkDiv/div_clk_reg/CK [603.4(ps) 555.9(ps)]
OUTPUT_TERM: U0_ClkDiv/div_clk_reg/Q [1014(ps) 1056.1(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [1676.5(ps)  1680.4(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1773.4(ps)  1777.3(ps)]
     Fall Skew	   : 3.9(ps)


  Child Tree 1 from U0_ClkDiv/U17/B: 
     nrSink : 35
     Rise Delay [1676.5(ps)  1680.4(ps)] Skew [3.9(ps)]
     Fall Delay[1773.4(ps)  1777.3(ps)] Skew=[3.9(ps)]


  Main Tree from U0_ClkDiv/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_ClkDiv/div_clk_reg/CK [602.7(ps) 555.1(ps)]
OUTPUT_TERM: U1_ClkDiv/div_clk_reg/Q [1026.4(ps) 1066(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1654(ps)  1657.6(ps)]
     Rise Skew	   : 3.6(ps)
     Fall Delay	   : [1761(ps)  1764.6(ps)]
     Fall Skew	   : 3.6(ps)


  Child Tree 1 from U1_ClkDiv/U17/B: 
     nrSink : 28
     Rise Delay [1654(ps)  1657.6(ps)] Skew [3.6(ps)]
     Fall Delay[1761(ps)  1764.6(ps)] Skew=[3.6(ps)]


  Main Tree from U1_ClkDiv/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_ClkDiv/U17/B [1014.1(ps) 1056.2(ps)]
OUTPUT_TERM: U0_ClkDiv/U17/Y [1237.7(ps) 1334.4(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [1676.5(ps)  1680.4(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1773.4(ps)  1777.3(ps)]
     Fall Skew	   : 3.9(ps)


  Child Tree 1 from U_TX_CLK_multiplexer/U1/A: 
     nrSink : 35
     Rise Delay [1676.5(ps)  1680.4(ps)] Skew [3.9(ps)]
     Fall Delay[1773.4(ps)  1777.3(ps)] Skew=[3.9(ps)]


  Main Tree from U0_ClkDiv/U17/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_ClkDiv/U17/B [1026.6(ps) 1066.2(ps)]
OUTPUT_TERM: U1_ClkDiv/U17/Y [1220(ps) 1318.2(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1654(ps)  1657.6(ps)]
     Rise Skew	   : 3.6(ps)
     Fall Delay	   : [1761(ps)  1764.6(ps)]
     Fall Skew	   : 3.6(ps)


  Child Tree 1 from U_RX_CLK_multiplexer/U1/A: 
     nrSink : 28
     Rise Delay [1654(ps)  1657.6(ps)] Skew [3.6(ps)]
     Fall Delay[1761(ps)  1764.6(ps)] Skew=[3.6(ps)]


  Main Tree from U1_ClkDiv/U17/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U_TX_CLK_multiplexer/U1/A [1238.5(ps) 1335.2(ps)]
OUTPUT_TERM: U_TX_CLK_multiplexer/U1/Y [1491.5(ps) 1604.4(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [1676.5(ps)  1680.4(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1773.4(ps)  1777.3(ps)]
     Fall Skew	   : 3.9(ps)


  Main Tree from U_TX_CLK_multiplexer/U1/Y w/o tracing through gates: 
     nrSink : 35
     nrGate : 0
     Rise Delay [1676.5(ps)  1680.4(ps)] Skew [3.9(ps)]
     Fall Delay [1773.4(ps)  1777.3(ps)] Skew=[3.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: U_RX_CLK_multiplexer/U1/A [1220.2(ps) 1318.4(ps)]
OUTPUT_TERM: U_RX_CLK_multiplexer/U1/Y [1497.6(ps) 1601.4(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1654(ps)  1657.6(ps)]
     Rise Skew	   : 3.6(ps)
     Fall Delay	   : [1761(ps)  1764.6(ps)]
     Fall Skew	   : 3.6(ps)


  Main Tree from U_RX_CLK_multiplexer/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [1654(ps)  1657.6(ps)] Skew [3.6(ps)]
     Fall Delay [1761(ps)  1764.6(ps)] Skew=[3.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: U0_CLK_GATE/U0_TLATNCAX12M/CK [1397(ps) 1536.4(ps)]
OUTPUT_TERM: U0_CLK_GATE/U0_TLATNCAX12M/ECK [1639.8(ps) 1745.1(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [1640.6(ps)  1643.1(ps)]
     Rise Skew	   : 2.5(ps)
     Fall Delay	   : [1745.9(ps)  1748.4(ps)]
     Fall Skew	   : 2.5(ps)


  Main Tree from U0_CLK_GATE/U0_TLATNCAX12M/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [1640.6(ps)  1643.1(ps)] Skew [2.5(ps)]
     Fall Delay [1745.9(ps)  1748.4(ps)] Skew=[2.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: U0_ClkDiv/U17/A [1021.4(ps) 960.4(ps)]
OUTPUT_TERM: U0_ClkDiv/U17/Y [1204.3(ps) 1170.4(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [1642.5(ps)  1646.4(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1605.1(ps)  1609(ps)]
     Fall Skew	   : 3.9(ps)


  Child Tree 1 from U_TX_CLK_multiplexer/U1/A: 
     nrSink : 35
     Rise Delay [1642.5(ps)  1646.4(ps)] Skew [3.9(ps)]
     Fall Delay[1605.1(ps)  1609(ps)] Skew=[3.9(ps)]


  Main Tree from U0_ClkDiv/U17/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_ClkDiv/U17/A [1021(ps) 960.1(ps)]
OUTPUT_TERM: U1_ClkDiv/U17/Y [1169.5(ps) 1143.3(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1602.5(ps)  1606.1(ps)]
     Rise Skew	   : 3.6(ps)
     Fall Delay	   : [1582.2(ps)  1585.8(ps)]
     Fall Skew	   : 3.6(ps)


  Child Tree 1 from U_RX_CLK_multiplexer/U1/A: 
     nrSink : 28
     Rise Delay [1602.5(ps)  1606.1(ps)] Skew [3.6(ps)]
     Fall Delay[1582.2(ps)  1585.8(ps)] Skew=[3.6(ps)]


  Main Tree from U1_ClkDiv/U17/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U_TX_CLK_multiplexer/U1/A [1205.1(ps) 1171.2(ps)]
OUTPUT_TERM: U_TX_CLK_multiplexer/U1/Y [1457.5(ps) 1436.1(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [1642.5(ps)  1646.4(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1605.1(ps)  1609(ps)]
     Fall Skew	   : 3.9(ps)


  Main Tree from U_TX_CLK_multiplexer/U1/Y w/o tracing through gates: 
     nrSink : 35
     nrGate : 0
     Rise Delay [1642.5(ps)  1646.4(ps)] Skew [3.9(ps)]
     Fall Delay [1605.1(ps)  1609(ps)] Skew=[3.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: U_RX_CLK_multiplexer/U1/A [1169.7(ps) 1143.5(ps)]
OUTPUT_TERM: U_RX_CLK_multiplexer/U1/Y [1446.1(ps) 1422.6(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1602.5(ps)  1606.1(ps)]
     Rise Skew	   : 3.6(ps)
     Fall Delay	   : [1582.2(ps)  1585.8(ps)]
     Fall Skew	   : 3.6(ps)


  Main Tree from U_RX_CLK_multiplexer/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [1602.5(ps)  1606.1(ps)] Skew [3.6(ps)]
     Fall Delay [1582.2(ps)  1585.8(ps)] Skew=[3.6(ps)]


scan_clk (0 0) load=0.0493507(pf) 

scan_clk__L1_I0/A (0.0023 0.0023) 
scan_clk__L1_I0/Y (0.0357 0.0373) load=0.0543226(pf) 

scan_clk__L2_I1/A (0.0358 0.0374) 
scan_clk__L2_I1/Y (0.1566 0.1754) load=0.0121686(pf) 

scan_clk__L2_I0/A (0.0388 0.0404) 
scan_clk__L2_I0/Y (0.0697 0.0699) load=0.00766344(pf) 

scan_clk__L3_I0/A (0.1574 0.1762) 
scan_clk__L3_I0/Y (0.3817 0.388) load=0.0131019(pf) 

U_UART_clock_multiplexer/U1/B (0.07 0.0702) 
U_UART_clock_multiplexer/U1/Y (0.4271 0.4298) load=0.0426409(pf) 

scan_clk__L4_I0/A (0.3826 0.3889) 
scan_clk__L4_I0/Y (0.9002 0.8809) load=0.0417084(pf) 

UART_CLK_M__L1_I0/A (0.4296 0.4323) 
UART_CLK_M__L1_I0/Y (0.5205 0.5463) load=0.0520499(pf) 

UART_CLK_M__L1_I1/A (0.4276 0.4303) 
UART_CLK_M__L1_I1/Y (0.6933 0.6821) load=0.0122885(pf) 

scan_clk__L5_I0/A (0.903 0.8837) 
scan_clk__L5_I0/Y (0.9804 1.0164) load=0.0212947(pf) 

UART_CLK_M__L2_I2/A (0.5213 0.5471) 
UART_CLK_M__L2_I2/Y (0.6346 0.6742) load=0.0208626(pf) 

UART_CLK_M__L2_I1/A (0.5237 0.5495) 
UART_CLK_M__L2_I1/Y (0.6033 0.5558) load=0.0024424(pf) 

UART_CLK_M__L2_I0/A (0.5228 0.5486) 
UART_CLK_M__L2_I0/Y (0.6026 0.555) load=0.00250497(pf) 

UART_CLK_M__L2_I3/A (0.6941 0.6829) 
UART_CLK_M__L2_I3/Y (0.9418 0.9312) load=0.0129247(pf) 

U_TX_CLK_multiplexer/U1/B (0.9809 1.0169) 
U_TX_CLK_multiplexer/U1/Y (1.2444 1.3326) load=0.0199188(pf) 

U_RX_CLK_multiplexer/U1/B (0.9809 1.0169) 
U_RX_CLK_multiplexer/U1/Y (1.2814 1.3566) load=0.0268954(pf) 

U_reference_clock_multiplexer/U1/B (0.9811 1.017) 
U_reference_clock_multiplexer/U1/Y (1.2506 1.3438) load=0.0525578(pf) 

UART_CLK_M__L3_I0/A (0.6361 0.6757) 
UART_CLK_M__L3_I0/Y (0.7363 0.7808) load=0.0163732(pf) 

U0_ClkDiv/div_clk_reg/CK (0.6034 0.5559) 
U0_ClkDiv/div_clk_reg/Q (1.014 1.0561) load=0.006095(pf) 

U1_ClkDiv/div_clk_reg/CK (0.6027 0.5551) 
U1_ClkDiv/div_clk_reg/Q (1.0264 1.066) load=0.00763313(pf) 

UART_CLK_M__L3_I1/A (0.9426 0.932) 
UART_CLK_M__L3_I1/Y (1.2204 1.2082) load=0.0160135(pf) 

UART_TX_CLK_M__L1_I0/A (1.2457 1.3339) 
UART_TX_CLK_M__L1_I0/Y (1.4294 1.5055) load=0.110363(pf) 

UART_RX_CLK_M__L1_I0/A (1.2832 1.3584) 
UART_RX_CLK_M__L1_I0/Y (1.4376 1.5205) load=0.0886866(pf) 

REF_CLK_M__L1_I0/A (1.2597 1.3529) 
REF_CLK_M__L1_I0/Y (1.4788 1.3478) load=0.103504(pf) 

UART_CLK_M__L4_I0/A (0.737 0.7815) 
UART_CLK_M__L4_I0/Y (0.8507 0.8991) load=0.0515979(pf) 

U0_ClkDiv/U17/B (1.0141 1.0562) 
U0_ClkDiv/U17/Y (1.2377 1.3344) load=0.0118947(pf) 

U1_ClkDiv/U17/B (1.0266 1.0662) 
U1_ClkDiv/U17/Y (1.22 1.3182) load=0.00575236(pf) 

UART_CLK_M__L4_I1/A (1.2209 1.2087) 
UART_CLK_M__L4_I1/Y (1.3969 1.384) load=0.0477096(pf) 

U0_UART/U0_UART_TX/S1/count_reg[1]/CK (1.4299 1.506) 

U0_UART/U0_UART_TX/U1/current_state_reg[0]/CK (1.4313 1.5074) 

F1_fifo/u_w2r_sync/sync_reg_reg[0][0]/CK (1.4336 1.5097) 

U0_UART/U0_UART_TX/U1/current_state_reg[2]/CK (1.4314 1.5075) 

U0_UART/U0_UART_TX/U1/current_state_reg[1]/CK (1.4315 1.5076) 

PUL_GEN_1/sync_flop_reg/CK (1.4329 1.509) 

PUL_GEN_1/meta_flop_reg/CK (1.4322 1.5083) 

F1_fifo/u_w2r_sync/sync_reg_reg[3][1]/CK (1.4327 1.5088) 

F1_fifo/u_w2r_sync/sync_reg_reg[3][0]/CK (1.4332 1.5093) 

F1_fifo/u_w2r_sync/sync_reg_reg[2][1]/CK (1.4333 1.5094) 

F1_fifo/u_w2r_sync/sync_reg_reg[2][0]/CK (1.4336 1.5097) 

F1_fifo/u_w2r_sync/sync_reg_reg[1][1]/CK (1.4336 1.5097) 

F1_fifo/u_w2r_sync/sync_reg_reg[1][0]/CK (1.4336 1.5097) 

F1_fifo/u_w2r_sync/sync_reg_reg[0][1]/CK (1.4337 1.5098) 

F1_fifo/rptr_empty/g_rptr_reg[3]/CK (1.4334 1.5095) 

F1_fifo/rptr_empty/g_rptr_reg[2]/CK (1.4336 1.5097) 

F1_fifo/rptr_empty/g_rptr_reg[1]/CK (1.4336 1.5097) 

F1_fifo/rptr_empty/g_rptr_reg[0]/CK (1.4335 1.5096) 

U0_UART/U0_UART_TX/S1/temp_data_reg[2]/CK (1.4314 1.5075) 

U0_UART/U0_UART_TX/S1/temp_data_reg[7]/CK (1.4305 1.5066) 

U0_UART/U0_UART_TX/S1/temp_data_reg[6]/CK (1.4306 1.5067) 

U0_UART/U0_UART_TX/S1/temp_data_reg[5]/CK (1.4307 1.5068) 

U0_UART/U0_UART_TX/S1/temp_data_reg[4]/CK (1.4311 1.5072) 

U0_UART/U0_UART_TX/S1/temp_data_reg[3]/CK (1.4313 1.5074) 

U0_UART/U0_UART_TX/S1/temp_data_reg[1]/CK (1.4314 1.5075) 

U0_UART/U0_UART_TX/S1/temp_data_reg[0]/CK (1.4314 1.5075) 

U0_UART/U0_UART_TX/S1/ser_data_reg/CK (1.4308 1.5069) 

U0_UART/U0_UART_TX/S1/count_reg[3]/CK (1.4308 1.5069) 

U0_UART/U0_UART_TX/S1/count_reg[2]/CK (1.4308 1.5069) 

U0_UART/U0_UART_TX/S1/count_reg[0]/CK (1.4308 1.5069) 

U0_UART/U0_UART_TX/P1/par_bit_reg/CK (1.4309 1.507) 

F1_fifo/rptr_empty/bn_rptr_reg[3]/CK (1.4338 1.5099) 

F1_fifo/rptr_empty/bn_rptr_reg[2]/CK (1.4338 1.5099) 

F1_fifo/rptr_empty/bn_rptr_reg[1]/CK (1.4337 1.5098) 

F1_fifo/rptr_empty/bn_rptr_reg[0]/CK (1.4307 1.5068) 

U0_UART/U0_UART_RX/STP0/stp_err_reg/CK (1.4416 1.5245) 

U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[2]/CK (1.4406 1.5235) 

U0_UART/U0_UART_RX/RX0/current_state_reg[1]/CK (1.4414 1.5243) 

U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (1.4416 1.5245) 

U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[3]/CK (1.4409 1.5238) 

U0_UART/U0_UART_RX/STR0/strt_glitch_reg/CK (1.4416 1.5245) 

U0_UART/U0_UART_RX/RX0/current_state_reg[0]/CK (1.4411 1.524) 

U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[1]/CK (1.4405 1.5234) 

U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[0]/CK (1.441 1.5239) 

U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[0]/CK (1.4402 1.5231) 

U0_UART/U0_UART_RX/Par0/par_err_reg/CK (1.4385 1.5214) 

U0_UART/U0_UART_RX/Par0/par_bit_reg/CK (1.4385 1.5214) 

U0_UART/U0_UART_RX/DSR0/cnt_reg[0]/CK (1.4382 1.5211) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]/CK (1.4383 1.5212) 

U0_UART/U0_UART_RX/DSR0/cnt_reg[1]/CK (1.4381 1.521) 

U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[2]/CK (1.4392 1.5221) 

U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[1]/CK (1.4398 1.5227) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]/CK (1.4386 1.5215) 

U0_UART/U0_UART_RX/DSR0/cnt_reg[2]/CK (1.4391 1.522) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]/CK (1.4387 1.5216) 

U0_UART/U0_UART_RX/D0/sample_test_reg[2]/CK (1.4397 1.5226) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]/CK (1.438 1.5209) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]/CK (1.4398 1.5227) 

U0_UART/U0_UART_RX/D0/sample_test_reg[1]/CK (1.4399 1.5228) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]/CK (1.4389 1.5218) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]/CK (1.439 1.5219) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]/CK (1.439 1.5219) 

U0_UART/U0_UART_RX/D0/sample_test_reg[0]/CK (1.4399 1.5228) 

REF_CLK_M__L2_I1/A (1.4872 1.3562) 
REF_CLK_M__L2_I1/Y (1.3966 1.536) load=0.0095797(pf) 

REF_CLK_M__L2_I0/A (1.4824 1.3514) 
REF_CLK_M__L2_I0/Y (1.5965 1.7379) load=0.727493(pf) 

UART_CLK_M__L5_I0/A (0.8544 0.9028) 
UART_CLK_M__L5_I0/Y (0.9459 0.8997) load=0.0387468(pf) 

U_TX_CLK_multiplexer/U1/A (1.2385 1.3352) 
U_TX_CLK_multiplexer/U1/Y (1.4915 1.6044) load=0.0199188(pf) 

U_RX_CLK_multiplexer/U1/A (1.2202 1.3184) 
U_RX_CLK_multiplexer/U1/Y (1.4976 1.6014) load=0.0268954(pf) 

UART_CLK_M__L5_I1/A (1.4018 1.3889) 
UART_CLK_M__L5_I1/Y (1.4303 1.447) load=0.0283405(pf) 

U0_CLK_GATE/U0_TLATNCAX12M/CK (1.397 1.5364) 
U0_CLK_GATE/U0_TLATNCAX12M/ECK (1.6398 1.7451) load=0.0505354(pf) 

F1_fifo/fifomem/MEM_reg[2][6]/CK (1.7007 1.8414) 

F1_fifo/fifomem/MEM_reg[3][6]/CK (1.7004 1.8412) 

F1_fifo/fifomem/MEM_reg[5][6]/CK (1.6993 1.8401) 

F1_fifo/fifomem/MEM_reg[6][6]/CK (1.6993 1.8401) 

F1_fifo/u_r2w_sync/sync_reg_reg[2][1]/CK (1.7017 1.8424) 

F1_fifo/u_r2w_sync/sync_reg_reg[0][1]/CK (1.7018 1.8425) 

F1_fifo/fifomem/MEM_reg[1][5]/CK (1.701 1.8417) 

F1_fifo/fifomem/MEM_reg[1][6]/CK (1.7005 1.8413) 

F1_fifo/fifomem/MEM_reg[7][5]/CK (1.7 1.8408) 

F1_fifo/fifomem/MEM_reg[5][5]/CK (1.6995 1.8403) 

F1_fifo/u_r2w_sync/sync_reg_reg[2][0]/CK (1.7017 1.8424) 

F1_fifo/fifomem/MEM_reg[3][5]/CK (1.701 1.8417) 

F1_fifo/u_r2w_sync/sync_reg_reg[0][0]/CK (1.7018 1.8425) 

F1_fifo/wptr_full/g_wptr_reg[3]/CK (1.702 1.8427) 

F1_fifo/fifomem/MEM_reg[6][5]/CK (1.699 1.8398) 

F1_fifo/fifomem/MEM_reg[7][6]/CK (1.6996 1.8404) 

F1_fifo/fifomem/MEM_reg[2][5]/CK (1.701 1.8417) 

F1_fifo/fifomem/MEM_reg[0][6]/CK (1.701 1.8418) 

F1_fifo/u_r2w_sync/sync_reg_reg[1][0]/CK (1.7014 1.8421) 

F1_fifo/fifomem/MEM_reg[3][7]/CK (1.7001 1.8409) 

F1_fifo/fifomem/MEM_reg[2][7]/CK (1.7008 1.8415) 

F1_fifo/fifomem/MEM_reg[4][5]/CK (1.7002 1.8409) 

RST_SYNC_1/sync_reg_reg[1]/CK (1.7004 1.8411) 

F1_fifo/fifomem/MEM_reg[6][7]/CK (1.6996 1.8403) 

F1_fifo/wptr_full/g_wptr_reg[0]/CK (1.7022 1.8429) 

F1_fifo/fifomem/MEM_reg[1][4]/CK (1.6893 1.8304) 

F1_fifo/fifomem/MEM_reg[0][5]/CK (1.6893 1.8304) 

F1_fifo/fifomem/MEM_reg[4][6]/CK (1.698 1.8388) 

F1_fifo/fifomem/MEM_reg[7][7]/CK (1.6995 1.8402) 

F1_fifo/u_r2w_sync/sync_reg_reg[1][1]/CK (1.701 1.8417) 

F1_fifo/wptr_full/g_wptr_reg[2]/CK (1.7022 1.8429) 

F1_fifo/wptr_full/g_wptr_reg[1]/CK (1.7022 1.8429) 

RST_SYNC_1/sync_reg_reg[0]/CK (1.7008 1.8416) 

F1_fifo/fifomem/MEM_reg[5][7]/CK (1.6996 1.8404) 

F1_fifo/fifomem/MEM_reg[3][4]/CK (1.7011 1.8418) 

F1_fifo/fifomem/MEM_reg[7][4]/CK (1.7002 1.841) 

F1_fifo/fifomem/MEM_reg[5][4]/CK (1.6974 1.8382) 

F1_fifo/fifomem/MEM_reg[2][4]/CK (1.7012 1.8419) 

F1_fifo/fifomem/MEM_reg[1][7]/CK (1.6971 1.8379) 

F1_fifo/fifomem/MEM_reg[0][7]/CK (1.6971 1.838) 

F1_fifo/u_r2w_sync/sync_reg_reg[3][0]/CK (1.7002 1.841) 

F1_fifo/wptr_full/bn_wptr_reg[0]/CK (1.7015 1.8422) 

F1_fifo/fifomem/MEM_reg[0][4]/CK (1.6892 1.8303) 

F1_fifo/fifomem/MEM_reg[6][4]/CK (1.6969 1.8378) 

F1_fifo/fifomem/MEM_reg[4][4]/CK (1.688 1.8291) 

F1_fifo/wptr_full/bn_wptr_reg[1]/CK (1.7017 1.8424) 

F1_fifo/fifomem/MEM_reg[4][7]/CK (1.6961 1.837) 

F1_fifo/fifomem/MEM_reg[2][3]/CK (1.6891 1.8302) 

F1_fifo/wptr_full/bn_wptr_reg[2]/CK (1.7018 1.8425) 

F1_fifo/wptr_full/bn_wptr_reg[3]/CK (1.7019 1.8426) 

F1_fifo/fifomem/MEM_reg[5][0]/CK (1.6945 1.8354) 

F1_fifo/fifomem/MEM_reg[3][0]/CK (1.688 1.8292) 

F1_fifo/fifomem/MEM_reg[3][3]/CK (1.6881 1.8292) 

F1_fifo/fifomem/MEM_reg[1][0]/CK (1.6881 1.8292) 

F1_fifo/fifomem/MEM_reg[5][3]/CK (1.6921 1.8331) 

F1_fifo/fifomem/MEM_reg[6][3]/CK (1.6889 1.83) 

F1_fifo/fifomem/MEM_reg[4][3]/CK (1.6879 1.829) 

F1_fifo/fifomem/MEM_reg[6][0]/CK (1.6963 1.8371) 

F1_fifo/fifomem/MEM_reg[1][3]/CK (1.689 1.8301) 

F1_fifo/fifomem/MEM_reg[7][0]/CK (1.6963 1.8372) 

F1_fifo/fifomem/MEM_reg[0][3]/CK (1.6888 1.8299) 

F1_fifo/fifomem/MEM_reg[3][1]/CK (1.6885 1.8296) 

F1_fifo/fifomem/MEM_reg[4][0]/CK (1.6884 1.8295) 

F1_fifo/fifomem/MEM_reg[6][1]/CK (1.6962 1.8371) 

F1_fifo/fifomem/MEM_reg[1][1]/CK (1.6792 1.8205) 

F1_fifo/fifomem/MEM_reg[3][2]/CK (1.6887 1.8298) 

F1_fifo/fifomem/MEM_reg[7][3]/CK (1.6842 1.8254) 

F1_fifo/fifomem/MEM_reg[6][2]/CK (1.6805 1.8219) 

F1_fifo/fifomem/MEM_reg[1][2]/CK (1.6792 1.8205) 

U0_ref_sync/enable_flop_reg/CK (1.6616 1.8032) 

F1_fifo/fifomem/MEM_reg[4][1]/CK (1.6884 1.8296) 

U0_ref_sync/sync_reg_reg[1]/CK (1.6616 1.8032) 

F1_fifo/fifomem/MEM_reg[0][0]/CK (1.6884 1.8295) 

F1_fifo/fifomem/MEM_reg[4][2]/CK (1.6781 1.8194) 

F1_fifo/fifomem/MEM_reg[0][2]/CK (1.6791 1.8204) 

F1_fifo/fifomem/MEM_reg[2][0]/CK (1.6784 1.8197) 

U0_ref_sync/sync_reg_reg[0]/CK (1.6615 1.8031) 

F1_fifo/fifomem/MEM_reg[2][1]/CK (1.6787 1.82) 

F1_fifo/fifomem/MEM_reg[0][1]/CK (1.6789 1.8203) 

U0_ref_sync/enable_pulse_d_reg/CK (1.6614 1.803) 

F1_fifo/fifomem/MEM_reg[7][1]/CK (1.6679 1.8095) 

F1_fifo/fifomem/MEM_reg[5][1]/CK (1.6706 1.8121) 

F1_fifo/fifomem/MEM_reg[5][2]/CK (1.6734 1.8149) 

F1_fifo/fifomem/MEM_reg[2][2]/CK (1.6792 1.8206) 

F1_fifo/fifomem/MEM_reg[7][2]/CK (1.6773 1.8187) 

F1_fifo/u_r2w_sync/sync_reg_reg[3][1]/CK (1.6613 1.8029) 

C0_CTRL/current_state_reg[0]/CK (1.6613 1.8029) 

C0_CTRL/current_state_reg[2]/CK (1.661 1.8026) 

U0_ref_sync/sync_bus_reg[7]/CK (1.6613 1.8029) 

C0_CTRL/current_state_reg[3]/CK (1.6546 1.7961) 

U0_ref_sync/sync_bus_reg[1]/CK (1.6615 1.8031) 

C0_CTRL/current_state_reg[1]/CK (1.6616 1.8032) 

U0_ref_sync/sync_bus_reg[6]/CK (1.6617 1.8033) 

U0_ref_sync/sync_bus_reg[5]/CK (1.6618 1.8034) 

U0_ref_sync/sync_bus_reg[0]/CK (1.6616 1.8033) 

U0_ref_sync/sync_bus_reg[4]/CK (1.6619 1.8035) 

U0_ref_sync/sync_bus_reg[2]/CK (1.6326 1.7738) 

U0_ref_sync/sync_bus_reg[3]/CK (1.6326 1.7738) 

U0_RegFile/RdData_reg[4]/CK (1.6426 1.7839) 

U0_RegFile/RdData_reg[2]/CK (1.6427 1.7839) 

U0_RegFile/RdData_reg[0]/CK (1.6318 1.773) 

U0_RegFile/RdData_reg[3]/CK (1.6427 1.7839) 

U0_RegFile/RdData_VLD_reg/CK (1.6328 1.774) 

U0_RegFile/RdData_reg[6]/CK (1.6394 1.7806) 

U0_RegFile/RdData_reg[5]/CK (1.64 1.7812) 

U0_RegFile/RdData_reg[7]/CK (1.6354 1.7766) 

U0_RegFile/RdData_reg[1]/CK (1.6321 1.7732) 

U0_RegFile/Reg_File_reg[0][6]/CK (1.6324 1.7735) 

U0_RegFile/Reg_File_reg[0][7]/CK (1.6332 1.7743) 

U0_RegFile/Reg_File_reg[1][6]/CK (1.6262 1.7673) 

U0_RegFile/Reg_File_reg[1][5]/CK (1.6192 1.7604) 

U0_RegFile/Reg_File_reg[1][3]/CK (1.6129 1.7541) 

U0_RegFile/Reg_File_reg[2][1]/CK (1.634 1.7752) 

U0_RegFile/Reg_File_reg[3][5]/CK (1.638 1.7792) 

U0_RegFile/Reg_File_reg[3][3]/CK (1.6381 1.7793) 

U0_RegFile/Reg_File_reg[2][4]/CK (1.6347 1.7758) 

U0_RegFile/Reg_File_reg[1][4]/CK (1.615 1.7562) 

U0_RegFile/Reg_File_reg[2][6]/CK (1.6361 1.7773) 

U0_RegFile/Reg_File_reg[3][1]/CK (1.6362 1.7773) 

U0_RegFile/Reg_File_reg[3][4]/CK (1.6381 1.7793) 

U0_RegFile/Reg_File_reg[2][5]/CK (1.6355 1.7767) 

U0_RegFile/Reg_File_reg[1][7]/CK (1.6296 1.7708) 

U0_RegFile/Reg_File_reg[1][1]/CK (1.6379 1.7791) 

U0_RegFile/Reg_File_reg[3][2]/CK (1.6375 1.7787) 

U0_RegFile/Reg_File_reg[2][3]/CK (1.6341 1.7753) 

U0_RegFile/Reg_File_reg[4][3]/CK (1.6381 1.7793) 

U0_RegFile/Reg_File_reg[3][6]/CK (1.638 1.7792) 

U0_RegFile/Reg_File_reg[1][0]/CK (1.6379 1.7791) 

U0_RegFile/Reg_File_reg[0][5]/CK (1.6341 1.7753) 

U0_RegFile/Reg_File_reg[2][0]/CK (1.6336 1.7748) 

U0_RegFile/Reg_File_reg[3][7]/CK (1.6381 1.7793) 

U0_RegFile/Reg_File_reg[2][7]/CK (1.6366 1.7778) 

U0_RegFile/Reg_File_reg[2][2]/CK (1.6342 1.7754) 

U0_RegFile/Reg_File_reg[3][0]/CK (1.6371 1.7783) 

U0_RegFile/Reg_File_reg[1][2]/CK (1.6388 1.7801) 

U0_RegFile/Reg_File_reg[4][0]/CK (1.6373 1.7785) 

U0_RegFile/Reg_File_reg[4][2]/CK (1.6381 1.7793) 

U0_RegFile/Reg_File_reg[4][4]/CK (1.6382 1.7794) 

U0_RegFile/Reg_File_reg[7][5]/CK (1.6349 1.7761) 

U0_RegFile/Reg_File_reg[6][4]/CK (1.6354 1.7766) 

U0_RegFile/Reg_File_reg[6][3]/CK (1.636 1.7772) 

U0_RegFile/Reg_File_reg[0][0]/CK (1.6438 1.7851) 

U0_RegFile/Reg_File_reg[0][4]/CK (1.6421 1.7833) 

U0_RegFile/Reg_File_reg[4][1]/CK (1.6365 1.7777) 

U0_RegFile/Reg_File_reg[4][5]/CK (1.6367 1.7779) 

U0_RegFile/Reg_File_reg[6][5]/CK (1.6351 1.7763) 

U0_RegFile/Reg_File_reg[6][2]/CK (1.6362 1.7774) 

U0_RegFile/Reg_File_reg[7][4]/CK (1.6496 1.7909) 

U0_RegFile/Reg_File_reg[7][3]/CK (1.6358 1.777) 

U0_RegFile/Reg_File_reg[0][3]/CK (1.6437 1.785) 

U0_RegFile/Reg_File_reg[0][1]/CK (1.6438 1.7851) 

U0_RegFile/Reg_File_reg[7][6]/CK (1.6496 1.7909) 

U0_RegFile/Reg_File_reg[4][6]/CK (1.6369 1.7781) 

U0_RegFile/Reg_File_reg[4][7]/CK (1.6369 1.7781) 

U0_RegFile/Reg_File_reg[0][2]/CK (1.6438 1.7851) 

U0_RegFile/Reg_File_reg[11][4]/CK (1.6456 1.7869) 

U0_RegFile/Reg_File_reg[6][6]/CK (1.6496 1.791) 

U0_RegFile/Reg_File_reg[7][2]/CK (1.6496 1.791) 

U0_RegFile/Reg_File_reg[6][1]/CK (1.6361 1.7773) 

U0_RegFile/Reg_File_reg[5][2]/CK (1.6369 1.7781) 

U0_RegFile/Reg_File_reg[10][4]/CK (1.6499 1.7913) 

U0_RegFile/Reg_File_reg[10][5]/CK (1.6484 1.7897) 

U0_RegFile/Reg_File_reg[11][5]/CK (1.6487 1.7901) 

U0_RegFile/Reg_File_reg[5][0]/CK (1.637 1.7782) 

U0_RegFile/Reg_File_reg[11][3]/CK (1.6502 1.7916) 

U0_RegFile/Reg_File_reg[7][1]/CK (1.6505 1.7918) 

U0_RegFile/Reg_File_reg[5][1]/CK (1.637 1.7782) 

U0_RegFile/Reg_File_reg[7][0]/CK (1.6504 1.7918) 

U0_RegFile/Reg_File_reg[7][7]/CK (1.6497 1.791) 

U0_RegFile/Reg_File_reg[6][7]/CK (1.6501 1.7915) 

U0_RegFile/Reg_File_reg[10][3]/CK (1.6503 1.7916) 

U0_RegFile/Reg_File_reg[5][3]/CK (1.6512 1.7926) 

U0_RegFile/Reg_File_reg[5][7]/CK (1.651 1.7924) 

U0_RegFile/Reg_File_reg[10][6]/CK (1.6676 1.8091) 

U0_RegFile/Reg_File_reg[11][1]/CK (1.6519 1.7933) 

U0_RegFile/Reg_File_reg[11][6]/CK (1.6499 1.7913) 

U0_RegFile/Reg_File_reg[10][7]/CK (1.6676 1.8091) 

U0_RegFile/Reg_File_reg[5][5]/CK (1.6512 1.7926) 

U0_RegFile/Reg_File_reg[15][0]/CK (1.6506 1.792) 

U0_RegFile/Reg_File_reg[11][7]/CK (1.6501 1.7914) 

U0_RegFile/Reg_File_reg[12][1]/CK (1.6512 1.7926) 

U0_RegFile/Reg_File_reg[15][7]/CK (1.6697 1.8112) 

U0_RegFile/Reg_File_reg[11][2]/CK (1.6546 1.796) 

U0_RegFile/Reg_File_reg[6][0]/CK (1.651 1.7924) 

U0_RegFile/Reg_File_reg[5][6]/CK (1.6512 1.7926) 

U0_RegFile/Reg_File_reg[11][0]/CK (1.6677 1.8092) 

U0_RegFile/Reg_File_reg[5][4]/CK (1.6513 1.7926) 

U0_RegFile/Reg_File_reg[10][2]/CK (1.657 1.7985) 

U0_RegFile/Reg_File_reg[13][7]/CK (1.6705 1.8119) 

U0_RegFile/Reg_File_reg[12][0]/CK (1.6701 1.8115) 

U0_RegFile/Reg_File_reg[8][0]/CK (1.6675 1.809) 

U0_RegFile/Reg_File_reg[15][1]/CK (1.6696 1.8111) 

U0_RegFile/Reg_File_reg[10][0]/CK (1.6631 1.8046) 

U0_RegFile/Reg_File_reg[13][1]/CK (1.6702 1.8117) 

U0_RegFile/Reg_File_reg[12][2]/CK (1.6703 1.8118) 

U0_RegFile/Reg_File_reg[14][7]/CK (1.669 1.8105) 

U0_RegFile/Reg_File_reg[10][1]/CK (1.66 1.8015) 

U0_RegFile/Reg_File_reg[14][0]/CK (1.6689 1.8104) 

U0_RegFile/Reg_File_reg[14][2]/CK (1.6688 1.8103) 

U0_RegFile/Reg_File_reg[15][2]/CK (1.6695 1.811) 

U0_RegFile/Reg_File_reg[9][7]/CK (1.6681 1.8096) 

U0_RegFile/Reg_File_reg[13][0]/CK (1.67 1.8115) 

U0_RegFile/Reg_File_reg[12][7]/CK (1.6698 1.8112) 

U0_RegFile/Reg_File_reg[9][2]/CK (1.6612 1.8027) 

U0_RegFile/Reg_File_reg[14][1]/CK (1.6687 1.8102) 

U0_RegFile/Reg_File_reg[8][1]/CK (1.6645 1.806) 

U0_RegFile/Reg_File_reg[13][2]/CK (1.6705 1.812) 

U0_RegFile/Reg_File_reg[8][2]/CK (1.6589 1.8004) 

U0_RegFile/Reg_File_reg[9][0]/CK (1.6668 1.8083) 

U0_RegFile/Reg_File_reg[8][7]/CK (1.6673 1.8088) 

U0_RegFile/Reg_File_reg[9][3]/CK (1.6612 1.8027) 

U0_RegFile/Reg_File_reg[12][3]/CK (1.6706 1.812) 

U0_RegFile/Reg_File_reg[12][6]/CK (1.6711 1.8126) 

U0_RegFile/Reg_File_reg[14][3]/CK (1.6676 1.8091) 

U0_RegFile/Reg_File_reg[15][3]/CK (1.6712 1.8126) 

U0_RegFile/Reg_File_reg[9][1]/CK (1.6674 1.8089) 

U0_RegFile/Reg_File_reg[12][5]/CK (1.6712 1.8126) 

U0_RegFile/Reg_File_reg[12][4]/CK (1.6712 1.8127) 

U0_RegFile/Reg_File_reg[13][3]/CK (1.6705 1.812) 

U0_RegFile/Reg_File_reg[9][4]/CK (1.6676 1.8091) 

U0_RegFile/Reg_File_reg[9][6]/CK (1.6674 1.8089) 

U0_RegFile/Reg_File_reg[8][3]/CK (1.6589 1.8004) 

U0_RegFile/Reg_File_reg[9][5]/CK (1.6686 1.8101) 

U0_RegFile/Reg_File_reg[13][4]/CK (1.6709 1.8123) 

U0_RegFile/Reg_File_reg[13][6]/CK (1.6709 1.8123) 

U0_RegFile/Reg_File_reg[14][6]/CK (1.67 1.8114) 

U0_RegFile/Reg_File_reg[8][4]/CK (1.6681 1.8096) 

U0_RegFile/Reg_File_reg[8][5]/CK (1.6681 1.8096) 

U0_RegFile/Reg_File_reg[14][4]/CK (1.6695 1.811) 

U0_RegFile/Reg_File_reg[15][4]/CK (1.6701 1.8116) 

U0_RegFile/Reg_File_reg[15][6]/CK (1.6705 1.812) 

U0_RegFile/Reg_File_reg[8][6]/CK (1.6693 1.8108) 

U0_RegFile/Reg_File_reg[13][5]/CK (1.6708 1.8123) 

U0_RegFile/Reg_File_reg[14][5]/CK (1.6698 1.8112) 

U0_RegFile/Reg_File_reg[15][5]/CK (1.6703 1.8118) 

UART_CLK_M__L6_I0/A (0.9473 0.9011) 
UART_CLK_M__L6_I0/Y (0.9354 0.9844) load=0.0267554(pf) 

UART_TX_CLK_M__L1_I0/A (1.4928 1.6057) 
UART_TX_CLK_M__L1_I0/Y (1.676 1.7729) load=0.110363(pf) 

UART_RX_CLK_M__L1_I0/A (1.4994 1.6032) 
UART_RX_CLK_M__L1_I0/Y (1.6536 1.7606) load=0.0886866(pf) 

UART_CLK_M__L6_I2/A (1.4319 1.4486) 
UART_CLK_M__L6_I2/Y (1.5802 1.5025) load=0.0396247(pf) 

UART_CLK_M__L6_I1/A (1.4316 1.4483) 
UART_CLK_M__L6_I1/Y (1.549 1.4872) load=0.0278412(pf) 

U0_ALU/ALU_OUT_reg[7]/CK (1.6426 1.7479) 

U0_ALU/ALU_OUT_reg[6]/CK (1.6431 1.7484) 

U0_ALU/ALU_OUT_reg[5]/CK (1.6429 1.7482) 

U0_ALU/ALU_OUT_reg[4]/CK (1.6431 1.7484) 

U0_ALU/ALU_OUT_reg[3]/CK (1.6431 1.7484) 

U0_ALU/ALU_OUT_reg[2]/CK (1.643 1.7483) 

U0_ALU/ALU_OUT_reg[15]/CK (1.6406 1.7459) 

U0_ALU/ALU_OUT_reg[14]/CK (1.6413 1.7466) 

U0_ALU/ALU_OUT_reg[13]/CK (1.6413 1.7466) 

U0_ALU/ALU_OUT_reg[12]/CK (1.6419 1.7472) 

U0_ALU/ALU_OUT_reg[11]/CK (1.6427 1.748) 

U0_ALU/ALU_OUT_reg[10]/CK (1.6424 1.7477) 

U0_ALU/ALU_OUT_reg[9]/CK (1.6428 1.7481) 

U0_ALU/ALU_OUT_reg[8]/CK (1.6428 1.7481) 

U0_ALU/ALU_OUT_reg[0]/CK (1.6428 1.7481) 

U0_ALU/OUT_VALID_reg/CK (1.6427 1.748) 

U0_ALU/ALU_OUT_reg[1]/CK (1.6425 1.7478) 

UART_CLK_M__L7_I1/A (0.9362 0.9852) 
UART_CLK_M__L7_I1/Y (1.0213 0.9603) load=0.00391184(pf) 

UART_CLK_M__L7_I0/A (0.9361 0.9851) 
UART_CLK_M__L7_I0/Y (1.0209 0.96) load=0.0037867(pf) 

U0_UART/U0_UART_TX/S1/count_reg[1]/CK (1.6765 1.7734) 

U0_UART/U0_UART_TX/U1/current_state_reg[0]/CK (1.6779 1.7748) 

F1_fifo/u_w2r_sync/sync_reg_reg[0][0]/CK (1.6802 1.7771) 

U0_UART/U0_UART_TX/U1/current_state_reg[2]/CK (1.678 1.7749) 

U0_UART/U0_UART_TX/U1/current_state_reg[1]/CK (1.6781 1.775) 

PUL_GEN_1/sync_flop_reg/CK (1.6795 1.7764) 

PUL_GEN_1/meta_flop_reg/CK (1.6788 1.7757) 

F1_fifo/u_w2r_sync/sync_reg_reg[3][1]/CK (1.6793 1.7762) 

F1_fifo/u_w2r_sync/sync_reg_reg[3][0]/CK (1.6798 1.7767) 

F1_fifo/u_w2r_sync/sync_reg_reg[2][1]/CK (1.6799 1.7768) 

F1_fifo/u_w2r_sync/sync_reg_reg[2][0]/CK (1.6802 1.7771) 

F1_fifo/u_w2r_sync/sync_reg_reg[1][1]/CK (1.6802 1.7771) 

F1_fifo/u_w2r_sync/sync_reg_reg[1][0]/CK (1.6802 1.7771) 

F1_fifo/u_w2r_sync/sync_reg_reg[0][1]/CK (1.6803 1.7772) 

F1_fifo/rptr_empty/g_rptr_reg[3]/CK (1.68 1.7769) 

F1_fifo/rptr_empty/g_rptr_reg[2]/CK (1.6802 1.7771) 

F1_fifo/rptr_empty/g_rptr_reg[1]/CK (1.6802 1.7771) 

F1_fifo/rptr_empty/g_rptr_reg[0]/CK (1.6801 1.777) 

U0_UART/U0_UART_TX/S1/temp_data_reg[2]/CK (1.678 1.7749) 

U0_UART/U0_UART_TX/S1/temp_data_reg[7]/CK (1.6771 1.774) 

U0_UART/U0_UART_TX/S1/temp_data_reg[6]/CK (1.6772 1.7741) 

U0_UART/U0_UART_TX/S1/temp_data_reg[5]/CK (1.6773 1.7742) 

U0_UART/U0_UART_TX/S1/temp_data_reg[4]/CK (1.6777 1.7746) 

U0_UART/U0_UART_TX/S1/temp_data_reg[3]/CK (1.6779 1.7748) 

U0_UART/U0_UART_TX/S1/temp_data_reg[1]/CK (1.678 1.7749) 

U0_UART/U0_UART_TX/S1/temp_data_reg[0]/CK (1.678 1.7749) 

U0_UART/U0_UART_TX/S1/ser_data_reg/CK (1.6774 1.7743) 

U0_UART/U0_UART_TX/S1/count_reg[3]/CK (1.6774 1.7743) 

U0_UART/U0_UART_TX/S1/count_reg[2]/CK (1.6774 1.7743) 

U0_UART/U0_UART_TX/S1/count_reg[0]/CK (1.6774 1.7743) 

U0_UART/U0_UART_TX/P1/par_bit_reg/CK (1.6775 1.7744) 

F1_fifo/rptr_empty/bn_rptr_reg[3]/CK (1.6804 1.7773) 

F1_fifo/rptr_empty/bn_rptr_reg[2]/CK (1.6804 1.7773) 

F1_fifo/rptr_empty/bn_rptr_reg[1]/CK (1.6803 1.7772) 

F1_fifo/rptr_empty/bn_rptr_reg[0]/CK (1.6773 1.7742) 

U0_UART/U0_UART_RX/STP0/stp_err_reg/CK (1.6576 1.7646) 

U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[2]/CK (1.6566 1.7636) 

U0_UART/U0_UART_RX/RX0/current_state_reg[1]/CK (1.6574 1.7644) 

U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (1.6576 1.7646) 

U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[3]/CK (1.6569 1.7639) 

U0_UART/U0_UART_RX/STR0/strt_glitch_reg/CK (1.6576 1.7646) 

U0_UART/U0_UART_RX/RX0/current_state_reg[0]/CK (1.6571 1.7641) 

U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[1]/CK (1.6565 1.7635) 

U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[0]/CK (1.657 1.764) 

U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[0]/CK (1.6562 1.7632) 

U0_UART/U0_UART_RX/Par0/par_err_reg/CK (1.6545 1.7615) 

U0_UART/U0_UART_RX/Par0/par_bit_reg/CK (1.6545 1.7615) 

U0_UART/U0_UART_RX/DSR0/cnt_reg[0]/CK (1.6542 1.7612) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]/CK (1.6543 1.7613) 

U0_UART/U0_UART_RX/DSR0/cnt_reg[1]/CK (1.6541 1.7611) 

U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[2]/CK (1.6552 1.7622) 

U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[1]/CK (1.6558 1.7628) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]/CK (1.6546 1.7616) 

U0_UART/U0_UART_RX/DSR0/cnt_reg[2]/CK (1.6551 1.7621) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]/CK (1.6547 1.7617) 

U0_UART/U0_UART_RX/D0/sample_test_reg[2]/CK (1.6557 1.7627) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]/CK (1.654 1.761) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]/CK (1.6558 1.7628) 

U0_UART/U0_UART_RX/D0/sample_test_reg[1]/CK (1.6559 1.7629) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]/CK (1.6549 1.7619) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]/CK (1.655 1.762) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]/CK (1.655 1.762) 

U0_UART/U0_UART_RX/D0/sample_test_reg[0]/CK (1.6559 1.7629) 

RST_SYNC_2/sync_reg_reg[0]/CK (1.5812 1.5035) 

U1_ClkDiv/count_reg[0]/CK (1.5815 1.5038) 

U1_ClkDiv/count_reg[1]/CK (1.5815 1.5038) 

U1_ClkDiv/count_reg[2]/CK (1.5816 1.5039) 

U1_ClkDiv/count_reg[3]/CK (1.5814 1.5037) 

U1_ClkDiv/count_reg[4]/CK (1.5817 1.504) 

U1_ClkDiv/count_reg[5]/CK (1.5818 1.5041) 

U1_ClkDiv/count_reg[6]/CK (1.5818 1.5041) 

RST_SYNC_2/sync_reg_reg[1]/CK (1.5812 1.5035) 

U1_ClkDiv/odd_edge_tog_reg/CK (1.5817 1.504) 

U0_ClkDiv/count_reg[6]/CK (1.5497 1.4879) 

U0_ClkDiv/odd_edge_tog_reg/CK (1.5498 1.488) 

U0_ClkDiv/count_reg[5]/CK (1.5499 1.4881) 

U0_ClkDiv/count_reg[4]/CK (1.5499 1.4881) 

U0_ClkDiv/count_reg[3]/CK (1.5495 1.4877) 

U0_ClkDiv/count_reg[2]/CK (1.5494 1.4876) 

U0_ClkDiv/count_reg[1]/CK (1.5496 1.4878) 

U0_ClkDiv/count_reg[0]/CK (1.5497 1.4879) 

U0_ClkDiv/U17/A (1.0214 0.9604) 
U0_ClkDiv/U17/Y (1.2043 1.1704) load=0.0118947(pf) 

U1_ClkDiv/U17/A (1.021 0.9601) 
U1_ClkDiv/U17/Y (1.1695 1.1433) load=0.00575236(pf) 

U_TX_CLK_multiplexer/U1/A (1.2051 1.1712) 
U_TX_CLK_multiplexer/U1/Y (1.4575 1.4361) load=0.0199188(pf) 

U_RX_CLK_multiplexer/U1/A (1.1697 1.1435) 
U_RX_CLK_multiplexer/U1/Y (1.4461 1.4226) load=0.0268954(pf) 

UART_TX_CLK_M__L1_I0/A (1.4588 1.4374) 
UART_TX_CLK_M__L1_I0/Y (1.642 1.6046) load=0.110363(pf) 

UART_RX_CLK_M__L1_I0/A (1.4479 1.4244) 
UART_RX_CLK_M__L1_I0/Y (1.6021 1.5818) load=0.0886866(pf) 

U0_UART/U0_UART_TX/S1/count_reg[1]/CK (1.6425 1.6051) 

U0_UART/U0_UART_TX/U1/current_state_reg[0]/CK (1.6439 1.6065) 

F1_fifo/u_w2r_sync/sync_reg_reg[0][0]/CK (1.6462 1.6088) 

U0_UART/U0_UART_TX/U1/current_state_reg[2]/CK (1.644 1.6066) 

U0_UART/U0_UART_TX/U1/current_state_reg[1]/CK (1.6441 1.6067) 

PUL_GEN_1/sync_flop_reg/CK (1.6455 1.6081) 

PUL_GEN_1/meta_flop_reg/CK (1.6448 1.6074) 

F1_fifo/u_w2r_sync/sync_reg_reg[3][1]/CK (1.6453 1.6079) 

F1_fifo/u_w2r_sync/sync_reg_reg[3][0]/CK (1.6458 1.6084) 

F1_fifo/u_w2r_sync/sync_reg_reg[2][1]/CK (1.6459 1.6085) 

F1_fifo/u_w2r_sync/sync_reg_reg[2][0]/CK (1.6462 1.6088) 

F1_fifo/u_w2r_sync/sync_reg_reg[1][1]/CK (1.6462 1.6088) 

F1_fifo/u_w2r_sync/sync_reg_reg[1][0]/CK (1.6462 1.6088) 

F1_fifo/u_w2r_sync/sync_reg_reg[0][1]/CK (1.6463 1.6089) 

F1_fifo/rptr_empty/g_rptr_reg[3]/CK (1.646 1.6086) 

F1_fifo/rptr_empty/g_rptr_reg[2]/CK (1.6462 1.6088) 

F1_fifo/rptr_empty/g_rptr_reg[1]/CK (1.6462 1.6088) 

F1_fifo/rptr_empty/g_rptr_reg[0]/CK (1.6461 1.6087) 

U0_UART/U0_UART_TX/S1/temp_data_reg[2]/CK (1.644 1.6066) 

U0_UART/U0_UART_TX/S1/temp_data_reg[7]/CK (1.6431 1.6057) 

U0_UART/U0_UART_TX/S1/temp_data_reg[6]/CK (1.6432 1.6058) 

U0_UART/U0_UART_TX/S1/temp_data_reg[5]/CK (1.6433 1.6059) 

U0_UART/U0_UART_TX/S1/temp_data_reg[4]/CK (1.6437 1.6063) 

U0_UART/U0_UART_TX/S1/temp_data_reg[3]/CK (1.6439 1.6065) 

U0_UART/U0_UART_TX/S1/temp_data_reg[1]/CK (1.644 1.6066) 

U0_UART/U0_UART_TX/S1/temp_data_reg[0]/CK (1.644 1.6066) 

U0_UART/U0_UART_TX/S1/ser_data_reg/CK (1.6434 1.606) 

U0_UART/U0_UART_TX/S1/count_reg[3]/CK (1.6434 1.606) 

U0_UART/U0_UART_TX/S1/count_reg[2]/CK (1.6434 1.606) 

U0_UART/U0_UART_TX/S1/count_reg[0]/CK (1.6434 1.606) 

U0_UART/U0_UART_TX/P1/par_bit_reg/CK (1.6435 1.6061) 

F1_fifo/rptr_empty/bn_rptr_reg[3]/CK (1.6464 1.609) 

F1_fifo/rptr_empty/bn_rptr_reg[2]/CK (1.6464 1.609) 

F1_fifo/rptr_empty/bn_rptr_reg[1]/CK (1.6463 1.6089) 

F1_fifo/rptr_empty/bn_rptr_reg[0]/CK (1.6433 1.6059) 

U0_UART/U0_UART_RX/STP0/stp_err_reg/CK (1.6061 1.5858) 

U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[2]/CK (1.6051 1.5848) 

U0_UART/U0_UART_RX/RX0/current_state_reg[1]/CK (1.6059 1.5856) 

U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (1.6061 1.5858) 

U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[3]/CK (1.6054 1.5851) 

U0_UART/U0_UART_RX/STR0/strt_glitch_reg/CK (1.6061 1.5858) 

U0_UART/U0_UART_RX/RX0/current_state_reg[0]/CK (1.6056 1.5853) 

U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[1]/CK (1.605 1.5847) 

U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[0]/CK (1.6055 1.5852) 

U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[0]/CK (1.6047 1.5844) 

U0_UART/U0_UART_RX/Par0/par_err_reg/CK (1.603 1.5827) 

U0_UART/U0_UART_RX/Par0/par_bit_reg/CK (1.603 1.5827) 

U0_UART/U0_UART_RX/DSR0/cnt_reg[0]/CK (1.6027 1.5824) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]/CK (1.6028 1.5825) 

U0_UART/U0_UART_RX/DSR0/cnt_reg[1]/CK (1.6026 1.5823) 

U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[2]/CK (1.6037 1.5834) 

U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[1]/CK (1.6043 1.584) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]/CK (1.6031 1.5828) 

U0_UART/U0_UART_RX/DSR0/cnt_reg[2]/CK (1.6036 1.5833) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]/CK (1.6032 1.5829) 

U0_UART/U0_UART_RX/D0/sample_test_reg[2]/CK (1.6042 1.5839) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]/CK (1.6025 1.5822) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]/CK (1.6043 1.584) 

U0_UART/U0_UART_RX/D0/sample_test_reg[1]/CK (1.6044 1.5841) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]/CK (1.6034 1.5831) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]/CK (1.6035 1.5832) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]/CK (1.6035 1.5832) 

U0_UART/U0_UART_RX/D0/sample_test_reg[0]/CK (1.6044 1.5841) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: UART_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 10
Nr. of Sinks                   : 81
Nr. of Buffer                  : 21
Nr. of Level (including gates) : 13
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): F1_fifo/rptr_empty/bn_rptr_reg[3]/CK 1662.3(ps)
Min trig. edge delay at sink(R): U0_ClkDiv/count_reg[2]/CK 1531.3(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1531.3~1662.3(ps)      0~271300(ps)        
Fall Phase Delay               : 1432~1759.2(ps)        0~271300(ps)        
Trig. Edge Skew                : 131(ps)                200(ps)             
Rise Skew                      : 131(ps)                
Fall Skew                      : 327.2(ps)              
Max. Rise Buffer Tran          : 438.3(ps)              50(ps)              
Max. Fall Buffer Tran          : 260.8(ps)              50(ps)              
Max. Rise Sink Tran            : 208.4(ps)              50(ps)              
Max. Fall Sink Tran            : 96.3(ps)               50(ps)              
Min. Rise Buffer Tran          : 21(ps)                 0(ps)               
Min. Fall Buffer Tran          : 17.7(ps)               0(ps)               
Min. Rise Sink Tran            : 89.5(ps)               0(ps)               
Min. Fall Sink Tran            : 56.3(ps)               0(ps)               

view setup1_analysis_view : skew = 131ps (required = 200ps)
view setup2_analysis_view : skew = 131ps (required = 200ps)
view setup3_analysis_view : skew = 131ps (required = 200ps)
view hold1_analysis_view : skew = 58.1ps (required = 200ps)
view hold2_analysis_view : skew = 58.1ps (required = 200ps)
view hold3_analysis_view : skew = 58.1ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
UART_CLK_M__L1_I0/A              [438.3 233.4](ps)      50(ps)              
UART_CLK_M__L1_I1/A              [438.3 233.4](ps)      50(ps)              
UART_CLK_M__L2_I2/A              [85.2 114.3](ps)       50(ps)              
UART_CLK_M__L2_I1/A              [85.2 114.3](ps)       50(ps)              
UART_CLK_M__L2_I0/A              [85.2 114.3](ps)       50(ps)              
UART_CLK_M__L2_I3/A              [241 207.2](ps)        50(ps)              
UART_CLK_M__L3_I1/A              [250.3 216.1](ps)      50(ps)              
U0_ClkDiv/U17/B                  [133.6 108.3](ps)      50(ps)              
U1_ClkDiv/U17/B                  [152.9 120.6](ps)      50(ps)              
UART_CLK_M__L4_I1/A              [302.6 260.8](ps)      50(ps)              
UART_CLK_M__L5_I0/A              [63.7 57.3](ps)        50(ps)              
U_TX_CLK_multiplexer/U1/A        [150.4 122.8](ps)      50(ps)              
U_RX_CLK_multiplexer/U1/A        [95.8 94.1](ps)        50(ps)              
UART_CLK_M__L5_I1/A              [66.9 58.4](ps)        50(ps)              
UART_TX_CLK_M__L1_I0/A           [222.2 142](ps)        50(ps)              
UART_RX_CLK_M__L1_I0/A           [288.2 170.3](ps)      50(ps)              
U0_UART/U0_UART_TX/S1/count_reg[1]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/U1/current_state_reg[0]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/u_w2r_sync/sync_reg_reg[0][0]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/U1/current_state_reg[2]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/U1/current_state_reg[1]/CK[97.8 84.6](ps)        50(ps)              
PUL_GEN_1/sync_flop_reg/CK       [97.8 84.6](ps)        50(ps)              
PUL_GEN_1/meta_flop_reg/CK       [97.8 84.6](ps)        50(ps)              
F1_fifo/u_w2r_sync/sync_reg_reg[3][1]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/u_w2r_sync/sync_reg_reg[3][0]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/u_w2r_sync/sync_reg_reg[2][1]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/u_w2r_sync/sync_reg_reg[2][0]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/u_w2r_sync/sync_reg_reg[1][1]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/u_w2r_sync/sync_reg_reg[1][0]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/u_w2r_sync/sync_reg_reg[0][1]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/rptr_empty/g_rptr_reg[3]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/rptr_empty/g_rptr_reg[2]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/rptr_empty/g_rptr_reg[1]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/rptr_empty/g_rptr_reg[0]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/temp_data_reg[2]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/temp_data_reg[7]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/temp_data_reg[6]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/temp_data_reg[5]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/temp_data_reg[4]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/temp_data_reg[3]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/temp_data_reg[1]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/temp_data_reg[0]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/ser_data_reg/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/count_reg[3]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/count_reg[2]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/count_reg[0]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/P1/par_bit_reg/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/rptr_empty/bn_rptr_reg[3]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/rptr_empty/bn_rptr_reg[2]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/rptr_empty/bn_rptr_reg[1]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/rptr_empty/bn_rptr_reg[0]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_RX/STP0/stp_err_reg/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[2]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/RX0/current_state_reg[1]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[3]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/STR0/strt_glitch_reg/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/RX0/current_state_reg[0]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[1]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[0]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[0]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/Par0/par_err_reg/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/Par0/par_bit_reg/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/cnt_reg[0]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/cnt_reg[1]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[2]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[1]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/cnt_reg[2]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/D0/sample_test_reg[2]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/D0/sample_test_reg[1]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/D0/sample_test_reg[0]/CK[89.5 56.3](ps)        50(ps)              
RST_SYNC_2/sync_reg_reg[0]/CK    [208.4 96.3](ps)       50(ps)              
U1_ClkDiv/count_reg[0]/CK        [208.4 96.3](ps)       50(ps)              
U1_ClkDiv/count_reg[1]/CK        [208.4 96.3](ps)       50(ps)              
U1_ClkDiv/count_reg[2]/CK        [208.4 96.3](ps)       50(ps)              
U1_ClkDiv/count_reg[3]/CK        [208.4 96.3](ps)       50(ps)              
U1_ClkDiv/count_reg[4]/CK        [208.4 96.3](ps)       50(ps)              
U1_ClkDiv/count_reg[5]/CK        [208.4 96.3](ps)       50(ps)              
U1_ClkDiv/count_reg[6]/CK        [208.4 96.3](ps)       50(ps)              
RST_SYNC_2/sync_reg_reg[1]/CK    [208.4 96.3](ps)       50(ps)              
U1_ClkDiv/odd_edge_tog_reg/CK    [208.4 96.3](ps)       50(ps)              
U0_ClkDiv/count_reg[6]/CK        [152.4 70.4](ps)       50(ps)              
U0_ClkDiv/odd_edge_tog_reg/CK    [152.4 70.4](ps)       50(ps)              
U0_ClkDiv/count_reg[5]/CK        [152.4 70.4](ps)       50(ps)              
U0_ClkDiv/count_reg[4]/CK        [152.4 70.4](ps)       50(ps)              
U0_ClkDiv/count_reg[3]/CK        [152.4 70.4](ps)       50(ps)              
U0_ClkDiv/count_reg[2]/CK        [152.4 70.4](ps)       50(ps)              
U0_ClkDiv/count_reg[1]/CK        [152.4 70.4](ps)       50(ps)              
U0_ClkDiv/count_reg[0]/CK        [152.4 70.4](ps)       50(ps)              
U_TX_CLK_multiplexer/U1/A        [147.5 108.5](ps)      50(ps)              
U_RX_CLK_multiplexer/U1/A        [91.9 80.9](ps)        50(ps)              
UART_TX_CLK_M__L1_I0/A           [222.2 142](ps)        50(ps)              
UART_RX_CLK_M__L1_I0/A           [288.2 170.3](ps)      50(ps)              
U0_UART/U0_UART_TX/S1/count_reg[1]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/U1/current_state_reg[0]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/u_w2r_sync/sync_reg_reg[0][0]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/U1/current_state_reg[2]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/U1/current_state_reg[1]/CK[97.8 84.6](ps)        50(ps)              
PUL_GEN_1/sync_flop_reg/CK       [97.8 84.6](ps)        50(ps)              
PUL_GEN_1/meta_flop_reg/CK       [97.8 84.6](ps)        50(ps)              
F1_fifo/u_w2r_sync/sync_reg_reg[3][1]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/u_w2r_sync/sync_reg_reg[3][0]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/u_w2r_sync/sync_reg_reg[2][1]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/u_w2r_sync/sync_reg_reg[2][0]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/u_w2r_sync/sync_reg_reg[1][1]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/u_w2r_sync/sync_reg_reg[1][0]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/u_w2r_sync/sync_reg_reg[0][1]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/rptr_empty/g_rptr_reg[3]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/rptr_empty/g_rptr_reg[2]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/rptr_empty/g_rptr_reg[1]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/rptr_empty/g_rptr_reg[0]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/temp_data_reg[2]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/temp_data_reg[7]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/temp_data_reg[6]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/temp_data_reg[5]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/temp_data_reg[4]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/temp_data_reg[3]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/temp_data_reg[1]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/temp_data_reg[0]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/ser_data_reg/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/count_reg[3]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/count_reg[2]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/S1/count_reg[0]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_TX/P1/par_bit_reg/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/rptr_empty/bn_rptr_reg[3]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/rptr_empty/bn_rptr_reg[2]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/rptr_empty/bn_rptr_reg[1]/CK[97.8 84.6](ps)        50(ps)              
F1_fifo/rptr_empty/bn_rptr_reg[0]/CK[97.8 84.6](ps)        50(ps)              
U0_UART/U0_UART_RX/STP0/stp_err_reg/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[2]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/RX0/current_state_reg[1]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[3]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/STR0/strt_glitch_reg/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/RX0/current_state_reg[0]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[1]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[0]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[0]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/Par0/par_err_reg/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/Par0/par_bit_reg/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/cnt_reg[0]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/cnt_reg[1]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[2]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[1]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/cnt_reg[2]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/D0/sample_test_reg[2]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/D0/sample_test_reg[1]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]/CK[89.5 56.3](ps)        50(ps)              
U0_UART/U0_UART_RX/D0/sample_test_reg[0]/CK[89.5 56.3](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: UART_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 81
     Rise Delay	   : [1531.3(ps)  1662.3(ps)]
     Rise Skew	   : 131(ps)
     Fall Delay	   : [1432(ps)  1759.2(ps)]
     Fall Skew	   : 327.2(ps)


  Child Tree 1 from U_UART_clock_multiplexer/U1/A: 
     nrSink : 81
     Rise Delay [1531.3(ps)  1662.3(ps)] Skew [131(ps)]
     Fall Delay[1432(ps)  1759.2(ps)] Skew=[327.2(ps)]


  Main Tree from UART_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U_UART_clock_multiplexer/U1/A [68.2(ps) 68.4(ps)]
OUTPUT_TERM: U_UART_clock_multiplexer/U1/Y [409.1(ps) 377.5(ps)]

Main Tree: 
     nrSink         : 81
     Rise Delay	   : [1531.3(ps)  1662.3(ps)]
     Rise Skew	   : 131(ps)
     Fall Delay	   : [1432(ps)  1759.2(ps)]
     Fall Skew	   : 327.2(ps)


  Child Tree 1 from U0_ClkDiv/div_clk_reg/CK: 
     nrSink : 35
     Rise Delay [1658.4(ps)  1662.3(ps)] Skew [3.9(ps)]
     Fall Delay[1755.3(ps)  1759.2(ps)] Skew=[3.9(ps)]


  Child Tree 2 from U1_ClkDiv/div_clk_reg/CK: 
     nrSink : 28
     Rise Delay [1635.9(ps)  1639.5(ps)] Skew [3.6(ps)]
     Fall Delay[1742.9(ps)  1746.5(ps)] Skew=[3.6(ps)]


  Child Tree 3 from U0_ClkDiv/U17/A: 
     nrSink : 35
     Rise Delay [1624.4(ps)  1628.3(ps)] Skew [3.9(ps)]
     Fall Delay[1549.8(ps)  1553.7(ps)] Skew=[3.9(ps)]


  Child Tree 4 from U1_ClkDiv/U17/A: 
     nrSink : 28
     Rise Delay [1584.4(ps)  1588(ps)] Skew [3.6(ps)]
     Fall Delay[1526.9(ps)  1530.5(ps)] Skew=[3.6(ps)]


  Main Tree from U_UART_clock_multiplexer/U1/Y w/o tracing through gates: 
     nrSink : 18
     nrGate : 4
     Rise Delay [1531.3(ps)  1563.7(ps)] Skew [32.4(ps)]
     Fall Delay [1432(ps)  1448.5(ps)] Skew=[16.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: U0_ClkDiv/div_clk_reg/CK [585.3(ps) 501(ps)]
OUTPUT_TERM: U0_ClkDiv/div_clk_reg/Q [995.9(ps) 1038(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [1658.4(ps)  1662.3(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1755.3(ps)  1759.2(ps)]
     Fall Skew	   : 3.9(ps)


  Child Tree 1 from U0_ClkDiv/U17/B: 
     nrSink : 35
     Rise Delay [1658.4(ps)  1662.3(ps)] Skew [3.9(ps)]
     Fall Delay[1755.3(ps)  1759.2(ps)] Skew=[3.9(ps)]


  Main Tree from U0_ClkDiv/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_ClkDiv/div_clk_reg/CK [584.6(ps) 500.2(ps)]
OUTPUT_TERM: U1_ClkDiv/div_clk_reg/Q [1008.3(ps) 1047.9(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1635.9(ps)  1639.5(ps)]
     Rise Skew	   : 3.6(ps)
     Fall Delay	   : [1742.9(ps)  1746.5(ps)]
     Fall Skew	   : 3.6(ps)


  Child Tree 1 from U1_ClkDiv/U17/B: 
     nrSink : 28
     Rise Delay [1635.9(ps)  1639.5(ps)] Skew [3.6(ps)]
     Fall Delay[1742.9(ps)  1746.5(ps)] Skew=[3.6(ps)]


  Main Tree from U1_ClkDiv/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_ClkDiv/U17/B [996(ps) 1038.1(ps)]
OUTPUT_TERM: U0_ClkDiv/U17/Y [1219.6(ps) 1316.3(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [1658.4(ps)  1662.3(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1755.3(ps)  1759.2(ps)]
     Fall Skew	   : 3.9(ps)


  Child Tree 1 from U_TX_CLK_multiplexer/U1/A: 
     nrSink : 35
     Rise Delay [1658.4(ps)  1662.3(ps)] Skew [3.9(ps)]
     Fall Delay[1755.3(ps)  1759.2(ps)] Skew=[3.9(ps)]


  Main Tree from U0_ClkDiv/U17/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_ClkDiv/U17/B [1008.5(ps) 1048.1(ps)]
OUTPUT_TERM: U1_ClkDiv/U17/Y [1201.9(ps) 1300.1(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1635.9(ps)  1639.5(ps)]
     Rise Skew	   : 3.6(ps)
     Fall Delay	   : [1742.9(ps)  1746.5(ps)]
     Fall Skew	   : 3.6(ps)


  Child Tree 1 from U_RX_CLK_multiplexer/U1/A: 
     nrSink : 28
     Rise Delay [1635.9(ps)  1639.5(ps)] Skew [3.6(ps)]
     Fall Delay[1742.9(ps)  1746.5(ps)] Skew=[3.6(ps)]


  Main Tree from U1_ClkDiv/U17/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U_TX_CLK_multiplexer/U1/A [1220.4(ps) 1317.1(ps)]
OUTPUT_TERM: U_TX_CLK_multiplexer/U1/Y [1473.4(ps) 1586.3(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [1658.4(ps)  1662.3(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1755.3(ps)  1759.2(ps)]
     Fall Skew	   : 3.9(ps)


  Main Tree from U_TX_CLK_multiplexer/U1/Y w/o tracing through gates: 
     nrSink : 35
     nrGate : 0
     Rise Delay [1658.4(ps)  1662.3(ps)] Skew [3.9(ps)]
     Fall Delay [1755.3(ps)  1759.2(ps)] Skew=[3.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: U_RX_CLK_multiplexer/U1/A [1202.1(ps) 1300.3(ps)]
OUTPUT_TERM: U_RX_CLK_multiplexer/U1/Y [1479.5(ps) 1583.3(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1635.9(ps)  1639.5(ps)]
     Rise Skew	   : 3.6(ps)
     Fall Delay	   : [1742.9(ps)  1746.5(ps)]
     Fall Skew	   : 3.6(ps)


  Main Tree from U_RX_CLK_multiplexer/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [1635.9(ps)  1639.5(ps)] Skew [3.6(ps)]
     Fall Delay [1742.9(ps)  1746.5(ps)] Skew=[3.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: U0_ClkDiv/U17/A [1003.3(ps) 905.1(ps)]
OUTPUT_TERM: U0_ClkDiv/U17/Y [1186.2(ps) 1115.1(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [1624.4(ps)  1628.3(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1549.8(ps)  1553.7(ps)]
     Fall Skew	   : 3.9(ps)


  Child Tree 1 from U_TX_CLK_multiplexer/U1/A: 
     nrSink : 35
     Rise Delay [1624.4(ps)  1628.3(ps)] Skew [3.9(ps)]
     Fall Delay[1549.8(ps)  1553.7(ps)] Skew=[3.9(ps)]


  Main Tree from U0_ClkDiv/U17/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_ClkDiv/U17/A [1002.9(ps) 904.8(ps)]
OUTPUT_TERM: U1_ClkDiv/U17/Y [1151.4(ps) 1088(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1584.4(ps)  1588(ps)]
     Rise Skew	   : 3.6(ps)
     Fall Delay	   : [1526.9(ps)  1530.5(ps)]
     Fall Skew	   : 3.6(ps)


  Child Tree 1 from U_RX_CLK_multiplexer/U1/A: 
     nrSink : 28
     Rise Delay [1584.4(ps)  1588(ps)] Skew [3.6(ps)]
     Fall Delay[1526.9(ps)  1530.5(ps)] Skew=[3.6(ps)]


  Main Tree from U1_ClkDiv/U17/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U_TX_CLK_multiplexer/U1/A [1187(ps) 1115.9(ps)]
OUTPUT_TERM: U_TX_CLK_multiplexer/U1/Y [1439.4(ps) 1380.8(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [1624.4(ps)  1628.3(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1549.8(ps)  1553.7(ps)]
     Fall Skew	   : 3.9(ps)


  Main Tree from U_TX_CLK_multiplexer/U1/Y w/o tracing through gates: 
     nrSink : 35
     nrGate : 0
     Rise Delay [1624.4(ps)  1628.3(ps)] Skew [3.9(ps)]
     Fall Delay [1549.8(ps)  1553.7(ps)] Skew=[3.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: U_RX_CLK_multiplexer/U1/A [1151.6(ps) 1088.2(ps)]
OUTPUT_TERM: U_RX_CLK_multiplexer/U1/Y [1428(ps) 1367.3(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1584.4(ps)  1588(ps)]
     Rise Skew	   : 3.6(ps)
     Fall Delay	   : [1526.9(ps)  1530.5(ps)]
     Fall Skew	   : 3.6(ps)


  Main Tree from U_RX_CLK_multiplexer/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [1584.4(ps)  1588(ps)] Skew [3.6(ps)]
     Fall Delay [1526.9(ps)  1530.5(ps)] Skew=[3.6(ps)]


UART_CLK (0 0) load=0.0479114(pf) 

UART_CLK__L1_I0/A (0.0019 0.0019) 
UART_CLK__L1_I0/Y (0.0343 0.0359) load=0.0510557(pf) 

UART_CLK__L2_I0/A (0.0377 0.0393) 
UART_CLK__L2_I0/Y (0.0679 0.0681) load=0.00693081(pf) 

U_UART_clock_multiplexer/U1/A (0.0682 0.0684) 
U_UART_clock_multiplexer/U1/Y (0.4091 0.3775) load=0.0426409(pf) 

UART_CLK_M__L1_I0/A (0.4116 0.38) 
UART_CLK_M__L1_I0/Y (0.466 0.5282) load=0.0520499(pf) 

UART_CLK_M__L1_I1/A (0.4096 0.378) 
UART_CLK_M__L1_I1/Y (0.6752 0.6265) load=0.0122885(pf) 

UART_CLK_M__L2_I2/A (0.4668 0.529) 
UART_CLK_M__L2_I2/Y (0.5793 0.6561) load=0.0208626(pf) 

UART_CLK_M__L2_I1/A (0.4692 0.5314) 
UART_CLK_M__L2_I1/Y (0.5852 0.5009) load=0.0024424(pf) 

UART_CLK_M__L2_I0/A (0.4683 0.5305) 
UART_CLK_M__L2_I0/Y (0.5845 0.5001) load=0.00250497(pf) 

UART_CLK_M__L2_I3/A (0.676 0.6273) 
UART_CLK_M__L2_I3/Y (0.9237 0.8756) load=0.0129247(pf) 

UART_CLK_M__L3_I0/A (0.5808 0.6576) 
UART_CLK_M__L3_I0/Y (0.681 0.7627) load=0.0163732(pf) 

U0_ClkDiv/div_clk_reg/CK (0.5853 0.501) 
U0_ClkDiv/div_clk_reg/Q (0.9959 1.038) load=0.006095(pf) 

U1_ClkDiv/div_clk_reg/CK (0.5846 0.5002) 
U1_ClkDiv/div_clk_reg/Q (1.0083 1.0479) load=0.00763313(pf) 

UART_CLK_M__L3_I1/A (0.9245 0.8764) 
UART_CLK_M__L3_I1/Y (1.2023 1.1526) load=0.0160135(pf) 

UART_CLK_M__L4_I0/A (0.6817 0.7634) 
UART_CLK_M__L4_I0/Y (0.7954 0.881) load=0.0515979(pf) 

U0_ClkDiv/U17/B (0.996 1.0381) 
U0_ClkDiv/U17/Y (1.2196 1.3163) load=0.0118947(pf) 

U1_ClkDiv/U17/B (1.0085 1.0481) 
U1_ClkDiv/U17/Y (1.2019 1.3001) load=0.00575236(pf) 

UART_CLK_M__L4_I1/A (1.2028 1.1531) 
UART_CLK_M__L4_I1/Y (1.3788 1.3284) load=0.0477096(pf) 

UART_CLK_M__L5_I0/A (0.7991 0.8847) 
UART_CLK_M__L5_I0/Y (0.9278 0.8444) load=0.0387468(pf) 

U_TX_CLK_multiplexer/U1/A (1.2204 1.3171) 
U_TX_CLK_multiplexer/U1/Y (1.4734 1.5863) load=0.0199188(pf) 

U_RX_CLK_multiplexer/U1/A (1.2021 1.3003) 
U_RX_CLK_multiplexer/U1/Y (1.4795 1.5833) load=0.0268954(pf) 

UART_CLK_M__L5_I1/A (1.3837 1.3333) 
UART_CLK_M__L5_I1/Y (1.3747 1.4289) load=0.0283405(pf) 

UART_CLK_M__L6_I0/A (0.9292 0.8458) 
UART_CLK_M__L6_I0/Y (0.8801 0.9663) load=0.0267554(pf) 

UART_TX_CLK_M__L1_I0/A (1.4747 1.5876) 
UART_TX_CLK_M__L1_I0/Y (1.6579 1.7548) load=0.110363(pf) 

UART_RX_CLK_M__L1_I0/A (1.4813 1.5851) 
UART_RX_CLK_M__L1_I0/Y (1.6355 1.7425) load=0.0886866(pf) 

UART_CLK_M__L6_I2/A (1.3763 1.4305) 
UART_CLK_M__L6_I2/Y (1.5621 1.4469) load=0.0396247(pf) 

UART_CLK_M__L6_I1/A (1.376 1.4302) 
UART_CLK_M__L6_I1/Y (1.5309 1.4316) load=0.0278412(pf) 

UART_CLK_M__L7_I1/A (0.8809 0.9671) 
UART_CLK_M__L7_I1/Y (1.0032 0.905) load=0.00391184(pf) 

UART_CLK_M__L7_I0/A (0.8808 0.967) 
UART_CLK_M__L7_I0/Y (1.0028 0.9047) load=0.0037867(pf) 

U0_UART/U0_UART_TX/S1/count_reg[1]/CK (1.6584 1.7553) 

U0_UART/U0_UART_TX/U1/current_state_reg[0]/CK (1.6598 1.7567) 

F1_fifo/u_w2r_sync/sync_reg_reg[0][0]/CK (1.6621 1.759) 

U0_UART/U0_UART_TX/U1/current_state_reg[2]/CK (1.6599 1.7568) 

U0_UART/U0_UART_TX/U1/current_state_reg[1]/CK (1.66 1.7569) 

PUL_GEN_1/sync_flop_reg/CK (1.6614 1.7583) 

PUL_GEN_1/meta_flop_reg/CK (1.6607 1.7576) 

F1_fifo/u_w2r_sync/sync_reg_reg[3][1]/CK (1.6612 1.7581) 

F1_fifo/u_w2r_sync/sync_reg_reg[3][0]/CK (1.6617 1.7586) 

F1_fifo/u_w2r_sync/sync_reg_reg[2][1]/CK (1.6618 1.7587) 

F1_fifo/u_w2r_sync/sync_reg_reg[2][0]/CK (1.6621 1.759) 

F1_fifo/u_w2r_sync/sync_reg_reg[1][1]/CK (1.6621 1.759) 

F1_fifo/u_w2r_sync/sync_reg_reg[1][0]/CK (1.6621 1.759) 

F1_fifo/u_w2r_sync/sync_reg_reg[0][1]/CK (1.6622 1.7591) 

F1_fifo/rptr_empty/g_rptr_reg[3]/CK (1.6619 1.7588) 

F1_fifo/rptr_empty/g_rptr_reg[2]/CK (1.6621 1.759) 

F1_fifo/rptr_empty/g_rptr_reg[1]/CK (1.6621 1.759) 

F1_fifo/rptr_empty/g_rptr_reg[0]/CK (1.662 1.7589) 

U0_UART/U0_UART_TX/S1/temp_data_reg[2]/CK (1.6599 1.7568) 

U0_UART/U0_UART_TX/S1/temp_data_reg[7]/CK (1.659 1.7559) 

U0_UART/U0_UART_TX/S1/temp_data_reg[6]/CK (1.6591 1.756) 

U0_UART/U0_UART_TX/S1/temp_data_reg[5]/CK (1.6592 1.7561) 

U0_UART/U0_UART_TX/S1/temp_data_reg[4]/CK (1.6596 1.7565) 

U0_UART/U0_UART_TX/S1/temp_data_reg[3]/CK (1.6598 1.7567) 

U0_UART/U0_UART_TX/S1/temp_data_reg[1]/CK (1.6599 1.7568) 

U0_UART/U0_UART_TX/S1/temp_data_reg[0]/CK (1.6599 1.7568) 

U0_UART/U0_UART_TX/S1/ser_data_reg/CK (1.6593 1.7562) 

U0_UART/U0_UART_TX/S1/count_reg[3]/CK (1.6593 1.7562) 

U0_UART/U0_UART_TX/S1/count_reg[2]/CK (1.6593 1.7562) 

U0_UART/U0_UART_TX/S1/count_reg[0]/CK (1.6593 1.7562) 

U0_UART/U0_UART_TX/P1/par_bit_reg/CK (1.6594 1.7563) 

F1_fifo/rptr_empty/bn_rptr_reg[3]/CK (1.6623 1.7592) 

F1_fifo/rptr_empty/bn_rptr_reg[2]/CK (1.6623 1.7592) 

F1_fifo/rptr_empty/bn_rptr_reg[1]/CK (1.6622 1.7591) 

F1_fifo/rptr_empty/bn_rptr_reg[0]/CK (1.6592 1.7561) 

U0_UART/U0_UART_RX/STP0/stp_err_reg/CK (1.6395 1.7465) 

U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[2]/CK (1.6385 1.7455) 

U0_UART/U0_UART_RX/RX0/current_state_reg[1]/CK (1.6393 1.7463) 

U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (1.6395 1.7465) 

U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[3]/CK (1.6388 1.7458) 

U0_UART/U0_UART_RX/STR0/strt_glitch_reg/CK (1.6395 1.7465) 

U0_UART/U0_UART_RX/RX0/current_state_reg[0]/CK (1.639 1.746) 

U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[1]/CK (1.6384 1.7454) 

U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[0]/CK (1.6389 1.7459) 

U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[0]/CK (1.6381 1.7451) 

U0_UART/U0_UART_RX/Par0/par_err_reg/CK (1.6364 1.7434) 

U0_UART/U0_UART_RX/Par0/par_bit_reg/CK (1.6364 1.7434) 

U0_UART/U0_UART_RX/DSR0/cnt_reg[0]/CK (1.6361 1.7431) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]/CK (1.6362 1.7432) 

U0_UART/U0_UART_RX/DSR0/cnt_reg[1]/CK (1.636 1.743) 

U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[2]/CK (1.6371 1.7441) 

U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[1]/CK (1.6377 1.7447) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]/CK (1.6365 1.7435) 

U0_UART/U0_UART_RX/DSR0/cnt_reg[2]/CK (1.637 1.744) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]/CK (1.6366 1.7436) 

U0_UART/U0_UART_RX/D0/sample_test_reg[2]/CK (1.6376 1.7446) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]/CK (1.6359 1.7429) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]/CK (1.6377 1.7447) 

U0_UART/U0_UART_RX/D0/sample_test_reg[1]/CK (1.6378 1.7448) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]/CK (1.6368 1.7438) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]/CK (1.6369 1.7439) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]/CK (1.6369 1.7439) 

U0_UART/U0_UART_RX/D0/sample_test_reg[0]/CK (1.6378 1.7448) 

RST_SYNC_2/sync_reg_reg[0]/CK (1.5631 1.4479) 

U1_ClkDiv/count_reg[0]/CK (1.5634 1.4482) 

U1_ClkDiv/count_reg[1]/CK (1.5634 1.4482) 

U1_ClkDiv/count_reg[2]/CK (1.5635 1.4483) 

U1_ClkDiv/count_reg[3]/CK (1.5633 1.4481) 

U1_ClkDiv/count_reg[4]/CK (1.5636 1.4484) 

U1_ClkDiv/count_reg[5]/CK (1.5637 1.4485) 

U1_ClkDiv/count_reg[6]/CK (1.5637 1.4485) 

RST_SYNC_2/sync_reg_reg[1]/CK (1.5631 1.4479) 

U1_ClkDiv/odd_edge_tog_reg/CK (1.5636 1.4484) 

U0_ClkDiv/count_reg[6]/CK (1.5316 1.4323) 

U0_ClkDiv/odd_edge_tog_reg/CK (1.5317 1.4324) 

U0_ClkDiv/count_reg[5]/CK (1.5318 1.4325) 

U0_ClkDiv/count_reg[4]/CK (1.5318 1.4325) 

U0_ClkDiv/count_reg[3]/CK (1.5314 1.4321) 

U0_ClkDiv/count_reg[2]/CK (1.5313 1.432) 

U0_ClkDiv/count_reg[1]/CK (1.5315 1.4322) 

U0_ClkDiv/count_reg[0]/CK (1.5316 1.4323) 

U0_ClkDiv/U17/A (1.0033 0.9051) 
U0_ClkDiv/U17/Y (1.1862 1.1151) load=0.0118947(pf) 

U1_ClkDiv/U17/A (1.0029 0.9048) 
U1_ClkDiv/U17/Y (1.1514 1.088) load=0.00575236(pf) 

U_TX_CLK_multiplexer/U1/A (1.187 1.1159) 
U_TX_CLK_multiplexer/U1/Y (1.4394 1.3808) load=0.0199188(pf) 

U_RX_CLK_multiplexer/U1/A (1.1516 1.0882) 
U_RX_CLK_multiplexer/U1/Y (1.428 1.3673) load=0.0268954(pf) 

UART_TX_CLK_M__L1_I0/A (1.4407 1.3821) 
UART_TX_CLK_M__L1_I0/Y (1.6239 1.5493) load=0.110363(pf) 

UART_RX_CLK_M__L1_I0/A (1.4298 1.3691) 
UART_RX_CLK_M__L1_I0/Y (1.584 1.5265) load=0.0886866(pf) 

U0_UART/U0_UART_TX/S1/count_reg[1]/CK (1.6244 1.5498) 

U0_UART/U0_UART_TX/U1/current_state_reg[0]/CK (1.6258 1.5512) 

F1_fifo/u_w2r_sync/sync_reg_reg[0][0]/CK (1.6281 1.5535) 

U0_UART/U0_UART_TX/U1/current_state_reg[2]/CK (1.6259 1.5513) 

U0_UART/U0_UART_TX/U1/current_state_reg[1]/CK (1.626 1.5514) 

PUL_GEN_1/sync_flop_reg/CK (1.6274 1.5528) 

PUL_GEN_1/meta_flop_reg/CK (1.6267 1.5521) 

F1_fifo/u_w2r_sync/sync_reg_reg[3][1]/CK (1.6272 1.5526) 

F1_fifo/u_w2r_sync/sync_reg_reg[3][0]/CK (1.6277 1.5531) 

F1_fifo/u_w2r_sync/sync_reg_reg[2][1]/CK (1.6278 1.5532) 

F1_fifo/u_w2r_sync/sync_reg_reg[2][0]/CK (1.6281 1.5535) 

F1_fifo/u_w2r_sync/sync_reg_reg[1][1]/CK (1.6281 1.5535) 

F1_fifo/u_w2r_sync/sync_reg_reg[1][0]/CK (1.6281 1.5535) 

F1_fifo/u_w2r_sync/sync_reg_reg[0][1]/CK (1.6282 1.5536) 

F1_fifo/rptr_empty/g_rptr_reg[3]/CK (1.6279 1.5533) 

F1_fifo/rptr_empty/g_rptr_reg[2]/CK (1.6281 1.5535) 

F1_fifo/rptr_empty/g_rptr_reg[1]/CK (1.6281 1.5535) 

F1_fifo/rptr_empty/g_rptr_reg[0]/CK (1.628 1.5534) 

U0_UART/U0_UART_TX/S1/temp_data_reg[2]/CK (1.6259 1.5513) 

U0_UART/U0_UART_TX/S1/temp_data_reg[7]/CK (1.625 1.5504) 

U0_UART/U0_UART_TX/S1/temp_data_reg[6]/CK (1.6251 1.5505) 

U0_UART/U0_UART_TX/S1/temp_data_reg[5]/CK (1.6252 1.5506) 

U0_UART/U0_UART_TX/S1/temp_data_reg[4]/CK (1.6256 1.551) 

U0_UART/U0_UART_TX/S1/temp_data_reg[3]/CK (1.6258 1.5512) 

U0_UART/U0_UART_TX/S1/temp_data_reg[1]/CK (1.6259 1.5513) 

U0_UART/U0_UART_TX/S1/temp_data_reg[0]/CK (1.6259 1.5513) 

U0_UART/U0_UART_TX/S1/ser_data_reg/CK (1.6253 1.5507) 

U0_UART/U0_UART_TX/S1/count_reg[3]/CK (1.6253 1.5507) 

U0_UART/U0_UART_TX/S1/count_reg[2]/CK (1.6253 1.5507) 

U0_UART/U0_UART_TX/S1/count_reg[0]/CK (1.6253 1.5507) 

U0_UART/U0_UART_TX/P1/par_bit_reg/CK (1.6254 1.5508) 

F1_fifo/rptr_empty/bn_rptr_reg[3]/CK (1.6283 1.5537) 

F1_fifo/rptr_empty/bn_rptr_reg[2]/CK (1.6283 1.5537) 

F1_fifo/rptr_empty/bn_rptr_reg[1]/CK (1.6282 1.5536) 

F1_fifo/rptr_empty/bn_rptr_reg[0]/CK (1.6252 1.5506) 

U0_UART/U0_UART_RX/STP0/stp_err_reg/CK (1.588 1.5305) 

U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[2]/CK (1.587 1.5295) 

U0_UART/U0_UART_RX/RX0/current_state_reg[1]/CK (1.5878 1.5303) 

U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (1.588 1.5305) 

U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[3]/CK (1.5873 1.5298) 

U0_UART/U0_UART_RX/STR0/strt_glitch_reg/CK (1.588 1.5305) 

U0_UART/U0_UART_RX/RX0/current_state_reg[0]/CK (1.5875 1.53) 

U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[1]/CK (1.5869 1.5294) 

U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[0]/CK (1.5874 1.5299) 

U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[0]/CK (1.5866 1.5291) 

U0_UART/U0_UART_RX/Par0/par_err_reg/CK (1.5849 1.5274) 

U0_UART/U0_UART_RX/Par0/par_bit_reg/CK (1.5849 1.5274) 

U0_UART/U0_UART_RX/DSR0/cnt_reg[0]/CK (1.5846 1.5271) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]/CK (1.5847 1.5272) 

U0_UART/U0_UART_RX/DSR0/cnt_reg[1]/CK (1.5845 1.527) 

U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[2]/CK (1.5856 1.5281) 

U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[1]/CK (1.5862 1.5287) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]/CK (1.585 1.5275) 

U0_UART/U0_UART_RX/DSR0/cnt_reg[2]/CK (1.5855 1.528) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]/CK (1.5851 1.5276) 

U0_UART/U0_UART_RX/D0/sample_test_reg[2]/CK (1.5861 1.5286) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]/CK (1.5844 1.5269) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]/CK (1.5862 1.5287) 

U0_UART/U0_UART_RX/D0/sample_test_reg[1]/CK (1.5863 1.5288) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]/CK (1.5853 1.5278) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]/CK (1.5854 1.5279) 

U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]/CK (1.5854 1.5279) 

U0_UART/U0_UART_RX/D0/sample_test_reg[0]/CK (1.5863 1.5288) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: REF_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 3
Nr. of Sinks                   : 252
Nr. of Buffer                  : 5
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): F1_fifo/wptr_full/g_wptr_reg[0]/CK 762.7(ps)
Min trig. edge delay at sink(R): U0_RegFile/Reg_File_reg[1][3]/CK 673.4(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 673.4~762.7(ps)        0~10000(ps)         
Fall Phase Delay               : 745~841.9(ps)          0~10000(ps)         
Trig. Edge Skew                : 89.3(ps)               200(ps)             
Rise Skew                      : 89.3(ps)               
Fall Skew                      : 96.9(ps)               
Max. Rise Buffer Tran          : 211.1(ps)              50(ps)              
Max. Fall Buffer Tran          : 156.3(ps)              50(ps)              
Max. Rise Sink Tran            : 401.6(ps)              50(ps)              
Max. Fall Sink Tran            : 377.5(ps)              50(ps)              
Min. Rise Buffer Tran          : 20.4(ps)               0(ps)               
Min. Fall Buffer Tran          : 18.3(ps)               0(ps)               
Min. Rise Sink Tran            : 269.2(ps)              0(ps)               
Min. Fall Sink Tran            : 150.4(ps)              0(ps)               

view setup1_analysis_view : skew = 89.3ps (required = 200ps)
view setup2_analysis_view : skew = 89.3ps (required = 200ps)
view setup3_analysis_view : skew = 89.3ps (required = 200ps)
view hold1_analysis_view : skew = 91.2ps (required = 200ps)
view hold2_analysis_view : skew = 91.2ps (required = 200ps)
view hold3_analysis_view : skew = 91.2ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
REF_CLK_M__L1_I0/A               [211.1 156.3](ps)      50(ps)              
REF_CLK_M__L2_I1/A               [129.4 83.2](ps)       50(ps)              
REF_CLK_M__L2_I0/A               [129.4 83.1](ps)       50(ps)              
F1_fifo/fifomem/MEM_reg[2][6]/CK [401.5 377.5](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[3][6]/CK [401.5 377.5](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[5][6]/CK [401.5 377.4](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[6][6]/CK [401.5 377.4](ps)      50(ps)              
F1_fifo/u_r2w_sync/sync_reg_reg[2][1]/CK[401.6 377.5](ps)      50(ps)              
F1_fifo/u_r2w_sync/sync_reg_reg[0][1]/CK[401.6 377.5](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[1][5]/CK [401.6 377.5](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[1][6]/CK [401.5 377.5](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[7][5]/CK [401.5 377.4](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[5][5]/CK [401.5 377.4](ps)      50(ps)              
F1_fifo/u_r2w_sync/sync_reg_reg[2][0]/CK[401.6 377.5](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[3][5]/CK [401.6 377.5](ps)      50(ps)              
F1_fifo/u_r2w_sync/sync_reg_reg[0][0]/CK[401.6 377.5](ps)      50(ps)              
F1_fifo/wptr_full/g_wptr_reg[3]/CK[401.6 377.5](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[6][5]/CK [401.5 377.4](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[7][6]/CK [401.5 377.4](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[2][5]/CK [401.6 377.5](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[0][6]/CK [401.6 377.5](ps)      50(ps)              
F1_fifo/u_r2w_sync/sync_reg_reg[1][0]/CK[401.6 377.5](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[3][7]/CK [401.5 377.4](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[2][7]/CK [401.6 377.5](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[4][5]/CK [401.5 377.4](ps)      50(ps)              
RST_SYNC_1/sync_reg_reg[1]/CK    [401.5 377.5](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[6][7]/CK [401.5 377.4](ps)      50(ps)              
F1_fifo/wptr_full/g_wptr_reg[0]/CK[401.6 377.5](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[1][4]/CK [400.8 376.9](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[0][5]/CK [400.8 376.9](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[4][6]/CK [401.4 377.4](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[7][7]/CK [401.5 377.4](ps)      50(ps)              
F1_fifo/u_r2w_sync/sync_reg_reg[1][1]/CK[401.6 377.5](ps)      50(ps)              
F1_fifo/wptr_full/g_wptr_reg[2]/CK[401.6 377.5](ps)      50(ps)              
F1_fifo/wptr_full/g_wptr_reg[1]/CK[401.6 377.5](ps)      50(ps)              
RST_SYNC_1/sync_reg_reg[0]/CK    [401.6 377.5](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[5][7]/CK [401.5 377.4](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[3][4]/CK [401.6 377.5](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[7][4]/CK [401.5 377.4](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[5][4]/CK [401.4 377.4](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[2][4]/CK [401.6 377.5](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[1][7]/CK [401.3 377.3](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[0][7]/CK [401.3 377.3](ps)      50(ps)              
F1_fifo/u_r2w_sync/sync_reg_reg[3][0]/CK[401.5 377.5](ps)      50(ps)              
F1_fifo/wptr_full/bn_wptr_reg[0]/CK[401.6 377.5](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[0][4]/CK [400.8 376.9](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[6][4]/CK [401.3 377.3](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[4][4]/CK [400.7 376.8](ps)      50(ps)              
F1_fifo/wptr_full/bn_wptr_reg[1]/CK[401.6 377.5](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[4][7]/CK [401.3 377.3](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[2][3]/CK [400.8 376.9](ps)      50(ps)              
F1_fifo/wptr_full/bn_wptr_reg[2]/CK[401.6 377.5](ps)      50(ps)              
F1_fifo/wptr_full/bn_wptr_reg[3]/CK[401.6 377.5](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[5][0]/CK [401.2 377.2](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[3][0]/CK [400.7 376.8](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[3][3]/CK [400.7 376.8](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[1][0]/CK [400.7 376.8](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[5][3]/CK [401 377.1](ps)        50(ps)              
F1_fifo/fifomem/MEM_reg[6][3]/CK [400.8 376.9](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[4][3]/CK [400.7 376.8](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[6][0]/CK [401.3 377.3](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[1][3]/CK [400.8 376.9](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[7][0]/CK [401.3 377.3](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[0][3]/CK [400.8 376.9](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[3][1]/CK [400.7 376.9](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[4][0]/CK [400.7 376.8](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[6][1]/CK [401.3 377.3](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[1][1]/CK [400 376.1](ps)        50(ps)              
F1_fifo/fifomem/MEM_reg[3][2]/CK [400.8 376.9](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[7][3]/CK [400.4 376.6](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[6][2]/CK [400.1 376.3](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[1][2]/CK [400 376.1](ps)        50(ps)              
U0_ref_sync/enable_flop_reg/CK   [400.8 374](ps)        50(ps)              
F1_fifo/fifomem/MEM_reg[4][1]/CK [400.7 376.8](ps)      50(ps)              
U0_ref_sync/sync_reg_reg[1]/CK   [400.8 374](ps)        50(ps)              
F1_fifo/fifomem/MEM_reg[0][0]/CK [400.7 376.8](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[4][2]/CK [399.9 376](ps)        50(ps)              
F1_fifo/fifomem/MEM_reg[0][2]/CK [400 376.1](ps)        50(ps)              
F1_fifo/fifomem/MEM_reg[2][0]/CK [399.9 376](ps)        50(ps)              
U0_ref_sync/sync_reg_reg[0]/CK   [400.8 374](ps)        50(ps)              
F1_fifo/fifomem/MEM_reg[2][1]/CK [399.9 376.1](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[0][1]/CK [400 376.1](ps)        50(ps)              
U0_ref_sync/enable_pulse_d_reg/CK[400.8 374](ps)        50(ps)              
F1_fifo/fifomem/MEM_reg[7][1]/CK [400.7 375](ps)        50(ps)              
F1_fifo/fifomem/MEM_reg[5][1]/CK [400.6 375.3](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[5][2]/CK [400.3 375.6](ps)      50(ps)              
F1_fifo/fifomem/MEM_reg[2][2]/CK [400 376.1](ps)        50(ps)              
F1_fifo/fifomem/MEM_reg[7][2]/CK [399.9 376](ps)        50(ps)              
F1_fifo/u_r2w_sync/sync_reg_reg[3][1]/CK[400.9 374.1](ps)      50(ps)              
C0_CTRL/current_state_reg[0]/CK  [400.8 374](ps)        50(ps)              
C0_CTRL/current_state_reg[2]/CK  [400.9 374](ps)        50(ps)              
U0_ref_sync/sync_bus_reg[7]/CK   [400.8 374](ps)        50(ps)              
C0_CTRL/current_state_reg[3]/CK  [400.8 373.2](ps)      50(ps)              
U0_ref_sync/sync_bus_reg[1]/CK   [400.8 374](ps)        50(ps)              
C0_CTRL/current_state_reg[1]/CK  [400.8 374](ps)        50(ps)              
U0_ref_sync/sync_bus_reg[6]/CK   [400.8 374](ps)        50(ps)              
U0_ref_sync/sync_bus_reg[5]/CK   [400.8 374](ps)        50(ps)              
U0_ref_sync/sync_bus_reg[0]/CK   [400.8 374](ps)        50(ps)              
U0_ref_sync/sync_bus_reg[4]/CK   [400.8 374](ps)        50(ps)              
U0_ref_sync/sync_bus_reg[2]/CK   [397.8 370.3](ps)      50(ps)              
U0_ref_sync/sync_bus_reg[3]/CK   [397.8 370.3](ps)      50(ps)              
U0_RegFile/RdData_reg[4]/CK      [399.7 371.8](ps)      50(ps)              
U0_RegFile/RdData_reg[2]/CK      [399.7 371.8](ps)      50(ps)              
U0_RegFile/RdData_reg[0]/CK      [397.8 370.3](ps)      50(ps)              
U0_RegFile/RdData_reg[3]/CK      [399.7 371.8](ps)      50(ps)              
U0_RegFile/RdData_VLD_reg/CK     [397.8 370.3](ps)      50(ps)              
U0_RegFile/RdData_reg[6]/CK      [399.3 371.5](ps)      50(ps)              
U0_RegFile/RdData_reg[5]/CK      [399.4 371.6](ps)      50(ps)              
U0_RegFile/RdData_reg[7]/CK      [398.6 371](ps)        50(ps)              
U0_RegFile/RdData_reg[1]/CK      [398 370.5](ps)        50(ps)              
U0_RegFile/Reg_File_reg[0][6]/CK [397.8 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[0][7]/CK [397.8 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[1][6]/CK [396.8 369.6](ps)      50(ps)              
U0_RegFile/Reg_File_reg[1][5]/CK [395.7 368.5](ps)      50(ps)              
U0_RegFile/Reg_File_reg[1][3]/CK [394.4 367.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[2][1]/CK [397.8 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[3][5]/CK [397.7 370.1](ps)      50(ps)              
U0_RegFile/Reg_File_reg[3][3]/CK [397.7 370.1](ps)      50(ps)              
U0_RegFile/Reg_File_reg[2][4]/CK [397.8 370.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[1][4]/CK [394.9 367.8](ps)      50(ps)              
U0_RegFile/Reg_File_reg[2][6]/CK [397.8 370.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[3][1]/CK [397.8 370.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[3][4]/CK [397.7 370.1](ps)      50(ps)              
U0_RegFile/Reg_File_reg[2][5]/CK [397.8 370.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[1][7]/CK [396.9 369.5](ps)      50(ps)              
U0_RegFile/Reg_File_reg[1][1]/CK [397.2 369.6](ps)      50(ps)              
U0_RegFile/Reg_File_reg[3][2]/CK [397.7 370.1](ps)      50(ps)              
U0_RegFile/Reg_File_reg[2][3]/CK [397 369.5](ps)        50(ps)              
U0_RegFile/Reg_File_reg[4][3]/CK [397.7 370.1](ps)      50(ps)              
U0_RegFile/Reg_File_reg[3][6]/CK [397.7 370.1](ps)      50(ps)              
U0_RegFile/Reg_File_reg[1][0]/CK [397.2 369.6](ps)      50(ps)              
U0_RegFile/Reg_File_reg[0][5]/CK [397 369.6](ps)        50(ps)              
U0_RegFile/Reg_File_reg[2][0]/CK [397 369.6](ps)        50(ps)              
U0_RegFile/Reg_File_reg[3][7]/CK [397.7 370.1](ps)      50(ps)              
U0_RegFile/Reg_File_reg[2][7]/CK [397.7 370.1](ps)      50(ps)              
U0_RegFile/Reg_File_reg[2][2]/CK [397 369.5](ps)        50(ps)              
U0_RegFile/Reg_File_reg[3][0]/CK [397.7 370.1](ps)      50(ps)              
U0_RegFile/Reg_File_reg[1][2]/CK [397.2 369.6](ps)      50(ps)              
U0_RegFile/Reg_File_reg[4][0]/CK [397.7 370.1](ps)      50(ps)              
U0_RegFile/Reg_File_reg[4][2]/CK [397.7 370.1](ps)      50(ps)              
U0_RegFile/Reg_File_reg[4][4]/CK [397.7 370.1](ps)      50(ps)              
U0_RegFile/Reg_File_reg[7][5]/CK [397 369.5](ps)        50(ps)              
U0_RegFile/Reg_File_reg[6][4]/CK [397 369.5](ps)        50(ps)              
U0_RegFile/Reg_File_reg[6][3]/CK [397 369.5](ps)        50(ps)              
U0_RegFile/Reg_File_reg[0][0]/CK [397.3 369.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[0][4]/CK [397.3 369.5](ps)      50(ps)              
U0_RegFile/Reg_File_reg[4][1]/CK [397 369.4](ps)        50(ps)              
U0_RegFile/Reg_File_reg[4][5]/CK [397 369.4](ps)        50(ps)              
U0_RegFile/Reg_File_reg[6][5]/CK [397 369.5](ps)        50(ps)              
U0_RegFile/Reg_File_reg[6][2]/CK [397 369.4](ps)        50(ps)              
U0_RegFile/Reg_File_reg[7][4]/CK [397.2 369.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[7][3]/CK [397 369.5](ps)        50(ps)              
U0_RegFile/Reg_File_reg[0][3]/CK [397.3 369.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[0][1]/CK [397.3 369.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[7][6]/CK [397.2 369.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[4][6]/CK [397 369.4](ps)        50(ps)              
U0_RegFile/Reg_File_reg[4][7]/CK [397 369.4](ps)        50(ps)              
U0_RegFile/Reg_File_reg[0][2]/CK [397.3 369.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[11][4]/CK[397.3 369.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[6][6]/CK [397.2 369.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[7][2]/CK [397.2 369.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[6][1]/CK [397 369.4](ps)        50(ps)              
U0_RegFile/Reg_File_reg[5][2]/CK [397 369.4](ps)        50(ps)              
U0_RegFile/Reg_File_reg[10][4]/CK[397.3 369.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[10][5]/CK[397.3 369.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[11][5]/CK[397.3 369.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[5][0]/CK [397 369.4](ps)        50(ps)              
U0_RegFile/Reg_File_reg[11][3]/CK[397.3 369.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[7][1]/CK [397.2 369.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[5][1]/CK [397 369.4](ps)        50(ps)              
U0_RegFile/Reg_File_reg[7][0]/CK [397.2 369.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[7][7]/CK [397.2 369.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[6][7]/CK [397.2 369.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[10][3]/CK[397.3 369.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[5][3]/CK [397.2 369.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[5][7]/CK [397.2 369.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[10][6]/CK[396.4 370.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[11][1]/CK[397.2 369.5](ps)      50(ps)              
U0_RegFile/Reg_File_reg[11][6]/CK[397.2 369.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[10][7]/CK[396.4 370.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[5][5]/CK [397.2 369.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[15][0]/CK[397.2 369.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[11][7]/CK[397.2 369.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[12][1]/CK[397.2 369.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[15][7]/CK[396.2 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[11][2]/CK[397.2 369.7](ps)      50(ps)              
U0_RegFile/Reg_File_reg[6][0]/CK [397.2 369.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[5][6]/CK [397.2 369.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[11][0]/CK[396.4 370.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[5][4]/CK [397.2 369.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[10][2]/CK[397.1 369.8](ps)      50(ps)              
U0_RegFile/Reg_File_reg[13][7]/CK[396.1 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[12][0]/CK[396.1 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[8][0]/CK [396.4 370.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[15][1]/CK[396.2 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[10][0]/CK[396.7 370.1](ps)      50(ps)              
U0_RegFile/Reg_File_reg[13][1]/CK[396.1 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[12][2]/CK[396.1 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[14][7]/CK[396.2 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[10][1]/CK[396.9 369.9](ps)      50(ps)              
U0_RegFile/Reg_File_reg[14][0]/CK[396.3 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[14][2]/CK[396.3 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[15][2]/CK[396.2 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[9][7]/CK [396.3 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[13][0]/CK[396.1 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[12][7]/CK[396.2 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[9][2]/CK [396.9 370](ps)        50(ps)              
U0_RegFile/Reg_File_reg[14][1]/CK[396.3 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[8][1]/CK [396.6 370.1](ps)      50(ps)              
U0_RegFile/Reg_File_reg[13][2]/CK[396.1 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[8][2]/CK [397 369.9](ps)        50(ps)              
U0_RegFile/Reg_File_reg[9][0]/CK [396.4 370.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[8][7]/CK [396.4 370.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[9][3]/CK [396.9 370](ps)        50(ps)              
U0_RegFile/Reg_File_reg[12][3]/CK[396.1 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[12][6]/CK[396 370.4](ps)        50(ps)              
U0_RegFile/Reg_File_reg[14][3]/CK[396.4 370.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[15][3]/CK[396 370.4](ps)        50(ps)              
U0_RegFile/Reg_File_reg[9][1]/CK [396.4 370.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[12][5]/CK[396 370.4](ps)        50(ps)              
U0_RegFile/Reg_File_reg[12][4]/CK[396 370.4](ps)        50(ps)              
U0_RegFile/Reg_File_reg[13][3]/CK[396.1 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[9][4]/CK [396.4 370.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[9][6]/CK [396.4 370.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[8][3]/CK [397 369.9](ps)        50(ps)              
U0_RegFile/Reg_File_reg[9][5]/CK [396.3 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[13][4]/CK[396.1 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[13][6]/CK[396.1 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[14][6]/CK[396.2 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[8][4]/CK [396.3 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[8][5]/CK [396.3 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[14][4]/CK[396.2 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[15][4]/CK[396.1 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[15][6]/CK[396.1 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[8][6]/CK [396.2 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[13][5]/CK[396.1 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[14][5]/CK[396.2 370.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[15][5]/CK[396.1 370.3](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[7]/CK         [269.2 150.4](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[6]/CK         [269.2 150.4](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[5]/CK         [269.2 150.4](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[4]/CK         [269.2 150.4](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[3]/CK         [269.2 150.4](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[2]/CK         [269.2 150.4](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[15]/CK        [269.2 150.4](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[14]/CK        [269.2 150.4](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[13]/CK        [269.2 150.4](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[12]/CK        [269.2 150.4](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[11]/CK        [269.2 150.4](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[10]/CK        [269.2 150.4](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[9]/CK         [269.2 150.4](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[8]/CK         [269.2 150.4](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[0]/CK         [269.2 150.4](ps)      50(ps)              
U0_ALU/OUT_VALID_reg/CK          [269.2 150.4](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[1]/CK         [269.2 150.4](ps)      50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: REF_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 252
     Rise Delay	   : [673.4(ps)  762.7(ps)]
     Rise Skew	   : 89.3(ps)
     Fall Delay	   : [745(ps)  841.9(ps)]
     Fall Skew	   : 96.9(ps)


  Child Tree 1 from U_reference_clock_multiplexer/U1/A: 
     nrSink : 252
     Rise Delay [673.4(ps)  762.7(ps)] Skew [89.3(ps)]
     Fall Delay[745(ps)  841.9(ps)] Skew=[96.9(ps)]


  Main Tree from REF_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U_reference_clock_multiplexer/U1/A [65.8(ps) 66(ps)]
OUTPUT_TERM: U_reference_clock_multiplexer/U1/Y [311.1(ps) 346.1(ps)]

Main Tree: 
     nrSink         : 252
     Rise Delay	   : [673.4(ps)  762.7(ps)]
     Rise Skew	   : 89.3(ps)
     Fall Delay	   : [745(ps)  841.9(ps)]
     Fall Skew	   : 96.9(ps)


  Child Tree 1 from U0_CLK_GATE/U0_TLATNCAX12M/CK: 
     nrSink : 17
     Rise Delay [701.1(ps)  703.6(ps)] Skew [2.5(ps)]
     Fall Delay[745(ps)  747.5(ps)] Skew=[2.5(ps)]


  Main Tree from U_reference_clock_multiplexer/U1/Y w/o tracing through gates: 
     nrSink : 235
     nrGate : 1
     Rise Delay [673.4(ps)  762.7(ps)] Skew [89.3(ps)]
     Fall Delay [753.1(ps)  841.9(ps)] Skew=[88.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: U0_CLK_GATE/U0_TLATNCAX12M/CK [457.5(ps) 535.5(ps)]
OUTPUT_TERM: U0_CLK_GATE/U0_TLATNCAX12M/ECK [700.3(ps) 744.2(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [701.1(ps)  703.6(ps)]
     Rise Skew	   : 2.5(ps)
     Fall Delay	   : [745(ps)  747.5(ps)]
     Fall Skew	   : 2.5(ps)


  Main Tree from U0_CLK_GATE/U0_TLATNCAX12M/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [701.1(ps)  703.6(ps)] Skew [2.5(ps)]
     Fall Delay [745(ps)  747.5(ps)] Skew=[2.5(ps)]


REF_CLK (0 0) load=0.0486089(pf) 

REF_CLK__L1_I0/A (0.0021 0.0021) 
REF_CLK__L1_I0/Y (0.0337 0.0353) load=0.0481723(pf) 

REF_CLK__L2_I0/A (0.036 0.0376) 
REF_CLK__L2_I0/Y (0.0656 0.0658) load=0.00623347(pf) 

U_reference_clock_multiplexer/U1/A (0.0658 0.066) 
U_reference_clock_multiplexer/U1/Y (0.3111 0.3461) load=0.0525578(pf) 

REF_CLK_M__L1_I0/A (0.3202 0.3552) 
REF_CLK_M__L1_I0/Y (0.478 0.4083) load=0.103504(pf) 

REF_CLK_M__L2_I1/A (0.4864 0.4167) 
REF_CLK_M__L2_I1/Y (0.4571 0.5351) load=0.0095797(pf) 

REF_CLK_M__L2_I0/A (0.4816 0.4119) 
REF_CLK_M__L2_I0/Y (0.657 0.7369) load=0.727493(pf) 

U0_CLK_GATE/U0_TLATNCAX12M/CK (0.4575 0.5355) 
U0_CLK_GATE/U0_TLATNCAX12M/ECK (0.7003 0.7442) load=0.0505354(pf) 

F1_fifo/fifomem/MEM_reg[2][6]/CK (0.7612 0.8404) 

F1_fifo/fifomem/MEM_reg[3][6]/CK (0.7609 0.8402) 

F1_fifo/fifomem/MEM_reg[5][6]/CK (0.7598 0.8391) 

F1_fifo/fifomem/MEM_reg[6][6]/CK (0.7598 0.8391) 

F1_fifo/u_r2w_sync/sync_reg_reg[2][1]/CK (0.7622 0.8414) 

F1_fifo/u_r2w_sync/sync_reg_reg[0][1]/CK (0.7623 0.8415) 

F1_fifo/fifomem/MEM_reg[1][5]/CK (0.7615 0.8407) 

F1_fifo/fifomem/MEM_reg[1][6]/CK (0.761 0.8403) 

F1_fifo/fifomem/MEM_reg[7][5]/CK (0.7605 0.8398) 

F1_fifo/fifomem/MEM_reg[5][5]/CK (0.76 0.8393) 

F1_fifo/u_r2w_sync/sync_reg_reg[2][0]/CK (0.7622 0.8414) 

F1_fifo/fifomem/MEM_reg[3][5]/CK (0.7615 0.8407) 

F1_fifo/u_r2w_sync/sync_reg_reg[0][0]/CK (0.7623 0.8415) 

F1_fifo/wptr_full/g_wptr_reg[3]/CK (0.7625 0.8417) 

F1_fifo/fifomem/MEM_reg[6][5]/CK (0.7595 0.8388) 

F1_fifo/fifomem/MEM_reg[7][6]/CK (0.7601 0.8394) 

F1_fifo/fifomem/MEM_reg[2][5]/CK (0.7615 0.8407) 

F1_fifo/fifomem/MEM_reg[0][6]/CK (0.7615 0.8408) 

F1_fifo/u_r2w_sync/sync_reg_reg[1][0]/CK (0.7619 0.8411) 

F1_fifo/fifomem/MEM_reg[3][7]/CK (0.7606 0.8399) 

F1_fifo/fifomem/MEM_reg[2][7]/CK (0.7613 0.8405) 

F1_fifo/fifomem/MEM_reg[4][5]/CK (0.7607 0.8399) 

RST_SYNC_1/sync_reg_reg[1]/CK (0.7609 0.8401) 

F1_fifo/fifomem/MEM_reg[6][7]/CK (0.7601 0.8393) 

F1_fifo/wptr_full/g_wptr_reg[0]/CK (0.7627 0.8419) 

F1_fifo/fifomem/MEM_reg[1][4]/CK (0.7498 0.8294) 

F1_fifo/fifomem/MEM_reg[0][5]/CK (0.7498 0.8294) 

F1_fifo/fifomem/MEM_reg[4][6]/CK (0.7585 0.8378) 

F1_fifo/fifomem/MEM_reg[7][7]/CK (0.76 0.8392) 

F1_fifo/u_r2w_sync/sync_reg_reg[1][1]/CK (0.7615 0.8407) 

F1_fifo/wptr_full/g_wptr_reg[2]/CK (0.7627 0.8419) 

F1_fifo/wptr_full/g_wptr_reg[1]/CK (0.7627 0.8419) 

RST_SYNC_1/sync_reg_reg[0]/CK (0.7613 0.8406) 

F1_fifo/fifomem/MEM_reg[5][7]/CK (0.7601 0.8394) 

F1_fifo/fifomem/MEM_reg[3][4]/CK (0.7616 0.8408) 

F1_fifo/fifomem/MEM_reg[7][4]/CK (0.7607 0.84) 

F1_fifo/fifomem/MEM_reg[5][4]/CK (0.7579 0.8372) 

F1_fifo/fifomem/MEM_reg[2][4]/CK (0.7617 0.8409) 

F1_fifo/fifomem/MEM_reg[1][7]/CK (0.7576 0.8369) 

F1_fifo/fifomem/MEM_reg[0][7]/CK (0.7576 0.837) 

F1_fifo/u_r2w_sync/sync_reg_reg[3][0]/CK (0.7607 0.84) 

F1_fifo/wptr_full/bn_wptr_reg[0]/CK (0.762 0.8412) 

F1_fifo/fifomem/MEM_reg[0][4]/CK (0.7497 0.8293) 

F1_fifo/fifomem/MEM_reg[6][4]/CK (0.7574 0.8368) 

F1_fifo/fifomem/MEM_reg[4][4]/CK (0.7485 0.8281) 

F1_fifo/wptr_full/bn_wptr_reg[1]/CK (0.7622 0.8414) 

F1_fifo/fifomem/MEM_reg[4][7]/CK (0.7566 0.836) 

F1_fifo/fifomem/MEM_reg[2][3]/CK (0.7496 0.8292) 

F1_fifo/wptr_full/bn_wptr_reg[2]/CK (0.7623 0.8415) 

F1_fifo/wptr_full/bn_wptr_reg[3]/CK (0.7624 0.8416) 

F1_fifo/fifomem/MEM_reg[5][0]/CK (0.755 0.8344) 

F1_fifo/fifomem/MEM_reg[3][0]/CK (0.7485 0.8282) 

F1_fifo/fifomem/MEM_reg[3][3]/CK (0.7486 0.8282) 

F1_fifo/fifomem/MEM_reg[1][0]/CK (0.7486 0.8282) 

F1_fifo/fifomem/MEM_reg[5][3]/CK (0.7526 0.8321) 

F1_fifo/fifomem/MEM_reg[6][3]/CK (0.7494 0.829) 

F1_fifo/fifomem/MEM_reg[4][3]/CK (0.7484 0.828) 

F1_fifo/fifomem/MEM_reg[6][0]/CK (0.7568 0.8361) 

F1_fifo/fifomem/MEM_reg[1][3]/CK (0.7495 0.8291) 

F1_fifo/fifomem/MEM_reg[7][0]/CK (0.7568 0.8362) 

F1_fifo/fifomem/MEM_reg[0][3]/CK (0.7493 0.8289) 

F1_fifo/fifomem/MEM_reg[3][1]/CK (0.749 0.8286) 

F1_fifo/fifomem/MEM_reg[4][0]/CK (0.7489 0.8285) 

F1_fifo/fifomem/MEM_reg[6][1]/CK (0.7567 0.8361) 

F1_fifo/fifomem/MEM_reg[1][1]/CK (0.7397 0.8195) 

F1_fifo/fifomem/MEM_reg[3][2]/CK (0.7492 0.8288) 

F1_fifo/fifomem/MEM_reg[7][3]/CK (0.7447 0.8244) 

F1_fifo/fifomem/MEM_reg[6][2]/CK (0.741 0.8209) 

F1_fifo/fifomem/MEM_reg[1][2]/CK (0.7397 0.8195) 

U0_ref_sync/enable_flop_reg/CK (0.7221 0.8022) 

F1_fifo/fifomem/MEM_reg[4][1]/CK (0.7489 0.8286) 

U0_ref_sync/sync_reg_reg[1]/CK (0.7221 0.8022) 

F1_fifo/fifomem/MEM_reg[0][0]/CK (0.7489 0.8285) 

F1_fifo/fifomem/MEM_reg[4][2]/CK (0.7386 0.8184) 

F1_fifo/fifomem/MEM_reg[0][2]/CK (0.7396 0.8194) 

F1_fifo/fifomem/MEM_reg[2][0]/CK (0.7389 0.8187) 

U0_ref_sync/sync_reg_reg[0]/CK (0.722 0.8021) 

F1_fifo/fifomem/MEM_reg[2][1]/CK (0.7392 0.819) 

F1_fifo/fifomem/MEM_reg[0][1]/CK (0.7394 0.8193) 

U0_ref_sync/enable_pulse_d_reg/CK (0.7219 0.802) 

F1_fifo/fifomem/MEM_reg[7][1]/CK (0.7284 0.8085) 

F1_fifo/fifomem/MEM_reg[5][1]/CK (0.7311 0.8111) 

F1_fifo/fifomem/MEM_reg[5][2]/CK (0.7339 0.8139) 

F1_fifo/fifomem/MEM_reg[2][2]/CK (0.7397 0.8196) 

F1_fifo/fifomem/MEM_reg[7][2]/CK (0.7378 0.8177) 

F1_fifo/u_r2w_sync/sync_reg_reg[3][1]/CK (0.7218 0.8019) 

C0_CTRL/current_state_reg[0]/CK (0.7218 0.8019) 

C0_CTRL/current_state_reg[2]/CK (0.7215 0.8016) 

U0_ref_sync/sync_bus_reg[7]/CK (0.7218 0.8019) 

C0_CTRL/current_state_reg[3]/CK (0.7151 0.7951) 

U0_ref_sync/sync_bus_reg[1]/CK (0.722 0.8021) 

C0_CTRL/current_state_reg[1]/CK (0.7221 0.8022) 

U0_ref_sync/sync_bus_reg[6]/CK (0.7222 0.8023) 

U0_ref_sync/sync_bus_reg[5]/CK (0.7223 0.8024) 

U0_ref_sync/sync_bus_reg[0]/CK (0.7221 0.8023) 

U0_ref_sync/sync_bus_reg[4]/CK (0.7224 0.8025) 

U0_ref_sync/sync_bus_reg[2]/CK (0.6931 0.7728) 

U0_ref_sync/sync_bus_reg[3]/CK (0.6931 0.7728) 

U0_RegFile/RdData_reg[4]/CK (0.7031 0.7829) 

U0_RegFile/RdData_reg[2]/CK (0.7032 0.7829) 

U0_RegFile/RdData_reg[0]/CK (0.6923 0.772) 

U0_RegFile/RdData_reg[3]/CK (0.7032 0.7829) 

U0_RegFile/RdData_VLD_reg/CK (0.6933 0.773) 

U0_RegFile/RdData_reg[6]/CK (0.6999 0.7796) 

U0_RegFile/RdData_reg[5]/CK (0.7005 0.7802) 

U0_RegFile/RdData_reg[7]/CK (0.6959 0.7756) 

U0_RegFile/RdData_reg[1]/CK (0.6926 0.7722) 

U0_RegFile/Reg_File_reg[0][6]/CK (0.6929 0.7725) 

U0_RegFile/Reg_File_reg[0][7]/CK (0.6937 0.7733) 

U0_RegFile/Reg_File_reg[1][6]/CK (0.6867 0.7663) 

U0_RegFile/Reg_File_reg[1][5]/CK (0.6797 0.7594) 

U0_RegFile/Reg_File_reg[1][3]/CK (0.6734 0.7531) 

U0_RegFile/Reg_File_reg[2][1]/CK (0.6945 0.7742) 

U0_RegFile/Reg_File_reg[3][5]/CK (0.6985 0.7782) 

U0_RegFile/Reg_File_reg[3][3]/CK (0.6986 0.7783) 

U0_RegFile/Reg_File_reg[2][4]/CK (0.6952 0.7748) 

U0_RegFile/Reg_File_reg[1][4]/CK (0.6755 0.7552) 

U0_RegFile/Reg_File_reg[2][6]/CK (0.6966 0.7763) 

U0_RegFile/Reg_File_reg[3][1]/CK (0.6967 0.7763) 

U0_RegFile/Reg_File_reg[3][4]/CK (0.6986 0.7783) 

U0_RegFile/Reg_File_reg[2][5]/CK (0.696 0.7757) 

U0_RegFile/Reg_File_reg[1][7]/CK (0.6901 0.7698) 

U0_RegFile/Reg_File_reg[1][1]/CK (0.6984 0.7781) 

U0_RegFile/Reg_File_reg[3][2]/CK (0.698 0.7777) 

U0_RegFile/Reg_File_reg[2][3]/CK (0.6946 0.7743) 

U0_RegFile/Reg_File_reg[4][3]/CK (0.6986 0.7783) 

U0_RegFile/Reg_File_reg[3][6]/CK (0.6985 0.7782) 

U0_RegFile/Reg_File_reg[1][0]/CK (0.6984 0.7781) 

U0_RegFile/Reg_File_reg[0][5]/CK (0.6946 0.7743) 

U0_RegFile/Reg_File_reg[2][0]/CK (0.6941 0.7738) 

U0_RegFile/Reg_File_reg[3][7]/CK (0.6986 0.7783) 

U0_RegFile/Reg_File_reg[2][7]/CK (0.6971 0.7768) 

U0_RegFile/Reg_File_reg[2][2]/CK (0.6947 0.7744) 

U0_RegFile/Reg_File_reg[3][0]/CK (0.6976 0.7773) 

U0_RegFile/Reg_File_reg[1][2]/CK (0.6993 0.7791) 

U0_RegFile/Reg_File_reg[4][0]/CK (0.6978 0.7775) 

U0_RegFile/Reg_File_reg[4][2]/CK (0.6986 0.7783) 

U0_RegFile/Reg_File_reg[4][4]/CK (0.6987 0.7784) 

U0_RegFile/Reg_File_reg[7][5]/CK (0.6954 0.7751) 

U0_RegFile/Reg_File_reg[6][4]/CK (0.6959 0.7756) 

U0_RegFile/Reg_File_reg[6][3]/CK (0.6965 0.7762) 

U0_RegFile/Reg_File_reg[0][0]/CK (0.7043 0.7841) 

U0_RegFile/Reg_File_reg[0][4]/CK (0.7026 0.7823) 

U0_RegFile/Reg_File_reg[4][1]/CK (0.697 0.7767) 

U0_RegFile/Reg_File_reg[4][5]/CK (0.6972 0.7769) 

U0_RegFile/Reg_File_reg[6][5]/CK (0.6956 0.7753) 

U0_RegFile/Reg_File_reg[6][2]/CK (0.6967 0.7764) 

U0_RegFile/Reg_File_reg[7][4]/CK (0.7101 0.7899) 

U0_RegFile/Reg_File_reg[7][3]/CK (0.6963 0.776) 

U0_RegFile/Reg_File_reg[0][3]/CK (0.7042 0.784) 

U0_RegFile/Reg_File_reg[0][1]/CK (0.7043 0.7841) 

U0_RegFile/Reg_File_reg[7][6]/CK (0.7101 0.7899) 

U0_RegFile/Reg_File_reg[4][6]/CK (0.6974 0.7771) 

U0_RegFile/Reg_File_reg[4][7]/CK (0.6974 0.7771) 

U0_RegFile/Reg_File_reg[0][2]/CK (0.7043 0.7841) 

U0_RegFile/Reg_File_reg[11][4]/CK (0.7061 0.7859) 

U0_RegFile/Reg_File_reg[6][6]/CK (0.7101 0.79) 

U0_RegFile/Reg_File_reg[7][2]/CK (0.7101 0.79) 

U0_RegFile/Reg_File_reg[6][1]/CK (0.6966 0.7763) 

U0_RegFile/Reg_File_reg[5][2]/CK (0.6974 0.7771) 

U0_RegFile/Reg_File_reg[10][4]/CK (0.7104 0.7903) 

U0_RegFile/Reg_File_reg[10][5]/CK (0.7089 0.7887) 

U0_RegFile/Reg_File_reg[11][5]/CK (0.7092 0.7891) 

U0_RegFile/Reg_File_reg[5][0]/CK (0.6975 0.7772) 

U0_RegFile/Reg_File_reg[11][3]/CK (0.7107 0.7906) 

U0_RegFile/Reg_File_reg[7][1]/CK (0.711 0.7908) 

U0_RegFile/Reg_File_reg[5][1]/CK (0.6975 0.7772) 

U0_RegFile/Reg_File_reg[7][0]/CK (0.7109 0.7908) 

U0_RegFile/Reg_File_reg[7][7]/CK (0.7102 0.79) 

U0_RegFile/Reg_File_reg[6][7]/CK (0.7106 0.7905) 

U0_RegFile/Reg_File_reg[10][3]/CK (0.7108 0.7906) 

U0_RegFile/Reg_File_reg[5][3]/CK (0.7117 0.7916) 

U0_RegFile/Reg_File_reg[5][7]/CK (0.7115 0.7914) 

U0_RegFile/Reg_File_reg[10][6]/CK (0.7281 0.8081) 

U0_RegFile/Reg_File_reg[11][1]/CK (0.7124 0.7923) 

U0_RegFile/Reg_File_reg[11][6]/CK (0.7104 0.7903) 

U0_RegFile/Reg_File_reg[10][7]/CK (0.7281 0.8081) 

U0_RegFile/Reg_File_reg[5][5]/CK (0.7117 0.7916) 

U0_RegFile/Reg_File_reg[15][0]/CK (0.7111 0.791) 

U0_RegFile/Reg_File_reg[11][7]/CK (0.7106 0.7904) 

U0_RegFile/Reg_File_reg[12][1]/CK (0.7117 0.7916) 

U0_RegFile/Reg_File_reg[15][7]/CK (0.7302 0.8102) 

U0_RegFile/Reg_File_reg[11][2]/CK (0.7151 0.795) 

U0_RegFile/Reg_File_reg[6][0]/CK (0.7115 0.7914) 

U0_RegFile/Reg_File_reg[5][6]/CK (0.7117 0.7916) 

U0_RegFile/Reg_File_reg[11][0]/CK (0.7282 0.8082) 

U0_RegFile/Reg_File_reg[5][4]/CK (0.7118 0.7916) 

U0_RegFile/Reg_File_reg[10][2]/CK (0.7175 0.7975) 

U0_RegFile/Reg_File_reg[13][7]/CK (0.731 0.8109) 

U0_RegFile/Reg_File_reg[12][0]/CK (0.7306 0.8105) 

U0_RegFile/Reg_File_reg[8][0]/CK (0.728 0.808) 

U0_RegFile/Reg_File_reg[15][1]/CK (0.7301 0.8101) 

U0_RegFile/Reg_File_reg[10][0]/CK (0.7236 0.8036) 

U0_RegFile/Reg_File_reg[13][1]/CK (0.7307 0.8107) 

U0_RegFile/Reg_File_reg[12][2]/CK (0.7308 0.8108) 

U0_RegFile/Reg_File_reg[14][7]/CK (0.7295 0.8095) 

U0_RegFile/Reg_File_reg[10][1]/CK (0.7205 0.8005) 

U0_RegFile/Reg_File_reg[14][0]/CK (0.7294 0.8094) 

U0_RegFile/Reg_File_reg[14][2]/CK (0.7293 0.8093) 

U0_RegFile/Reg_File_reg[15][2]/CK (0.73 0.81) 

U0_RegFile/Reg_File_reg[9][7]/CK (0.7286 0.8086) 

U0_RegFile/Reg_File_reg[13][0]/CK (0.7305 0.8105) 

U0_RegFile/Reg_File_reg[12][7]/CK (0.7303 0.8102) 

U0_RegFile/Reg_File_reg[9][2]/CK (0.7217 0.8017) 

U0_RegFile/Reg_File_reg[14][1]/CK (0.7292 0.8092) 

U0_RegFile/Reg_File_reg[8][1]/CK (0.725 0.805) 

U0_RegFile/Reg_File_reg[13][2]/CK (0.731 0.811) 

U0_RegFile/Reg_File_reg[8][2]/CK (0.7194 0.7994) 

U0_RegFile/Reg_File_reg[9][0]/CK (0.7273 0.8073) 

U0_RegFile/Reg_File_reg[8][7]/CK (0.7278 0.8078) 

U0_RegFile/Reg_File_reg[9][3]/CK (0.7217 0.8017) 

U0_RegFile/Reg_File_reg[12][3]/CK (0.7311 0.811) 

U0_RegFile/Reg_File_reg[12][6]/CK (0.7316 0.8116) 

U0_RegFile/Reg_File_reg[14][3]/CK (0.7281 0.8081) 

U0_RegFile/Reg_File_reg[15][3]/CK (0.7317 0.8116) 

U0_RegFile/Reg_File_reg[9][1]/CK (0.7279 0.8079) 

U0_RegFile/Reg_File_reg[12][5]/CK (0.7317 0.8116) 

U0_RegFile/Reg_File_reg[12][4]/CK (0.7317 0.8117) 

U0_RegFile/Reg_File_reg[13][3]/CK (0.731 0.811) 

U0_RegFile/Reg_File_reg[9][4]/CK (0.7281 0.8081) 

U0_RegFile/Reg_File_reg[9][6]/CK (0.7279 0.8079) 

U0_RegFile/Reg_File_reg[8][3]/CK (0.7194 0.7994) 

U0_RegFile/Reg_File_reg[9][5]/CK (0.7291 0.8091) 

U0_RegFile/Reg_File_reg[13][4]/CK (0.7314 0.8113) 

U0_RegFile/Reg_File_reg[13][6]/CK (0.7314 0.8113) 

U0_RegFile/Reg_File_reg[14][6]/CK (0.7305 0.8104) 

U0_RegFile/Reg_File_reg[8][4]/CK (0.7286 0.8086) 

U0_RegFile/Reg_File_reg[8][5]/CK (0.7286 0.8086) 

U0_RegFile/Reg_File_reg[14][4]/CK (0.73 0.81) 

U0_RegFile/Reg_File_reg[15][4]/CK (0.7306 0.8106) 

U0_RegFile/Reg_File_reg[15][6]/CK (0.731 0.811) 

U0_RegFile/Reg_File_reg[8][6]/CK (0.7298 0.8098) 

U0_RegFile/Reg_File_reg[13][5]/CK (0.7313 0.8113) 

U0_RegFile/Reg_File_reg[14][5]/CK (0.7303 0.8102) 

U0_RegFile/Reg_File_reg[15][5]/CK (0.7308 0.8108) 

U0_ALU/ALU_OUT_reg[7]/CK (0.7031 0.747) 

U0_ALU/ALU_OUT_reg[6]/CK (0.7036 0.7475) 

U0_ALU/ALU_OUT_reg[5]/CK (0.7034 0.7473) 

U0_ALU/ALU_OUT_reg[4]/CK (0.7036 0.7475) 

U0_ALU/ALU_OUT_reg[3]/CK (0.7036 0.7475) 

U0_ALU/ALU_OUT_reg[2]/CK (0.7035 0.7474) 

U0_ALU/ALU_OUT_reg[15]/CK (0.7011 0.745) 

U0_ALU/ALU_OUT_reg[14]/CK (0.7018 0.7457) 

U0_ALU/ALU_OUT_reg[13]/CK (0.7018 0.7457) 

U0_ALU/ALU_OUT_reg[12]/CK (0.7024 0.7463) 

U0_ALU/ALU_OUT_reg[11]/CK (0.7032 0.7471) 

U0_ALU/ALU_OUT_reg[10]/CK (0.7029 0.7468) 

U0_ALU/ALU_OUT_reg[9]/CK (0.7033 0.7472) 

U0_ALU/ALU_OUT_reg[8]/CK (0.7033 0.7472) 

U0_ALU/ALU_OUT_reg[0]/CK (0.7033 0.7472) 

U0_ALU/OUT_VALID_reg/CK (0.7032 0.7471) 

U0_ALU/ALU_OUT_reg[1]/CK (0.703 0.7469) 

