
ultrasonicRadar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006050  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  080061f0  080061f0  000071f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006344  08006344  00008068  2**0
                  CONTENTS
  4 .ARM          00000008  08006344  08006344  00007344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800634c  0800634c  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800634c  0800634c  0000734c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006350  08006350  00007350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006354  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000380  20000068  080063bc  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e8  080063bc  000083e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f6d8  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002641  00000000  00000000  00017770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc0  00000000  00000000  00019db8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aa4  00000000  00000000  0001ab78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000182fd  00000000  00000000  0001b61c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000114f5  00000000  00000000  00033919  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090224  00000000  00000000  00044e0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d5032  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000041b8  00000000  00000000  000d5078  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000d9230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080061d8 	.word	0x080061d8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	080061d8 	.word	0x080061d8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2uiz>:
 8000a2c:	004a      	lsls	r2, r1, #1
 8000a2e:	d211      	bcs.n	8000a54 <__aeabi_d2uiz+0x28>
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a34:	d211      	bcs.n	8000a5a <__aeabi_d2uiz+0x2e>
 8000a36:	d50d      	bpl.n	8000a54 <__aeabi_d2uiz+0x28>
 8000a38:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d40e      	bmi.n	8000a60 <__aeabi_d2uiz+0x34>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5e:	d102      	bne.n	8000a66 <__aeabi_d2uiz+0x3a>
 8000a60:	f04f 30ff 	mov.w	r0, #4294967295
 8000a64:	4770      	bx	lr
 8000a66:	f04f 0000 	mov.w	r0, #0
 8000a6a:	4770      	bx	lr

08000a6c <__aeabi_uldivmod>:
 8000a6c:	b953      	cbnz	r3, 8000a84 <__aeabi_uldivmod+0x18>
 8000a6e:	b94a      	cbnz	r2, 8000a84 <__aeabi_uldivmod+0x18>
 8000a70:	2900      	cmp	r1, #0
 8000a72:	bf08      	it	eq
 8000a74:	2800      	cmpeq	r0, #0
 8000a76:	bf1c      	itt	ne
 8000a78:	f04f 31ff 	movne.w	r1, #4294967295
 8000a7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a80:	f000 b96a 	b.w	8000d58 <__aeabi_idiv0>
 8000a84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a8c:	f000 f806 	bl	8000a9c <__udivmoddi4>
 8000a90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a98:	b004      	add	sp, #16
 8000a9a:	4770      	bx	lr

08000a9c <__udivmoddi4>:
 8000a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000aa0:	9d08      	ldr	r5, [sp, #32]
 8000aa2:	460c      	mov	r4, r1
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d14e      	bne.n	8000b46 <__udivmoddi4+0xaa>
 8000aa8:	4694      	mov	ip, r2
 8000aaa:	458c      	cmp	ip, r1
 8000aac:	4686      	mov	lr, r0
 8000aae:	fab2 f282 	clz	r2, r2
 8000ab2:	d962      	bls.n	8000b7a <__udivmoddi4+0xde>
 8000ab4:	b14a      	cbz	r2, 8000aca <__udivmoddi4+0x2e>
 8000ab6:	f1c2 0320 	rsb	r3, r2, #32
 8000aba:	4091      	lsls	r1, r2
 8000abc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ac0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ac4:	4319      	orrs	r1, r3
 8000ac6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000aca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ace:	fa1f f68c 	uxth.w	r6, ip
 8000ad2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ad6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ada:	fb07 1114 	mls	r1, r7, r4, r1
 8000ade:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ae2:	fb04 f106 	mul.w	r1, r4, r6
 8000ae6:	4299      	cmp	r1, r3
 8000ae8:	d90a      	bls.n	8000b00 <__udivmoddi4+0x64>
 8000aea:	eb1c 0303 	adds.w	r3, ip, r3
 8000aee:	f104 30ff 	add.w	r0, r4, #4294967295
 8000af2:	f080 8112 	bcs.w	8000d1a <__udivmoddi4+0x27e>
 8000af6:	4299      	cmp	r1, r3
 8000af8:	f240 810f 	bls.w	8000d1a <__udivmoddi4+0x27e>
 8000afc:	3c02      	subs	r4, #2
 8000afe:	4463      	add	r3, ip
 8000b00:	1a59      	subs	r1, r3, r1
 8000b02:	fa1f f38e 	uxth.w	r3, lr
 8000b06:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b0a:	fb07 1110 	mls	r1, r7, r0, r1
 8000b0e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b12:	fb00 f606 	mul.w	r6, r0, r6
 8000b16:	429e      	cmp	r6, r3
 8000b18:	d90a      	bls.n	8000b30 <__udivmoddi4+0x94>
 8000b1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b1e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b22:	f080 80fc 	bcs.w	8000d1e <__udivmoddi4+0x282>
 8000b26:	429e      	cmp	r6, r3
 8000b28:	f240 80f9 	bls.w	8000d1e <__udivmoddi4+0x282>
 8000b2c:	4463      	add	r3, ip
 8000b2e:	3802      	subs	r0, #2
 8000b30:	1b9b      	subs	r3, r3, r6
 8000b32:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b36:	2100      	movs	r1, #0
 8000b38:	b11d      	cbz	r5, 8000b42 <__udivmoddi4+0xa6>
 8000b3a:	40d3      	lsrs	r3, r2
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	e9c5 3200 	strd	r3, r2, [r5]
 8000b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b46:	428b      	cmp	r3, r1
 8000b48:	d905      	bls.n	8000b56 <__udivmoddi4+0xba>
 8000b4a:	b10d      	cbz	r5, 8000b50 <__udivmoddi4+0xb4>
 8000b4c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b50:	2100      	movs	r1, #0
 8000b52:	4608      	mov	r0, r1
 8000b54:	e7f5      	b.n	8000b42 <__udivmoddi4+0xa6>
 8000b56:	fab3 f183 	clz	r1, r3
 8000b5a:	2900      	cmp	r1, #0
 8000b5c:	d146      	bne.n	8000bec <__udivmoddi4+0x150>
 8000b5e:	42a3      	cmp	r3, r4
 8000b60:	d302      	bcc.n	8000b68 <__udivmoddi4+0xcc>
 8000b62:	4290      	cmp	r0, r2
 8000b64:	f0c0 80f0 	bcc.w	8000d48 <__udivmoddi4+0x2ac>
 8000b68:	1a86      	subs	r6, r0, r2
 8000b6a:	eb64 0303 	sbc.w	r3, r4, r3
 8000b6e:	2001      	movs	r0, #1
 8000b70:	2d00      	cmp	r5, #0
 8000b72:	d0e6      	beq.n	8000b42 <__udivmoddi4+0xa6>
 8000b74:	e9c5 6300 	strd	r6, r3, [r5]
 8000b78:	e7e3      	b.n	8000b42 <__udivmoddi4+0xa6>
 8000b7a:	2a00      	cmp	r2, #0
 8000b7c:	f040 8090 	bne.w	8000ca0 <__udivmoddi4+0x204>
 8000b80:	eba1 040c 	sub.w	r4, r1, ip
 8000b84:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b88:	fa1f f78c 	uxth.w	r7, ip
 8000b8c:	2101      	movs	r1, #1
 8000b8e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000b92:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b96:	fb08 4416 	mls	r4, r8, r6, r4
 8000b9a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b9e:	fb07 f006 	mul.w	r0, r7, r6
 8000ba2:	4298      	cmp	r0, r3
 8000ba4:	d908      	bls.n	8000bb8 <__udivmoddi4+0x11c>
 8000ba6:	eb1c 0303 	adds.w	r3, ip, r3
 8000baa:	f106 34ff 	add.w	r4, r6, #4294967295
 8000bae:	d202      	bcs.n	8000bb6 <__udivmoddi4+0x11a>
 8000bb0:	4298      	cmp	r0, r3
 8000bb2:	f200 80cd 	bhi.w	8000d50 <__udivmoddi4+0x2b4>
 8000bb6:	4626      	mov	r6, r4
 8000bb8:	1a1c      	subs	r4, r3, r0
 8000bba:	fa1f f38e 	uxth.w	r3, lr
 8000bbe:	fbb4 f0f8 	udiv	r0, r4, r8
 8000bc2:	fb08 4410 	mls	r4, r8, r0, r4
 8000bc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bca:	fb00 f707 	mul.w	r7, r0, r7
 8000bce:	429f      	cmp	r7, r3
 8000bd0:	d908      	bls.n	8000be4 <__udivmoddi4+0x148>
 8000bd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000bd6:	f100 34ff 	add.w	r4, r0, #4294967295
 8000bda:	d202      	bcs.n	8000be2 <__udivmoddi4+0x146>
 8000bdc:	429f      	cmp	r7, r3
 8000bde:	f200 80b0 	bhi.w	8000d42 <__udivmoddi4+0x2a6>
 8000be2:	4620      	mov	r0, r4
 8000be4:	1bdb      	subs	r3, r3, r7
 8000be6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bea:	e7a5      	b.n	8000b38 <__udivmoddi4+0x9c>
 8000bec:	f1c1 0620 	rsb	r6, r1, #32
 8000bf0:	408b      	lsls	r3, r1
 8000bf2:	fa22 f706 	lsr.w	r7, r2, r6
 8000bf6:	431f      	orrs	r7, r3
 8000bf8:	fa20 fc06 	lsr.w	ip, r0, r6
 8000bfc:	fa04 f301 	lsl.w	r3, r4, r1
 8000c00:	ea43 030c 	orr.w	r3, r3, ip
 8000c04:	40f4      	lsrs	r4, r6
 8000c06:	fa00 f801 	lsl.w	r8, r0, r1
 8000c0a:	0c38      	lsrs	r0, r7, #16
 8000c0c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c10:	fbb4 fef0 	udiv	lr, r4, r0
 8000c14:	fa1f fc87 	uxth.w	ip, r7
 8000c18:	fb00 441e 	mls	r4, r0, lr, r4
 8000c1c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c20:	fb0e f90c 	mul.w	r9, lr, ip
 8000c24:	45a1      	cmp	r9, r4
 8000c26:	fa02 f201 	lsl.w	r2, r2, r1
 8000c2a:	d90a      	bls.n	8000c42 <__udivmoddi4+0x1a6>
 8000c2c:	193c      	adds	r4, r7, r4
 8000c2e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c32:	f080 8084 	bcs.w	8000d3e <__udivmoddi4+0x2a2>
 8000c36:	45a1      	cmp	r9, r4
 8000c38:	f240 8081 	bls.w	8000d3e <__udivmoddi4+0x2a2>
 8000c3c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c40:	443c      	add	r4, r7
 8000c42:	eba4 0409 	sub.w	r4, r4, r9
 8000c46:	fa1f f983 	uxth.w	r9, r3
 8000c4a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c4e:	fb00 4413 	mls	r4, r0, r3, r4
 8000c52:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c56:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	d907      	bls.n	8000c6e <__udivmoddi4+0x1d2>
 8000c5e:	193c      	adds	r4, r7, r4
 8000c60:	f103 30ff 	add.w	r0, r3, #4294967295
 8000c64:	d267      	bcs.n	8000d36 <__udivmoddi4+0x29a>
 8000c66:	45a4      	cmp	ip, r4
 8000c68:	d965      	bls.n	8000d36 <__udivmoddi4+0x29a>
 8000c6a:	3b02      	subs	r3, #2
 8000c6c:	443c      	add	r4, r7
 8000c6e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c72:	fba0 9302 	umull	r9, r3, r0, r2
 8000c76:	eba4 040c 	sub.w	r4, r4, ip
 8000c7a:	429c      	cmp	r4, r3
 8000c7c:	46ce      	mov	lr, r9
 8000c7e:	469c      	mov	ip, r3
 8000c80:	d351      	bcc.n	8000d26 <__udivmoddi4+0x28a>
 8000c82:	d04e      	beq.n	8000d22 <__udivmoddi4+0x286>
 8000c84:	b155      	cbz	r5, 8000c9c <__udivmoddi4+0x200>
 8000c86:	ebb8 030e 	subs.w	r3, r8, lr
 8000c8a:	eb64 040c 	sbc.w	r4, r4, ip
 8000c8e:	fa04 f606 	lsl.w	r6, r4, r6
 8000c92:	40cb      	lsrs	r3, r1
 8000c94:	431e      	orrs	r6, r3
 8000c96:	40cc      	lsrs	r4, r1
 8000c98:	e9c5 6400 	strd	r6, r4, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	e750      	b.n	8000b42 <__udivmoddi4+0xa6>
 8000ca0:	f1c2 0320 	rsb	r3, r2, #32
 8000ca4:	fa20 f103 	lsr.w	r1, r0, r3
 8000ca8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cac:	fa24 f303 	lsr.w	r3, r4, r3
 8000cb0:	4094      	lsls	r4, r2
 8000cb2:	430c      	orrs	r4, r1
 8000cb4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cb8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cbc:	fa1f f78c 	uxth.w	r7, ip
 8000cc0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cc4:	fb08 3110 	mls	r1, r8, r0, r3
 8000cc8:	0c23      	lsrs	r3, r4, #16
 8000cca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cce:	fb00 f107 	mul.w	r1, r0, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d908      	bls.n	8000ce8 <__udivmoddi4+0x24c>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f100 36ff 	add.w	r6, r0, #4294967295
 8000cde:	d22c      	bcs.n	8000d3a <__udivmoddi4+0x29e>
 8000ce0:	4299      	cmp	r1, r3
 8000ce2:	d92a      	bls.n	8000d3a <__udivmoddi4+0x29e>
 8000ce4:	3802      	subs	r0, #2
 8000ce6:	4463      	add	r3, ip
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f1f8 	udiv	r1, r3, r8
 8000cf0:	fb08 3311 	mls	r3, r8, r1, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb01 f307 	mul.w	r3, r1, r7
 8000cfc:	42a3      	cmp	r3, r4
 8000cfe:	d908      	bls.n	8000d12 <__udivmoddi4+0x276>
 8000d00:	eb1c 0404 	adds.w	r4, ip, r4
 8000d04:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d08:	d213      	bcs.n	8000d32 <__udivmoddi4+0x296>
 8000d0a:	42a3      	cmp	r3, r4
 8000d0c:	d911      	bls.n	8000d32 <__udivmoddi4+0x296>
 8000d0e:	3902      	subs	r1, #2
 8000d10:	4464      	add	r4, ip
 8000d12:	1ae4      	subs	r4, r4, r3
 8000d14:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d18:	e739      	b.n	8000b8e <__udivmoddi4+0xf2>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	e6f0      	b.n	8000b00 <__udivmoddi4+0x64>
 8000d1e:	4608      	mov	r0, r1
 8000d20:	e706      	b.n	8000b30 <__udivmoddi4+0x94>
 8000d22:	45c8      	cmp	r8, r9
 8000d24:	d2ae      	bcs.n	8000c84 <__udivmoddi4+0x1e8>
 8000d26:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d2a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d2e:	3801      	subs	r0, #1
 8000d30:	e7a8      	b.n	8000c84 <__udivmoddi4+0x1e8>
 8000d32:	4631      	mov	r1, r6
 8000d34:	e7ed      	b.n	8000d12 <__udivmoddi4+0x276>
 8000d36:	4603      	mov	r3, r0
 8000d38:	e799      	b.n	8000c6e <__udivmoddi4+0x1d2>
 8000d3a:	4630      	mov	r0, r6
 8000d3c:	e7d4      	b.n	8000ce8 <__udivmoddi4+0x24c>
 8000d3e:	46d6      	mov	lr, sl
 8000d40:	e77f      	b.n	8000c42 <__udivmoddi4+0x1a6>
 8000d42:	4463      	add	r3, ip
 8000d44:	3802      	subs	r0, #2
 8000d46:	e74d      	b.n	8000be4 <__udivmoddi4+0x148>
 8000d48:	4606      	mov	r6, r0
 8000d4a:	4623      	mov	r3, r4
 8000d4c:	4608      	mov	r0, r1
 8000d4e:	e70f      	b.n	8000b70 <__udivmoddi4+0xd4>
 8000d50:	3e02      	subs	r6, #2
 8000d52:	4463      	add	r3, ip
 8000d54:	e730      	b.n	8000bb8 <__udivmoddi4+0x11c>
 8000d56:	bf00      	nop

08000d58 <__aeabi_idiv0>:
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop

08000d5c <map>:
extern UART_HandleTypeDef	huart2;
extern TIM_HandleTypeDef	htim1;
extern TIM_HandleTypeDef	htim3;
extern TIM_HandleTypeDef	htim11;

long map(long x, long in_min, long in_max, long out_min, long out_max) {
 8000d5c:	b480      	push	{r7}
 8000d5e:	b085      	sub	sp, #20
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	60f8      	str	r0, [r7, #12]
 8000d64:	60b9      	str	r1, [r7, #8]
 8000d66:	607a      	str	r2, [r7, #4]
 8000d68:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8000d6a:	68fa      	ldr	r2, [r7, #12]
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	1ad3      	subs	r3, r2, r3
 8000d70:	69b9      	ldr	r1, [r7, #24]
 8000d72:	683a      	ldr	r2, [r7, #0]
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	fb03 f202 	mul.w	r2, r3, r2
 8000d7a:	6879      	ldr	r1, [r7, #4]
 8000d7c:	68bb      	ldr	r3, [r7, #8]
 8000d7e:	1acb      	subs	r3, r1, r3
 8000d80:	fb92 f2f3 	sdiv	r2, r2, r3
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	4413      	add	r3, r2
}
 8000d88:	4618      	mov	r0, r3
 8000d8a:	3714      	adds	r7, #20
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d92:	4770      	bx	lr

08000d94 <setServo>:

void setServo(uint8_t angle) {
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af02      	add	r7, sp, #8
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	71fb      	strb	r3, [r7, #7]
	htim1.Instance->CCR1 = map(angle, 0, 180, 500-1, 2300-1);
 8000d9e:	79f8      	ldrb	r0, [r7, #7]
 8000da0:	f640 03fb 	movw	r3, #2299	@ 0x8fb
 8000da4:	9300      	str	r3, [sp, #0]
 8000da6:	f240 13f3 	movw	r3, #499	@ 0x1f3
 8000daa:	22b4      	movs	r2, #180	@ 0xb4
 8000dac:	2100      	movs	r1, #0
 8000dae:	f7ff ffd5 	bl	8000d5c <map>
 8000db2:	4602      	mov	r2, r0
 8000db4:	4b03      	ldr	r3, [pc, #12]	@ (8000dc4 <setServo+0x30>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000dba:	bf00      	nop
 8000dbc:	3708      	adds	r7, #8
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	20000084 	.word	0x20000084

08000dc8 <app>:

void app() {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
	initTimer(&htim11);
 8000dce:	4819      	ldr	r0, [pc, #100]	@ (8000e34 <app+0x6c>)
 8000dd0:	f000 fc4e 	bl	8001670 <initTimer>
	initUart(&huart2);
 8000dd4:	4818      	ldr	r0, [pc, #96]	@ (8000e38 <app+0x70>)
 8000dd6:	f000 fcc1 	bl	800175c <initUart>
	initUltrasonic(&htim3);
 8000dda:	4818      	ldr	r0, [pc, #96]	@ (8000e3c <app+0x74>)
 8000ddc:	f000 fd36 	bl	800184c <initUltrasonic>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000de0:	2100      	movs	r1, #0
 8000de2:	4817      	ldr	r0, [pc, #92]	@ (8000e40 <app+0x78>)
 8000de4:	f001 ff7a 	bl	8002cdc <HAL_TIM_PWM_Start>
	while(1) {
		// 각도를 수신받음 : A000\n ~ A180\n
		char *msg = getMessage();
 8000de8:	f000 fd00 	bl	80017ec <getMessage>
 8000dec:	6078      	str	r0, [r7, #4]
		if(strlen(msg) >= 4) {
 8000dee:	6878      	ldr	r0, [r7, #4]
 8000df0:	f7ff f9f6 	bl	80001e0 <strlen>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b03      	cmp	r3, #3
 8000df8:	d9f6      	bls.n	8000de8 <app+0x20>
			if(msg[0] == 'A') {
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	2b41      	cmp	r3, #65	@ 0x41
 8000e00:	d1f2      	bne.n	8000de8 <app+0x20>
				uint16_t angle = atoi(&msg[1]);
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	3301      	adds	r3, #1
 8000e06:	4618      	mov	r0, r3
 8000e08:	f004 fa2e 	bl	8005268 <atoi>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	807b      	strh	r3, [r7, #2]
				// 서보를 해당 각도로 이동
				setServo(angle);
 8000e10:	887b      	ldrh	r3, [r7, #2]
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	4618      	mov	r0, r3
 8000e16:	f7ff ffbd 	bl	8000d94 <setServo>
				HAL_Delay(100);
 8000e1a:	2064      	movs	r0, #100	@ 0x64
 8000e1c:	f000 fe9c 	bl	8001b58 <HAL_Delay>
				// 거리측정
				uint16_t distance = getDistance();
 8000e20:	f000 fdce 	bl	80019c0 <getDistance>
 8000e24:	4603      	mov	r3, r0
 8000e26:	803b      	strh	r3, [r7, #0]
				// 거리 정보 송신 : D000\n ~ D999\n
				printf("D%03d\n", distance);
 8000e28:	883b      	ldrh	r3, [r7, #0]
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4805      	ldr	r0, [pc, #20]	@ (8000e44 <app+0x7c>)
 8000e2e:	f004 fb65 	bl	80054fc <iprintf>
	while(1) {
 8000e32:	e7d9      	b.n	8000de8 <app+0x20>
 8000e34:	20000114 	.word	0x20000114
 8000e38:	2000015c 	.word	0x2000015c
 8000e3c:	200000cc 	.word	0x200000cc
 8000e40:	20000084 	.word	0x20000084
 8000e44:	080061f0 	.word	0x080061f0

08000e48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e4c:	f000 fe12 	bl	8001a74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e50:	f000 f80e 	bl	8000e70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e54:	f000 f9c8 	bl	80011e8 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000e58:	f000 f868 	bl	8000f2c <MX_TIM1_Init>
  MX_TIM3_Init();
 8000e5c:	f000 f906 	bl	800106c <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000e60:	f000 f998 	bl	8001194 <MX_USART2_UART_Init>
  MX_TIM11_Init();
 8000e64:	f000 f972 	bl	800114c <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  app();
 8000e68:	f7ff ffae 	bl	8000dc8 <app>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e6c:	bf00      	nop
 8000e6e:	e7fd      	b.n	8000e6c <main+0x24>

08000e70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b094      	sub	sp, #80	@ 0x50
 8000e74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e76:	f107 0320 	add.w	r3, r7, #32
 8000e7a:	2230      	movs	r2, #48	@ 0x30
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f004 fb91 	bl	80055a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e84:	f107 030c 	add.w	r3, r7, #12
 8000e88:	2200      	movs	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]
 8000e8c:	605a      	str	r2, [r3, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
 8000e90:	60da      	str	r2, [r3, #12]
 8000e92:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e94:	2300      	movs	r3, #0
 8000e96:	60bb      	str	r3, [r7, #8]
 8000e98:	4b22      	ldr	r3, [pc, #136]	@ (8000f24 <SystemClock_Config+0xb4>)
 8000e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e9c:	4a21      	ldr	r2, [pc, #132]	@ (8000f24 <SystemClock_Config+0xb4>)
 8000e9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ea2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ea4:	4b1f      	ldr	r3, [pc, #124]	@ (8000f24 <SystemClock_Config+0xb4>)
 8000ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ea8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eac:	60bb      	str	r3, [r7, #8]
 8000eae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	607b      	str	r3, [r7, #4]
 8000eb4:	4b1c      	ldr	r3, [pc, #112]	@ (8000f28 <SystemClock_Config+0xb8>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a1b      	ldr	r2, [pc, #108]	@ (8000f28 <SystemClock_Config+0xb8>)
 8000eba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000ebe:	6013      	str	r3, [r2, #0]
 8000ec0:	4b19      	ldr	r3, [pc, #100]	@ (8000f28 <SystemClock_Config+0xb8>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ec8:	607b      	str	r3, [r7, #4]
 8000eca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ecc:	2302      	movs	r3, #2
 8000ece:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ed4:	2310      	movs	r3, #16
 8000ed6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000edc:	f107 0320 	add.w	r3, r7, #32
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f001 f99f 	bl	8002224 <HAL_RCC_OscConfig>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000eec:	f000 f9ae 	bl	800124c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ef0:	230f      	movs	r3, #15
 8000ef2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000efc:	2300      	movs	r3, #0
 8000efe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f00:	2300      	movs	r3, #0
 8000f02:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f04:	f107 030c 	add.w	r3, r7, #12
 8000f08:	2100      	movs	r1, #0
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f001 fc02 	bl	8002714 <HAL_RCC_ClockConfig>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000f16:	f000 f999 	bl	800124c <Error_Handler>
  }
}
 8000f1a:	bf00      	nop
 8000f1c:	3750      	adds	r7, #80	@ 0x50
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	40023800 	.word	0x40023800
 8000f28:	40007000 	.word	0x40007000

08000f2c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b096      	sub	sp, #88	@ 0x58
 8000f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f32:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000f36:	2200      	movs	r2, #0
 8000f38:	601a      	str	r2, [r3, #0]
 8000f3a:	605a      	str	r2, [r3, #4]
 8000f3c:	609a      	str	r2, [r3, #8]
 8000f3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f40:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]
 8000f48:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	605a      	str	r2, [r3, #4]
 8000f54:	609a      	str	r2, [r3, #8]
 8000f56:	60da      	str	r2, [r3, #12]
 8000f58:	611a      	str	r2, [r3, #16]
 8000f5a:	615a      	str	r2, [r3, #20]
 8000f5c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f5e:	1d3b      	adds	r3, r7, #4
 8000f60:	2220      	movs	r2, #32
 8000f62:	2100      	movs	r1, #0
 8000f64:	4618      	mov	r0, r3
 8000f66:	f004 fb1e 	bl	80055a6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000f6a:	4b3e      	ldr	r3, [pc, #248]	@ (8001064 <MX_TIM1_Init+0x138>)
 8000f6c:	4a3e      	ldr	r2, [pc, #248]	@ (8001068 <MX_TIM1_Init+0x13c>)
 8000f6e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16-1;
 8000f70:	4b3c      	ldr	r3, [pc, #240]	@ (8001064 <MX_TIM1_Init+0x138>)
 8000f72:	220f      	movs	r2, #15
 8000f74:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f76:	4b3b      	ldr	r3, [pc, #236]	@ (8001064 <MX_TIM1_Init+0x138>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 8000f7c:	4b39      	ldr	r3, [pc, #228]	@ (8001064 <MX_TIM1_Init+0x138>)
 8000f7e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000f82:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f84:	4b37      	ldr	r3, [pc, #220]	@ (8001064 <MX_TIM1_Init+0x138>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000f8a:	4b36      	ldr	r3, [pc, #216]	@ (8001064 <MX_TIM1_Init+0x138>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f90:	4b34      	ldr	r3, [pc, #208]	@ (8001064 <MX_TIM1_Init+0x138>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000f96:	4833      	ldr	r0, [pc, #204]	@ (8001064 <MX_TIM1_Init+0x138>)
 8000f98:	f001 fd9c 	bl	8002ad4 <HAL_TIM_Base_Init>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d001      	beq.n	8000fa6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000fa2:	f000 f953 	bl	800124c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fa6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000faa:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000fac:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	482c      	ldr	r0, [pc, #176]	@ (8001064 <MX_TIM1_Init+0x138>)
 8000fb4:	f002 fb04 	bl	80035c0 <HAL_TIM_ConfigClockSource>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000fbe:	f000 f945 	bl	800124c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000fc2:	4828      	ldr	r0, [pc, #160]	@ (8001064 <MX_TIM1_Init+0x138>)
 8000fc4:	f001 fe30 	bl	8002c28 <HAL_TIM_PWM_Init>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000fce:	f000 f93d 	bl	800124c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000fda:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4820      	ldr	r0, [pc, #128]	@ (8001064 <MX_TIM1_Init+0x138>)
 8000fe2:	f003 f817 	bl	8004014 <HAL_TIMEx_MasterConfigSynchronization>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000fec:	f000 f92e 	bl	800124c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ff0:	2360      	movs	r3, #96	@ 0x60
 8000ff2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001000:	2300      	movs	r3, #0
 8001002:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001004:	2300      	movs	r3, #0
 8001006:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001008:	2300      	movs	r3, #0
 800100a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800100c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001010:	2200      	movs	r2, #0
 8001012:	4619      	mov	r1, r3
 8001014:	4813      	ldr	r0, [pc, #76]	@ (8001064 <MX_TIM1_Init+0x138>)
 8001016:	f002 fa11 	bl	800343c <HAL_TIM_PWM_ConfigChannel>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001020:	f000 f914 	bl	800124c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001024:	2300      	movs	r3, #0
 8001026:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001028:	2300      	movs	r3, #0
 800102a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800102c:	2300      	movs	r3, #0
 800102e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001030:	2300      	movs	r3, #0
 8001032:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001034:	2300      	movs	r3, #0
 8001036:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001038:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800103c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800103e:	2300      	movs	r3, #0
 8001040:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001042:	1d3b      	adds	r3, r7, #4
 8001044:	4619      	mov	r1, r3
 8001046:	4807      	ldr	r0, [pc, #28]	@ (8001064 <MX_TIM1_Init+0x138>)
 8001048:	f003 f852 	bl	80040f0 <HAL_TIMEx_ConfigBreakDeadTime>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001052:	f000 f8fb 	bl	800124c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001056:	4803      	ldr	r0, [pc, #12]	@ (8001064 <MX_TIM1_Init+0x138>)
 8001058:	f000 f9a2 	bl	80013a0 <HAL_TIM_MspPostInit>

}
 800105c:	bf00      	nop
 800105e:	3758      	adds	r7, #88	@ 0x58
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	20000084 	.word	0x20000084
 8001068:	40010000 	.word	0x40010000

0800106c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b08a      	sub	sp, #40	@ 0x28
 8001070:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001072:	f107 0318 	add.w	r3, r7, #24
 8001076:	2200      	movs	r2, #0
 8001078:	601a      	str	r2, [r3, #0]
 800107a:	605a      	str	r2, [r3, #4]
 800107c:	609a      	str	r2, [r3, #8]
 800107e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001080:	f107 0310 	add.w	r3, r7, #16
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800108a:	463b      	mov	r3, r7
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	605a      	str	r2, [r3, #4]
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001096:	4b2b      	ldr	r3, [pc, #172]	@ (8001144 <MX_TIM3_Init+0xd8>)
 8001098:	4a2b      	ldr	r2, [pc, #172]	@ (8001148 <MX_TIM3_Init+0xdc>)
 800109a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16-1;
 800109c:	4b29      	ldr	r3, [pc, #164]	@ (8001144 <MX_TIM3_Init+0xd8>)
 800109e:	220f      	movs	r2, #15
 80010a0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010a2:	4b28      	ldr	r3, [pc, #160]	@ (8001144 <MX_TIM3_Init+0xd8>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80010a8:	4b26      	ldr	r3, [pc, #152]	@ (8001144 <MX_TIM3_Init+0xd8>)
 80010aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010ae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010b0:	4b24      	ldr	r3, [pc, #144]	@ (8001144 <MX_TIM3_Init+0xd8>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010b6:	4b23      	ldr	r3, [pc, #140]	@ (8001144 <MX_TIM3_Init+0xd8>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80010bc:	4821      	ldr	r0, [pc, #132]	@ (8001144 <MX_TIM3_Init+0xd8>)
 80010be:	f001 fd09 	bl	8002ad4 <HAL_TIM_Base_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 80010c8:	f000 f8c0 	bl	800124c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010d0:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80010d2:	f107 0318 	add.w	r3, r7, #24
 80010d6:	4619      	mov	r1, r3
 80010d8:	481a      	ldr	r0, [pc, #104]	@ (8001144 <MX_TIM3_Init+0xd8>)
 80010da:	f002 fa71 	bl	80035c0 <HAL_TIM_ConfigClockSource>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80010e4:	f000 f8b2 	bl	800124c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80010e8:	4816      	ldr	r0, [pc, #88]	@ (8001144 <MX_TIM3_Init+0xd8>)
 80010ea:	f001 fea7 	bl	8002e3c <HAL_TIM_IC_Init>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80010f4:	f000 f8aa 	bl	800124c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010f8:	2300      	movs	r3, #0
 80010fa:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010fc:	2300      	movs	r3, #0
 80010fe:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001100:	f107 0310 	add.w	r3, r7, #16
 8001104:	4619      	mov	r1, r3
 8001106:	480f      	ldr	r0, [pc, #60]	@ (8001144 <MX_TIM3_Init+0xd8>)
 8001108:	f002 ff84 	bl	8004014 <HAL_TIMEx_MasterConfigSynchronization>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8001112:	f000 f89b 	bl	800124c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001116:	2300      	movs	r3, #0
 8001118:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800111a:	2301      	movs	r3, #1
 800111c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800111e:	2300      	movs	r3, #0
 8001120:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001122:	2300      	movs	r3, #0
 8001124:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001126:	463b      	mov	r3, r7
 8001128:	2200      	movs	r2, #0
 800112a:	4619      	mov	r1, r3
 800112c:	4805      	ldr	r0, [pc, #20]	@ (8001144 <MX_TIM3_Init+0xd8>)
 800112e:	f002 f8e9 	bl	8003304 <HAL_TIM_IC_ConfigChannel>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8001138:	f000 f888 	bl	800124c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800113c:	bf00      	nop
 800113e:	3728      	adds	r7, #40	@ 0x28
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	200000cc 	.word	0x200000cc
 8001148:	40000400 	.word	0x40000400

0800114c <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001150:	4b0e      	ldr	r3, [pc, #56]	@ (800118c <MX_TIM11_Init+0x40>)
 8001152:	4a0f      	ldr	r2, [pc, #60]	@ (8001190 <MX_TIM11_Init+0x44>)
 8001154:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 16-1;
 8001156:	4b0d      	ldr	r3, [pc, #52]	@ (800118c <MX_TIM11_Init+0x40>)
 8001158:	220f      	movs	r2, #15
 800115a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800115c:	4b0b      	ldr	r3, [pc, #44]	@ (800118c <MX_TIM11_Init+0x40>)
 800115e:	2200      	movs	r2, #0
 8001160:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8001162:	4b0a      	ldr	r3, [pc, #40]	@ (800118c <MX_TIM11_Init+0x40>)
 8001164:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001168:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800116a:	4b08      	ldr	r3, [pc, #32]	@ (800118c <MX_TIM11_Init+0x40>)
 800116c:	2200      	movs	r2, #0
 800116e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001170:	4b06      	ldr	r3, [pc, #24]	@ (800118c <MX_TIM11_Init+0x40>)
 8001172:	2200      	movs	r2, #0
 8001174:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001176:	4805      	ldr	r0, [pc, #20]	@ (800118c <MX_TIM11_Init+0x40>)
 8001178:	f001 fcac 	bl	8002ad4 <HAL_TIM_Base_Init>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001182:	f000 f863 	bl	800124c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	20000114 	.word	0x20000114
 8001190:	40014800 	.word	0x40014800

08001194 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001198:	4b11      	ldr	r3, [pc, #68]	@ (80011e0 <MX_USART2_UART_Init+0x4c>)
 800119a:	4a12      	ldr	r2, [pc, #72]	@ (80011e4 <MX_USART2_UART_Init+0x50>)
 800119c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800119e:	4b10      	ldr	r3, [pc, #64]	@ (80011e0 <MX_USART2_UART_Init+0x4c>)
 80011a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011a6:	4b0e      	ldr	r3, [pc, #56]	@ (80011e0 <MX_USART2_UART_Init+0x4c>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011ac:	4b0c      	ldr	r3, [pc, #48]	@ (80011e0 <MX_USART2_UART_Init+0x4c>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011b2:	4b0b      	ldr	r3, [pc, #44]	@ (80011e0 <MX_USART2_UART_Init+0x4c>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011b8:	4b09      	ldr	r3, [pc, #36]	@ (80011e0 <MX_USART2_UART_Init+0x4c>)
 80011ba:	220c      	movs	r2, #12
 80011bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011be:	4b08      	ldr	r3, [pc, #32]	@ (80011e0 <MX_USART2_UART_Init+0x4c>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011c4:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <MX_USART2_UART_Init+0x4c>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011ca:	4805      	ldr	r0, [pc, #20]	@ (80011e0 <MX_USART2_UART_Init+0x4c>)
 80011cc:	f002 fff6 	bl	80041bc <HAL_UART_Init>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011d6:	f000 f839 	bl	800124c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	2000015c 	.word	0x2000015c
 80011e4:	40004400 	.word	0x40004400

080011e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b086      	sub	sp, #24
 80011ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ee:	1d3b      	adds	r3, r7, #4
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	60da      	str	r2, [r3, #12]
 80011fa:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fc:	2300      	movs	r3, #0
 80011fe:	603b      	str	r3, [r7, #0]
 8001200:	4b10      	ldr	r3, [pc, #64]	@ (8001244 <MX_GPIO_Init+0x5c>)
 8001202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001204:	4a0f      	ldr	r2, [pc, #60]	@ (8001244 <MX_GPIO_Init+0x5c>)
 8001206:	f043 0301 	orr.w	r3, r3, #1
 800120a:	6313      	str	r3, [r2, #48]	@ 0x30
 800120c:	4b0d      	ldr	r3, [pc, #52]	@ (8001244 <MX_GPIO_Init+0x5c>)
 800120e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001210:	f003 0301 	and.w	r3, r3, #1
 8001214:	603b      	str	r3, [r7, #0]
 8001216:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8001218:	2200      	movs	r2, #0
 800121a:	2120      	movs	r1, #32
 800121c:	480a      	ldr	r0, [pc, #40]	@ (8001248 <MX_GPIO_Init+0x60>)
 800121e:	f000 ffe7 	bl	80021f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TRIG_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 8001222:	2320      	movs	r3, #32
 8001224:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001226:	2301      	movs	r3, #1
 8001228:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122a:	2300      	movs	r3, #0
 800122c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122e:	2300      	movs	r3, #0
 8001230:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 8001232:	1d3b      	adds	r3, r7, #4
 8001234:	4619      	mov	r1, r3
 8001236:	4804      	ldr	r0, [pc, #16]	@ (8001248 <MX_GPIO_Init+0x60>)
 8001238:	f000 fe56 	bl	8001ee8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800123c:	bf00      	nop
 800123e:	3718      	adds	r7, #24
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	40023800 	.word	0x40023800
 8001248:	40020000 	.word	0x40020000

0800124c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001250:	b672      	cpsid	i
}
 8001252:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001254:	bf00      	nop
 8001256:	e7fd      	b.n	8001254 <Error_Handler+0x8>

08001258 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800125e:	2300      	movs	r3, #0
 8001260:	607b      	str	r3, [r7, #4]
 8001262:	4b10      	ldr	r3, [pc, #64]	@ (80012a4 <HAL_MspInit+0x4c>)
 8001264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001266:	4a0f      	ldr	r2, [pc, #60]	@ (80012a4 <HAL_MspInit+0x4c>)
 8001268:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800126c:	6453      	str	r3, [r2, #68]	@ 0x44
 800126e:	4b0d      	ldr	r3, [pc, #52]	@ (80012a4 <HAL_MspInit+0x4c>)
 8001270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001272:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001276:	607b      	str	r3, [r7, #4]
 8001278:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800127a:	2300      	movs	r3, #0
 800127c:	603b      	str	r3, [r7, #0]
 800127e:	4b09      	ldr	r3, [pc, #36]	@ (80012a4 <HAL_MspInit+0x4c>)
 8001280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001282:	4a08      	ldr	r2, [pc, #32]	@ (80012a4 <HAL_MspInit+0x4c>)
 8001284:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001288:	6413      	str	r3, [r2, #64]	@ 0x40
 800128a:	4b06      	ldr	r3, [pc, #24]	@ (80012a4 <HAL_MspInit+0x4c>)
 800128c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800128e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001292:	603b      	str	r3, [r7, #0]
 8001294:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001296:	bf00      	nop
 8001298:	370c      	adds	r7, #12
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	40023800 	.word	0x40023800

080012a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b08c      	sub	sp, #48	@ 0x30
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b0:	f107 031c 	add.w	r3, r7, #28
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	605a      	str	r2, [r3, #4]
 80012ba:	609a      	str	r2, [r3, #8]
 80012bc:	60da      	str	r2, [r3, #12]
 80012be:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a31      	ldr	r2, [pc, #196]	@ (800138c <HAL_TIM_Base_MspInit+0xe4>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d10e      	bne.n	80012e8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	61bb      	str	r3, [r7, #24]
 80012ce:	4b30      	ldr	r3, [pc, #192]	@ (8001390 <HAL_TIM_Base_MspInit+0xe8>)
 80012d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012d2:	4a2f      	ldr	r2, [pc, #188]	@ (8001390 <HAL_TIM_Base_MspInit+0xe8>)
 80012d4:	f043 0301 	orr.w	r3, r3, #1
 80012d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80012da:	4b2d      	ldr	r3, [pc, #180]	@ (8001390 <HAL_TIM_Base_MspInit+0xe8>)
 80012dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012de:	f003 0301 	and.w	r3, r3, #1
 80012e2:	61bb      	str	r3, [r7, #24]
 80012e4:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 80012e6:	e04c      	b.n	8001382 <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM3)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a29      	ldr	r2, [pc, #164]	@ (8001394 <HAL_TIM_Base_MspInit+0xec>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d134      	bne.n	800135c <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80012f2:	2300      	movs	r3, #0
 80012f4:	617b      	str	r3, [r7, #20]
 80012f6:	4b26      	ldr	r3, [pc, #152]	@ (8001390 <HAL_TIM_Base_MspInit+0xe8>)
 80012f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012fa:	4a25      	ldr	r2, [pc, #148]	@ (8001390 <HAL_TIM_Base_MspInit+0xe8>)
 80012fc:	f043 0302 	orr.w	r3, r3, #2
 8001300:	6413      	str	r3, [r2, #64]	@ 0x40
 8001302:	4b23      	ldr	r3, [pc, #140]	@ (8001390 <HAL_TIM_Base_MspInit+0xe8>)
 8001304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001306:	f003 0302 	and.w	r3, r3, #2
 800130a:	617b      	str	r3, [r7, #20]
 800130c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	613b      	str	r3, [r7, #16]
 8001312:	4b1f      	ldr	r3, [pc, #124]	@ (8001390 <HAL_TIM_Base_MspInit+0xe8>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001316:	4a1e      	ldr	r2, [pc, #120]	@ (8001390 <HAL_TIM_Base_MspInit+0xe8>)
 8001318:	f043 0301 	orr.w	r3, r3, #1
 800131c:	6313      	str	r3, [r2, #48]	@ 0x30
 800131e:	4b1c      	ldr	r3, [pc, #112]	@ (8001390 <HAL_TIM_Base_MspInit+0xe8>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001322:	f003 0301 	and.w	r3, r3, #1
 8001326:	613b      	str	r3, [r7, #16]
 8001328:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ECHO_Pin;
 800132a:	2340      	movs	r3, #64	@ 0x40
 800132c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800132e:	2302      	movs	r3, #2
 8001330:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001332:	2300      	movs	r3, #0
 8001334:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001336:	2300      	movs	r3, #0
 8001338:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800133a:	2302      	movs	r3, #2
 800133c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 800133e:	f107 031c 	add.w	r3, r7, #28
 8001342:	4619      	mov	r1, r3
 8001344:	4814      	ldr	r0, [pc, #80]	@ (8001398 <HAL_TIM_Base_MspInit+0xf0>)
 8001346:	f000 fdcf 	bl	8001ee8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800134a:	2200      	movs	r2, #0
 800134c:	2100      	movs	r1, #0
 800134e:	201d      	movs	r0, #29
 8001350:	f000 fd01 	bl	8001d56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001354:	201d      	movs	r0, #29
 8001356:	f000 fd1a 	bl	8001d8e <HAL_NVIC_EnableIRQ>
}
 800135a:	e012      	b.n	8001382 <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM11)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a0e      	ldr	r2, [pc, #56]	@ (800139c <HAL_TIM_Base_MspInit+0xf4>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d10d      	bne.n	8001382 <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001366:	2300      	movs	r3, #0
 8001368:	60fb      	str	r3, [r7, #12]
 800136a:	4b09      	ldr	r3, [pc, #36]	@ (8001390 <HAL_TIM_Base_MspInit+0xe8>)
 800136c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800136e:	4a08      	ldr	r2, [pc, #32]	@ (8001390 <HAL_TIM_Base_MspInit+0xe8>)
 8001370:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001374:	6453      	str	r3, [r2, #68]	@ 0x44
 8001376:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <HAL_TIM_Base_MspInit+0xe8>)
 8001378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800137a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	68fb      	ldr	r3, [r7, #12]
}
 8001382:	bf00      	nop
 8001384:	3730      	adds	r7, #48	@ 0x30
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	40010000 	.word	0x40010000
 8001390:	40023800 	.word	0x40023800
 8001394:	40000400 	.word	0x40000400
 8001398:	40020000 	.word	0x40020000
 800139c:	40014800 	.word	0x40014800

080013a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b088      	sub	sp, #32
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a8:	f107 030c 	add.w	r3, r7, #12
 80013ac:	2200      	movs	r2, #0
 80013ae:	601a      	str	r2, [r3, #0]
 80013b0:	605a      	str	r2, [r3, #4]
 80013b2:	609a      	str	r2, [r3, #8]
 80013b4:	60da      	str	r2, [r3, #12]
 80013b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a12      	ldr	r2, [pc, #72]	@ (8001408 <HAL_TIM_MspPostInit+0x68>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d11e      	bne.n	8001400 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c2:	2300      	movs	r3, #0
 80013c4:	60bb      	str	r3, [r7, #8]
 80013c6:	4b11      	ldr	r3, [pc, #68]	@ (800140c <HAL_TIM_MspPostInit+0x6c>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ca:	4a10      	ldr	r2, [pc, #64]	@ (800140c <HAL_TIM_MspPostInit+0x6c>)
 80013cc:	f043 0301 	orr.w	r3, r3, #1
 80013d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013d2:	4b0e      	ldr	r3, [pc, #56]	@ (800140c <HAL_TIM_MspPostInit+0x6c>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d6:	f003 0301 	and.w	r3, r3, #1
 80013da:	60bb      	str	r3, [r7, #8]
 80013dc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = SERVO_Pin;
 80013de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013e2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e4:	2302      	movs	r3, #2
 80013e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e8:	2300      	movs	r3, #0
 80013ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ec:	2300      	movs	r3, #0
 80013ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80013f0:	2301      	movs	r3, #1
 80013f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SERVO_GPIO_Port, &GPIO_InitStruct);
 80013f4:	f107 030c 	add.w	r3, r7, #12
 80013f8:	4619      	mov	r1, r3
 80013fa:	4805      	ldr	r0, [pc, #20]	@ (8001410 <HAL_TIM_MspPostInit+0x70>)
 80013fc:	f000 fd74 	bl	8001ee8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001400:	bf00      	nop
 8001402:	3720      	adds	r7, #32
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	40010000 	.word	0x40010000
 800140c:	40023800 	.word	0x40023800
 8001410:	40020000 	.word	0x40020000

08001414 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b08a      	sub	sp, #40	@ 0x28
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800141c:	f107 0314 	add.w	r3, r7, #20
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	60da      	str	r2, [r3, #12]
 800142a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a1d      	ldr	r2, [pc, #116]	@ (80014a8 <HAL_UART_MspInit+0x94>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d133      	bne.n	800149e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001436:	2300      	movs	r3, #0
 8001438:	613b      	str	r3, [r7, #16]
 800143a:	4b1c      	ldr	r3, [pc, #112]	@ (80014ac <HAL_UART_MspInit+0x98>)
 800143c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800143e:	4a1b      	ldr	r2, [pc, #108]	@ (80014ac <HAL_UART_MspInit+0x98>)
 8001440:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001444:	6413      	str	r3, [r2, #64]	@ 0x40
 8001446:	4b19      	ldr	r3, [pc, #100]	@ (80014ac <HAL_UART_MspInit+0x98>)
 8001448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800144a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800144e:	613b      	str	r3, [r7, #16]
 8001450:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001452:	2300      	movs	r3, #0
 8001454:	60fb      	str	r3, [r7, #12]
 8001456:	4b15      	ldr	r3, [pc, #84]	@ (80014ac <HAL_UART_MspInit+0x98>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145a:	4a14      	ldr	r2, [pc, #80]	@ (80014ac <HAL_UART_MspInit+0x98>)
 800145c:	f043 0301 	orr.w	r3, r3, #1
 8001460:	6313      	str	r3, [r2, #48]	@ 0x30
 8001462:	4b12      	ldr	r3, [pc, #72]	@ (80014ac <HAL_UART_MspInit+0x98>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001466:	f003 0301 	and.w	r3, r3, #1
 800146a:	60fb      	str	r3, [r7, #12]
 800146c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800146e:	230c      	movs	r3, #12
 8001470:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001472:	2302      	movs	r3, #2
 8001474:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001476:	2300      	movs	r3, #0
 8001478:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800147a:	2303      	movs	r3, #3
 800147c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800147e:	2307      	movs	r3, #7
 8001480:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001482:	f107 0314 	add.w	r3, r7, #20
 8001486:	4619      	mov	r1, r3
 8001488:	4809      	ldr	r0, [pc, #36]	@ (80014b0 <HAL_UART_MspInit+0x9c>)
 800148a:	f000 fd2d 	bl	8001ee8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800148e:	2200      	movs	r2, #0
 8001490:	2100      	movs	r1, #0
 8001492:	2026      	movs	r0, #38	@ 0x26
 8001494:	f000 fc5f 	bl	8001d56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001498:	2026      	movs	r0, #38	@ 0x26
 800149a:	f000 fc78 	bl	8001d8e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800149e:	bf00      	nop
 80014a0:	3728      	adds	r7, #40	@ 0x28
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	40004400 	.word	0x40004400
 80014ac:	40023800 	.word	0x40023800
 80014b0:	40020000 	.word	0x40020000

080014b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014b8:	bf00      	nop
 80014ba:	e7fd      	b.n	80014b8 <NMI_Handler+0x4>

080014bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014c0:	bf00      	nop
 80014c2:	e7fd      	b.n	80014c0 <HardFault_Handler+0x4>

080014c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014c8:	bf00      	nop
 80014ca:	e7fd      	b.n	80014c8 <MemManage_Handler+0x4>

080014cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014d0:	bf00      	nop
 80014d2:	e7fd      	b.n	80014d0 <BusFault_Handler+0x4>

080014d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014d8:	bf00      	nop
 80014da:	e7fd      	b.n	80014d8 <UsageFault_Handler+0x4>

080014dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014e0:	bf00      	nop
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr

080014ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014ea:	b480      	push	{r7}
 80014ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014ee:	bf00      	nop
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014fc:	bf00      	nop
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr

08001506 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001506:	b580      	push	{r7, lr}
 8001508:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800150a:	f000 fb05 	bl	8001b18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800150e:	bf00      	nop
 8001510:	bd80      	pop	{r7, pc}
	...

08001514 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001518:	4802      	ldr	r0, [pc, #8]	@ (8001524 <TIM3_IRQHandler+0x10>)
 800151a:	f001 fe03 	bl	8003124 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800151e:	bf00      	nop
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	200000cc 	.word	0x200000cc

08001528 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800152c:	4802      	ldr	r0, [pc, #8]	@ (8001538 <USART2_IRQHandler+0x10>)
 800152e:	f002 ff45 	bl	80043bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001532:	bf00      	nop
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	2000015c 	.word	0x2000015c

0800153c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b086      	sub	sp, #24
 8001540:	af00      	add	r7, sp, #0
 8001542:	60f8      	str	r0, [r7, #12]
 8001544:	60b9      	str	r1, [r7, #8]
 8001546:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001548:	2300      	movs	r3, #0
 800154a:	617b      	str	r3, [r7, #20]
 800154c:	e00a      	b.n	8001564 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800154e:	f3af 8000 	nop.w
 8001552:	4601      	mov	r1, r0
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	1c5a      	adds	r2, r3, #1
 8001558:	60ba      	str	r2, [r7, #8]
 800155a:	b2ca      	uxtb	r2, r1
 800155c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	3301      	adds	r3, #1
 8001562:	617b      	str	r3, [r7, #20]
 8001564:	697a      	ldr	r2, [r7, #20]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	429a      	cmp	r2, r3
 800156a:	dbf0      	blt.n	800154e <_read+0x12>
  }

  return len;
 800156c:	687b      	ldr	r3, [r7, #4]
}
 800156e:	4618      	mov	r0, r3
 8001570:	3718      	adds	r7, #24
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001576:	b480      	push	{r7}
 8001578:	b083      	sub	sp, #12
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800157e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001582:	4618      	mov	r0, r3
 8001584:	370c      	adds	r7, #12
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr

0800158e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800158e:	b480      	push	{r7}
 8001590:	b083      	sub	sp, #12
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
 8001596:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800159e:	605a      	str	r2, [r3, #4]
  return 0;
 80015a0:	2300      	movs	r3, #0
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr

080015ae <_isatty>:

int _isatty(int file)
{
 80015ae:	b480      	push	{r7}
 80015b0:	b083      	sub	sp, #12
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015b6:	2301      	movs	r3, #1
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	370c      	adds	r7, #12
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr

080015c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	60f8      	str	r0, [r7, #12]
 80015cc:	60b9      	str	r1, [r7, #8]
 80015ce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015d0:	2300      	movs	r3, #0
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3714      	adds	r7, #20
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
	...

080015e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b086      	sub	sp, #24
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015e8:	4a14      	ldr	r2, [pc, #80]	@ (800163c <_sbrk+0x5c>)
 80015ea:	4b15      	ldr	r3, [pc, #84]	@ (8001640 <_sbrk+0x60>)
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015f4:	4b13      	ldr	r3, [pc, #76]	@ (8001644 <_sbrk+0x64>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d102      	bne.n	8001602 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015fc:	4b11      	ldr	r3, [pc, #68]	@ (8001644 <_sbrk+0x64>)
 80015fe:	4a12      	ldr	r2, [pc, #72]	@ (8001648 <_sbrk+0x68>)
 8001600:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001602:	4b10      	ldr	r3, [pc, #64]	@ (8001644 <_sbrk+0x64>)
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4413      	add	r3, r2
 800160a:	693a      	ldr	r2, [r7, #16]
 800160c:	429a      	cmp	r2, r3
 800160e:	d207      	bcs.n	8001620 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001610:	f004 f818 	bl	8005644 <__errno>
 8001614:	4603      	mov	r3, r0
 8001616:	220c      	movs	r2, #12
 8001618:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800161a:	f04f 33ff 	mov.w	r3, #4294967295
 800161e:	e009      	b.n	8001634 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001620:	4b08      	ldr	r3, [pc, #32]	@ (8001644 <_sbrk+0x64>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001626:	4b07      	ldr	r3, [pc, #28]	@ (8001644 <_sbrk+0x64>)
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4413      	add	r3, r2
 800162e:	4a05      	ldr	r2, [pc, #20]	@ (8001644 <_sbrk+0x64>)
 8001630:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001632:	68fb      	ldr	r3, [r7, #12]
}
 8001634:	4618      	mov	r0, r3
 8001636:	3718      	adds	r7, #24
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	20020000 	.word	0x20020000
 8001640:	00000400 	.word	0x00000400
 8001644:	200001a4 	.word	0x200001a4
 8001648:	200003e8 	.word	0x200003e8

0800164c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001650:	4b06      	ldr	r3, [pc, #24]	@ (800166c <SystemInit+0x20>)
 8001652:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001656:	4a05      	ldr	r2, [pc, #20]	@ (800166c <SystemInit+0x20>)
 8001658:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800165c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001660:	bf00      	nop
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	e000ed00 	.word	0xe000ed00

08001670 <initTimer>:

#include "timer.h"

TIM_HandleTypeDef	*timerHtim;

void initTimer(TIM_HandleTypeDef *inHtim) {
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
	timerHtim = inHtim;
 8001678:	4a05      	ldr	r2, [pc, #20]	@ (8001690 <initTimer+0x20>)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start(timerHtim);
 800167e:	4b04      	ldr	r3, [pc, #16]	@ (8001690 <initTimer+0x20>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4618      	mov	r0, r3
 8001684:	f001 fa76 	bl	8002b74 <HAL_TIM_Base_Start>
}
 8001688:	bf00      	nop
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	200001a8 	.word	0x200001a8

08001694 <DelayUs>:

void DelayUs(uint16_t time) {
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	80fb      	strh	r3, [r7, #6]
	timerHtim->Instance->CNT = 0;
 800169e:	4b0a      	ldr	r3, [pc, #40]	@ (80016c8 <DelayUs+0x34>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2200      	movs	r2, #0
 80016a6:	625a      	str	r2, [r3, #36]	@ 0x24
	while(timerHtim->Instance->CNT < time);
 80016a8:	bf00      	nop
 80016aa:	4b07      	ldr	r3, [pc, #28]	@ (80016c8 <DelayUs+0x34>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80016b2:	88fb      	ldrh	r3, [r7, #6]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d3f8      	bcc.n	80016aa <DelayUs+0x16>
}
 80016b8:	bf00      	nop
 80016ba:	bf00      	nop
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	200001a8 	.word	0x200001a8

080016cc <_write>:
uint16_t	rxBufferReadIndex;			// 버퍼 읽기 인덱스
char			rxChar;									// 수신 문자 임시보관

UART_HandleTypeDef *myHuart;

int _write(int file, char* p, int len){
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b084      	sub	sp, #16
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	60b9      	str	r1, [r7, #8]
 80016d6:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(myHuart, (uint8_t *)p, len, 10);
 80016d8:	4b06      	ldr	r3, [pc, #24]	@ (80016f4 <_write+0x28>)
 80016da:	6818      	ldr	r0, [r3, #0]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	b29a      	uxth	r2, r3
 80016e0:	230a      	movs	r3, #10
 80016e2:	68b9      	ldr	r1, [r7, #8]
 80016e4:	f002 fdba 	bl	800425c <HAL_UART_Transmit>
	return len;
 80016e8:	687b      	ldr	r3, [r7, #4]
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3710      	adds	r7, #16
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20000218 	.word	0x20000218

080016f8 <HAL_UART_RxCpltCallback>:

// 수신 인터럽트 콜백
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
	// 수신 문자를 원형버퍼에 저장후 인덱스 1증가
	rxBuffer[rxBufferWriteIndex++] = rxChar;
 8001700:	4b11      	ldr	r3, [pc, #68]	@ (8001748 <HAL_UART_RxCpltCallback+0x50>)
 8001702:	881b      	ldrh	r3, [r3, #0]
 8001704:	1c5a      	adds	r2, r3, #1
 8001706:	b291      	uxth	r1, r2
 8001708:	4a0f      	ldr	r2, [pc, #60]	@ (8001748 <HAL_UART_RxCpltCallback+0x50>)
 800170a:	8011      	strh	r1, [r2, #0]
 800170c:	461a      	mov	r2, r3
 800170e:	4b0f      	ldr	r3, [pc, #60]	@ (800174c <HAL_UART_RxCpltCallback+0x54>)
 8001710:	7819      	ldrb	r1, [r3, #0]
 8001712:	4b0f      	ldr	r3, [pc, #60]	@ (8001750 <HAL_UART_RxCpltCallback+0x58>)
 8001714:	5499      	strb	r1, [r3, r2]
	// 인덱스가 최대값에 도달시 0으로 리셋
	rxBufferWriteIndex %= rxBufferMax;
 8001716:	4b0c      	ldr	r3, [pc, #48]	@ (8001748 <HAL_UART_RxCpltCallback+0x50>)
 8001718:	881b      	ldrh	r3, [r3, #0]
 800171a:	4a0e      	ldr	r2, [pc, #56]	@ (8001754 <HAL_UART_RxCpltCallback+0x5c>)
 800171c:	fba2 1203 	umull	r1, r2, r2, r3
 8001720:	0952      	lsrs	r2, r2, #5
 8001722:	2164      	movs	r1, #100	@ 0x64
 8001724:	fb01 f202 	mul.w	r2, r1, r2
 8001728:	1a9b      	subs	r3, r3, r2
 800172a:	b29a      	uxth	r2, r3
 800172c:	4b06      	ldr	r3, [pc, #24]	@ (8001748 <HAL_UART_RxCpltCallback+0x50>)
 800172e:	801a      	strh	r2, [r3, #0]
	// 수신 인터럽트 준비
	HAL_UART_Receive_IT(myHuart, (uint8_t*)&rxChar, 1);
 8001730:	4b09      	ldr	r3, [pc, #36]	@ (8001758 <HAL_UART_RxCpltCallback+0x60>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2201      	movs	r2, #1
 8001736:	4905      	ldr	r1, [pc, #20]	@ (800174c <HAL_UART_RxCpltCallback+0x54>)
 8001738:	4618      	mov	r0, r3
 800173a:	f002 fe1a 	bl	8004372 <HAL_UART_Receive_IT>
}
 800173e:	bf00      	nop
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	20000210 	.word	0x20000210
 800174c:	20000214 	.word	0x20000214
 8001750:	200001ac 	.word	0x200001ac
 8001754:	51eb851f 	.word	0x51eb851f
 8001758:	20000218 	.word	0x20000218

0800175c <initUart>:

void initUart(UART_HandleTypeDef *inHuart) {
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
	myHuart = inHuart;
 8001764:	4a06      	ldr	r2, [pc, #24]	@ (8001780 <initUart+0x24>)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6013      	str	r3, [r2, #0]
	// 수신 인터럽트 준비
	HAL_UART_Receive_IT(myHuart, (uint8_t*)&rxChar, 1);
 800176a:	4b05      	ldr	r3, [pc, #20]	@ (8001780 <initUart+0x24>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2201      	movs	r2, #1
 8001770:	4904      	ldr	r1, [pc, #16]	@ (8001784 <initUart+0x28>)
 8001772:	4618      	mov	r0, r3
 8001774:	f002 fdfd 	bl	8004372 <HAL_UART_Receive_IT>
}
 8001778:	bf00      	nop
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	20000218 	.word	0x20000218
 8001784:	20000214 	.word	0x20000214

08001788 <getUart>:

char getUart() {
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
	char result;
	// polling 방식의 문자 수신
	//HAL_UART_Receive(myHuart, (uint8_t *)&result, 1, 1);
	// interrupt 방식의 문자 수신
	if(rxBufferWriteIndex == rxBufferReadIndex) return 0;
 800178e:	4b13      	ldr	r3, [pc, #76]	@ (80017dc <getUart+0x54>)
 8001790:	881a      	ldrh	r2, [r3, #0]
 8001792:	4b13      	ldr	r3, [pc, #76]	@ (80017e0 <getUart+0x58>)
 8001794:	881b      	ldrh	r3, [r3, #0]
 8001796:	429a      	cmp	r2, r3
 8001798:	d101      	bne.n	800179e <getUart+0x16>
 800179a:	2300      	movs	r3, #0
 800179c:	e017      	b.n	80017ce <getUart+0x46>
	// 원형 버퍼에서 1개의 문자를 꺼내고, 수신 인덱스 1증가
	result = rxBuffer[rxBufferReadIndex++];
 800179e:	4b10      	ldr	r3, [pc, #64]	@ (80017e0 <getUart+0x58>)
 80017a0:	881b      	ldrh	r3, [r3, #0]
 80017a2:	1c5a      	adds	r2, r3, #1
 80017a4:	b291      	uxth	r1, r2
 80017a6:	4a0e      	ldr	r2, [pc, #56]	@ (80017e0 <getUart+0x58>)
 80017a8:	8011      	strh	r1, [r2, #0]
 80017aa:	461a      	mov	r2, r3
 80017ac:	4b0d      	ldr	r3, [pc, #52]	@ (80017e4 <getUart+0x5c>)
 80017ae:	5c9b      	ldrb	r3, [r3, r2]
 80017b0:	71fb      	strb	r3, [r7, #7]
	// 수신 인덱스가 최대값일때 0으로 리셋
	rxBufferReadIndex %= rxBufferMax;
 80017b2:	4b0b      	ldr	r3, [pc, #44]	@ (80017e0 <getUart+0x58>)
 80017b4:	881b      	ldrh	r3, [r3, #0]
 80017b6:	4a0c      	ldr	r2, [pc, #48]	@ (80017e8 <getUart+0x60>)
 80017b8:	fba2 1203 	umull	r1, r2, r2, r3
 80017bc:	0952      	lsrs	r2, r2, #5
 80017be:	2164      	movs	r1, #100	@ 0x64
 80017c0:	fb01 f202 	mul.w	r2, r1, r2
 80017c4:	1a9b      	subs	r3, r3, r2
 80017c6:	b29a      	uxth	r2, r3
 80017c8:	4b05      	ldr	r3, [pc, #20]	@ (80017e0 <getUart+0x58>)
 80017ca:	801a      	strh	r2, [r3, #0]
	return result;
 80017cc:	79fb      	ldrb	r3, [r7, #7]
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	370c      	adds	r7, #12
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	20000210 	.word	0x20000210
 80017e0:	20000212 	.word	0x20000212
 80017e4:	200001ac 	.word	0x200001ac
 80017e8:	51eb851f 	.word	0x51eb851f

080017ec <getMessage>:

char *getMessage() {
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
	static char message[100];
	static uint8_t messageCount = 0;
	char ch = getUart();
 80017f2:	f7ff ffc9 	bl	8001788 <getUart>
 80017f6:	4603      	mov	r3, r0
 80017f8:	71fb      	strb	r3, [r7, #7]
	if(ch != 0) {
 80017fa:	79fb      	ldrb	r3, [r7, #7]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d01b      	beq.n	8001838 <getMessage+0x4c>
		if(ch == '\n' || ch == '\r') {
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	2b0a      	cmp	r3, #10
 8001804:	d002      	beq.n	800180c <getMessage+0x20>
 8001806:	79fb      	ldrb	r3, [r7, #7]
 8001808:	2b0d      	cmp	r3, #13
 800180a:	d108      	bne.n	800181e <getMessage+0x32>
			memset(message, 0, 100);
 800180c:	2264      	movs	r2, #100	@ 0x64
 800180e:	2100      	movs	r1, #0
 8001810:	480c      	ldr	r0, [pc, #48]	@ (8001844 <getMessage+0x58>)
 8001812:	f003 fec8 	bl	80055a6 <memset>
			messageCount = 0;
 8001816:	4b0c      	ldr	r3, [pc, #48]	@ (8001848 <getMessage+0x5c>)
 8001818:	2200      	movs	r2, #0
 800181a:	701a      	strb	r2, [r3, #0]
 800181c:	e00c      	b.n	8001838 <getMessage+0x4c>
		}
		else if(ch >= 0x20) {
 800181e:	79fb      	ldrb	r3, [r7, #7]
 8001820:	2b1f      	cmp	r3, #31
 8001822:	d909      	bls.n	8001838 <getMessage+0x4c>
			message[messageCount++] = ch;
 8001824:	4b08      	ldr	r3, [pc, #32]	@ (8001848 <getMessage+0x5c>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	1c5a      	adds	r2, r3, #1
 800182a:	b2d1      	uxtb	r1, r2
 800182c:	4a06      	ldr	r2, [pc, #24]	@ (8001848 <getMessage+0x5c>)
 800182e:	7011      	strb	r1, [r2, #0]
 8001830:	4619      	mov	r1, r3
 8001832:	4a04      	ldr	r2, [pc, #16]	@ (8001844 <getMessage+0x58>)
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	5453      	strb	r3, [r2, r1]
		}
	}
	return message;
 8001838:	4b02      	ldr	r3, [pc, #8]	@ (8001844 <getMessage+0x58>)
}
 800183a:	4618      	mov	r0, r3
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	2000021c 	.word	0x2000021c
 8001848:	20000280 	.word	0x20000280

0800184c <initUltrasonic>:
uint32_t	difference = 0;
bool			IsFirstCaptured = 0;
bool			doneCapture = false;
uint16_t	distance = 0;

void initUltrasonic(TIM_HandleTypeDef *htim) {
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
	ultrasonicHtim = htim;
 8001854:	4a06      	ldr	r2, [pc, #24]	@ (8001870 <initUltrasonic+0x24>)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6013      	str	r3, [r2, #0]
	HAL_TIM_IC_Start_IT(ultrasonicHtim, TIM_CHANNEL_1);//
 800185a:	4b05      	ldr	r3, [pc, #20]	@ (8001870 <initUltrasonic+0x24>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	2100      	movs	r1, #0
 8001860:	4618      	mov	r0, r3
 8001862:	f001 fb45 	bl	8002ef0 <HAL_TIM_IC_Start_IT>
}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	20000284 	.word	0x20000284
 8001874:	00000000 	.word	0x00000000

08001878 <HAL_TIM_IC_CaptureCallback>:

// Input Capture Interrupt callback, 캡춰 핀의 신호 감지시 대응
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	7f1b      	ldrb	r3, [r3, #28]
 8001884:	2b01      	cmp	r3, #1
 8001886:	f040 8085 	bne.w	8001994 <HAL_TIM_IC_CaptureCallback+0x11c>
		if(IsFirstCaptured == 0) {
 800188a:	4b47      	ldr	r3, [pc, #284]	@ (80019a8 <HAL_TIM_IC_CaptureCallback+0x130>)
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	f083 0301 	eor.w	r3, r3, #1
 8001892:	b2db      	uxtb	r3, r3
 8001894:	2b00      	cmp	r3, #0
 8001896:	d01a      	beq.n	80018ce <HAL_TIM_IC_CaptureCallback+0x56>
			// echo의 상승 신호 발생 시각을 valueIC1에 기록
			valueIC1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001898:	2100      	movs	r1, #0
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f001 ff58 	bl	8003750 <HAL_TIM_ReadCapturedValue>
 80018a0:	4603      	mov	r3, r0
 80018a2:	4a42      	ldr	r2, [pc, #264]	@ (80019ac <HAL_TIM_IC_CaptureCallback+0x134>)
 80018a4:	6013      	str	r3, [r2, #0]
			IsFirstCaptured = 1;
 80018a6:	4b40      	ldr	r3, [pc, #256]	@ (80019a8 <HAL_TIM_IC_CaptureCallback+0x130>)
 80018a8:	2201      	movs	r2, #1
 80018aa:	701a      	strb	r2, [r3, #0]
			// echo의 하강 신호에 대응되는 인터럽트 설정
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	6a1a      	ldr	r2, [r3, #32]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f022 020a 	bic.w	r2, r2, #10
 80018ba:	621a      	str	r2, [r3, #32]
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	6a1a      	ldr	r2, [r3, #32]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f042 0202 	orr.w	r2, r2, #2
 80018ca:	621a      	str	r2, [r3, #32]
			// 다음 측정을 위하여 초기화 : echo의 상승 신호에 대응되는 인터럽트 설정
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);	// 인터럽트 끔
		}
	}
}
 80018cc:	e062      	b.n	8001994 <HAL_TIM_IC_CaptureCallback+0x11c>
		else if(IsFirstCaptured == 1) {
 80018ce:	4b36      	ldr	r3, [pc, #216]	@ (80019a8 <HAL_TIM_IC_CaptureCallback+0x130>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d05e      	beq.n	8001994 <HAL_TIM_IC_CaptureCallback+0x11c>
			valueIC2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80018d6:	2100      	movs	r1, #0
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f001 ff39 	bl	8003750 <HAL_TIM_ReadCapturedValue>
 80018de:	4603      	mov	r3, r0
 80018e0:	4a33      	ldr	r2, [pc, #204]	@ (80019b0 <HAL_TIM_IC_CaptureCallback+0x138>)
 80018e2:	6013      	str	r3, [r2, #0]
			if(valueIC1 < valueIC2) {
 80018e4:	4b31      	ldr	r3, [pc, #196]	@ (80019ac <HAL_TIM_IC_CaptureCallback+0x134>)
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	4b31      	ldr	r3, [pc, #196]	@ (80019b0 <HAL_TIM_IC_CaptureCallback+0x138>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d207      	bcs.n	8001900 <HAL_TIM_IC_CaptureCallback+0x88>
				difference = valueIC2 - valueIC1;
 80018f0:	4b2f      	ldr	r3, [pc, #188]	@ (80019b0 <HAL_TIM_IC_CaptureCallback+0x138>)
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	4b2d      	ldr	r3, [pc, #180]	@ (80019ac <HAL_TIM_IC_CaptureCallback+0x134>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	4a2e      	ldr	r2, [pc, #184]	@ (80019b4 <HAL_TIM_IC_CaptureCallback+0x13c>)
 80018fc:	6013      	str	r3, [r2, #0]
 80018fe:	e00f      	b.n	8001920 <HAL_TIM_IC_CaptureCallback+0xa8>
			else if(valueIC1 > valueIC2) {
 8001900:	4b2a      	ldr	r3, [pc, #168]	@ (80019ac <HAL_TIM_IC_CaptureCallback+0x134>)
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	4b2a      	ldr	r3, [pc, #168]	@ (80019b0 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	429a      	cmp	r2, r3
 800190a:	d909      	bls.n	8001920 <HAL_TIM_IC_CaptureCallback+0xa8>
				difference = (65535 - valueIC1) + valueIC2;
 800190c:	4b28      	ldr	r3, [pc, #160]	@ (80019b0 <HAL_TIM_IC_CaptureCallback+0x138>)
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	4b26      	ldr	r3, [pc, #152]	@ (80019ac <HAL_TIM_IC_CaptureCallback+0x134>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800191a:	33ff      	adds	r3, #255	@ 0xff
 800191c:	4a25      	ldr	r2, [pc, #148]	@ (80019b4 <HAL_TIM_IC_CaptureCallback+0x13c>)
 800191e:	6013      	str	r3, [r2, #0]
			distance = difference * 0.034 / 2;
 8001920:	4b24      	ldr	r3, [pc, #144]	@ (80019b4 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4618      	mov	r0, r3
 8001926:	f7fe fdf5 	bl	8000514 <__aeabi_ui2d>
 800192a:	a31d      	add	r3, pc, #116	@ (adr r3, 80019a0 <HAL_TIM_IC_CaptureCallback+0x128>)
 800192c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001930:	f7fe fe6a 	bl	8000608 <__aeabi_dmul>
 8001934:	4602      	mov	r2, r0
 8001936:	460b      	mov	r3, r1
 8001938:	4610      	mov	r0, r2
 800193a:	4619      	mov	r1, r3
 800193c:	f04f 0200 	mov.w	r2, #0
 8001940:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001944:	f7fe ff8a 	bl	800085c <__aeabi_ddiv>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	4610      	mov	r0, r2
 800194e:	4619      	mov	r1, r3
 8001950:	f7ff f86c 	bl	8000a2c <__aeabi_d2uiz>
 8001954:	4603      	mov	r3, r0
 8001956:	b29a      	uxth	r2, r3
 8001958:	4b17      	ldr	r3, [pc, #92]	@ (80019b8 <HAL_TIM_IC_CaptureCallback+0x140>)
 800195a:	801a      	strh	r2, [r3, #0]
			IsFirstCaptured = 0;
 800195c:	4b12      	ldr	r3, [pc, #72]	@ (80019a8 <HAL_TIM_IC_CaptureCallback+0x130>)
 800195e:	2200      	movs	r2, #0
 8001960:	701a      	strb	r2, [r3, #0]
			doneCapture = true;
 8001962:	4b16      	ldr	r3, [pc, #88]	@ (80019bc <HAL_TIM_IC_CaptureCallback+0x144>)
 8001964:	2201      	movs	r2, #1
 8001966:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	6a1a      	ldr	r2, [r3, #32]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f022 020a 	bic.w	r2, r2, #10
 8001976:	621a      	str	r2, [r3, #32]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	6a12      	ldr	r2, [r2, #32]
 8001982:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);	// 인터럽트 끔
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	68da      	ldr	r2, [r3, #12]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f022 0202 	bic.w	r2, r2, #2
 8001992:	60da      	str	r2, [r3, #12]
}
 8001994:	bf00      	nop
 8001996:	3708      	adds	r7, #8
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	f3af 8000 	nop.w
 80019a0:	b020c49c 	.word	0xb020c49c
 80019a4:	3fa16872 	.word	0x3fa16872
 80019a8:	20000294 	.word	0x20000294
 80019ac:	20000288 	.word	0x20000288
 80019b0:	2000028c 	.word	0x2000028c
 80019b4:	20000290 	.word	0x20000290
 80019b8:	20000296 	.word	0x20000296
 80019bc:	20000295 	.word	0x20000295

080019c0 <getDistance>:

uint16_t	getDistance() {
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
	// TRIG 핀에 10us의 펄스를 출력
	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, 1);
 80019c4:	2201      	movs	r2, #1
 80019c6:	2120      	movs	r1, #32
 80019c8:	4811      	ldr	r0, [pc, #68]	@ (8001a10 <getDistance+0x50>)
 80019ca:	f000 fc11 	bl	80021f0 <HAL_GPIO_WritePin>
	DelayUs(10);
 80019ce:	200a      	movs	r0, #10
 80019d0:	f7ff fe60 	bl	8001694 <DelayUs>
	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, 0);
 80019d4:	2200      	movs	r2, #0
 80019d6:	2120      	movs	r1, #32
 80019d8:	480d      	ldr	r0, [pc, #52]	@ (8001a10 <getDistance+0x50>)
 80019da:	f000 fc09 	bl	80021f0 <HAL_GPIO_WritePin>
	// 인터럽트 활성화
	__HAL_TIM_ENABLE_IT(ultrasonicHtim, TIM_IT_CC1);
 80019de:	4b0d      	ldr	r3, [pc, #52]	@ (8001a14 <getDistance+0x54>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	68da      	ldr	r2, [r3, #12]
 80019e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001a14 <getDistance+0x54>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f042 0202 	orr.w	r2, r2, #2
 80019f0:	60da      	str	r2, [r3, #12]
	// 캡춰 종료 대기
	doneCapture = false;
 80019f2:	4b09      	ldr	r3, [pc, #36]	@ (8001a18 <getDistance+0x58>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	701a      	strb	r2, [r3, #0]
	while(doneCapture == false);
 80019f8:	bf00      	nop
 80019fa:	4b07      	ldr	r3, [pc, #28]	@ (8001a18 <getDistance+0x58>)
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	f083 0301 	eor.w	r3, r3, #1
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d1f8      	bne.n	80019fa <getDistance+0x3a>
	// 값 반환
	return distance;
 8001a08:	4b04      	ldr	r3, [pc, #16]	@ (8001a1c <getDistance+0x5c>)
 8001a0a:	881b      	ldrh	r3, [r3, #0]
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	40020000 	.word	0x40020000
 8001a14:	20000284 	.word	0x20000284
 8001a18:	20000295 	.word	0x20000295
 8001a1c:	20000296 	.word	0x20000296

08001a20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a20:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a58 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a24:	f7ff fe12 	bl	800164c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a28:	480c      	ldr	r0, [pc, #48]	@ (8001a5c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a2a:	490d      	ldr	r1, [pc, #52]	@ (8001a60 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a2c:	4a0d      	ldr	r2, [pc, #52]	@ (8001a64 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a30:	e002      	b.n	8001a38 <LoopCopyDataInit>

08001a32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a36:	3304      	adds	r3, #4

08001a38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a3c:	d3f9      	bcc.n	8001a32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a3e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a68 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a40:	4c0a      	ldr	r4, [pc, #40]	@ (8001a6c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a44:	e001      	b.n	8001a4a <LoopFillZerobss>

08001a46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a48:	3204      	adds	r2, #4

08001a4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a4c:	d3fb      	bcc.n	8001a46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a4e:	f003 fdff 	bl	8005650 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a52:	f7ff f9f9 	bl	8000e48 <main>
  bx  lr    
 8001a56:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a60:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001a64:	08006354 	.word	0x08006354
  ldr r2, =_sbss
 8001a68:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001a6c:	200003e8 	.word	0x200003e8

08001a70 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a70:	e7fe      	b.n	8001a70 <ADC_IRQHandler>
	...

08001a74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a78:	4b0e      	ldr	r3, [pc, #56]	@ (8001ab4 <HAL_Init+0x40>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ab4 <HAL_Init+0x40>)
 8001a7e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a84:	4b0b      	ldr	r3, [pc, #44]	@ (8001ab4 <HAL_Init+0x40>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a0a      	ldr	r2, [pc, #40]	@ (8001ab4 <HAL_Init+0x40>)
 8001a8a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a90:	4b08      	ldr	r3, [pc, #32]	@ (8001ab4 <HAL_Init+0x40>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a07      	ldr	r2, [pc, #28]	@ (8001ab4 <HAL_Init+0x40>)
 8001a96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a9c:	2003      	movs	r0, #3
 8001a9e:	f000 f94f 	bl	8001d40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001aa2:	200f      	movs	r0, #15
 8001aa4:	f000 f808 	bl	8001ab8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001aa8:	f7ff fbd6 	bl	8001258 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001aac:	2300      	movs	r3, #0
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	40023c00 	.word	0x40023c00

08001ab8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ac0:	4b12      	ldr	r3, [pc, #72]	@ (8001b0c <HAL_InitTick+0x54>)
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	4b12      	ldr	r3, [pc, #72]	@ (8001b10 <HAL_InitTick+0x58>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	4619      	mov	r1, r3
 8001aca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ace:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ad2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f000 f967 	bl	8001daa <HAL_SYSTICK_Config>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e00e      	b.n	8001b04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2b0f      	cmp	r3, #15
 8001aea:	d80a      	bhi.n	8001b02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001aec:	2200      	movs	r2, #0
 8001aee:	6879      	ldr	r1, [r7, #4]
 8001af0:	f04f 30ff 	mov.w	r0, #4294967295
 8001af4:	f000 f92f 	bl	8001d56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001af8:	4a06      	ldr	r2, [pc, #24]	@ (8001b14 <HAL_InitTick+0x5c>)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001afe:	2300      	movs	r3, #0
 8001b00:	e000      	b.n	8001b04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	3708      	adds	r7, #8
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	20000000 	.word	0x20000000
 8001b10:	20000008 	.word	0x20000008
 8001b14:	20000004 	.word	0x20000004

08001b18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b1c:	4b06      	ldr	r3, [pc, #24]	@ (8001b38 <HAL_IncTick+0x20>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	461a      	mov	r2, r3
 8001b22:	4b06      	ldr	r3, [pc, #24]	@ (8001b3c <HAL_IncTick+0x24>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4413      	add	r3, r2
 8001b28:	4a04      	ldr	r2, [pc, #16]	@ (8001b3c <HAL_IncTick+0x24>)
 8001b2a:	6013      	str	r3, [r2, #0]
}
 8001b2c:	bf00      	nop
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	20000008 	.word	0x20000008
 8001b3c:	20000298 	.word	0x20000298

08001b40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  return uwTick;
 8001b44:	4b03      	ldr	r3, [pc, #12]	@ (8001b54 <HAL_GetTick+0x14>)
 8001b46:	681b      	ldr	r3, [r3, #0]
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	20000298 	.word	0x20000298

08001b58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b60:	f7ff ffee 	bl	8001b40 <HAL_GetTick>
 8001b64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b70:	d005      	beq.n	8001b7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b72:	4b0a      	ldr	r3, [pc, #40]	@ (8001b9c <HAL_Delay+0x44>)
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	461a      	mov	r2, r3
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b7e:	bf00      	nop
 8001b80:	f7ff ffde 	bl	8001b40 <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	68bb      	ldr	r3, [r7, #8]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	68fa      	ldr	r2, [r7, #12]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d8f7      	bhi.n	8001b80 <HAL_Delay+0x28>
  {
  }
}
 8001b90:	bf00      	nop
 8001b92:	bf00      	nop
 8001b94:	3710      	adds	r7, #16
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	20000008 	.word	0x20000008

08001ba0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b085      	sub	sp, #20
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	f003 0307 	and.w	r3, r3, #7
 8001bae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8001be4 <__NVIC_SetPriorityGrouping+0x44>)
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bb6:	68ba      	ldr	r2, [r7, #8]
 8001bb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bc8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bd2:	4a04      	ldr	r2, [pc, #16]	@ (8001be4 <__NVIC_SetPriorityGrouping+0x44>)
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	60d3      	str	r3, [r2, #12]
}
 8001bd8:	bf00      	nop
 8001bda:	3714      	adds	r7, #20
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	e000ed00 	.word	0xe000ed00

08001be8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bec:	4b04      	ldr	r3, [pc, #16]	@ (8001c00 <__NVIC_GetPriorityGrouping+0x18>)
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	0a1b      	lsrs	r3, r3, #8
 8001bf2:	f003 0307 	and.w	r3, r3, #7
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr
 8001c00:	e000ed00 	.word	0xe000ed00

08001c04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	db0b      	blt.n	8001c2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c16:	79fb      	ldrb	r3, [r7, #7]
 8001c18:	f003 021f 	and.w	r2, r3, #31
 8001c1c:	4907      	ldr	r1, [pc, #28]	@ (8001c3c <__NVIC_EnableIRQ+0x38>)
 8001c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c22:	095b      	lsrs	r3, r3, #5
 8001c24:	2001      	movs	r0, #1
 8001c26:	fa00 f202 	lsl.w	r2, r0, r2
 8001c2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c2e:	bf00      	nop
 8001c30:	370c      	adds	r7, #12
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	e000e100 	.word	0xe000e100

08001c40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	4603      	mov	r3, r0
 8001c48:	6039      	str	r1, [r7, #0]
 8001c4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	db0a      	blt.n	8001c6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	b2da      	uxtb	r2, r3
 8001c58:	490c      	ldr	r1, [pc, #48]	@ (8001c8c <__NVIC_SetPriority+0x4c>)
 8001c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c5e:	0112      	lsls	r2, r2, #4
 8001c60:	b2d2      	uxtb	r2, r2
 8001c62:	440b      	add	r3, r1
 8001c64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c68:	e00a      	b.n	8001c80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	b2da      	uxtb	r2, r3
 8001c6e:	4908      	ldr	r1, [pc, #32]	@ (8001c90 <__NVIC_SetPriority+0x50>)
 8001c70:	79fb      	ldrb	r3, [r7, #7]
 8001c72:	f003 030f 	and.w	r3, r3, #15
 8001c76:	3b04      	subs	r3, #4
 8001c78:	0112      	lsls	r2, r2, #4
 8001c7a:	b2d2      	uxtb	r2, r2
 8001c7c:	440b      	add	r3, r1
 8001c7e:	761a      	strb	r2, [r3, #24]
}
 8001c80:	bf00      	nop
 8001c82:	370c      	adds	r7, #12
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr
 8001c8c:	e000e100 	.word	0xe000e100
 8001c90:	e000ed00 	.word	0xe000ed00

08001c94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b089      	sub	sp, #36	@ 0x24
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	60f8      	str	r0, [r7, #12]
 8001c9c:	60b9      	str	r1, [r7, #8]
 8001c9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f003 0307 	and.w	r3, r3, #7
 8001ca6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	f1c3 0307 	rsb	r3, r3, #7
 8001cae:	2b04      	cmp	r3, #4
 8001cb0:	bf28      	it	cs
 8001cb2:	2304      	movcs	r3, #4
 8001cb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	3304      	adds	r3, #4
 8001cba:	2b06      	cmp	r3, #6
 8001cbc:	d902      	bls.n	8001cc4 <NVIC_EncodePriority+0x30>
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	3b03      	subs	r3, #3
 8001cc2:	e000      	b.n	8001cc6 <NVIC_EncodePriority+0x32>
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8001ccc:	69bb      	ldr	r3, [r7, #24]
 8001cce:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd2:	43da      	mvns	r2, r3
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	401a      	ands	r2, r3
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cdc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce6:	43d9      	mvns	r1, r3
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cec:	4313      	orrs	r3, r2
         );
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3724      	adds	r7, #36	@ 0x24
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
	...

08001cfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	3b01      	subs	r3, #1
 8001d08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d0c:	d301      	bcc.n	8001d12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e00f      	b.n	8001d32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d12:	4a0a      	ldr	r2, [pc, #40]	@ (8001d3c <SysTick_Config+0x40>)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	3b01      	subs	r3, #1
 8001d18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d1a:	210f      	movs	r1, #15
 8001d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d20:	f7ff ff8e 	bl	8001c40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d24:	4b05      	ldr	r3, [pc, #20]	@ (8001d3c <SysTick_Config+0x40>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d2a:	4b04      	ldr	r3, [pc, #16]	@ (8001d3c <SysTick_Config+0x40>)
 8001d2c:	2207      	movs	r2, #7
 8001d2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	e000e010 	.word	0xe000e010

08001d40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f7ff ff29 	bl	8001ba0 <__NVIC_SetPriorityGrouping>
}
 8001d4e:	bf00      	nop
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}

08001d56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d56:	b580      	push	{r7, lr}
 8001d58:	b086      	sub	sp, #24
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	60b9      	str	r1, [r7, #8]
 8001d60:	607a      	str	r2, [r7, #4]
 8001d62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d64:	2300      	movs	r3, #0
 8001d66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d68:	f7ff ff3e 	bl	8001be8 <__NVIC_GetPriorityGrouping>
 8001d6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d6e:	687a      	ldr	r2, [r7, #4]
 8001d70:	68b9      	ldr	r1, [r7, #8]
 8001d72:	6978      	ldr	r0, [r7, #20]
 8001d74:	f7ff ff8e 	bl	8001c94 <NVIC_EncodePriority>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d7e:	4611      	mov	r1, r2
 8001d80:	4618      	mov	r0, r3
 8001d82:	f7ff ff5d 	bl	8001c40 <__NVIC_SetPriority>
}
 8001d86:	bf00      	nop
 8001d88:	3718      	adds	r7, #24
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b082      	sub	sp, #8
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	4603      	mov	r3, r0
 8001d96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff ff31 	bl	8001c04 <__NVIC_EnableIRQ>
}
 8001da2:	bf00      	nop
 8001da4:	3708      	adds	r7, #8
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}

08001daa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001daa:	b580      	push	{r7, lr}
 8001dac:	b082      	sub	sp, #8
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f7ff ffa2 	bl	8001cfc <SysTick_Config>
 8001db8:	4603      	mov	r3, r0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3708      	adds	r7, #8
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}

08001dc2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001dc2:	b580      	push	{r7, lr}
 8001dc4:	b084      	sub	sp, #16
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dce:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001dd0:	f7ff feb6 	bl	8001b40 <HAL_GetTick>
 8001dd4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	2b02      	cmp	r3, #2
 8001de0:	d008      	beq.n	8001df4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2280      	movs	r2, #128	@ 0x80
 8001de6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2200      	movs	r2, #0
 8001dec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001df0:	2301      	movs	r3, #1
 8001df2:	e052      	b.n	8001e9a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f022 0216 	bic.w	r2, r2, #22
 8001e02:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	695a      	ldr	r2, [r3, #20]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e12:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d103      	bne.n	8001e24 <HAL_DMA_Abort+0x62>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d007      	beq.n	8001e34 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f022 0208 	bic.w	r2, r2, #8
 8001e32:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f022 0201 	bic.w	r2, r2, #1
 8001e42:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e44:	e013      	b.n	8001e6e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e46:	f7ff fe7b 	bl	8001b40 <HAL_GetTick>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	2b05      	cmp	r3, #5
 8001e52:	d90c      	bls.n	8001e6e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2220      	movs	r2, #32
 8001e58:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2203      	movs	r2, #3
 8001e5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2200      	movs	r2, #0
 8001e66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	e015      	b.n	8001e9a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 0301 	and.w	r3, r3, #1
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d1e4      	bne.n	8001e46 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e80:	223f      	movs	r2, #63	@ 0x3f
 8001e82:	409a      	lsls	r2, r3
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2200      	movs	r2, #0
 8001e94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001e98:	2300      	movs	r3, #0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3710      	adds	r7, #16
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}

08001ea2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ea2:	b480      	push	{r7}
 8001ea4:	b083      	sub	sp, #12
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	2b02      	cmp	r3, #2
 8001eb4:	d004      	beq.n	8001ec0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2280      	movs	r2, #128	@ 0x80
 8001eba:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e00c      	b.n	8001eda <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2205      	movs	r2, #5
 8001ec4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f022 0201 	bic.w	r2, r2, #1
 8001ed6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001ed8:	2300      	movs	r3, #0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	370c      	adds	r7, #12
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
	...

08001ee8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b089      	sub	sp, #36	@ 0x24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
 8001ef0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001efa:	2300      	movs	r3, #0
 8001efc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001efe:	2300      	movs	r3, #0
 8001f00:	61fb      	str	r3, [r7, #28]
 8001f02:	e159      	b.n	80021b8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f04:	2201      	movs	r2, #1
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	697a      	ldr	r2, [r7, #20]
 8001f14:	4013      	ands	r3, r2
 8001f16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	f040 8148 	bne.w	80021b2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f003 0303 	and.w	r3, r3, #3
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d005      	beq.n	8001f3a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d130      	bne.n	8001f9c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	2203      	movs	r2, #3
 8001f46:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4a:	43db      	mvns	r3, r3
 8001f4c:	69ba      	ldr	r2, [r7, #24]
 8001f4e:	4013      	ands	r3, r2
 8001f50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	68da      	ldr	r2, [r3, #12]
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5e:	69ba      	ldr	r2, [r7, #24]
 8001f60:	4313      	orrs	r3, r2
 8001f62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	69ba      	ldr	r2, [r7, #24]
 8001f68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f70:	2201      	movs	r2, #1
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	fa02 f303 	lsl.w	r3, r2, r3
 8001f78:	43db      	mvns	r3, r3
 8001f7a:	69ba      	ldr	r2, [r7, #24]
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	091b      	lsrs	r3, r3, #4
 8001f86:	f003 0201 	and.w	r2, r3, #1
 8001f8a:	69fb      	ldr	r3, [r7, #28]
 8001f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f90:	69ba      	ldr	r2, [r7, #24]
 8001f92:	4313      	orrs	r3, r2
 8001f94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	69ba      	ldr	r2, [r7, #24]
 8001f9a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f003 0303 	and.w	r3, r3, #3
 8001fa4:	2b03      	cmp	r3, #3
 8001fa6:	d017      	beq.n	8001fd8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	2203      	movs	r2, #3
 8001fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb8:	43db      	mvns	r3, r3
 8001fba:	69ba      	ldr	r2, [r7, #24]
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	689a      	ldr	r2, [r3, #8]
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	69ba      	ldr	r2, [r7, #24]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	69ba      	ldr	r2, [r7, #24]
 8001fd6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f003 0303 	and.w	r3, r3, #3
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d123      	bne.n	800202c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	08da      	lsrs	r2, r3, #3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	3208      	adds	r2, #8
 8001fec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ff0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	f003 0307 	and.w	r3, r3, #7
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	220f      	movs	r2, #15
 8001ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8002000:	43db      	mvns	r3, r3
 8002002:	69ba      	ldr	r2, [r7, #24]
 8002004:	4013      	ands	r3, r2
 8002006:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	691a      	ldr	r2, [r3, #16]
 800200c:	69fb      	ldr	r3, [r7, #28]
 800200e:	f003 0307 	and.w	r3, r3, #7
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	fa02 f303 	lsl.w	r3, r2, r3
 8002018:	69ba      	ldr	r2, [r7, #24]
 800201a:	4313      	orrs	r3, r2
 800201c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	08da      	lsrs	r2, r3, #3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	3208      	adds	r2, #8
 8002026:	69b9      	ldr	r1, [r7, #24]
 8002028:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	005b      	lsls	r3, r3, #1
 8002036:	2203      	movs	r2, #3
 8002038:	fa02 f303 	lsl.w	r3, r2, r3
 800203c:	43db      	mvns	r3, r3
 800203e:	69ba      	ldr	r2, [r7, #24]
 8002040:	4013      	ands	r3, r2
 8002042:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f003 0203 	and.w	r2, r3, #3
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	69ba      	ldr	r2, [r7, #24]
 8002056:	4313      	orrs	r3, r2
 8002058:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	69ba      	ldr	r2, [r7, #24]
 800205e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002068:	2b00      	cmp	r3, #0
 800206a:	f000 80a2 	beq.w	80021b2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800206e:	2300      	movs	r3, #0
 8002070:	60fb      	str	r3, [r7, #12]
 8002072:	4b57      	ldr	r3, [pc, #348]	@ (80021d0 <HAL_GPIO_Init+0x2e8>)
 8002074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002076:	4a56      	ldr	r2, [pc, #344]	@ (80021d0 <HAL_GPIO_Init+0x2e8>)
 8002078:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800207c:	6453      	str	r3, [r2, #68]	@ 0x44
 800207e:	4b54      	ldr	r3, [pc, #336]	@ (80021d0 <HAL_GPIO_Init+0x2e8>)
 8002080:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002082:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002086:	60fb      	str	r3, [r7, #12]
 8002088:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800208a:	4a52      	ldr	r2, [pc, #328]	@ (80021d4 <HAL_GPIO_Init+0x2ec>)
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	089b      	lsrs	r3, r3, #2
 8002090:	3302      	adds	r3, #2
 8002092:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002096:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	f003 0303 	and.w	r3, r3, #3
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	220f      	movs	r2, #15
 80020a2:	fa02 f303 	lsl.w	r3, r2, r3
 80020a6:	43db      	mvns	r3, r3
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	4013      	ands	r3, r2
 80020ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a49      	ldr	r2, [pc, #292]	@ (80021d8 <HAL_GPIO_Init+0x2f0>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d019      	beq.n	80020ea <HAL_GPIO_Init+0x202>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a48      	ldr	r2, [pc, #288]	@ (80021dc <HAL_GPIO_Init+0x2f4>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d013      	beq.n	80020e6 <HAL_GPIO_Init+0x1fe>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4a47      	ldr	r2, [pc, #284]	@ (80021e0 <HAL_GPIO_Init+0x2f8>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d00d      	beq.n	80020e2 <HAL_GPIO_Init+0x1fa>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4a46      	ldr	r2, [pc, #280]	@ (80021e4 <HAL_GPIO_Init+0x2fc>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d007      	beq.n	80020de <HAL_GPIO_Init+0x1f6>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4a45      	ldr	r2, [pc, #276]	@ (80021e8 <HAL_GPIO_Init+0x300>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d101      	bne.n	80020da <HAL_GPIO_Init+0x1f2>
 80020d6:	2304      	movs	r3, #4
 80020d8:	e008      	b.n	80020ec <HAL_GPIO_Init+0x204>
 80020da:	2307      	movs	r3, #7
 80020dc:	e006      	b.n	80020ec <HAL_GPIO_Init+0x204>
 80020de:	2303      	movs	r3, #3
 80020e0:	e004      	b.n	80020ec <HAL_GPIO_Init+0x204>
 80020e2:	2302      	movs	r3, #2
 80020e4:	e002      	b.n	80020ec <HAL_GPIO_Init+0x204>
 80020e6:	2301      	movs	r3, #1
 80020e8:	e000      	b.n	80020ec <HAL_GPIO_Init+0x204>
 80020ea:	2300      	movs	r3, #0
 80020ec:	69fa      	ldr	r2, [r7, #28]
 80020ee:	f002 0203 	and.w	r2, r2, #3
 80020f2:	0092      	lsls	r2, r2, #2
 80020f4:	4093      	lsls	r3, r2
 80020f6:	69ba      	ldr	r2, [r7, #24]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020fc:	4935      	ldr	r1, [pc, #212]	@ (80021d4 <HAL_GPIO_Init+0x2ec>)
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	089b      	lsrs	r3, r3, #2
 8002102:	3302      	adds	r3, #2
 8002104:	69ba      	ldr	r2, [r7, #24]
 8002106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800210a:	4b38      	ldr	r3, [pc, #224]	@ (80021ec <HAL_GPIO_Init+0x304>)
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	43db      	mvns	r3, r3
 8002114:	69ba      	ldr	r2, [r7, #24]
 8002116:	4013      	ands	r3, r2
 8002118:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d003      	beq.n	800212e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002126:	69ba      	ldr	r2, [r7, #24]
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	4313      	orrs	r3, r2
 800212c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800212e:	4a2f      	ldr	r2, [pc, #188]	@ (80021ec <HAL_GPIO_Init+0x304>)
 8002130:	69bb      	ldr	r3, [r7, #24]
 8002132:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002134:	4b2d      	ldr	r3, [pc, #180]	@ (80021ec <HAL_GPIO_Init+0x304>)
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	43db      	mvns	r3, r3
 800213e:	69ba      	ldr	r2, [r7, #24]
 8002140:	4013      	ands	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800214c:	2b00      	cmp	r3, #0
 800214e:	d003      	beq.n	8002158 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002150:	69ba      	ldr	r2, [r7, #24]
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	4313      	orrs	r3, r2
 8002156:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002158:	4a24      	ldr	r2, [pc, #144]	@ (80021ec <HAL_GPIO_Init+0x304>)
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800215e:	4b23      	ldr	r3, [pc, #140]	@ (80021ec <HAL_GPIO_Init+0x304>)
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	43db      	mvns	r3, r3
 8002168:	69ba      	ldr	r2, [r7, #24]
 800216a:	4013      	ands	r3, r2
 800216c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d003      	beq.n	8002182 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800217a:	69ba      	ldr	r2, [r7, #24]
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	4313      	orrs	r3, r2
 8002180:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002182:	4a1a      	ldr	r2, [pc, #104]	@ (80021ec <HAL_GPIO_Init+0x304>)
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002188:	4b18      	ldr	r3, [pc, #96]	@ (80021ec <HAL_GPIO_Init+0x304>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	43db      	mvns	r3, r3
 8002192:	69ba      	ldr	r2, [r7, #24]
 8002194:	4013      	ands	r3, r2
 8002196:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d003      	beq.n	80021ac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80021ac:	4a0f      	ldr	r2, [pc, #60]	@ (80021ec <HAL_GPIO_Init+0x304>)
 80021ae:	69bb      	ldr	r3, [r7, #24]
 80021b0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	3301      	adds	r3, #1
 80021b6:	61fb      	str	r3, [r7, #28]
 80021b8:	69fb      	ldr	r3, [r7, #28]
 80021ba:	2b0f      	cmp	r3, #15
 80021bc:	f67f aea2 	bls.w	8001f04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80021c0:	bf00      	nop
 80021c2:	bf00      	nop
 80021c4:	3724      	adds	r7, #36	@ 0x24
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr
 80021ce:	bf00      	nop
 80021d0:	40023800 	.word	0x40023800
 80021d4:	40013800 	.word	0x40013800
 80021d8:	40020000 	.word	0x40020000
 80021dc:	40020400 	.word	0x40020400
 80021e0:	40020800 	.word	0x40020800
 80021e4:	40020c00 	.word	0x40020c00
 80021e8:	40021000 	.word	0x40021000
 80021ec:	40013c00 	.word	0x40013c00

080021f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	460b      	mov	r3, r1
 80021fa:	807b      	strh	r3, [r7, #2]
 80021fc:	4613      	mov	r3, r2
 80021fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002200:	787b      	ldrb	r3, [r7, #1]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d003      	beq.n	800220e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002206:	887a      	ldrh	r2, [r7, #2]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800220c:	e003      	b.n	8002216 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800220e:	887b      	ldrh	r3, [r7, #2]
 8002210:	041a      	lsls	r2, r3, #16
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	619a      	str	r2, [r3, #24]
}
 8002216:	bf00      	nop
 8002218:	370c      	adds	r7, #12
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
	...

08002224 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b086      	sub	sp, #24
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d101      	bne.n	8002236 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e267      	b.n	8002706 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	2b00      	cmp	r3, #0
 8002240:	d075      	beq.n	800232e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002242:	4b88      	ldr	r3, [pc, #544]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	f003 030c 	and.w	r3, r3, #12
 800224a:	2b04      	cmp	r3, #4
 800224c:	d00c      	beq.n	8002268 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800224e:	4b85      	ldr	r3, [pc, #532]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002256:	2b08      	cmp	r3, #8
 8002258:	d112      	bne.n	8002280 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800225a:	4b82      	ldr	r3, [pc, #520]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002262:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002266:	d10b      	bne.n	8002280 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002268:	4b7e      	ldr	r3, [pc, #504]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d05b      	beq.n	800232c <HAL_RCC_OscConfig+0x108>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d157      	bne.n	800232c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e242      	b.n	8002706 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002288:	d106      	bne.n	8002298 <HAL_RCC_OscConfig+0x74>
 800228a:	4b76      	ldr	r3, [pc, #472]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a75      	ldr	r2, [pc, #468]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 8002290:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002294:	6013      	str	r3, [r2, #0]
 8002296:	e01d      	b.n	80022d4 <HAL_RCC_OscConfig+0xb0>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022a0:	d10c      	bne.n	80022bc <HAL_RCC_OscConfig+0x98>
 80022a2:	4b70      	ldr	r3, [pc, #448]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a6f      	ldr	r2, [pc, #444]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 80022a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022ac:	6013      	str	r3, [r2, #0]
 80022ae:	4b6d      	ldr	r3, [pc, #436]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a6c      	ldr	r2, [pc, #432]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 80022b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022b8:	6013      	str	r3, [r2, #0]
 80022ba:	e00b      	b.n	80022d4 <HAL_RCC_OscConfig+0xb0>
 80022bc:	4b69      	ldr	r3, [pc, #420]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a68      	ldr	r2, [pc, #416]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 80022c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022c6:	6013      	str	r3, [r2, #0]
 80022c8:	4b66      	ldr	r3, [pc, #408]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a65      	ldr	r2, [pc, #404]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 80022ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d013      	beq.n	8002304 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022dc:	f7ff fc30 	bl	8001b40 <HAL_GetTick>
 80022e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022e2:	e008      	b.n	80022f6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022e4:	f7ff fc2c 	bl	8001b40 <HAL_GetTick>
 80022e8:	4602      	mov	r2, r0
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	2b64      	cmp	r3, #100	@ 0x64
 80022f0:	d901      	bls.n	80022f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80022f2:	2303      	movs	r3, #3
 80022f4:	e207      	b.n	8002706 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022f6:	4b5b      	ldr	r3, [pc, #364]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d0f0      	beq.n	80022e4 <HAL_RCC_OscConfig+0xc0>
 8002302:	e014      	b.n	800232e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002304:	f7ff fc1c 	bl	8001b40 <HAL_GetTick>
 8002308:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800230a:	e008      	b.n	800231e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800230c:	f7ff fc18 	bl	8001b40 <HAL_GetTick>
 8002310:	4602      	mov	r2, r0
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	2b64      	cmp	r3, #100	@ 0x64
 8002318:	d901      	bls.n	800231e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800231a:	2303      	movs	r3, #3
 800231c:	e1f3      	b.n	8002706 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800231e:	4b51      	ldr	r3, [pc, #324]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002326:	2b00      	cmp	r3, #0
 8002328:	d1f0      	bne.n	800230c <HAL_RCC_OscConfig+0xe8>
 800232a:	e000      	b.n	800232e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800232c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 0302 	and.w	r3, r3, #2
 8002336:	2b00      	cmp	r3, #0
 8002338:	d063      	beq.n	8002402 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800233a:	4b4a      	ldr	r3, [pc, #296]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	f003 030c 	and.w	r3, r3, #12
 8002342:	2b00      	cmp	r3, #0
 8002344:	d00b      	beq.n	800235e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002346:	4b47      	ldr	r3, [pc, #284]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800234e:	2b08      	cmp	r3, #8
 8002350:	d11c      	bne.n	800238c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002352:	4b44      	ldr	r3, [pc, #272]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d116      	bne.n	800238c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800235e:	4b41      	ldr	r3, [pc, #260]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0302 	and.w	r3, r3, #2
 8002366:	2b00      	cmp	r3, #0
 8002368:	d005      	beq.n	8002376 <HAL_RCC_OscConfig+0x152>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	68db      	ldr	r3, [r3, #12]
 800236e:	2b01      	cmp	r3, #1
 8002370:	d001      	beq.n	8002376 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e1c7      	b.n	8002706 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002376:	4b3b      	ldr	r3, [pc, #236]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	691b      	ldr	r3, [r3, #16]
 8002382:	00db      	lsls	r3, r3, #3
 8002384:	4937      	ldr	r1, [pc, #220]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 8002386:	4313      	orrs	r3, r2
 8002388:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800238a:	e03a      	b.n	8002402 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d020      	beq.n	80023d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002394:	4b34      	ldr	r3, [pc, #208]	@ (8002468 <HAL_RCC_OscConfig+0x244>)
 8002396:	2201      	movs	r2, #1
 8002398:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800239a:	f7ff fbd1 	bl	8001b40 <HAL_GetTick>
 800239e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023a0:	e008      	b.n	80023b4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023a2:	f7ff fbcd 	bl	8001b40 <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	d901      	bls.n	80023b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80023b0:	2303      	movs	r3, #3
 80023b2:	e1a8      	b.n	8002706 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023b4:	4b2b      	ldr	r3, [pc, #172]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0302 	and.w	r3, r3, #2
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d0f0      	beq.n	80023a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023c0:	4b28      	ldr	r3, [pc, #160]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	691b      	ldr	r3, [r3, #16]
 80023cc:	00db      	lsls	r3, r3, #3
 80023ce:	4925      	ldr	r1, [pc, #148]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 80023d0:	4313      	orrs	r3, r2
 80023d2:	600b      	str	r3, [r1, #0]
 80023d4:	e015      	b.n	8002402 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023d6:	4b24      	ldr	r3, [pc, #144]	@ (8002468 <HAL_RCC_OscConfig+0x244>)
 80023d8:	2200      	movs	r2, #0
 80023da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023dc:	f7ff fbb0 	bl	8001b40 <HAL_GetTick>
 80023e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023e2:	e008      	b.n	80023f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023e4:	f7ff fbac 	bl	8001b40 <HAL_GetTick>
 80023e8:	4602      	mov	r2, r0
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e187      	b.n	8002706 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023f6:	4b1b      	ldr	r3, [pc, #108]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0302 	and.w	r3, r3, #2
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d1f0      	bne.n	80023e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0308 	and.w	r3, r3, #8
 800240a:	2b00      	cmp	r3, #0
 800240c:	d036      	beq.n	800247c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	695b      	ldr	r3, [r3, #20]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d016      	beq.n	8002444 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002416:	4b15      	ldr	r3, [pc, #84]	@ (800246c <HAL_RCC_OscConfig+0x248>)
 8002418:	2201      	movs	r2, #1
 800241a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800241c:	f7ff fb90 	bl	8001b40 <HAL_GetTick>
 8002420:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002422:	e008      	b.n	8002436 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002424:	f7ff fb8c 	bl	8001b40 <HAL_GetTick>
 8002428:	4602      	mov	r2, r0
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	2b02      	cmp	r3, #2
 8002430:	d901      	bls.n	8002436 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002432:	2303      	movs	r3, #3
 8002434:	e167      	b.n	8002706 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002436:	4b0b      	ldr	r3, [pc, #44]	@ (8002464 <HAL_RCC_OscConfig+0x240>)
 8002438:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800243a:	f003 0302 	and.w	r3, r3, #2
 800243e:	2b00      	cmp	r3, #0
 8002440:	d0f0      	beq.n	8002424 <HAL_RCC_OscConfig+0x200>
 8002442:	e01b      	b.n	800247c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002444:	4b09      	ldr	r3, [pc, #36]	@ (800246c <HAL_RCC_OscConfig+0x248>)
 8002446:	2200      	movs	r2, #0
 8002448:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800244a:	f7ff fb79 	bl	8001b40 <HAL_GetTick>
 800244e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002450:	e00e      	b.n	8002470 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002452:	f7ff fb75 	bl	8001b40 <HAL_GetTick>
 8002456:	4602      	mov	r2, r0
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	2b02      	cmp	r3, #2
 800245e:	d907      	bls.n	8002470 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002460:	2303      	movs	r3, #3
 8002462:	e150      	b.n	8002706 <HAL_RCC_OscConfig+0x4e2>
 8002464:	40023800 	.word	0x40023800
 8002468:	42470000 	.word	0x42470000
 800246c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002470:	4b88      	ldr	r3, [pc, #544]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 8002472:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002474:	f003 0302 	and.w	r3, r3, #2
 8002478:	2b00      	cmp	r3, #0
 800247a:	d1ea      	bne.n	8002452 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0304 	and.w	r3, r3, #4
 8002484:	2b00      	cmp	r3, #0
 8002486:	f000 8097 	beq.w	80025b8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800248a:	2300      	movs	r3, #0
 800248c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800248e:	4b81      	ldr	r3, [pc, #516]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 8002490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002492:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d10f      	bne.n	80024ba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800249a:	2300      	movs	r3, #0
 800249c:	60bb      	str	r3, [r7, #8]
 800249e:	4b7d      	ldr	r3, [pc, #500]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 80024a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a2:	4a7c      	ldr	r2, [pc, #496]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 80024a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80024aa:	4b7a      	ldr	r3, [pc, #488]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 80024ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024b2:	60bb      	str	r3, [r7, #8]
 80024b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024b6:	2301      	movs	r3, #1
 80024b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ba:	4b77      	ldr	r3, [pc, #476]	@ (8002698 <HAL_RCC_OscConfig+0x474>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d118      	bne.n	80024f8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024c6:	4b74      	ldr	r3, [pc, #464]	@ (8002698 <HAL_RCC_OscConfig+0x474>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a73      	ldr	r2, [pc, #460]	@ (8002698 <HAL_RCC_OscConfig+0x474>)
 80024cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024d2:	f7ff fb35 	bl	8001b40 <HAL_GetTick>
 80024d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024d8:	e008      	b.n	80024ec <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024da:	f7ff fb31 	bl	8001b40 <HAL_GetTick>
 80024de:	4602      	mov	r2, r0
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	2b02      	cmp	r3, #2
 80024e6:	d901      	bls.n	80024ec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80024e8:	2303      	movs	r3, #3
 80024ea:	e10c      	b.n	8002706 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ec:	4b6a      	ldr	r3, [pc, #424]	@ (8002698 <HAL_RCC_OscConfig+0x474>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d0f0      	beq.n	80024da <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d106      	bne.n	800250e <HAL_RCC_OscConfig+0x2ea>
 8002500:	4b64      	ldr	r3, [pc, #400]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 8002502:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002504:	4a63      	ldr	r2, [pc, #396]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 8002506:	f043 0301 	orr.w	r3, r3, #1
 800250a:	6713      	str	r3, [r2, #112]	@ 0x70
 800250c:	e01c      	b.n	8002548 <HAL_RCC_OscConfig+0x324>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	2b05      	cmp	r3, #5
 8002514:	d10c      	bne.n	8002530 <HAL_RCC_OscConfig+0x30c>
 8002516:	4b5f      	ldr	r3, [pc, #380]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 8002518:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800251a:	4a5e      	ldr	r2, [pc, #376]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 800251c:	f043 0304 	orr.w	r3, r3, #4
 8002520:	6713      	str	r3, [r2, #112]	@ 0x70
 8002522:	4b5c      	ldr	r3, [pc, #368]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 8002524:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002526:	4a5b      	ldr	r2, [pc, #364]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 8002528:	f043 0301 	orr.w	r3, r3, #1
 800252c:	6713      	str	r3, [r2, #112]	@ 0x70
 800252e:	e00b      	b.n	8002548 <HAL_RCC_OscConfig+0x324>
 8002530:	4b58      	ldr	r3, [pc, #352]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 8002532:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002534:	4a57      	ldr	r2, [pc, #348]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 8002536:	f023 0301 	bic.w	r3, r3, #1
 800253a:	6713      	str	r3, [r2, #112]	@ 0x70
 800253c:	4b55      	ldr	r3, [pc, #340]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 800253e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002540:	4a54      	ldr	r2, [pc, #336]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 8002542:	f023 0304 	bic.w	r3, r3, #4
 8002546:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d015      	beq.n	800257c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002550:	f7ff faf6 	bl	8001b40 <HAL_GetTick>
 8002554:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002556:	e00a      	b.n	800256e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002558:	f7ff faf2 	bl	8001b40 <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002566:	4293      	cmp	r3, r2
 8002568:	d901      	bls.n	800256e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e0cb      	b.n	8002706 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800256e:	4b49      	ldr	r3, [pc, #292]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 8002570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	2b00      	cmp	r3, #0
 8002578:	d0ee      	beq.n	8002558 <HAL_RCC_OscConfig+0x334>
 800257a:	e014      	b.n	80025a6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800257c:	f7ff fae0 	bl	8001b40 <HAL_GetTick>
 8002580:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002582:	e00a      	b.n	800259a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002584:	f7ff fadc 	bl	8001b40 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002592:	4293      	cmp	r3, r2
 8002594:	d901      	bls.n	800259a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e0b5      	b.n	8002706 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800259a:	4b3e      	ldr	r3, [pc, #248]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 800259c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800259e:	f003 0302 	and.w	r3, r3, #2
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d1ee      	bne.n	8002584 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80025a6:	7dfb      	ldrb	r3, [r7, #23]
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d105      	bne.n	80025b8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025ac:	4b39      	ldr	r3, [pc, #228]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 80025ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b0:	4a38      	ldr	r2, [pc, #224]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 80025b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025b6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	f000 80a1 	beq.w	8002704 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80025c2:	4b34      	ldr	r3, [pc, #208]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f003 030c 	and.w	r3, r3, #12
 80025ca:	2b08      	cmp	r3, #8
 80025cc:	d05c      	beq.n	8002688 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	699b      	ldr	r3, [r3, #24]
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d141      	bne.n	800265a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025d6:	4b31      	ldr	r3, [pc, #196]	@ (800269c <HAL_RCC_OscConfig+0x478>)
 80025d8:	2200      	movs	r2, #0
 80025da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025dc:	f7ff fab0 	bl	8001b40 <HAL_GetTick>
 80025e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025e2:	e008      	b.n	80025f6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025e4:	f7ff faac 	bl	8001b40 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d901      	bls.n	80025f6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e087      	b.n	8002706 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025f6:	4b27      	ldr	r3, [pc, #156]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d1f0      	bne.n	80025e4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	69da      	ldr	r2, [r3, #28]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6a1b      	ldr	r3, [r3, #32]
 800260a:	431a      	orrs	r2, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002610:	019b      	lsls	r3, r3, #6
 8002612:	431a      	orrs	r2, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002618:	085b      	lsrs	r3, r3, #1
 800261a:	3b01      	subs	r3, #1
 800261c:	041b      	lsls	r3, r3, #16
 800261e:	431a      	orrs	r2, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002624:	061b      	lsls	r3, r3, #24
 8002626:	491b      	ldr	r1, [pc, #108]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 8002628:	4313      	orrs	r3, r2
 800262a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800262c:	4b1b      	ldr	r3, [pc, #108]	@ (800269c <HAL_RCC_OscConfig+0x478>)
 800262e:	2201      	movs	r2, #1
 8002630:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002632:	f7ff fa85 	bl	8001b40 <HAL_GetTick>
 8002636:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002638:	e008      	b.n	800264c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800263a:	f7ff fa81 	bl	8001b40 <HAL_GetTick>
 800263e:	4602      	mov	r2, r0
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	2b02      	cmp	r3, #2
 8002646:	d901      	bls.n	800264c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002648:	2303      	movs	r3, #3
 800264a:	e05c      	b.n	8002706 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800264c:	4b11      	ldr	r3, [pc, #68]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d0f0      	beq.n	800263a <HAL_RCC_OscConfig+0x416>
 8002658:	e054      	b.n	8002704 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800265a:	4b10      	ldr	r3, [pc, #64]	@ (800269c <HAL_RCC_OscConfig+0x478>)
 800265c:	2200      	movs	r2, #0
 800265e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002660:	f7ff fa6e 	bl	8001b40 <HAL_GetTick>
 8002664:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002666:	e008      	b.n	800267a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002668:	f7ff fa6a 	bl	8001b40 <HAL_GetTick>
 800266c:	4602      	mov	r2, r0
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	2b02      	cmp	r3, #2
 8002674:	d901      	bls.n	800267a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e045      	b.n	8002706 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800267a:	4b06      	ldr	r3, [pc, #24]	@ (8002694 <HAL_RCC_OscConfig+0x470>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002682:	2b00      	cmp	r3, #0
 8002684:	d1f0      	bne.n	8002668 <HAL_RCC_OscConfig+0x444>
 8002686:	e03d      	b.n	8002704 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	699b      	ldr	r3, [r3, #24]
 800268c:	2b01      	cmp	r3, #1
 800268e:	d107      	bne.n	80026a0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	e038      	b.n	8002706 <HAL_RCC_OscConfig+0x4e2>
 8002694:	40023800 	.word	0x40023800
 8002698:	40007000 	.word	0x40007000
 800269c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80026a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002710 <HAL_RCC_OscConfig+0x4ec>)
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	699b      	ldr	r3, [r3, #24]
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d028      	beq.n	8002700 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d121      	bne.n	8002700 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d11a      	bne.n	8002700 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026ca:	68fa      	ldr	r2, [r7, #12]
 80026cc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80026d0:	4013      	ands	r3, r2
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80026d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026d8:	4293      	cmp	r3, r2
 80026da:	d111      	bne.n	8002700 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026e6:	085b      	lsrs	r3, r3, #1
 80026e8:	3b01      	subs	r3, #1
 80026ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d107      	bne.n	8002700 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d001      	beq.n	8002704 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e000      	b.n	8002706 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	3718      	adds	r7, #24
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	40023800 	.word	0x40023800

08002714 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d101      	bne.n	8002728 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e0cc      	b.n	80028c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002728:	4b68      	ldr	r3, [pc, #416]	@ (80028cc <HAL_RCC_ClockConfig+0x1b8>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0307 	and.w	r3, r3, #7
 8002730:	683a      	ldr	r2, [r7, #0]
 8002732:	429a      	cmp	r2, r3
 8002734:	d90c      	bls.n	8002750 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002736:	4b65      	ldr	r3, [pc, #404]	@ (80028cc <HAL_RCC_ClockConfig+0x1b8>)
 8002738:	683a      	ldr	r2, [r7, #0]
 800273a:	b2d2      	uxtb	r2, r2
 800273c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800273e:	4b63      	ldr	r3, [pc, #396]	@ (80028cc <HAL_RCC_ClockConfig+0x1b8>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0307 	and.w	r3, r3, #7
 8002746:	683a      	ldr	r2, [r7, #0]
 8002748:	429a      	cmp	r2, r3
 800274a:	d001      	beq.n	8002750 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	e0b8      	b.n	80028c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 0302 	and.w	r3, r3, #2
 8002758:	2b00      	cmp	r3, #0
 800275a:	d020      	beq.n	800279e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0304 	and.w	r3, r3, #4
 8002764:	2b00      	cmp	r3, #0
 8002766:	d005      	beq.n	8002774 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002768:	4b59      	ldr	r3, [pc, #356]	@ (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	4a58      	ldr	r2, [pc, #352]	@ (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 800276e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002772:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0308 	and.w	r3, r3, #8
 800277c:	2b00      	cmp	r3, #0
 800277e:	d005      	beq.n	800278c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002780:	4b53      	ldr	r3, [pc, #332]	@ (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	4a52      	ldr	r2, [pc, #328]	@ (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002786:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800278a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800278c:	4b50      	ldr	r3, [pc, #320]	@ (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	494d      	ldr	r1, [pc, #308]	@ (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 800279a:	4313      	orrs	r3, r2
 800279c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d044      	beq.n	8002834 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d107      	bne.n	80027c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027b2:	4b47      	ldr	r3, [pc, #284]	@ (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d119      	bne.n	80027f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e07f      	b.n	80028c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d003      	beq.n	80027d2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027ce:	2b03      	cmp	r3, #3
 80027d0:	d107      	bne.n	80027e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027d2:	4b3f      	ldr	r3, [pc, #252]	@ (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d109      	bne.n	80027f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e06f      	b.n	80028c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027e2:	4b3b      	ldr	r3, [pc, #236]	@ (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0302 	and.w	r3, r3, #2
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d101      	bne.n	80027f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e067      	b.n	80028c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027f2:	4b37      	ldr	r3, [pc, #220]	@ (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	f023 0203 	bic.w	r2, r3, #3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	4934      	ldr	r1, [pc, #208]	@ (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002800:	4313      	orrs	r3, r2
 8002802:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002804:	f7ff f99c 	bl	8001b40 <HAL_GetTick>
 8002808:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800280a:	e00a      	b.n	8002822 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800280c:	f7ff f998 	bl	8001b40 <HAL_GetTick>
 8002810:	4602      	mov	r2, r0
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	f241 3288 	movw	r2, #5000	@ 0x1388
 800281a:	4293      	cmp	r3, r2
 800281c:	d901      	bls.n	8002822 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e04f      	b.n	80028c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002822:	4b2b      	ldr	r3, [pc, #172]	@ (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f003 020c 	and.w	r2, r3, #12
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	429a      	cmp	r2, r3
 8002832:	d1eb      	bne.n	800280c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002834:	4b25      	ldr	r3, [pc, #148]	@ (80028cc <HAL_RCC_ClockConfig+0x1b8>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0307 	and.w	r3, r3, #7
 800283c:	683a      	ldr	r2, [r7, #0]
 800283e:	429a      	cmp	r2, r3
 8002840:	d20c      	bcs.n	800285c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002842:	4b22      	ldr	r3, [pc, #136]	@ (80028cc <HAL_RCC_ClockConfig+0x1b8>)
 8002844:	683a      	ldr	r2, [r7, #0]
 8002846:	b2d2      	uxtb	r2, r2
 8002848:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800284a:	4b20      	ldr	r3, [pc, #128]	@ (80028cc <HAL_RCC_ClockConfig+0x1b8>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0307 	and.w	r3, r3, #7
 8002852:	683a      	ldr	r2, [r7, #0]
 8002854:	429a      	cmp	r2, r3
 8002856:	d001      	beq.n	800285c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e032      	b.n	80028c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 0304 	and.w	r3, r3, #4
 8002864:	2b00      	cmp	r3, #0
 8002866:	d008      	beq.n	800287a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002868:	4b19      	ldr	r3, [pc, #100]	@ (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	4916      	ldr	r1, [pc, #88]	@ (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002876:	4313      	orrs	r3, r2
 8002878:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 0308 	and.w	r3, r3, #8
 8002882:	2b00      	cmp	r3, #0
 8002884:	d009      	beq.n	800289a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002886:	4b12      	ldr	r3, [pc, #72]	@ (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	691b      	ldr	r3, [r3, #16]
 8002892:	00db      	lsls	r3, r3, #3
 8002894:	490e      	ldr	r1, [pc, #56]	@ (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002896:	4313      	orrs	r3, r2
 8002898:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800289a:	f000 f821 	bl	80028e0 <HAL_RCC_GetSysClockFreq>
 800289e:	4602      	mov	r2, r0
 80028a0:	4b0b      	ldr	r3, [pc, #44]	@ (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	091b      	lsrs	r3, r3, #4
 80028a6:	f003 030f 	and.w	r3, r3, #15
 80028aa:	490a      	ldr	r1, [pc, #40]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c0>)
 80028ac:	5ccb      	ldrb	r3, [r1, r3]
 80028ae:	fa22 f303 	lsr.w	r3, r2, r3
 80028b2:	4a09      	ldr	r2, [pc, #36]	@ (80028d8 <HAL_RCC_ClockConfig+0x1c4>)
 80028b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80028b6:	4b09      	ldr	r3, [pc, #36]	@ (80028dc <HAL_RCC_ClockConfig+0x1c8>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7ff f8fc 	bl	8001ab8 <HAL_InitTick>

  return HAL_OK;
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3710      	adds	r7, #16
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	40023c00 	.word	0x40023c00
 80028d0:	40023800 	.word	0x40023800
 80028d4:	080061f8 	.word	0x080061f8
 80028d8:	20000000 	.word	0x20000000
 80028dc:	20000004 	.word	0x20000004

080028e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028e4:	b090      	sub	sp, #64	@ 0x40
 80028e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80028e8:	2300      	movs	r3, #0
 80028ea:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80028ec:	2300      	movs	r3, #0
 80028ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80028f0:	2300      	movs	r3, #0
 80028f2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80028f4:	2300      	movs	r3, #0
 80028f6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80028f8:	4b59      	ldr	r3, [pc, #356]	@ (8002a60 <HAL_RCC_GetSysClockFreq+0x180>)
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f003 030c 	and.w	r3, r3, #12
 8002900:	2b08      	cmp	r3, #8
 8002902:	d00d      	beq.n	8002920 <HAL_RCC_GetSysClockFreq+0x40>
 8002904:	2b08      	cmp	r3, #8
 8002906:	f200 80a1 	bhi.w	8002a4c <HAL_RCC_GetSysClockFreq+0x16c>
 800290a:	2b00      	cmp	r3, #0
 800290c:	d002      	beq.n	8002914 <HAL_RCC_GetSysClockFreq+0x34>
 800290e:	2b04      	cmp	r3, #4
 8002910:	d003      	beq.n	800291a <HAL_RCC_GetSysClockFreq+0x3a>
 8002912:	e09b      	b.n	8002a4c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002914:	4b53      	ldr	r3, [pc, #332]	@ (8002a64 <HAL_RCC_GetSysClockFreq+0x184>)
 8002916:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002918:	e09b      	b.n	8002a52 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800291a:	4b53      	ldr	r3, [pc, #332]	@ (8002a68 <HAL_RCC_GetSysClockFreq+0x188>)
 800291c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800291e:	e098      	b.n	8002a52 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002920:	4b4f      	ldr	r3, [pc, #316]	@ (8002a60 <HAL_RCC_GetSysClockFreq+0x180>)
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002928:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800292a:	4b4d      	ldr	r3, [pc, #308]	@ (8002a60 <HAL_RCC_GetSysClockFreq+0x180>)
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d028      	beq.n	8002988 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002936:	4b4a      	ldr	r3, [pc, #296]	@ (8002a60 <HAL_RCC_GetSysClockFreq+0x180>)
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	099b      	lsrs	r3, r3, #6
 800293c:	2200      	movs	r2, #0
 800293e:	623b      	str	r3, [r7, #32]
 8002940:	627a      	str	r2, [r7, #36]	@ 0x24
 8002942:	6a3b      	ldr	r3, [r7, #32]
 8002944:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002948:	2100      	movs	r1, #0
 800294a:	4b47      	ldr	r3, [pc, #284]	@ (8002a68 <HAL_RCC_GetSysClockFreq+0x188>)
 800294c:	fb03 f201 	mul.w	r2, r3, r1
 8002950:	2300      	movs	r3, #0
 8002952:	fb00 f303 	mul.w	r3, r0, r3
 8002956:	4413      	add	r3, r2
 8002958:	4a43      	ldr	r2, [pc, #268]	@ (8002a68 <HAL_RCC_GetSysClockFreq+0x188>)
 800295a:	fba0 1202 	umull	r1, r2, r0, r2
 800295e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002960:	460a      	mov	r2, r1
 8002962:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002964:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002966:	4413      	add	r3, r2
 8002968:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800296a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800296c:	2200      	movs	r2, #0
 800296e:	61bb      	str	r3, [r7, #24]
 8002970:	61fa      	str	r2, [r7, #28]
 8002972:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002976:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800297a:	f7fe f877 	bl	8000a6c <__aeabi_uldivmod>
 800297e:	4602      	mov	r2, r0
 8002980:	460b      	mov	r3, r1
 8002982:	4613      	mov	r3, r2
 8002984:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002986:	e053      	b.n	8002a30 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002988:	4b35      	ldr	r3, [pc, #212]	@ (8002a60 <HAL_RCC_GetSysClockFreq+0x180>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	099b      	lsrs	r3, r3, #6
 800298e:	2200      	movs	r2, #0
 8002990:	613b      	str	r3, [r7, #16]
 8002992:	617a      	str	r2, [r7, #20]
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800299a:	f04f 0b00 	mov.w	fp, #0
 800299e:	4652      	mov	r2, sl
 80029a0:	465b      	mov	r3, fp
 80029a2:	f04f 0000 	mov.w	r0, #0
 80029a6:	f04f 0100 	mov.w	r1, #0
 80029aa:	0159      	lsls	r1, r3, #5
 80029ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029b0:	0150      	lsls	r0, r2, #5
 80029b2:	4602      	mov	r2, r0
 80029b4:	460b      	mov	r3, r1
 80029b6:	ebb2 080a 	subs.w	r8, r2, sl
 80029ba:	eb63 090b 	sbc.w	r9, r3, fp
 80029be:	f04f 0200 	mov.w	r2, #0
 80029c2:	f04f 0300 	mov.w	r3, #0
 80029c6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80029ca:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80029ce:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80029d2:	ebb2 0408 	subs.w	r4, r2, r8
 80029d6:	eb63 0509 	sbc.w	r5, r3, r9
 80029da:	f04f 0200 	mov.w	r2, #0
 80029de:	f04f 0300 	mov.w	r3, #0
 80029e2:	00eb      	lsls	r3, r5, #3
 80029e4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029e8:	00e2      	lsls	r2, r4, #3
 80029ea:	4614      	mov	r4, r2
 80029ec:	461d      	mov	r5, r3
 80029ee:	eb14 030a 	adds.w	r3, r4, sl
 80029f2:	603b      	str	r3, [r7, #0]
 80029f4:	eb45 030b 	adc.w	r3, r5, fp
 80029f8:	607b      	str	r3, [r7, #4]
 80029fa:	f04f 0200 	mov.w	r2, #0
 80029fe:	f04f 0300 	mov.w	r3, #0
 8002a02:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a06:	4629      	mov	r1, r5
 8002a08:	028b      	lsls	r3, r1, #10
 8002a0a:	4621      	mov	r1, r4
 8002a0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a10:	4621      	mov	r1, r4
 8002a12:	028a      	lsls	r2, r1, #10
 8002a14:	4610      	mov	r0, r2
 8002a16:	4619      	mov	r1, r3
 8002a18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	60bb      	str	r3, [r7, #8]
 8002a1e:	60fa      	str	r2, [r7, #12]
 8002a20:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a24:	f7fe f822 	bl	8000a6c <__aeabi_uldivmod>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	460b      	mov	r3, r1
 8002a2c:	4613      	mov	r3, r2
 8002a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002a30:	4b0b      	ldr	r3, [pc, #44]	@ (8002a60 <HAL_RCC_GetSysClockFreq+0x180>)
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	0c1b      	lsrs	r3, r3, #16
 8002a36:	f003 0303 	and.w	r3, r3, #3
 8002a3a:	3301      	adds	r3, #1
 8002a3c:	005b      	lsls	r3, r3, #1
 8002a3e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002a40:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a44:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a48:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002a4a:	e002      	b.n	8002a52 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a4c:	4b05      	ldr	r3, [pc, #20]	@ (8002a64 <HAL_RCC_GetSysClockFreq+0x184>)
 8002a4e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002a50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3740      	adds	r7, #64	@ 0x40
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a5e:	bf00      	nop
 8002a60:	40023800 	.word	0x40023800
 8002a64:	00f42400 	.word	0x00f42400
 8002a68:	017d7840 	.word	0x017d7840

08002a6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a70:	4b03      	ldr	r3, [pc, #12]	@ (8002a80 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a72:	681b      	ldr	r3, [r3, #0]
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	20000000 	.word	0x20000000

08002a84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a88:	f7ff fff0 	bl	8002a6c <HAL_RCC_GetHCLKFreq>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	4b05      	ldr	r3, [pc, #20]	@ (8002aa4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	0a9b      	lsrs	r3, r3, #10
 8002a94:	f003 0307 	and.w	r3, r3, #7
 8002a98:	4903      	ldr	r1, [pc, #12]	@ (8002aa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a9a:	5ccb      	ldrb	r3, [r1, r3]
 8002a9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	40023800 	.word	0x40023800
 8002aa8:	08006208 	.word	0x08006208

08002aac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ab0:	f7ff ffdc 	bl	8002a6c <HAL_RCC_GetHCLKFreq>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	4b05      	ldr	r3, [pc, #20]	@ (8002acc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	0b5b      	lsrs	r3, r3, #13
 8002abc:	f003 0307 	and.w	r3, r3, #7
 8002ac0:	4903      	ldr	r1, [pc, #12]	@ (8002ad0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ac2:	5ccb      	ldrb	r3, [r1, r3]
 8002ac4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	40023800 	.word	0x40023800
 8002ad0:	08006208 	.word	0x08006208

08002ad4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d101      	bne.n	8002ae6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e041      	b.n	8002b6a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d106      	bne.n	8002b00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f7fe fbd4 	bl	80012a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2202      	movs	r2, #2
 8002b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	3304      	adds	r3, #4
 8002b10:	4619      	mov	r1, r3
 8002b12:	4610      	mov	r0, r2
 8002b14:	f000 fe88 	bl	8003828 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2201      	movs	r2, #1
 8002b34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2201      	movs	r2, #1
 8002b44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2201      	movs	r2, #1
 8002b54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
	...

08002b74 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b085      	sub	sp, #20
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d001      	beq.n	8002b8c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e03c      	b.n	8002c06 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2202      	movs	r2, #2
 8002b90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a1e      	ldr	r2, [pc, #120]	@ (8002c14 <HAL_TIM_Base_Start+0xa0>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d018      	beq.n	8002bd0 <HAL_TIM_Base_Start+0x5c>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ba6:	d013      	beq.n	8002bd0 <HAL_TIM_Base_Start+0x5c>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a1a      	ldr	r2, [pc, #104]	@ (8002c18 <HAL_TIM_Base_Start+0xa4>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d00e      	beq.n	8002bd0 <HAL_TIM_Base_Start+0x5c>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a19      	ldr	r2, [pc, #100]	@ (8002c1c <HAL_TIM_Base_Start+0xa8>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d009      	beq.n	8002bd0 <HAL_TIM_Base_Start+0x5c>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a17      	ldr	r2, [pc, #92]	@ (8002c20 <HAL_TIM_Base_Start+0xac>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d004      	beq.n	8002bd0 <HAL_TIM_Base_Start+0x5c>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a16      	ldr	r2, [pc, #88]	@ (8002c24 <HAL_TIM_Base_Start+0xb0>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d111      	bne.n	8002bf4 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f003 0307 	and.w	r3, r3, #7
 8002bda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2b06      	cmp	r3, #6
 8002be0:	d010      	beq.n	8002c04 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f042 0201 	orr.w	r2, r2, #1
 8002bf0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bf2:	e007      	b.n	8002c04 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f042 0201 	orr.w	r2, r2, #1
 8002c02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c04:	2300      	movs	r3, #0
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3714      	adds	r7, #20
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	40010000 	.word	0x40010000
 8002c18:	40000400 	.word	0x40000400
 8002c1c:	40000800 	.word	0x40000800
 8002c20:	40000c00 	.word	0x40000c00
 8002c24:	40014000 	.word	0x40014000

08002c28 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d101      	bne.n	8002c3a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e041      	b.n	8002cbe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d106      	bne.n	8002c54 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002c4e:	6878      	ldr	r0, [r7, #4]
 8002c50:	f000 f839 	bl	8002cc6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2202      	movs	r2, #2
 8002c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	3304      	adds	r3, #4
 8002c64:	4619      	mov	r1, r3
 8002c66:	4610      	mov	r0, r2
 8002c68:	f000 fdde 	bl	8003828 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2201      	movs	r2, #1
 8002c78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2201      	movs	r2, #1
 8002c88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2201      	movs	r2, #1
 8002c98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2201      	movs	r2, #1
 8002cb0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3708      	adds	r7, #8
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002cc6:	b480      	push	{r7}
 8002cc8:	b083      	sub	sp, #12
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002cce:	bf00      	nop
 8002cd0:	370c      	adds	r7, #12
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd8:	4770      	bx	lr
	...

08002cdc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d109      	bne.n	8002d00 <HAL_TIM_PWM_Start+0x24>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	bf14      	ite	ne
 8002cf8:	2301      	movne	r3, #1
 8002cfa:	2300      	moveq	r3, #0
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	e022      	b.n	8002d46 <HAL_TIM_PWM_Start+0x6a>
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	2b04      	cmp	r3, #4
 8002d04:	d109      	bne.n	8002d1a <HAL_TIM_PWM_Start+0x3e>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	2b01      	cmp	r3, #1
 8002d10:	bf14      	ite	ne
 8002d12:	2301      	movne	r3, #1
 8002d14:	2300      	moveq	r3, #0
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	e015      	b.n	8002d46 <HAL_TIM_PWM_Start+0x6a>
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	2b08      	cmp	r3, #8
 8002d1e:	d109      	bne.n	8002d34 <HAL_TIM_PWM_Start+0x58>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	bf14      	ite	ne
 8002d2c:	2301      	movne	r3, #1
 8002d2e:	2300      	moveq	r3, #0
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	e008      	b.n	8002d46 <HAL_TIM_PWM_Start+0x6a>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d3a:	b2db      	uxtb	r3, r3
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	bf14      	ite	ne
 8002d40:	2301      	movne	r3, #1
 8002d42:	2300      	moveq	r3, #0
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d001      	beq.n	8002d4e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e068      	b.n	8002e20 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d104      	bne.n	8002d5e <HAL_TIM_PWM_Start+0x82>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2202      	movs	r2, #2
 8002d58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d5c:	e013      	b.n	8002d86 <HAL_TIM_PWM_Start+0xaa>
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	2b04      	cmp	r3, #4
 8002d62:	d104      	bne.n	8002d6e <HAL_TIM_PWM_Start+0x92>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2202      	movs	r2, #2
 8002d68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d6c:	e00b      	b.n	8002d86 <HAL_TIM_PWM_Start+0xaa>
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	2b08      	cmp	r3, #8
 8002d72:	d104      	bne.n	8002d7e <HAL_TIM_PWM_Start+0xa2>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2202      	movs	r2, #2
 8002d78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d7c:	e003      	b.n	8002d86 <HAL_TIM_PWM_Start+0xaa>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2202      	movs	r2, #2
 8002d82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	6839      	ldr	r1, [r7, #0]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f001 f91a 	bl	8003fc8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a23      	ldr	r2, [pc, #140]	@ (8002e28 <HAL_TIM_PWM_Start+0x14c>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d107      	bne.n	8002dae <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002dac:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a1d      	ldr	r2, [pc, #116]	@ (8002e28 <HAL_TIM_PWM_Start+0x14c>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d018      	beq.n	8002dea <HAL_TIM_PWM_Start+0x10e>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002dc0:	d013      	beq.n	8002dea <HAL_TIM_PWM_Start+0x10e>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a19      	ldr	r2, [pc, #100]	@ (8002e2c <HAL_TIM_PWM_Start+0x150>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d00e      	beq.n	8002dea <HAL_TIM_PWM_Start+0x10e>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a17      	ldr	r2, [pc, #92]	@ (8002e30 <HAL_TIM_PWM_Start+0x154>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d009      	beq.n	8002dea <HAL_TIM_PWM_Start+0x10e>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a16      	ldr	r2, [pc, #88]	@ (8002e34 <HAL_TIM_PWM_Start+0x158>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d004      	beq.n	8002dea <HAL_TIM_PWM_Start+0x10e>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a14      	ldr	r2, [pc, #80]	@ (8002e38 <HAL_TIM_PWM_Start+0x15c>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d111      	bne.n	8002e0e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	f003 0307 	and.w	r3, r3, #7
 8002df4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2b06      	cmp	r3, #6
 8002dfa:	d010      	beq.n	8002e1e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f042 0201 	orr.w	r2, r2, #1
 8002e0a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e0c:	e007      	b.n	8002e1e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f042 0201 	orr.w	r2, r2, #1
 8002e1c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e1e:	2300      	movs	r3, #0
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3710      	adds	r7, #16
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	40010000 	.word	0x40010000
 8002e2c:	40000400 	.word	0x40000400
 8002e30:	40000800 	.word	0x40000800
 8002e34:	40000c00 	.word	0x40000c00
 8002e38:	40014000 	.word	0x40014000

08002e3c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d101      	bne.n	8002e4e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e041      	b.n	8002ed2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d106      	bne.n	8002e68 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f000 f839 	bl	8002eda <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2202      	movs	r2, #2
 8002e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	3304      	adds	r3, #4
 8002e78:	4619      	mov	r1, r3
 8002e7a:	4610      	mov	r0, r2
 8002e7c:	f000 fcd4 	bl	8003828 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3708      	adds	r7, #8
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}

08002eda <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002eda:	b480      	push	{r7}
 8002edc:	b083      	sub	sp, #12
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8002ee2:	bf00      	nop
 8002ee4:	370c      	adds	r7, #12
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
	...

08002ef0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b084      	sub	sp, #16
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002efa:	2300      	movs	r3, #0
 8002efc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d104      	bne.n	8002f0e <HAL_TIM_IC_Start_IT+0x1e>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	e013      	b.n	8002f36 <HAL_TIM_IC_Start_IT+0x46>
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	2b04      	cmp	r3, #4
 8002f12:	d104      	bne.n	8002f1e <HAL_TIM_IC_Start_IT+0x2e>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	e00b      	b.n	8002f36 <HAL_TIM_IC_Start_IT+0x46>
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	2b08      	cmp	r3, #8
 8002f22:	d104      	bne.n	8002f2e <HAL_TIM_IC_Start_IT+0x3e>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	e003      	b.n	8002f36 <HAL_TIM_IC_Start_IT+0x46>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d104      	bne.n	8002f48 <HAL_TIM_IC_Start_IT+0x58>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	e013      	b.n	8002f70 <HAL_TIM_IC_Start_IT+0x80>
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	2b04      	cmp	r3, #4
 8002f4c:	d104      	bne.n	8002f58 <HAL_TIM_IC_Start_IT+0x68>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	e00b      	b.n	8002f70 <HAL_TIM_IC_Start_IT+0x80>
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	2b08      	cmp	r3, #8
 8002f5c:	d104      	bne.n	8002f68 <HAL_TIM_IC_Start_IT+0x78>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	e003      	b.n	8002f70 <HAL_TIM_IC_Start_IT+0x80>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002f72:	7bbb      	ldrb	r3, [r7, #14]
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d102      	bne.n	8002f7e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002f78:	7b7b      	ldrb	r3, [r7, #13]
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d001      	beq.n	8002f82 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e0c2      	b.n	8003108 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d104      	bne.n	8002f92 <HAL_TIM_IC_Start_IT+0xa2>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2202      	movs	r2, #2
 8002f8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f90:	e013      	b.n	8002fba <HAL_TIM_IC_Start_IT+0xca>
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	2b04      	cmp	r3, #4
 8002f96:	d104      	bne.n	8002fa2 <HAL_TIM_IC_Start_IT+0xb2>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2202      	movs	r2, #2
 8002f9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002fa0:	e00b      	b.n	8002fba <HAL_TIM_IC_Start_IT+0xca>
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	2b08      	cmp	r3, #8
 8002fa6:	d104      	bne.n	8002fb2 <HAL_TIM_IC_Start_IT+0xc2>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2202      	movs	r2, #2
 8002fac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002fb0:	e003      	b.n	8002fba <HAL_TIM_IC_Start_IT+0xca>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2202      	movs	r2, #2
 8002fb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d104      	bne.n	8002fca <HAL_TIM_IC_Start_IT+0xda>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2202      	movs	r2, #2
 8002fc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002fc8:	e013      	b.n	8002ff2 <HAL_TIM_IC_Start_IT+0x102>
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	2b04      	cmp	r3, #4
 8002fce:	d104      	bne.n	8002fda <HAL_TIM_IC_Start_IT+0xea>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2202      	movs	r2, #2
 8002fd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002fd8:	e00b      	b.n	8002ff2 <HAL_TIM_IC_Start_IT+0x102>
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	2b08      	cmp	r3, #8
 8002fde:	d104      	bne.n	8002fea <HAL_TIM_IC_Start_IT+0xfa>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2202      	movs	r2, #2
 8002fe4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002fe8:	e003      	b.n	8002ff2 <HAL_TIM_IC_Start_IT+0x102>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2202      	movs	r2, #2
 8002fee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	2b0c      	cmp	r3, #12
 8002ff6:	d841      	bhi.n	800307c <HAL_TIM_IC_Start_IT+0x18c>
 8002ff8:	a201      	add	r2, pc, #4	@ (adr r2, 8003000 <HAL_TIM_IC_Start_IT+0x110>)
 8002ffa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ffe:	bf00      	nop
 8003000:	08003035 	.word	0x08003035
 8003004:	0800307d 	.word	0x0800307d
 8003008:	0800307d 	.word	0x0800307d
 800300c:	0800307d 	.word	0x0800307d
 8003010:	08003047 	.word	0x08003047
 8003014:	0800307d 	.word	0x0800307d
 8003018:	0800307d 	.word	0x0800307d
 800301c:	0800307d 	.word	0x0800307d
 8003020:	08003059 	.word	0x08003059
 8003024:	0800307d 	.word	0x0800307d
 8003028:	0800307d 	.word	0x0800307d
 800302c:	0800307d 	.word	0x0800307d
 8003030:	0800306b 	.word	0x0800306b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68da      	ldr	r2, [r3, #12]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f042 0202 	orr.w	r2, r2, #2
 8003042:	60da      	str	r2, [r3, #12]
      break;
 8003044:	e01d      	b.n	8003082 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	68da      	ldr	r2, [r3, #12]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f042 0204 	orr.w	r2, r2, #4
 8003054:	60da      	str	r2, [r3, #12]
      break;
 8003056:	e014      	b.n	8003082 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	68da      	ldr	r2, [r3, #12]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f042 0208 	orr.w	r2, r2, #8
 8003066:	60da      	str	r2, [r3, #12]
      break;
 8003068:	e00b      	b.n	8003082 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	68da      	ldr	r2, [r3, #12]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f042 0210 	orr.w	r2, r2, #16
 8003078:	60da      	str	r2, [r3, #12]
      break;
 800307a:	e002      	b.n	8003082 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	73fb      	strb	r3, [r7, #15]
      break;
 8003080:	bf00      	nop
  }

  if (status == HAL_OK)
 8003082:	7bfb      	ldrb	r3, [r7, #15]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d13e      	bne.n	8003106 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2201      	movs	r2, #1
 800308e:	6839      	ldr	r1, [r7, #0]
 8003090:	4618      	mov	r0, r3
 8003092:	f000 ff99 	bl	8003fc8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a1d      	ldr	r2, [pc, #116]	@ (8003110 <HAL_TIM_IC_Start_IT+0x220>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d018      	beq.n	80030d2 <HAL_TIM_IC_Start_IT+0x1e2>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030a8:	d013      	beq.n	80030d2 <HAL_TIM_IC_Start_IT+0x1e2>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a19      	ldr	r2, [pc, #100]	@ (8003114 <HAL_TIM_IC_Start_IT+0x224>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d00e      	beq.n	80030d2 <HAL_TIM_IC_Start_IT+0x1e2>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a17      	ldr	r2, [pc, #92]	@ (8003118 <HAL_TIM_IC_Start_IT+0x228>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d009      	beq.n	80030d2 <HAL_TIM_IC_Start_IT+0x1e2>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a16      	ldr	r2, [pc, #88]	@ (800311c <HAL_TIM_IC_Start_IT+0x22c>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d004      	beq.n	80030d2 <HAL_TIM_IC_Start_IT+0x1e2>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a14      	ldr	r2, [pc, #80]	@ (8003120 <HAL_TIM_IC_Start_IT+0x230>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d111      	bne.n	80030f6 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	f003 0307 	and.w	r3, r3, #7
 80030dc:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	2b06      	cmp	r3, #6
 80030e2:	d010      	beq.n	8003106 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f042 0201 	orr.w	r2, r2, #1
 80030f2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030f4:	e007      	b.n	8003106 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f042 0201 	orr.w	r2, r2, #1
 8003104:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003106:	7bfb      	ldrb	r3, [r7, #15]
}
 8003108:	4618      	mov	r0, r3
 800310a:	3710      	adds	r7, #16
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	40010000 	.word	0x40010000
 8003114:	40000400 	.word	0x40000400
 8003118:	40000800 	.word	0x40000800
 800311c:	40000c00 	.word	0x40000c00
 8003120:	40014000 	.word	0x40014000

08003124 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	68db      	ldr	r3, [r3, #12]
 8003132:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	691b      	ldr	r3, [r3, #16]
 800313a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	f003 0302 	and.w	r3, r3, #2
 8003142:	2b00      	cmp	r3, #0
 8003144:	d020      	beq.n	8003188 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	f003 0302 	and.w	r3, r3, #2
 800314c:	2b00      	cmp	r3, #0
 800314e:	d01b      	beq.n	8003188 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f06f 0202 	mvn.w	r2, #2
 8003158:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2201      	movs	r2, #1
 800315e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	699b      	ldr	r3, [r3, #24]
 8003166:	f003 0303 	and.w	r3, r3, #3
 800316a:	2b00      	cmp	r3, #0
 800316c:	d003      	beq.n	8003176 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f7fe fb82 	bl	8001878 <HAL_TIM_IC_CaptureCallback>
 8003174:	e005      	b.n	8003182 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f000 fb38 	bl	80037ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800317c:	6878      	ldr	r0, [r7, #4]
 800317e:	f000 fb3f 	bl	8003800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	f003 0304 	and.w	r3, r3, #4
 800318e:	2b00      	cmp	r3, #0
 8003190:	d020      	beq.n	80031d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	f003 0304 	and.w	r3, r3, #4
 8003198:	2b00      	cmp	r3, #0
 800319a:	d01b      	beq.n	80031d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f06f 0204 	mvn.w	r2, #4
 80031a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2202      	movs	r2, #2
 80031aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	699b      	ldr	r3, [r3, #24]
 80031b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d003      	beq.n	80031c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f7fe fb5c 	bl	8001878 <HAL_TIM_IC_CaptureCallback>
 80031c0:	e005      	b.n	80031ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f000 fb12 	bl	80037ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f000 fb19 	bl	8003800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	f003 0308 	and.w	r3, r3, #8
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d020      	beq.n	8003220 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	f003 0308 	and.w	r3, r3, #8
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d01b      	beq.n	8003220 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f06f 0208 	mvn.w	r2, #8
 80031f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2204      	movs	r2, #4
 80031f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	69db      	ldr	r3, [r3, #28]
 80031fe:	f003 0303 	and.w	r3, r3, #3
 8003202:	2b00      	cmp	r3, #0
 8003204:	d003      	beq.n	800320e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f7fe fb36 	bl	8001878 <HAL_TIM_IC_CaptureCallback>
 800320c:	e005      	b.n	800321a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f000 faec 	bl	80037ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f000 faf3 	bl	8003800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	f003 0310 	and.w	r3, r3, #16
 8003226:	2b00      	cmp	r3, #0
 8003228:	d020      	beq.n	800326c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	f003 0310 	and.w	r3, r3, #16
 8003230:	2b00      	cmp	r3, #0
 8003232:	d01b      	beq.n	800326c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f06f 0210 	mvn.w	r2, #16
 800323c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2208      	movs	r2, #8
 8003242:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	69db      	ldr	r3, [r3, #28]
 800324a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800324e:	2b00      	cmp	r3, #0
 8003250:	d003      	beq.n	800325a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f7fe fb10 	bl	8001878 <HAL_TIM_IC_CaptureCallback>
 8003258:	e005      	b.n	8003266 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f000 fac6 	bl	80037ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	f000 facd 	bl	8003800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2200      	movs	r2, #0
 800326a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	f003 0301 	and.w	r3, r3, #1
 8003272:	2b00      	cmp	r3, #0
 8003274:	d00c      	beq.n	8003290 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f003 0301 	and.w	r3, r3, #1
 800327c:	2b00      	cmp	r3, #0
 800327e:	d007      	beq.n	8003290 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f06f 0201 	mvn.w	r2, #1
 8003288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f000 faa4 	bl	80037d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003296:	2b00      	cmp	r3, #0
 8003298:	d00c      	beq.n	80032b4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d007      	beq.n	80032b4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80032ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f000 ff7a 	bl	80041a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d00c      	beq.n	80032d8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d007      	beq.n	80032d8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80032d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 fa9e 	bl	8003814 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	f003 0320 	and.w	r3, r3, #32
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00c      	beq.n	80032fc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	f003 0320 	and.w	r3, r3, #32
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d007      	beq.n	80032fc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f06f 0220 	mvn.w	r2, #32
 80032f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f000 ff4c 	bl	8004194 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80032fc:	bf00      	nop
 80032fe:	3710      	adds	r7, #16
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}

08003304 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b086      	sub	sp, #24
 8003308:	af00      	add	r7, sp, #0
 800330a:	60f8      	str	r0, [r7, #12]
 800330c:	60b9      	str	r1, [r7, #8]
 800330e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003310:	2300      	movs	r3, #0
 8003312:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800331a:	2b01      	cmp	r3, #1
 800331c:	d101      	bne.n	8003322 <HAL_TIM_IC_ConfigChannel+0x1e>
 800331e:	2302      	movs	r3, #2
 8003320:	e088      	b.n	8003434 <HAL_TIM_IC_ConfigChannel+0x130>
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2201      	movs	r2, #1
 8003326:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d11b      	bne.n	8003368 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8003340:	f000 fc8a 	bl	8003c58 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	699a      	ldr	r2, [r3, #24]
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f022 020c 	bic.w	r2, r2, #12
 8003352:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	6999      	ldr	r1, [r3, #24]
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	689a      	ldr	r2, [r3, #8]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	430a      	orrs	r2, r1
 8003364:	619a      	str	r2, [r3, #24]
 8003366:	e060      	b.n	800342a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2b04      	cmp	r3, #4
 800336c:	d11c      	bne.n	80033a8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800337e:	f000 fd02 	bl	8003d86 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	699a      	ldr	r2, [r3, #24]
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003390:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	6999      	ldr	r1, [r3, #24]
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	021a      	lsls	r2, r3, #8
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	430a      	orrs	r2, r1
 80033a4:	619a      	str	r2, [r3, #24]
 80033a6:	e040      	b.n	800342a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2b08      	cmp	r3, #8
 80033ac:	d11b      	bne.n	80033e6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80033be:	f000 fd4f 	bl	8003e60 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	69da      	ldr	r2, [r3, #28]
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f022 020c 	bic.w	r2, r2, #12
 80033d0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	69d9      	ldr	r1, [r3, #28]
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	689a      	ldr	r2, [r3, #8]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	430a      	orrs	r2, r1
 80033e2:	61da      	str	r2, [r3, #28]
 80033e4:	e021      	b.n	800342a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2b0c      	cmp	r3, #12
 80033ea:	d11c      	bne.n	8003426 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80033fc:	f000 fd6c 	bl	8003ed8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	69da      	ldr	r2, [r3, #28]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800340e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	69d9      	ldr	r1, [r3, #28]
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	021a      	lsls	r2, r3, #8
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	430a      	orrs	r2, r1
 8003422:	61da      	str	r2, [r3, #28]
 8003424:	e001      	b.n	800342a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2200      	movs	r2, #0
 800342e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003432:	7dfb      	ldrb	r3, [r7, #23]
}
 8003434:	4618      	mov	r0, r3
 8003436:	3718      	adds	r7, #24
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b086      	sub	sp, #24
 8003440:	af00      	add	r7, sp, #0
 8003442:	60f8      	str	r0, [r7, #12]
 8003444:	60b9      	str	r1, [r7, #8]
 8003446:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003448:	2300      	movs	r3, #0
 800344a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003452:	2b01      	cmp	r3, #1
 8003454:	d101      	bne.n	800345a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003456:	2302      	movs	r3, #2
 8003458:	e0ae      	b.n	80035b8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2201      	movs	r2, #1
 800345e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2b0c      	cmp	r3, #12
 8003466:	f200 809f 	bhi.w	80035a8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800346a:	a201      	add	r2, pc, #4	@ (adr r2, 8003470 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800346c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003470:	080034a5 	.word	0x080034a5
 8003474:	080035a9 	.word	0x080035a9
 8003478:	080035a9 	.word	0x080035a9
 800347c:	080035a9 	.word	0x080035a9
 8003480:	080034e5 	.word	0x080034e5
 8003484:	080035a9 	.word	0x080035a9
 8003488:	080035a9 	.word	0x080035a9
 800348c:	080035a9 	.word	0x080035a9
 8003490:	08003527 	.word	0x08003527
 8003494:	080035a9 	.word	0x080035a9
 8003498:	080035a9 	.word	0x080035a9
 800349c:	080035a9 	.word	0x080035a9
 80034a0:	08003567 	.word	0x08003567
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	68b9      	ldr	r1, [r7, #8]
 80034aa:	4618      	mov	r0, r3
 80034ac:	f000 fa48 	bl	8003940 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	699a      	ldr	r2, [r3, #24]
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f042 0208 	orr.w	r2, r2, #8
 80034be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	699a      	ldr	r2, [r3, #24]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f022 0204 	bic.w	r2, r2, #4
 80034ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	6999      	ldr	r1, [r3, #24]
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	691a      	ldr	r2, [r3, #16]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	430a      	orrs	r2, r1
 80034e0:	619a      	str	r2, [r3, #24]
      break;
 80034e2:	e064      	b.n	80035ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	68b9      	ldr	r1, [r7, #8]
 80034ea:	4618      	mov	r0, r3
 80034ec:	f000 fa8e 	bl	8003a0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	699a      	ldr	r2, [r3, #24]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80034fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	699a      	ldr	r2, [r3, #24]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800350e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	6999      	ldr	r1, [r3, #24]
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	691b      	ldr	r3, [r3, #16]
 800351a:	021a      	lsls	r2, r3, #8
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	430a      	orrs	r2, r1
 8003522:	619a      	str	r2, [r3, #24]
      break;
 8003524:	e043      	b.n	80035ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	68b9      	ldr	r1, [r7, #8]
 800352c:	4618      	mov	r0, r3
 800352e:	f000 fad9 	bl	8003ae4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	69da      	ldr	r2, [r3, #28]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f042 0208 	orr.w	r2, r2, #8
 8003540:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	69da      	ldr	r2, [r3, #28]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f022 0204 	bic.w	r2, r2, #4
 8003550:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	69d9      	ldr	r1, [r3, #28]
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	691a      	ldr	r2, [r3, #16]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	430a      	orrs	r2, r1
 8003562:	61da      	str	r2, [r3, #28]
      break;
 8003564:	e023      	b.n	80035ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	68b9      	ldr	r1, [r7, #8]
 800356c:	4618      	mov	r0, r3
 800356e:	f000 fb23 	bl	8003bb8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	69da      	ldr	r2, [r3, #28]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003580:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	69da      	ldr	r2, [r3, #28]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003590:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	69d9      	ldr	r1, [r3, #28]
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	691b      	ldr	r3, [r3, #16]
 800359c:	021a      	lsls	r2, r3, #8
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	430a      	orrs	r2, r1
 80035a4:	61da      	str	r2, [r3, #28]
      break;
 80035a6:	e002      	b.n	80035ae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	75fb      	strb	r3, [r7, #23]
      break;
 80035ac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2200      	movs	r2, #0
 80035b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80035b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3718      	adds	r7, #24
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}

080035c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035ca:	2300      	movs	r3, #0
 80035cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d101      	bne.n	80035dc <HAL_TIM_ConfigClockSource+0x1c>
 80035d8:	2302      	movs	r3, #2
 80035da:	e0b4      	b.n	8003746 <HAL_TIM_ConfigClockSource+0x186>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2201      	movs	r2, #1
 80035e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2202      	movs	r2, #2
 80035e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80035fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003602:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	68ba      	ldr	r2, [r7, #8]
 800360a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003614:	d03e      	beq.n	8003694 <HAL_TIM_ConfigClockSource+0xd4>
 8003616:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800361a:	f200 8087 	bhi.w	800372c <HAL_TIM_ConfigClockSource+0x16c>
 800361e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003622:	f000 8086 	beq.w	8003732 <HAL_TIM_ConfigClockSource+0x172>
 8003626:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800362a:	d87f      	bhi.n	800372c <HAL_TIM_ConfigClockSource+0x16c>
 800362c:	2b70      	cmp	r3, #112	@ 0x70
 800362e:	d01a      	beq.n	8003666 <HAL_TIM_ConfigClockSource+0xa6>
 8003630:	2b70      	cmp	r3, #112	@ 0x70
 8003632:	d87b      	bhi.n	800372c <HAL_TIM_ConfigClockSource+0x16c>
 8003634:	2b60      	cmp	r3, #96	@ 0x60
 8003636:	d050      	beq.n	80036da <HAL_TIM_ConfigClockSource+0x11a>
 8003638:	2b60      	cmp	r3, #96	@ 0x60
 800363a:	d877      	bhi.n	800372c <HAL_TIM_ConfigClockSource+0x16c>
 800363c:	2b50      	cmp	r3, #80	@ 0x50
 800363e:	d03c      	beq.n	80036ba <HAL_TIM_ConfigClockSource+0xfa>
 8003640:	2b50      	cmp	r3, #80	@ 0x50
 8003642:	d873      	bhi.n	800372c <HAL_TIM_ConfigClockSource+0x16c>
 8003644:	2b40      	cmp	r3, #64	@ 0x40
 8003646:	d058      	beq.n	80036fa <HAL_TIM_ConfigClockSource+0x13a>
 8003648:	2b40      	cmp	r3, #64	@ 0x40
 800364a:	d86f      	bhi.n	800372c <HAL_TIM_ConfigClockSource+0x16c>
 800364c:	2b30      	cmp	r3, #48	@ 0x30
 800364e:	d064      	beq.n	800371a <HAL_TIM_ConfigClockSource+0x15a>
 8003650:	2b30      	cmp	r3, #48	@ 0x30
 8003652:	d86b      	bhi.n	800372c <HAL_TIM_ConfigClockSource+0x16c>
 8003654:	2b20      	cmp	r3, #32
 8003656:	d060      	beq.n	800371a <HAL_TIM_ConfigClockSource+0x15a>
 8003658:	2b20      	cmp	r3, #32
 800365a:	d867      	bhi.n	800372c <HAL_TIM_ConfigClockSource+0x16c>
 800365c:	2b00      	cmp	r3, #0
 800365e:	d05c      	beq.n	800371a <HAL_TIM_ConfigClockSource+0x15a>
 8003660:	2b10      	cmp	r3, #16
 8003662:	d05a      	beq.n	800371a <HAL_TIM_ConfigClockSource+0x15a>
 8003664:	e062      	b.n	800372c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003676:	f000 fc87 	bl	8003f88 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003688:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	68ba      	ldr	r2, [r7, #8]
 8003690:	609a      	str	r2, [r3, #8]
      break;
 8003692:	e04f      	b.n	8003734 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80036a4:	f000 fc70 	bl	8003f88 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	689a      	ldr	r2, [r3, #8]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80036b6:	609a      	str	r2, [r3, #8]
      break;
 80036b8:	e03c      	b.n	8003734 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036c6:	461a      	mov	r2, r3
 80036c8:	f000 fb2e 	bl	8003d28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2150      	movs	r1, #80	@ 0x50
 80036d2:	4618      	mov	r0, r3
 80036d4:	f000 fc3d 	bl	8003f52 <TIM_ITRx_SetConfig>
      break;
 80036d8:	e02c      	b.n	8003734 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80036e6:	461a      	mov	r2, r3
 80036e8:	f000 fb8a 	bl	8003e00 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	2160      	movs	r1, #96	@ 0x60
 80036f2:	4618      	mov	r0, r3
 80036f4:	f000 fc2d 	bl	8003f52 <TIM_ITRx_SetConfig>
      break;
 80036f8:	e01c      	b.n	8003734 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003706:	461a      	mov	r2, r3
 8003708:	f000 fb0e 	bl	8003d28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2140      	movs	r1, #64	@ 0x40
 8003712:	4618      	mov	r0, r3
 8003714:	f000 fc1d 	bl	8003f52 <TIM_ITRx_SetConfig>
      break;
 8003718:	e00c      	b.n	8003734 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4619      	mov	r1, r3
 8003724:	4610      	mov	r0, r2
 8003726:	f000 fc14 	bl	8003f52 <TIM_ITRx_SetConfig>
      break;
 800372a:	e003      	b.n	8003734 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	73fb      	strb	r3, [r7, #15]
      break;
 8003730:	e000      	b.n	8003734 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003732:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003744:	7bfb      	ldrb	r3, [r7, #15]
}
 8003746:	4618      	mov	r0, r3
 8003748:	3710      	adds	r7, #16
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
	...

08003750 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800375a:	2300      	movs	r3, #0
 800375c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	2b0c      	cmp	r3, #12
 8003762:	d831      	bhi.n	80037c8 <HAL_TIM_ReadCapturedValue+0x78>
 8003764:	a201      	add	r2, pc, #4	@ (adr r2, 800376c <HAL_TIM_ReadCapturedValue+0x1c>)
 8003766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800376a:	bf00      	nop
 800376c:	080037a1 	.word	0x080037a1
 8003770:	080037c9 	.word	0x080037c9
 8003774:	080037c9 	.word	0x080037c9
 8003778:	080037c9 	.word	0x080037c9
 800377c:	080037ab 	.word	0x080037ab
 8003780:	080037c9 	.word	0x080037c9
 8003784:	080037c9 	.word	0x080037c9
 8003788:	080037c9 	.word	0x080037c9
 800378c:	080037b5 	.word	0x080037b5
 8003790:	080037c9 	.word	0x080037c9
 8003794:	080037c9 	.word	0x080037c9
 8003798:	080037c9 	.word	0x080037c9
 800379c:	080037bf 	.word	0x080037bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037a6:	60fb      	str	r3, [r7, #12]

      break;
 80037a8:	e00f      	b.n	80037ca <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037b0:	60fb      	str	r3, [r7, #12]

      break;
 80037b2:	e00a      	b.n	80037ca <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037ba:	60fb      	str	r3, [r7, #12]

      break;
 80037bc:	e005      	b.n	80037ca <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c4:	60fb      	str	r3, [r7, #12]

      break;
 80037c6:	e000      	b.n	80037ca <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80037c8:	bf00      	nop
  }

  return tmpreg;
 80037ca:	68fb      	ldr	r3, [r7, #12]
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3714      	adds	r7, #20
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr

080037d8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80037e0:	bf00      	nop
 80037e2:	370c      	adds	r7, #12
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr

080037ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037f4:	bf00      	nop
 80037f6:	370c      	adds	r7, #12
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr

08003800 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003800:	b480      	push	{r7}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003808:	bf00      	nop
 800380a:	370c      	adds	r7, #12
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr

08003814 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003814:	b480      	push	{r7}
 8003816:	b083      	sub	sp, #12
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800381c:	bf00      	nop
 800381e:	370c      	adds	r7, #12
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr

08003828 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003828:	b480      	push	{r7}
 800382a:	b085      	sub	sp, #20
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a3a      	ldr	r2, [pc, #232]	@ (8003924 <TIM_Base_SetConfig+0xfc>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d00f      	beq.n	8003860 <TIM_Base_SetConfig+0x38>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003846:	d00b      	beq.n	8003860 <TIM_Base_SetConfig+0x38>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a37      	ldr	r2, [pc, #220]	@ (8003928 <TIM_Base_SetConfig+0x100>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d007      	beq.n	8003860 <TIM_Base_SetConfig+0x38>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a36      	ldr	r2, [pc, #216]	@ (800392c <TIM_Base_SetConfig+0x104>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d003      	beq.n	8003860 <TIM_Base_SetConfig+0x38>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	4a35      	ldr	r2, [pc, #212]	@ (8003930 <TIM_Base_SetConfig+0x108>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d108      	bne.n	8003872 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003866:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	68fa      	ldr	r2, [r7, #12]
 800386e:	4313      	orrs	r3, r2
 8003870:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a2b      	ldr	r2, [pc, #172]	@ (8003924 <TIM_Base_SetConfig+0xfc>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d01b      	beq.n	80038b2 <TIM_Base_SetConfig+0x8a>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003880:	d017      	beq.n	80038b2 <TIM_Base_SetConfig+0x8a>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a28      	ldr	r2, [pc, #160]	@ (8003928 <TIM_Base_SetConfig+0x100>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d013      	beq.n	80038b2 <TIM_Base_SetConfig+0x8a>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a27      	ldr	r2, [pc, #156]	@ (800392c <TIM_Base_SetConfig+0x104>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d00f      	beq.n	80038b2 <TIM_Base_SetConfig+0x8a>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a26      	ldr	r2, [pc, #152]	@ (8003930 <TIM_Base_SetConfig+0x108>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d00b      	beq.n	80038b2 <TIM_Base_SetConfig+0x8a>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4a25      	ldr	r2, [pc, #148]	@ (8003934 <TIM_Base_SetConfig+0x10c>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d007      	beq.n	80038b2 <TIM_Base_SetConfig+0x8a>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a24      	ldr	r2, [pc, #144]	@ (8003938 <TIM_Base_SetConfig+0x110>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d003      	beq.n	80038b2 <TIM_Base_SetConfig+0x8a>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a23      	ldr	r2, [pc, #140]	@ (800393c <TIM_Base_SetConfig+0x114>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d108      	bne.n	80038c4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	68fa      	ldr	r2, [r7, #12]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	695b      	ldr	r3, [r3, #20]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	68fa      	ldr	r2, [r7, #12]
 80038d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	689a      	ldr	r2, [r3, #8]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	4a0e      	ldr	r2, [pc, #56]	@ (8003924 <TIM_Base_SetConfig+0xfc>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d103      	bne.n	80038f8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	691a      	ldr	r2, [r3, #16]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	691b      	ldr	r3, [r3, #16]
 8003902:	f003 0301 	and.w	r3, r3, #1
 8003906:	2b01      	cmp	r3, #1
 8003908:	d105      	bne.n	8003916 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	f023 0201 	bic.w	r2, r3, #1
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	611a      	str	r2, [r3, #16]
  }
}
 8003916:	bf00      	nop
 8003918:	3714      	adds	r7, #20
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr
 8003922:	bf00      	nop
 8003924:	40010000 	.word	0x40010000
 8003928:	40000400 	.word	0x40000400
 800392c:	40000800 	.word	0x40000800
 8003930:	40000c00 	.word	0x40000c00
 8003934:	40014000 	.word	0x40014000
 8003938:	40014400 	.word	0x40014400
 800393c:	40014800 	.word	0x40014800

08003940 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003940:	b480      	push	{r7}
 8003942:	b087      	sub	sp, #28
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a1b      	ldr	r3, [r3, #32]
 800394e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a1b      	ldr	r3, [r3, #32]
 8003954:	f023 0201 	bic.w	r2, r3, #1
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	699b      	ldr	r3, [r3, #24]
 8003966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800396e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	f023 0303 	bic.w	r3, r3, #3
 8003976:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	68fa      	ldr	r2, [r7, #12]
 800397e:	4313      	orrs	r3, r2
 8003980:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	f023 0302 	bic.w	r3, r3, #2
 8003988:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	697a      	ldr	r2, [r7, #20]
 8003990:	4313      	orrs	r3, r2
 8003992:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	4a1c      	ldr	r2, [pc, #112]	@ (8003a08 <TIM_OC1_SetConfig+0xc8>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d10c      	bne.n	80039b6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	f023 0308 	bic.w	r3, r3, #8
 80039a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	697a      	ldr	r2, [r7, #20]
 80039aa:	4313      	orrs	r3, r2
 80039ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	f023 0304 	bic.w	r3, r3, #4
 80039b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	4a13      	ldr	r2, [pc, #76]	@ (8003a08 <TIM_OC1_SetConfig+0xc8>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d111      	bne.n	80039e2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80039cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	695b      	ldr	r3, [r3, #20]
 80039d2:	693a      	ldr	r2, [r7, #16]
 80039d4:	4313      	orrs	r3, r2
 80039d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	699b      	ldr	r3, [r3, #24]
 80039dc:	693a      	ldr	r2, [r7, #16]
 80039de:	4313      	orrs	r3, r2
 80039e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	693a      	ldr	r2, [r7, #16]
 80039e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	68fa      	ldr	r2, [r7, #12]
 80039ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	685a      	ldr	r2, [r3, #4]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	697a      	ldr	r2, [r7, #20]
 80039fa:	621a      	str	r2, [r3, #32]
}
 80039fc:	bf00      	nop
 80039fe:	371c      	adds	r7, #28
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr
 8003a08:	40010000 	.word	0x40010000

08003a0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b087      	sub	sp, #28
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6a1b      	ldr	r3, [r3, #32]
 8003a1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6a1b      	ldr	r3, [r3, #32]
 8003a20:	f023 0210 	bic.w	r2, r3, #16
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	699b      	ldr	r3, [r3, #24]
 8003a32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	021b      	lsls	r3, r3, #8
 8003a4a:	68fa      	ldr	r2, [r7, #12]
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	f023 0320 	bic.w	r3, r3, #32
 8003a56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	011b      	lsls	r3, r3, #4
 8003a5e:	697a      	ldr	r2, [r7, #20]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	4a1e      	ldr	r2, [pc, #120]	@ (8003ae0 <TIM_OC2_SetConfig+0xd4>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d10d      	bne.n	8003a88 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	68db      	ldr	r3, [r3, #12]
 8003a78:	011b      	lsls	r3, r3, #4
 8003a7a:	697a      	ldr	r2, [r7, #20]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a86:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	4a15      	ldr	r2, [pc, #84]	@ (8003ae0 <TIM_OC2_SetConfig+0xd4>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d113      	bne.n	8003ab8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003a96:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003a9e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	695b      	ldr	r3, [r3, #20]
 8003aa4:	009b      	lsls	r3, r3, #2
 8003aa6:	693a      	ldr	r2, [r7, #16]
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	699b      	ldr	r3, [r3, #24]
 8003ab0:	009b      	lsls	r3, r3, #2
 8003ab2:	693a      	ldr	r2, [r7, #16]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	693a      	ldr	r2, [r7, #16]
 8003abc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	68fa      	ldr	r2, [r7, #12]
 8003ac2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	685a      	ldr	r2, [r3, #4]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	697a      	ldr	r2, [r7, #20]
 8003ad0:	621a      	str	r2, [r3, #32]
}
 8003ad2:	bf00      	nop
 8003ad4:	371c      	adds	r7, #28
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr
 8003ade:	bf00      	nop
 8003ae0:	40010000 	.word	0x40010000

08003ae4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b087      	sub	sp, #28
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6a1b      	ldr	r3, [r3, #32]
 8003af2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a1b      	ldr	r3, [r3, #32]
 8003af8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	69db      	ldr	r3, [r3, #28]
 8003b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f023 0303 	bic.w	r3, r3, #3
 8003b1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	68fa      	ldr	r2, [r7, #12]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003b2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	021b      	lsls	r3, r3, #8
 8003b34:	697a      	ldr	r2, [r7, #20]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4a1d      	ldr	r2, [pc, #116]	@ (8003bb4 <TIM_OC3_SetConfig+0xd0>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d10d      	bne.n	8003b5e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b48:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	021b      	lsls	r3, r3, #8
 8003b50:	697a      	ldr	r2, [r7, #20]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4a14      	ldr	r2, [pc, #80]	@ (8003bb4 <TIM_OC3_SetConfig+0xd0>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d113      	bne.n	8003b8e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	695b      	ldr	r3, [r3, #20]
 8003b7a:	011b      	lsls	r3, r3, #4
 8003b7c:	693a      	ldr	r2, [r7, #16]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	699b      	ldr	r3, [r3, #24]
 8003b86:	011b      	lsls	r3, r3, #4
 8003b88:	693a      	ldr	r2, [r7, #16]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	693a      	ldr	r2, [r7, #16]
 8003b92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	68fa      	ldr	r2, [r7, #12]
 8003b98:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	685a      	ldr	r2, [r3, #4]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	697a      	ldr	r2, [r7, #20]
 8003ba6:	621a      	str	r2, [r3, #32]
}
 8003ba8:	bf00      	nop
 8003baa:	371c      	adds	r7, #28
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr
 8003bb4:	40010000 	.word	0x40010000

08003bb8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b087      	sub	sp, #28
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6a1b      	ldr	r3, [r3, #32]
 8003bc6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a1b      	ldr	r3, [r3, #32]
 8003bcc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	69db      	ldr	r3, [r3, #28]
 8003bde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003be6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	021b      	lsls	r3, r3, #8
 8003bf6:	68fa      	ldr	r2, [r7, #12]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	031b      	lsls	r3, r3, #12
 8003c0a:	693a      	ldr	r2, [r7, #16]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	4a10      	ldr	r2, [pc, #64]	@ (8003c54 <TIM_OC4_SetConfig+0x9c>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d109      	bne.n	8003c2c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	695b      	ldr	r3, [r3, #20]
 8003c24:	019b      	lsls	r3, r3, #6
 8003c26:	697a      	ldr	r2, [r7, #20]
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	697a      	ldr	r2, [r7, #20]
 8003c30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	68fa      	ldr	r2, [r7, #12]
 8003c36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	685a      	ldr	r2, [r3, #4]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	693a      	ldr	r2, [r7, #16]
 8003c44:	621a      	str	r2, [r3, #32]
}
 8003c46:	bf00      	nop
 8003c48:	371c      	adds	r7, #28
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr
 8003c52:	bf00      	nop
 8003c54:	40010000 	.word	0x40010000

08003c58 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b087      	sub	sp, #28
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	607a      	str	r2, [r7, #4]
 8003c64:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	6a1b      	ldr	r3, [r3, #32]
 8003c6a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6a1b      	ldr	r3, [r3, #32]
 8003c70:	f023 0201 	bic.w	r2, r3, #1
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	699b      	ldr	r3, [r3, #24]
 8003c7c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	4a24      	ldr	r2, [pc, #144]	@ (8003d14 <TIM_TI1_SetConfig+0xbc>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d013      	beq.n	8003cae <TIM_TI1_SetConfig+0x56>
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c8c:	d00f      	beq.n	8003cae <TIM_TI1_SetConfig+0x56>
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	4a21      	ldr	r2, [pc, #132]	@ (8003d18 <TIM_TI1_SetConfig+0xc0>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d00b      	beq.n	8003cae <TIM_TI1_SetConfig+0x56>
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	4a20      	ldr	r2, [pc, #128]	@ (8003d1c <TIM_TI1_SetConfig+0xc4>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d007      	beq.n	8003cae <TIM_TI1_SetConfig+0x56>
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	4a1f      	ldr	r2, [pc, #124]	@ (8003d20 <TIM_TI1_SetConfig+0xc8>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d003      	beq.n	8003cae <TIM_TI1_SetConfig+0x56>
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	4a1e      	ldr	r2, [pc, #120]	@ (8003d24 <TIM_TI1_SetConfig+0xcc>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d101      	bne.n	8003cb2 <TIM_TI1_SetConfig+0x5a>
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e000      	b.n	8003cb4 <TIM_TI1_SetConfig+0x5c>
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d008      	beq.n	8003cca <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	f023 0303 	bic.w	r3, r3, #3
 8003cbe:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003cc0:	697a      	ldr	r2, [r7, #20]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	617b      	str	r3, [r7, #20]
 8003cc8:	e003      	b.n	8003cd2 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	f043 0301 	orr.w	r3, r3, #1
 8003cd0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003cd8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	011b      	lsls	r3, r3, #4
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	697a      	ldr	r2, [r7, #20]
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	f023 030a 	bic.w	r3, r3, #10
 8003cec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	f003 030a 	and.w	r3, r3, #10
 8003cf4:	693a      	ldr	r2, [r7, #16]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	697a      	ldr	r2, [r7, #20]
 8003cfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	693a      	ldr	r2, [r7, #16]
 8003d04:	621a      	str	r2, [r3, #32]
}
 8003d06:	bf00      	nop
 8003d08:	371c      	adds	r7, #28
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr
 8003d12:	bf00      	nop
 8003d14:	40010000 	.word	0x40010000
 8003d18:	40000400 	.word	0x40000400
 8003d1c:	40000800 	.word	0x40000800
 8003d20:	40000c00 	.word	0x40000c00
 8003d24:	40014000 	.word	0x40014000

08003d28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b087      	sub	sp, #28
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	60f8      	str	r0, [r7, #12]
 8003d30:	60b9      	str	r1, [r7, #8]
 8003d32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6a1b      	ldr	r3, [r3, #32]
 8003d38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
 8003d3e:	f023 0201 	bic.w	r2, r3, #1
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	699b      	ldr	r3, [r3, #24]
 8003d4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	011b      	lsls	r3, r3, #4
 8003d58:	693a      	ldr	r2, [r7, #16]
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	f023 030a 	bic.w	r3, r3, #10
 8003d64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d66:	697a      	ldr	r2, [r7, #20]
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	693a      	ldr	r2, [r7, #16]
 8003d72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	697a      	ldr	r2, [r7, #20]
 8003d78:	621a      	str	r2, [r3, #32]
}
 8003d7a:	bf00      	nop
 8003d7c:	371c      	adds	r7, #28
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr

08003d86 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003d86:	b480      	push	{r7}
 8003d88:	b087      	sub	sp, #28
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	60f8      	str	r0, [r7, #12]
 8003d8e:	60b9      	str	r1, [r7, #8]
 8003d90:	607a      	str	r2, [r7, #4]
 8003d92:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6a1b      	ldr	r3, [r3, #32]
 8003d98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	6a1b      	ldr	r3, [r3, #32]
 8003d9e:	f023 0210 	bic.w	r2, r3, #16
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	699b      	ldr	r3, [r3, #24]
 8003daa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003db2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	021b      	lsls	r3, r3, #8
 8003db8:	693a      	ldr	r2, [r7, #16]
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003dc4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	031b      	lsls	r3, r3, #12
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	693a      	ldr	r2, [r7, #16]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003dd8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	011b      	lsls	r3, r3, #4
 8003dde:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8003de2:	697a      	ldr	r2, [r7, #20]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	693a      	ldr	r2, [r7, #16]
 8003dec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	697a      	ldr	r2, [r7, #20]
 8003df2:	621a      	str	r2, [r3, #32]
}
 8003df4:	bf00      	nop
 8003df6:	371c      	adds	r7, #28
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr

08003e00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b087      	sub	sp, #28
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	6a1b      	ldr	r3, [r3, #32]
 8003e10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6a1b      	ldr	r3, [r3, #32]
 8003e16:	f023 0210 	bic.w	r2, r3, #16
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	699b      	ldr	r3, [r3, #24]
 8003e22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	031b      	lsls	r3, r3, #12
 8003e30:	693a      	ldr	r2, [r7, #16]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003e3c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	011b      	lsls	r3, r3, #4
 8003e42:	697a      	ldr	r2, [r7, #20]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	693a      	ldr	r2, [r7, #16]
 8003e4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	697a      	ldr	r2, [r7, #20]
 8003e52:	621a      	str	r2, [r3, #32]
}
 8003e54:	bf00      	nop
 8003e56:	371c      	adds	r7, #28
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5e:	4770      	bx	lr

08003e60 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b087      	sub	sp, #28
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	60f8      	str	r0, [r7, #12]
 8003e68:	60b9      	str	r1, [r7, #8]
 8003e6a:	607a      	str	r2, [r7, #4]
 8003e6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	6a1b      	ldr	r3, [r3, #32]
 8003e72:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6a1b      	ldr	r3, [r3, #32]
 8003e78:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	69db      	ldr	r3, [r3, #28]
 8003e84:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	f023 0303 	bic.w	r3, r3, #3
 8003e8c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8003e8e:	693a      	ldr	r2, [r7, #16]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e9c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	011b      	lsls	r3, r3, #4
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	693a      	ldr	r2, [r7, #16]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8003eb0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	021b      	lsls	r3, r3, #8
 8003eb6:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8003eba:	697a      	ldr	r2, [r7, #20]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	693a      	ldr	r2, [r7, #16]
 8003ec4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	697a      	ldr	r2, [r7, #20]
 8003eca:	621a      	str	r2, [r3, #32]
}
 8003ecc:	bf00      	nop
 8003ece:	371c      	adds	r7, #28
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed6:	4770      	bx	lr

08003ed8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b087      	sub	sp, #28
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	60f8      	str	r0, [r7, #12]
 8003ee0:	60b9      	str	r1, [r7, #8]
 8003ee2:	607a      	str	r2, [r7, #4]
 8003ee4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6a1b      	ldr	r3, [r3, #32]
 8003eea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6a1b      	ldr	r3, [r3, #32]
 8003ef0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	69db      	ldr	r3, [r3, #28]
 8003efc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f04:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	021b      	lsls	r3, r3, #8
 8003f0a:	693a      	ldr	r2, [r7, #16]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003f16:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	031b      	lsls	r3, r3, #12
 8003f1c:	b29b      	uxth	r3, r3
 8003f1e:	693a      	ldr	r2, [r7, #16]
 8003f20:	4313      	orrs	r3, r2
 8003f22:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8003f2a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	031b      	lsls	r3, r3, #12
 8003f30:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8003f34:	697a      	ldr	r2, [r7, #20]
 8003f36:	4313      	orrs	r3, r2
 8003f38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	693a      	ldr	r2, [r7, #16]
 8003f3e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	697a      	ldr	r2, [r7, #20]
 8003f44:	621a      	str	r2, [r3, #32]
}
 8003f46:	bf00      	nop
 8003f48:	371c      	adds	r7, #28
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr

08003f52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f52:	b480      	push	{r7}
 8003f54:	b085      	sub	sp, #20
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	6078      	str	r0, [r7, #4]
 8003f5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f6a:	683a      	ldr	r2, [r7, #0]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	f043 0307 	orr.w	r3, r3, #7
 8003f74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	68fa      	ldr	r2, [r7, #12]
 8003f7a:	609a      	str	r2, [r3, #8]
}
 8003f7c:	bf00      	nop
 8003f7e:	3714      	adds	r7, #20
 8003f80:	46bd      	mov	sp, r7
 8003f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f86:	4770      	bx	lr

08003f88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b087      	sub	sp, #28
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	60b9      	str	r1, [r7, #8]
 8003f92:	607a      	str	r2, [r7, #4]
 8003f94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003fa2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	021a      	lsls	r2, r3, #8
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	431a      	orrs	r2, r3
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	697a      	ldr	r2, [r7, #20]
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	697a      	ldr	r2, [r7, #20]
 8003fba:	609a      	str	r2, [r3, #8]
}
 8003fbc:	bf00      	nop
 8003fbe:	371c      	adds	r7, #28
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr

08003fc8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b087      	sub	sp, #28
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	60b9      	str	r1, [r7, #8]
 8003fd2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	f003 031f 	and.w	r3, r3, #31
 8003fda:	2201      	movs	r2, #1
 8003fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	6a1a      	ldr	r2, [r3, #32]
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	43db      	mvns	r3, r3
 8003fea:	401a      	ands	r2, r3
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6a1a      	ldr	r2, [r3, #32]
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	f003 031f 	and.w	r3, r3, #31
 8003ffa:	6879      	ldr	r1, [r7, #4]
 8003ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8004000:	431a      	orrs	r2, r3
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	621a      	str	r2, [r3, #32]
}
 8004006:	bf00      	nop
 8004008:	371c      	adds	r7, #28
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr
	...

08004014 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004014:	b480      	push	{r7}
 8004016:	b085      	sub	sp, #20
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
 800401c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004024:	2b01      	cmp	r3, #1
 8004026:	d101      	bne.n	800402c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004028:	2302      	movs	r3, #2
 800402a:	e050      	b.n	80040ce <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2202      	movs	r2, #2
 8004038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004052:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	68fa      	ldr	r2, [r7, #12]
 800405a:	4313      	orrs	r3, r2
 800405c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	68fa      	ldr	r2, [r7, #12]
 8004064:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a1c      	ldr	r2, [pc, #112]	@ (80040dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d018      	beq.n	80040a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004078:	d013      	beq.n	80040a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a18      	ldr	r2, [pc, #96]	@ (80040e0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d00e      	beq.n	80040a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a16      	ldr	r2, [pc, #88]	@ (80040e4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d009      	beq.n	80040a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a15      	ldr	r2, [pc, #84]	@ (80040e8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d004      	beq.n	80040a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a13      	ldr	r2, [pc, #76]	@ (80040ec <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d10c      	bne.n	80040bc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80040a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	68ba      	ldr	r2, [r7, #8]
 80040b0:	4313      	orrs	r3, r2
 80040b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	68ba      	ldr	r2, [r7, #8]
 80040ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80040cc:	2300      	movs	r3, #0
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3714      	adds	r7, #20
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr
 80040da:	bf00      	nop
 80040dc:	40010000 	.word	0x40010000
 80040e0:	40000400 	.word	0x40000400
 80040e4:	40000800 	.word	0x40000800
 80040e8:	40000c00 	.word	0x40000c00
 80040ec:	40014000 	.word	0x40014000

080040f0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b085      	sub	sp, #20
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80040fa:	2300      	movs	r3, #0
 80040fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004104:	2b01      	cmp	r3, #1
 8004106:	d101      	bne.n	800410c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004108:	2302      	movs	r3, #2
 800410a:	e03d      	b.n	8004188 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	4313      	orrs	r3, r2
 8004120:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	4313      	orrs	r3, r2
 800412e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	4313      	orrs	r3, r2
 800413c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4313      	orrs	r3, r2
 800414a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	4313      	orrs	r3, r2
 8004158:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	695b      	ldr	r3, [r3, #20]
 8004164:	4313      	orrs	r3, r2
 8004166:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	69db      	ldr	r3, [r3, #28]
 8004172:	4313      	orrs	r3, r2
 8004174:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	68fa      	ldr	r2, [r7, #12]
 800417c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004186:	2300      	movs	r3, #0
}
 8004188:	4618      	mov	r0, r3
 800418a:	3714      	adds	r7, #20
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr

08004194 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800419c:	bf00      	nop
 800419e:	370c      	adds	r7, #12
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr

080041a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80041b0:	bf00      	nop
 80041b2:	370c      	adds	r7, #12
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr

080041bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b082      	sub	sp, #8
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d101      	bne.n	80041ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e042      	b.n	8004254 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d106      	bne.n	80041e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f7fd f916 	bl	8001414 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2224      	movs	r2, #36	@ 0x24
 80041ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	68da      	ldr	r2, [r3, #12]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f000 fdbd 	bl	8004d80 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	691a      	ldr	r2, [r3, #16]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004214:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	695a      	ldr	r2, [r3, #20]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004224:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	68da      	ldr	r2, [r3, #12]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004234:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2220      	movs	r2, #32
 8004240:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2220      	movs	r2, #32
 8004248:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2200      	movs	r2, #0
 8004250:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004252:	2300      	movs	r3, #0
}
 8004254:	4618      	mov	r0, r3
 8004256:	3708      	adds	r7, #8
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}

0800425c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b08a      	sub	sp, #40	@ 0x28
 8004260:	af02      	add	r7, sp, #8
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	60b9      	str	r1, [r7, #8]
 8004266:	603b      	str	r3, [r7, #0]
 8004268:	4613      	mov	r3, r2
 800426a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800426c:	2300      	movs	r3, #0
 800426e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004276:	b2db      	uxtb	r3, r3
 8004278:	2b20      	cmp	r3, #32
 800427a:	d175      	bne.n	8004368 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d002      	beq.n	8004288 <HAL_UART_Transmit+0x2c>
 8004282:	88fb      	ldrh	r3, [r7, #6]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d101      	bne.n	800428c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e06e      	b.n	800436a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2200      	movs	r2, #0
 8004290:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2221      	movs	r2, #33	@ 0x21
 8004296:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800429a:	f7fd fc51 	bl	8001b40 <HAL_GetTick>
 800429e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	88fa      	ldrh	r2, [r7, #6]
 80042a4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	88fa      	ldrh	r2, [r7, #6]
 80042aa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042b4:	d108      	bne.n	80042c8 <HAL_UART_Transmit+0x6c>
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	691b      	ldr	r3, [r3, #16]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d104      	bne.n	80042c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80042be:	2300      	movs	r3, #0
 80042c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	61bb      	str	r3, [r7, #24]
 80042c6:	e003      	b.n	80042d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80042cc:	2300      	movs	r3, #0
 80042ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80042d0:	e02e      	b.n	8004330 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	9300      	str	r3, [sp, #0]
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	2200      	movs	r2, #0
 80042da:	2180      	movs	r1, #128	@ 0x80
 80042dc:	68f8      	ldr	r0, [r7, #12]
 80042de:	f000 fb1f 	bl	8004920 <UART_WaitOnFlagUntilTimeout>
 80042e2:	4603      	mov	r3, r0
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d005      	beq.n	80042f4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2220      	movs	r2, #32
 80042ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80042f0:	2303      	movs	r3, #3
 80042f2:	e03a      	b.n	800436a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d10b      	bne.n	8004312 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80042fa:	69bb      	ldr	r3, [r7, #24]
 80042fc:	881b      	ldrh	r3, [r3, #0]
 80042fe:	461a      	mov	r2, r3
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004308:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800430a:	69bb      	ldr	r3, [r7, #24]
 800430c:	3302      	adds	r3, #2
 800430e:	61bb      	str	r3, [r7, #24]
 8004310:	e007      	b.n	8004322 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004312:	69fb      	ldr	r3, [r7, #28]
 8004314:	781a      	ldrb	r2, [r3, #0]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	3301      	adds	r3, #1
 8004320:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004326:	b29b      	uxth	r3, r3
 8004328:	3b01      	subs	r3, #1
 800432a:	b29a      	uxth	r2, r3
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004334:	b29b      	uxth	r3, r3
 8004336:	2b00      	cmp	r3, #0
 8004338:	d1cb      	bne.n	80042d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	9300      	str	r3, [sp, #0]
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	2200      	movs	r2, #0
 8004342:	2140      	movs	r1, #64	@ 0x40
 8004344:	68f8      	ldr	r0, [r7, #12]
 8004346:	f000 faeb 	bl	8004920 <UART_WaitOnFlagUntilTimeout>
 800434a:	4603      	mov	r3, r0
 800434c:	2b00      	cmp	r3, #0
 800434e:	d005      	beq.n	800435c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2220      	movs	r2, #32
 8004354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004358:	2303      	movs	r3, #3
 800435a:	e006      	b.n	800436a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2220      	movs	r2, #32
 8004360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004364:	2300      	movs	r3, #0
 8004366:	e000      	b.n	800436a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004368:	2302      	movs	r3, #2
  }
}
 800436a:	4618      	mov	r0, r3
 800436c:	3720      	adds	r7, #32
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004372:	b580      	push	{r7, lr}
 8004374:	b084      	sub	sp, #16
 8004376:	af00      	add	r7, sp, #0
 8004378:	60f8      	str	r0, [r7, #12]
 800437a:	60b9      	str	r1, [r7, #8]
 800437c:	4613      	mov	r3, r2
 800437e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004386:	b2db      	uxtb	r3, r3
 8004388:	2b20      	cmp	r3, #32
 800438a:	d112      	bne.n	80043b2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d002      	beq.n	8004398 <HAL_UART_Receive_IT+0x26>
 8004392:	88fb      	ldrh	r3, [r7, #6]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d101      	bne.n	800439c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e00b      	b.n	80043b4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2200      	movs	r2, #0
 80043a0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80043a2:	88fb      	ldrh	r3, [r7, #6]
 80043a4:	461a      	mov	r2, r3
 80043a6:	68b9      	ldr	r1, [r7, #8]
 80043a8:	68f8      	ldr	r0, [r7, #12]
 80043aa:	f000 fb12 	bl	80049d2 <UART_Start_Receive_IT>
 80043ae:	4603      	mov	r3, r0
 80043b0:	e000      	b.n	80043b4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80043b2:	2302      	movs	r3, #2
  }
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3710      	adds	r7, #16
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}

080043bc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b0ba      	sub	sp, #232	@ 0xe8
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	695b      	ldr	r3, [r3, #20]
 80043de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80043e2:	2300      	movs	r3, #0
 80043e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80043e8:	2300      	movs	r3, #0
 80043ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80043ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043f2:	f003 030f 	and.w	r3, r3, #15
 80043f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80043fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d10f      	bne.n	8004422 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004406:	f003 0320 	and.w	r3, r3, #32
 800440a:	2b00      	cmp	r3, #0
 800440c:	d009      	beq.n	8004422 <HAL_UART_IRQHandler+0x66>
 800440e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004412:	f003 0320 	and.w	r3, r3, #32
 8004416:	2b00      	cmp	r3, #0
 8004418:	d003      	beq.n	8004422 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f000 fbf2 	bl	8004c04 <UART_Receive_IT>
      return;
 8004420:	e25b      	b.n	80048da <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004422:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004426:	2b00      	cmp	r3, #0
 8004428:	f000 80de 	beq.w	80045e8 <HAL_UART_IRQHandler+0x22c>
 800442c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004430:	f003 0301 	and.w	r3, r3, #1
 8004434:	2b00      	cmp	r3, #0
 8004436:	d106      	bne.n	8004446 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004438:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800443c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004440:	2b00      	cmp	r3, #0
 8004442:	f000 80d1 	beq.w	80045e8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004446:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800444a:	f003 0301 	and.w	r3, r3, #1
 800444e:	2b00      	cmp	r3, #0
 8004450:	d00b      	beq.n	800446a <HAL_UART_IRQHandler+0xae>
 8004452:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004456:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800445a:	2b00      	cmp	r3, #0
 800445c:	d005      	beq.n	800446a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004462:	f043 0201 	orr.w	r2, r3, #1
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800446a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800446e:	f003 0304 	and.w	r3, r3, #4
 8004472:	2b00      	cmp	r3, #0
 8004474:	d00b      	beq.n	800448e <HAL_UART_IRQHandler+0xd2>
 8004476:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800447a:	f003 0301 	and.w	r3, r3, #1
 800447e:	2b00      	cmp	r3, #0
 8004480:	d005      	beq.n	800448e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004486:	f043 0202 	orr.w	r2, r3, #2
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800448e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004492:	f003 0302 	and.w	r3, r3, #2
 8004496:	2b00      	cmp	r3, #0
 8004498:	d00b      	beq.n	80044b2 <HAL_UART_IRQHandler+0xf6>
 800449a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800449e:	f003 0301 	and.w	r3, r3, #1
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d005      	beq.n	80044b2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044aa:	f043 0204 	orr.w	r2, r3, #4
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80044b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044b6:	f003 0308 	and.w	r3, r3, #8
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d011      	beq.n	80044e2 <HAL_UART_IRQHandler+0x126>
 80044be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044c2:	f003 0320 	and.w	r3, r3, #32
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d105      	bne.n	80044d6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80044ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80044ce:	f003 0301 	and.w	r3, r3, #1
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d005      	beq.n	80044e2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044da:	f043 0208 	orr.w	r2, r3, #8
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	f000 81f2 	beq.w	80048d0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80044ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044f0:	f003 0320 	and.w	r3, r3, #32
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d008      	beq.n	800450a <HAL_UART_IRQHandler+0x14e>
 80044f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044fc:	f003 0320 	and.w	r3, r3, #32
 8004500:	2b00      	cmp	r3, #0
 8004502:	d002      	beq.n	800450a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f000 fb7d 	bl	8004c04 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	695b      	ldr	r3, [r3, #20]
 8004510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004514:	2b40      	cmp	r3, #64	@ 0x40
 8004516:	bf0c      	ite	eq
 8004518:	2301      	moveq	r3, #1
 800451a:	2300      	movne	r3, #0
 800451c:	b2db      	uxtb	r3, r3
 800451e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004526:	f003 0308 	and.w	r3, r3, #8
 800452a:	2b00      	cmp	r3, #0
 800452c:	d103      	bne.n	8004536 <HAL_UART_IRQHandler+0x17a>
 800452e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004532:	2b00      	cmp	r3, #0
 8004534:	d04f      	beq.n	80045d6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 fa85 	bl	8004a46 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	695b      	ldr	r3, [r3, #20]
 8004542:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004546:	2b40      	cmp	r3, #64	@ 0x40
 8004548:	d141      	bne.n	80045ce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	3314      	adds	r3, #20
 8004550:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004554:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004558:	e853 3f00 	ldrex	r3, [r3]
 800455c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004560:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004564:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004568:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	3314      	adds	r3, #20
 8004572:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004576:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800457a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800457e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004582:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004586:	e841 2300 	strex	r3, r2, [r1]
 800458a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800458e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004592:	2b00      	cmp	r3, #0
 8004594:	d1d9      	bne.n	800454a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800459a:	2b00      	cmp	r3, #0
 800459c:	d013      	beq.n	80045c6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045a2:	4a7e      	ldr	r2, [pc, #504]	@ (800479c <HAL_UART_IRQHandler+0x3e0>)
 80045a4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045aa:	4618      	mov	r0, r3
 80045ac:	f7fd fc79 	bl	8001ea2 <HAL_DMA_Abort_IT>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d016      	beq.n	80045e4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045bc:	687a      	ldr	r2, [r7, #4]
 80045be:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80045c0:	4610      	mov	r0, r2
 80045c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045c4:	e00e      	b.n	80045e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 f994 	bl	80048f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045cc:	e00a      	b.n	80045e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f000 f990 	bl	80048f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045d4:	e006      	b.n	80045e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 f98c 	bl	80048f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80045e2:	e175      	b.n	80048d0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045e4:	bf00      	nop
    return;
 80045e6:	e173      	b.n	80048d0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	f040 814f 	bne.w	8004890 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80045f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045f6:	f003 0310 	and.w	r3, r3, #16
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	f000 8148 	beq.w	8004890 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004600:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004604:	f003 0310 	and.w	r3, r3, #16
 8004608:	2b00      	cmp	r3, #0
 800460a:	f000 8141 	beq.w	8004890 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800460e:	2300      	movs	r3, #0
 8004610:	60bb      	str	r3, [r7, #8]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	60bb      	str	r3, [r7, #8]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	60bb      	str	r3, [r7, #8]
 8004622:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	695b      	ldr	r3, [r3, #20]
 800462a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800462e:	2b40      	cmp	r3, #64	@ 0x40
 8004630:	f040 80b6 	bne.w	80047a0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004640:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004644:	2b00      	cmp	r3, #0
 8004646:	f000 8145 	beq.w	80048d4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800464e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004652:	429a      	cmp	r2, r3
 8004654:	f080 813e 	bcs.w	80048d4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800465e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004664:	69db      	ldr	r3, [r3, #28]
 8004666:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800466a:	f000 8088 	beq.w	800477e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	330c      	adds	r3, #12
 8004674:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004678:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800467c:	e853 3f00 	ldrex	r3, [r3]
 8004680:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004684:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004688:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800468c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	330c      	adds	r3, #12
 8004696:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800469a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800469e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046a2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80046a6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80046aa:	e841 2300 	strex	r3, r2, [r1]
 80046ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80046b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d1d9      	bne.n	800466e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	3314      	adds	r3, #20
 80046c0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80046c4:	e853 3f00 	ldrex	r3, [r3]
 80046c8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80046ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80046cc:	f023 0301 	bic.w	r3, r3, #1
 80046d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	3314      	adds	r3, #20
 80046da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80046de:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80046e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046e4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80046e6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80046ea:	e841 2300 	strex	r3, r2, [r1]
 80046ee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80046f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d1e1      	bne.n	80046ba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	3314      	adds	r3, #20
 80046fc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004700:	e853 3f00 	ldrex	r3, [r3]
 8004704:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004706:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004708:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800470c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	3314      	adds	r3, #20
 8004716:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800471a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800471c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800471e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004720:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004722:	e841 2300 	strex	r3, r2, [r1]
 8004726:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004728:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800472a:	2b00      	cmp	r3, #0
 800472c:	d1e3      	bne.n	80046f6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2220      	movs	r2, #32
 8004732:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2200      	movs	r2, #0
 800473a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	330c      	adds	r3, #12
 8004742:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004744:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004746:	e853 3f00 	ldrex	r3, [r3]
 800474a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800474c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800474e:	f023 0310 	bic.w	r3, r3, #16
 8004752:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	330c      	adds	r3, #12
 800475c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004760:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004762:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004764:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004766:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004768:	e841 2300 	strex	r3, r2, [r1]
 800476c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800476e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004770:	2b00      	cmp	r3, #0
 8004772:	d1e3      	bne.n	800473c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004778:	4618      	mov	r0, r3
 800477a:	f7fd fb22 	bl	8001dc2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2202      	movs	r2, #2
 8004782:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800478c:	b29b      	uxth	r3, r3
 800478e:	1ad3      	subs	r3, r2, r3
 8004790:	b29b      	uxth	r3, r3
 8004792:	4619      	mov	r1, r3
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f000 f8b7 	bl	8004908 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800479a:	e09b      	b.n	80048d4 <HAL_UART_IRQHandler+0x518>
 800479c:	08004b0d 	.word	0x08004b0d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	1ad3      	subs	r3, r2, r3
 80047ac:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80047b4:	b29b      	uxth	r3, r3
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	f000 808e 	beq.w	80048d8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80047bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	f000 8089 	beq.w	80048d8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	330c      	adds	r3, #12
 80047cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047d0:	e853 3f00 	ldrex	r3, [r3]
 80047d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80047d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80047dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	330c      	adds	r3, #12
 80047e6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80047ea:	647a      	str	r2, [r7, #68]	@ 0x44
 80047ec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80047f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047f2:	e841 2300 	strex	r3, r2, [r1]
 80047f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80047f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d1e3      	bne.n	80047c6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	3314      	adds	r3, #20
 8004804:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004808:	e853 3f00 	ldrex	r3, [r3]
 800480c:	623b      	str	r3, [r7, #32]
   return(result);
 800480e:	6a3b      	ldr	r3, [r7, #32]
 8004810:	f023 0301 	bic.w	r3, r3, #1
 8004814:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	3314      	adds	r3, #20
 800481e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004822:	633a      	str	r2, [r7, #48]	@ 0x30
 8004824:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004826:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004828:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800482a:	e841 2300 	strex	r3, r2, [r1]
 800482e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004832:	2b00      	cmp	r3, #0
 8004834:	d1e3      	bne.n	80047fe <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2220      	movs	r2, #32
 800483a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	330c      	adds	r3, #12
 800484a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	e853 3f00 	ldrex	r3, [r3]
 8004852:	60fb      	str	r3, [r7, #12]
   return(result);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f023 0310 	bic.w	r3, r3, #16
 800485a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	330c      	adds	r3, #12
 8004864:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004868:	61fa      	str	r2, [r7, #28]
 800486a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800486c:	69b9      	ldr	r1, [r7, #24]
 800486e:	69fa      	ldr	r2, [r7, #28]
 8004870:	e841 2300 	strex	r3, r2, [r1]
 8004874:	617b      	str	r3, [r7, #20]
   return(result);
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d1e3      	bne.n	8004844 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2202      	movs	r2, #2
 8004880:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004882:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004886:	4619      	mov	r1, r3
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	f000 f83d 	bl	8004908 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800488e:	e023      	b.n	80048d8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004894:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004898:	2b00      	cmp	r3, #0
 800489a:	d009      	beq.n	80048b0 <HAL_UART_IRQHandler+0x4f4>
 800489c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d003      	beq.n	80048b0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	f000 f943 	bl	8004b34 <UART_Transmit_IT>
    return;
 80048ae:	e014      	b.n	80048da <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80048b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d00e      	beq.n	80048da <HAL_UART_IRQHandler+0x51e>
 80048bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d008      	beq.n	80048da <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80048c8:	6878      	ldr	r0, [r7, #4]
 80048ca:	f000 f983 	bl	8004bd4 <UART_EndTransmit_IT>
    return;
 80048ce:	e004      	b.n	80048da <HAL_UART_IRQHandler+0x51e>
    return;
 80048d0:	bf00      	nop
 80048d2:	e002      	b.n	80048da <HAL_UART_IRQHandler+0x51e>
      return;
 80048d4:	bf00      	nop
 80048d6:	e000      	b.n	80048da <HAL_UART_IRQHandler+0x51e>
      return;
 80048d8:	bf00      	nop
  }
}
 80048da:	37e8      	adds	r7, #232	@ 0xe8
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}

080048e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b083      	sub	sp, #12
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80048e8:	bf00      	nop
 80048ea:	370c      	adds	r7, #12
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr

080048f4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80048fc:	bf00      	nop
 80048fe:	370c      	adds	r7, #12
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr

08004908 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004908:	b480      	push	{r7}
 800490a:	b083      	sub	sp, #12
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
 8004910:	460b      	mov	r3, r1
 8004912:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004914:	bf00      	nop
 8004916:	370c      	adds	r7, #12
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr

08004920 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b086      	sub	sp, #24
 8004924:	af00      	add	r7, sp, #0
 8004926:	60f8      	str	r0, [r7, #12]
 8004928:	60b9      	str	r1, [r7, #8]
 800492a:	603b      	str	r3, [r7, #0]
 800492c:	4613      	mov	r3, r2
 800492e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004930:	e03b      	b.n	80049aa <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004932:	6a3b      	ldr	r3, [r7, #32]
 8004934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004938:	d037      	beq.n	80049aa <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800493a:	f7fd f901 	bl	8001b40 <HAL_GetTick>
 800493e:	4602      	mov	r2, r0
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	1ad3      	subs	r3, r2, r3
 8004944:	6a3a      	ldr	r2, [r7, #32]
 8004946:	429a      	cmp	r2, r3
 8004948:	d302      	bcc.n	8004950 <UART_WaitOnFlagUntilTimeout+0x30>
 800494a:	6a3b      	ldr	r3, [r7, #32]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d101      	bne.n	8004954 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004950:	2303      	movs	r3, #3
 8004952:	e03a      	b.n	80049ca <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	68db      	ldr	r3, [r3, #12]
 800495a:	f003 0304 	and.w	r3, r3, #4
 800495e:	2b00      	cmp	r3, #0
 8004960:	d023      	beq.n	80049aa <UART_WaitOnFlagUntilTimeout+0x8a>
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	2b80      	cmp	r3, #128	@ 0x80
 8004966:	d020      	beq.n	80049aa <UART_WaitOnFlagUntilTimeout+0x8a>
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	2b40      	cmp	r3, #64	@ 0x40
 800496c:	d01d      	beq.n	80049aa <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0308 	and.w	r3, r3, #8
 8004978:	2b08      	cmp	r3, #8
 800497a:	d116      	bne.n	80049aa <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800497c:	2300      	movs	r3, #0
 800497e:	617b      	str	r3, [r7, #20]
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	617b      	str	r3, [r7, #20]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	617b      	str	r3, [r7, #20]
 8004990:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004992:	68f8      	ldr	r0, [r7, #12]
 8004994:	f000 f857 	bl	8004a46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2208      	movs	r2, #8
 800499c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e00f      	b.n	80049ca <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	4013      	ands	r3, r2
 80049b4:	68ba      	ldr	r2, [r7, #8]
 80049b6:	429a      	cmp	r2, r3
 80049b8:	bf0c      	ite	eq
 80049ba:	2301      	moveq	r3, #1
 80049bc:	2300      	movne	r3, #0
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	461a      	mov	r2, r3
 80049c2:	79fb      	ldrb	r3, [r7, #7]
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d0b4      	beq.n	8004932 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049c8:	2300      	movs	r3, #0
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3718      	adds	r7, #24
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}

080049d2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049d2:	b480      	push	{r7}
 80049d4:	b085      	sub	sp, #20
 80049d6:	af00      	add	r7, sp, #0
 80049d8:	60f8      	str	r0, [r7, #12]
 80049da:	60b9      	str	r1, [r7, #8]
 80049dc:	4613      	mov	r3, r2
 80049de:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	68ba      	ldr	r2, [r7, #8]
 80049e4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	88fa      	ldrh	r2, [r7, #6]
 80049ea:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	88fa      	ldrh	r2, [r7, #6]
 80049f0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2200      	movs	r2, #0
 80049f6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2222      	movs	r2, #34	@ 0x22
 80049fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	691b      	ldr	r3, [r3, #16]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d007      	beq.n	8004a18 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	68da      	ldr	r2, [r3, #12]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a16:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	695a      	ldr	r2, [r3, #20]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f042 0201 	orr.w	r2, r2, #1
 8004a26:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	68da      	ldr	r2, [r3, #12]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f042 0220 	orr.w	r2, r2, #32
 8004a36:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3714      	adds	r7, #20
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr

08004a46 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a46:	b480      	push	{r7}
 8004a48:	b095      	sub	sp, #84	@ 0x54
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	330c      	adds	r3, #12
 8004a54:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a58:	e853 3f00 	ldrex	r3, [r3]
 8004a5c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a60:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a64:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	330c      	adds	r3, #12
 8004a6c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a6e:	643a      	str	r2, [r7, #64]	@ 0x40
 8004a70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a72:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004a74:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004a76:	e841 2300 	strex	r3, r2, [r1]
 8004a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d1e5      	bne.n	8004a4e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	3314      	adds	r3, #20
 8004a88:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a8a:	6a3b      	ldr	r3, [r7, #32]
 8004a8c:	e853 3f00 	ldrex	r3, [r3]
 8004a90:	61fb      	str	r3, [r7, #28]
   return(result);
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	f023 0301 	bic.w	r3, r3, #1
 8004a98:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	3314      	adds	r3, #20
 8004aa0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004aa2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004aa4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aa6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004aa8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004aaa:	e841 2300 	strex	r3, r2, [r1]
 8004aae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d1e5      	bne.n	8004a82 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d119      	bne.n	8004af2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	330c      	adds	r3, #12
 8004ac4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	e853 3f00 	ldrex	r3, [r3]
 8004acc:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	f023 0310 	bic.w	r3, r3, #16
 8004ad4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	330c      	adds	r3, #12
 8004adc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004ade:	61ba      	str	r2, [r7, #24]
 8004ae0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ae2:	6979      	ldr	r1, [r7, #20]
 8004ae4:	69ba      	ldr	r2, [r7, #24]
 8004ae6:	e841 2300 	strex	r3, r2, [r1]
 8004aea:	613b      	str	r3, [r7, #16]
   return(result);
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d1e5      	bne.n	8004abe <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2220      	movs	r2, #32
 8004af6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004b00:	bf00      	nop
 8004b02:	3754      	adds	r7, #84	@ 0x54
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr

08004b0c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b084      	sub	sp, #16
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b18:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2200      	movs	r2, #0
 8004b24:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b26:	68f8      	ldr	r0, [r7, #12]
 8004b28:	f7ff fee4 	bl	80048f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b2c:	bf00      	nop
 8004b2e:	3710      	adds	r7, #16
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b085      	sub	sp, #20
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	2b21      	cmp	r3, #33	@ 0x21
 8004b46:	d13e      	bne.n	8004bc6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b50:	d114      	bne.n	8004b7c <UART_Transmit_IT+0x48>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	691b      	ldr	r3, [r3, #16]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d110      	bne.n	8004b7c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
 8004b5e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	881b      	ldrh	r3, [r3, #0]
 8004b64:	461a      	mov	r2, r3
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b6e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a1b      	ldr	r3, [r3, #32]
 8004b74:	1c9a      	adds	r2, r3, #2
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	621a      	str	r2, [r3, #32]
 8004b7a:	e008      	b.n	8004b8e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6a1b      	ldr	r3, [r3, #32]
 8004b80:	1c59      	adds	r1, r3, #1
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	6211      	str	r1, [r2, #32]
 8004b86:	781a      	ldrb	r2, [r3, #0]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b92:	b29b      	uxth	r3, r3
 8004b94:	3b01      	subs	r3, #1
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	687a      	ldr	r2, [r7, #4]
 8004b9a:	4619      	mov	r1, r3
 8004b9c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d10f      	bne.n	8004bc2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	68da      	ldr	r2, [r3, #12]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004bb0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	68da      	ldr	r2, [r3, #12]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bc0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	e000      	b.n	8004bc8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004bc6:	2302      	movs	r3, #2
  }
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	3714      	adds	r7, #20
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd2:	4770      	bx	lr

08004bd4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b082      	sub	sp, #8
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	68da      	ldr	r2, [r3, #12]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bea:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2220      	movs	r2, #32
 8004bf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004bf4:	6878      	ldr	r0, [r7, #4]
 8004bf6:	f7ff fe73 	bl	80048e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004bfa:	2300      	movs	r3, #0
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	3708      	adds	r7, #8
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}

08004c04 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b08c      	sub	sp, #48	@ 0x30
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	2b22      	cmp	r3, #34	@ 0x22
 8004c16:	f040 80ae 	bne.w	8004d76 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c22:	d117      	bne.n	8004c54 <UART_Receive_IT+0x50>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	691b      	ldr	r3, [r3, #16]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d113      	bne.n	8004c54 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c34:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	b29b      	uxth	r3, r3
 8004c3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c42:	b29a      	uxth	r2, r3
 8004c44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c46:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c4c:	1c9a      	adds	r2, r3, #2
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	629a      	str	r2, [r3, #40]	@ 0x28
 8004c52:	e026      	b.n	8004ca2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c58:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c66:	d007      	beq.n	8004c78 <UART_Receive_IT+0x74>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d10a      	bne.n	8004c86 <UART_Receive_IT+0x82>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	691b      	ldr	r3, [r3, #16]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d106      	bne.n	8004c86 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	b2da      	uxtb	r2, r3
 8004c80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c82:	701a      	strb	r2, [r3, #0]
 8004c84:	e008      	b.n	8004c98 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c92:	b2da      	uxtb	r2, r3
 8004c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c96:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c9c:	1c5a      	adds	r2, r3, #1
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004ca6:	b29b      	uxth	r3, r3
 8004ca8:	3b01      	subs	r3, #1
 8004caa:	b29b      	uxth	r3, r3
 8004cac:	687a      	ldr	r2, [r7, #4]
 8004cae:	4619      	mov	r1, r3
 8004cb0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d15d      	bne.n	8004d72 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	68da      	ldr	r2, [r3, #12]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f022 0220 	bic.w	r2, r2, #32
 8004cc4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	68da      	ldr	r2, [r3, #12]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004cd4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	695a      	ldr	r2, [r3, #20]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f022 0201 	bic.w	r2, r2, #1
 8004ce4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2220      	movs	r2, #32
 8004cea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d135      	bne.n	8004d68 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	330c      	adds	r3, #12
 8004d08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	e853 3f00 	ldrex	r3, [r3]
 8004d10:	613b      	str	r3, [r7, #16]
   return(result);
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	f023 0310 	bic.w	r3, r3, #16
 8004d18:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	330c      	adds	r3, #12
 8004d20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d22:	623a      	str	r2, [r7, #32]
 8004d24:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d26:	69f9      	ldr	r1, [r7, #28]
 8004d28:	6a3a      	ldr	r2, [r7, #32]
 8004d2a:	e841 2300 	strex	r3, r2, [r1]
 8004d2e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d30:	69bb      	ldr	r3, [r7, #24]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d1e5      	bne.n	8004d02 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0310 	and.w	r3, r3, #16
 8004d40:	2b10      	cmp	r3, #16
 8004d42:	d10a      	bne.n	8004d5a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004d44:	2300      	movs	r3, #0
 8004d46:	60fb      	str	r3, [r7, #12]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	60fb      	str	r3, [r7, #12]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	60fb      	str	r3, [r7, #12]
 8004d58:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004d5e:	4619      	mov	r1, r3
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f7ff fdd1 	bl	8004908 <HAL_UARTEx_RxEventCallback>
 8004d66:	e002      	b.n	8004d6e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f7fc fcc5 	bl	80016f8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	e002      	b.n	8004d78 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004d72:	2300      	movs	r3, #0
 8004d74:	e000      	b.n	8004d78 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004d76:	2302      	movs	r3, #2
  }
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3730      	adds	r7, #48	@ 0x30
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}

08004d80 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d84:	b0c0      	sub	sp, #256	@ 0x100
 8004d86:	af00      	add	r7, sp, #0
 8004d88:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	691b      	ldr	r3, [r3, #16]
 8004d94:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d9c:	68d9      	ldr	r1, [r3, #12]
 8004d9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	ea40 0301 	orr.w	r3, r0, r1
 8004da8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004daa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dae:	689a      	ldr	r2, [r3, #8]
 8004db0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004db4:	691b      	ldr	r3, [r3, #16]
 8004db6:	431a      	orrs	r2, r3
 8004db8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dbc:	695b      	ldr	r3, [r3, #20]
 8004dbe:	431a      	orrs	r2, r3
 8004dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dc4:	69db      	ldr	r3, [r3, #28]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004dd8:	f021 010c 	bic.w	r1, r1, #12
 8004ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004de6:	430b      	orrs	r3, r1
 8004de8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004dea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004df6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dfa:	6999      	ldr	r1, [r3, #24]
 8004dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	ea40 0301 	orr.w	r3, r0, r1
 8004e06:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	4b8f      	ldr	r3, [pc, #572]	@ (800504c <UART_SetConfig+0x2cc>)
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d005      	beq.n	8004e20 <UART_SetConfig+0xa0>
 8004e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	4b8d      	ldr	r3, [pc, #564]	@ (8005050 <UART_SetConfig+0x2d0>)
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d104      	bne.n	8004e2a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004e20:	f7fd fe44 	bl	8002aac <HAL_RCC_GetPCLK2Freq>
 8004e24:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004e28:	e003      	b.n	8004e32 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004e2a:	f7fd fe2b 	bl	8002a84 <HAL_RCC_GetPCLK1Freq>
 8004e2e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e36:	69db      	ldr	r3, [r3, #28]
 8004e38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e3c:	f040 810c 	bne.w	8005058 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004e40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e44:	2200      	movs	r2, #0
 8004e46:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004e4a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004e4e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004e52:	4622      	mov	r2, r4
 8004e54:	462b      	mov	r3, r5
 8004e56:	1891      	adds	r1, r2, r2
 8004e58:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004e5a:	415b      	adcs	r3, r3
 8004e5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e5e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004e62:	4621      	mov	r1, r4
 8004e64:	eb12 0801 	adds.w	r8, r2, r1
 8004e68:	4629      	mov	r1, r5
 8004e6a:	eb43 0901 	adc.w	r9, r3, r1
 8004e6e:	f04f 0200 	mov.w	r2, #0
 8004e72:	f04f 0300 	mov.w	r3, #0
 8004e76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e82:	4690      	mov	r8, r2
 8004e84:	4699      	mov	r9, r3
 8004e86:	4623      	mov	r3, r4
 8004e88:	eb18 0303 	adds.w	r3, r8, r3
 8004e8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004e90:	462b      	mov	r3, r5
 8004e92:	eb49 0303 	adc.w	r3, r9, r3
 8004e96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004e9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004ea6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004eaa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004eae:	460b      	mov	r3, r1
 8004eb0:	18db      	adds	r3, r3, r3
 8004eb2:	653b      	str	r3, [r7, #80]	@ 0x50
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	eb42 0303 	adc.w	r3, r2, r3
 8004eba:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ebc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004ec0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004ec4:	f7fb fdd2 	bl	8000a6c <__aeabi_uldivmod>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	460b      	mov	r3, r1
 8004ecc:	4b61      	ldr	r3, [pc, #388]	@ (8005054 <UART_SetConfig+0x2d4>)
 8004ece:	fba3 2302 	umull	r2, r3, r3, r2
 8004ed2:	095b      	lsrs	r3, r3, #5
 8004ed4:	011c      	lsls	r4, r3, #4
 8004ed6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004eda:	2200      	movs	r2, #0
 8004edc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004ee0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004ee4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004ee8:	4642      	mov	r2, r8
 8004eea:	464b      	mov	r3, r9
 8004eec:	1891      	adds	r1, r2, r2
 8004eee:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004ef0:	415b      	adcs	r3, r3
 8004ef2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ef4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004ef8:	4641      	mov	r1, r8
 8004efa:	eb12 0a01 	adds.w	sl, r2, r1
 8004efe:	4649      	mov	r1, r9
 8004f00:	eb43 0b01 	adc.w	fp, r3, r1
 8004f04:	f04f 0200 	mov.w	r2, #0
 8004f08:	f04f 0300 	mov.w	r3, #0
 8004f0c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004f10:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004f14:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004f18:	4692      	mov	sl, r2
 8004f1a:	469b      	mov	fp, r3
 8004f1c:	4643      	mov	r3, r8
 8004f1e:	eb1a 0303 	adds.w	r3, sl, r3
 8004f22:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f26:	464b      	mov	r3, r9
 8004f28:	eb4b 0303 	adc.w	r3, fp, r3
 8004f2c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	2200      	movs	r2, #0
 8004f38:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004f3c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004f40:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004f44:	460b      	mov	r3, r1
 8004f46:	18db      	adds	r3, r3, r3
 8004f48:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f4a:	4613      	mov	r3, r2
 8004f4c:	eb42 0303 	adc.w	r3, r2, r3
 8004f50:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f52:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004f56:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004f5a:	f7fb fd87 	bl	8000a6c <__aeabi_uldivmod>
 8004f5e:	4602      	mov	r2, r0
 8004f60:	460b      	mov	r3, r1
 8004f62:	4611      	mov	r1, r2
 8004f64:	4b3b      	ldr	r3, [pc, #236]	@ (8005054 <UART_SetConfig+0x2d4>)
 8004f66:	fba3 2301 	umull	r2, r3, r3, r1
 8004f6a:	095b      	lsrs	r3, r3, #5
 8004f6c:	2264      	movs	r2, #100	@ 0x64
 8004f6e:	fb02 f303 	mul.w	r3, r2, r3
 8004f72:	1acb      	subs	r3, r1, r3
 8004f74:	00db      	lsls	r3, r3, #3
 8004f76:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004f7a:	4b36      	ldr	r3, [pc, #216]	@ (8005054 <UART_SetConfig+0x2d4>)
 8004f7c:	fba3 2302 	umull	r2, r3, r3, r2
 8004f80:	095b      	lsrs	r3, r3, #5
 8004f82:	005b      	lsls	r3, r3, #1
 8004f84:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004f88:	441c      	add	r4, r3
 8004f8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004f94:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004f98:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004f9c:	4642      	mov	r2, r8
 8004f9e:	464b      	mov	r3, r9
 8004fa0:	1891      	adds	r1, r2, r2
 8004fa2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004fa4:	415b      	adcs	r3, r3
 8004fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004fa8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004fac:	4641      	mov	r1, r8
 8004fae:	1851      	adds	r1, r2, r1
 8004fb0:	6339      	str	r1, [r7, #48]	@ 0x30
 8004fb2:	4649      	mov	r1, r9
 8004fb4:	414b      	adcs	r3, r1
 8004fb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fb8:	f04f 0200 	mov.w	r2, #0
 8004fbc:	f04f 0300 	mov.w	r3, #0
 8004fc0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004fc4:	4659      	mov	r1, fp
 8004fc6:	00cb      	lsls	r3, r1, #3
 8004fc8:	4651      	mov	r1, sl
 8004fca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004fce:	4651      	mov	r1, sl
 8004fd0:	00ca      	lsls	r2, r1, #3
 8004fd2:	4610      	mov	r0, r2
 8004fd4:	4619      	mov	r1, r3
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	4642      	mov	r2, r8
 8004fda:	189b      	adds	r3, r3, r2
 8004fdc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004fe0:	464b      	mov	r3, r9
 8004fe2:	460a      	mov	r2, r1
 8004fe4:	eb42 0303 	adc.w	r3, r2, r3
 8004fe8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004ff8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004ffc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005000:	460b      	mov	r3, r1
 8005002:	18db      	adds	r3, r3, r3
 8005004:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005006:	4613      	mov	r3, r2
 8005008:	eb42 0303 	adc.w	r3, r2, r3
 800500c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800500e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005012:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005016:	f7fb fd29 	bl	8000a6c <__aeabi_uldivmod>
 800501a:	4602      	mov	r2, r0
 800501c:	460b      	mov	r3, r1
 800501e:	4b0d      	ldr	r3, [pc, #52]	@ (8005054 <UART_SetConfig+0x2d4>)
 8005020:	fba3 1302 	umull	r1, r3, r3, r2
 8005024:	095b      	lsrs	r3, r3, #5
 8005026:	2164      	movs	r1, #100	@ 0x64
 8005028:	fb01 f303 	mul.w	r3, r1, r3
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	00db      	lsls	r3, r3, #3
 8005030:	3332      	adds	r3, #50	@ 0x32
 8005032:	4a08      	ldr	r2, [pc, #32]	@ (8005054 <UART_SetConfig+0x2d4>)
 8005034:	fba2 2303 	umull	r2, r3, r2, r3
 8005038:	095b      	lsrs	r3, r3, #5
 800503a:	f003 0207 	and.w	r2, r3, #7
 800503e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4422      	add	r2, r4
 8005046:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005048:	e106      	b.n	8005258 <UART_SetConfig+0x4d8>
 800504a:	bf00      	nop
 800504c:	40011000 	.word	0x40011000
 8005050:	40011400 	.word	0x40011400
 8005054:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005058:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800505c:	2200      	movs	r2, #0
 800505e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005062:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005066:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800506a:	4642      	mov	r2, r8
 800506c:	464b      	mov	r3, r9
 800506e:	1891      	adds	r1, r2, r2
 8005070:	6239      	str	r1, [r7, #32]
 8005072:	415b      	adcs	r3, r3
 8005074:	627b      	str	r3, [r7, #36]	@ 0x24
 8005076:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800507a:	4641      	mov	r1, r8
 800507c:	1854      	adds	r4, r2, r1
 800507e:	4649      	mov	r1, r9
 8005080:	eb43 0501 	adc.w	r5, r3, r1
 8005084:	f04f 0200 	mov.w	r2, #0
 8005088:	f04f 0300 	mov.w	r3, #0
 800508c:	00eb      	lsls	r3, r5, #3
 800508e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005092:	00e2      	lsls	r2, r4, #3
 8005094:	4614      	mov	r4, r2
 8005096:	461d      	mov	r5, r3
 8005098:	4643      	mov	r3, r8
 800509a:	18e3      	adds	r3, r4, r3
 800509c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80050a0:	464b      	mov	r3, r9
 80050a2:	eb45 0303 	adc.w	r3, r5, r3
 80050a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80050aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	2200      	movs	r2, #0
 80050b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80050b6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80050ba:	f04f 0200 	mov.w	r2, #0
 80050be:	f04f 0300 	mov.w	r3, #0
 80050c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80050c6:	4629      	mov	r1, r5
 80050c8:	008b      	lsls	r3, r1, #2
 80050ca:	4621      	mov	r1, r4
 80050cc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050d0:	4621      	mov	r1, r4
 80050d2:	008a      	lsls	r2, r1, #2
 80050d4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80050d8:	f7fb fcc8 	bl	8000a6c <__aeabi_uldivmod>
 80050dc:	4602      	mov	r2, r0
 80050de:	460b      	mov	r3, r1
 80050e0:	4b60      	ldr	r3, [pc, #384]	@ (8005264 <UART_SetConfig+0x4e4>)
 80050e2:	fba3 2302 	umull	r2, r3, r3, r2
 80050e6:	095b      	lsrs	r3, r3, #5
 80050e8:	011c      	lsls	r4, r3, #4
 80050ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050ee:	2200      	movs	r2, #0
 80050f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80050f4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80050f8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80050fc:	4642      	mov	r2, r8
 80050fe:	464b      	mov	r3, r9
 8005100:	1891      	adds	r1, r2, r2
 8005102:	61b9      	str	r1, [r7, #24]
 8005104:	415b      	adcs	r3, r3
 8005106:	61fb      	str	r3, [r7, #28]
 8005108:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800510c:	4641      	mov	r1, r8
 800510e:	1851      	adds	r1, r2, r1
 8005110:	6139      	str	r1, [r7, #16]
 8005112:	4649      	mov	r1, r9
 8005114:	414b      	adcs	r3, r1
 8005116:	617b      	str	r3, [r7, #20]
 8005118:	f04f 0200 	mov.w	r2, #0
 800511c:	f04f 0300 	mov.w	r3, #0
 8005120:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005124:	4659      	mov	r1, fp
 8005126:	00cb      	lsls	r3, r1, #3
 8005128:	4651      	mov	r1, sl
 800512a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800512e:	4651      	mov	r1, sl
 8005130:	00ca      	lsls	r2, r1, #3
 8005132:	4610      	mov	r0, r2
 8005134:	4619      	mov	r1, r3
 8005136:	4603      	mov	r3, r0
 8005138:	4642      	mov	r2, r8
 800513a:	189b      	adds	r3, r3, r2
 800513c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005140:	464b      	mov	r3, r9
 8005142:	460a      	mov	r2, r1
 8005144:	eb42 0303 	adc.w	r3, r2, r3
 8005148:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800514c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005156:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005158:	f04f 0200 	mov.w	r2, #0
 800515c:	f04f 0300 	mov.w	r3, #0
 8005160:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005164:	4649      	mov	r1, r9
 8005166:	008b      	lsls	r3, r1, #2
 8005168:	4641      	mov	r1, r8
 800516a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800516e:	4641      	mov	r1, r8
 8005170:	008a      	lsls	r2, r1, #2
 8005172:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005176:	f7fb fc79 	bl	8000a6c <__aeabi_uldivmod>
 800517a:	4602      	mov	r2, r0
 800517c:	460b      	mov	r3, r1
 800517e:	4611      	mov	r1, r2
 8005180:	4b38      	ldr	r3, [pc, #224]	@ (8005264 <UART_SetConfig+0x4e4>)
 8005182:	fba3 2301 	umull	r2, r3, r3, r1
 8005186:	095b      	lsrs	r3, r3, #5
 8005188:	2264      	movs	r2, #100	@ 0x64
 800518a:	fb02 f303 	mul.w	r3, r2, r3
 800518e:	1acb      	subs	r3, r1, r3
 8005190:	011b      	lsls	r3, r3, #4
 8005192:	3332      	adds	r3, #50	@ 0x32
 8005194:	4a33      	ldr	r2, [pc, #204]	@ (8005264 <UART_SetConfig+0x4e4>)
 8005196:	fba2 2303 	umull	r2, r3, r2, r3
 800519a:	095b      	lsrs	r3, r3, #5
 800519c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80051a0:	441c      	add	r4, r3
 80051a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051a6:	2200      	movs	r2, #0
 80051a8:	673b      	str	r3, [r7, #112]	@ 0x70
 80051aa:	677a      	str	r2, [r7, #116]	@ 0x74
 80051ac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80051b0:	4642      	mov	r2, r8
 80051b2:	464b      	mov	r3, r9
 80051b4:	1891      	adds	r1, r2, r2
 80051b6:	60b9      	str	r1, [r7, #8]
 80051b8:	415b      	adcs	r3, r3
 80051ba:	60fb      	str	r3, [r7, #12]
 80051bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80051c0:	4641      	mov	r1, r8
 80051c2:	1851      	adds	r1, r2, r1
 80051c4:	6039      	str	r1, [r7, #0]
 80051c6:	4649      	mov	r1, r9
 80051c8:	414b      	adcs	r3, r1
 80051ca:	607b      	str	r3, [r7, #4]
 80051cc:	f04f 0200 	mov.w	r2, #0
 80051d0:	f04f 0300 	mov.w	r3, #0
 80051d4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80051d8:	4659      	mov	r1, fp
 80051da:	00cb      	lsls	r3, r1, #3
 80051dc:	4651      	mov	r1, sl
 80051de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051e2:	4651      	mov	r1, sl
 80051e4:	00ca      	lsls	r2, r1, #3
 80051e6:	4610      	mov	r0, r2
 80051e8:	4619      	mov	r1, r3
 80051ea:	4603      	mov	r3, r0
 80051ec:	4642      	mov	r2, r8
 80051ee:	189b      	adds	r3, r3, r2
 80051f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80051f2:	464b      	mov	r3, r9
 80051f4:	460a      	mov	r2, r1
 80051f6:	eb42 0303 	adc.w	r3, r2, r3
 80051fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80051fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	663b      	str	r3, [r7, #96]	@ 0x60
 8005206:	667a      	str	r2, [r7, #100]	@ 0x64
 8005208:	f04f 0200 	mov.w	r2, #0
 800520c:	f04f 0300 	mov.w	r3, #0
 8005210:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005214:	4649      	mov	r1, r9
 8005216:	008b      	lsls	r3, r1, #2
 8005218:	4641      	mov	r1, r8
 800521a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800521e:	4641      	mov	r1, r8
 8005220:	008a      	lsls	r2, r1, #2
 8005222:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005226:	f7fb fc21 	bl	8000a6c <__aeabi_uldivmod>
 800522a:	4602      	mov	r2, r0
 800522c:	460b      	mov	r3, r1
 800522e:	4b0d      	ldr	r3, [pc, #52]	@ (8005264 <UART_SetConfig+0x4e4>)
 8005230:	fba3 1302 	umull	r1, r3, r3, r2
 8005234:	095b      	lsrs	r3, r3, #5
 8005236:	2164      	movs	r1, #100	@ 0x64
 8005238:	fb01 f303 	mul.w	r3, r1, r3
 800523c:	1ad3      	subs	r3, r2, r3
 800523e:	011b      	lsls	r3, r3, #4
 8005240:	3332      	adds	r3, #50	@ 0x32
 8005242:	4a08      	ldr	r2, [pc, #32]	@ (8005264 <UART_SetConfig+0x4e4>)
 8005244:	fba2 2303 	umull	r2, r3, r2, r3
 8005248:	095b      	lsrs	r3, r3, #5
 800524a:	f003 020f 	and.w	r2, r3, #15
 800524e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4422      	add	r2, r4
 8005256:	609a      	str	r2, [r3, #8]
}
 8005258:	bf00      	nop
 800525a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800525e:	46bd      	mov	sp, r7
 8005260:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005264:	51eb851f 	.word	0x51eb851f

08005268 <atoi>:
 8005268:	220a      	movs	r2, #10
 800526a:	2100      	movs	r1, #0
 800526c:	f000 b87a 	b.w	8005364 <strtol>

08005270 <_strtol_l.constprop.0>:
 8005270:	2b24      	cmp	r3, #36	@ 0x24
 8005272:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005276:	4686      	mov	lr, r0
 8005278:	4690      	mov	r8, r2
 800527a:	d801      	bhi.n	8005280 <_strtol_l.constprop.0+0x10>
 800527c:	2b01      	cmp	r3, #1
 800527e:	d106      	bne.n	800528e <_strtol_l.constprop.0+0x1e>
 8005280:	f000 f9e0 	bl	8005644 <__errno>
 8005284:	2316      	movs	r3, #22
 8005286:	6003      	str	r3, [r0, #0]
 8005288:	2000      	movs	r0, #0
 800528a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800528e:	4834      	ldr	r0, [pc, #208]	@ (8005360 <_strtol_l.constprop.0+0xf0>)
 8005290:	460d      	mov	r5, r1
 8005292:	462a      	mov	r2, r5
 8005294:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005298:	5d06      	ldrb	r6, [r0, r4]
 800529a:	f016 0608 	ands.w	r6, r6, #8
 800529e:	d1f8      	bne.n	8005292 <_strtol_l.constprop.0+0x22>
 80052a0:	2c2d      	cmp	r4, #45	@ 0x2d
 80052a2:	d12d      	bne.n	8005300 <_strtol_l.constprop.0+0x90>
 80052a4:	782c      	ldrb	r4, [r5, #0]
 80052a6:	2601      	movs	r6, #1
 80052a8:	1c95      	adds	r5, r2, #2
 80052aa:	f033 0210 	bics.w	r2, r3, #16
 80052ae:	d109      	bne.n	80052c4 <_strtol_l.constprop.0+0x54>
 80052b0:	2c30      	cmp	r4, #48	@ 0x30
 80052b2:	d12a      	bne.n	800530a <_strtol_l.constprop.0+0x9a>
 80052b4:	782a      	ldrb	r2, [r5, #0]
 80052b6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80052ba:	2a58      	cmp	r2, #88	@ 0x58
 80052bc:	d125      	bne.n	800530a <_strtol_l.constprop.0+0x9a>
 80052be:	786c      	ldrb	r4, [r5, #1]
 80052c0:	2310      	movs	r3, #16
 80052c2:	3502      	adds	r5, #2
 80052c4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80052c8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80052cc:	2200      	movs	r2, #0
 80052ce:	fbbc f9f3 	udiv	r9, ip, r3
 80052d2:	4610      	mov	r0, r2
 80052d4:	fb03 ca19 	mls	sl, r3, r9, ip
 80052d8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80052dc:	2f09      	cmp	r7, #9
 80052de:	d81b      	bhi.n	8005318 <_strtol_l.constprop.0+0xa8>
 80052e0:	463c      	mov	r4, r7
 80052e2:	42a3      	cmp	r3, r4
 80052e4:	dd27      	ble.n	8005336 <_strtol_l.constprop.0+0xc6>
 80052e6:	1c57      	adds	r7, r2, #1
 80052e8:	d007      	beq.n	80052fa <_strtol_l.constprop.0+0x8a>
 80052ea:	4581      	cmp	r9, r0
 80052ec:	d320      	bcc.n	8005330 <_strtol_l.constprop.0+0xc0>
 80052ee:	d101      	bne.n	80052f4 <_strtol_l.constprop.0+0x84>
 80052f0:	45a2      	cmp	sl, r4
 80052f2:	db1d      	blt.n	8005330 <_strtol_l.constprop.0+0xc0>
 80052f4:	fb00 4003 	mla	r0, r0, r3, r4
 80052f8:	2201      	movs	r2, #1
 80052fa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80052fe:	e7eb      	b.n	80052d8 <_strtol_l.constprop.0+0x68>
 8005300:	2c2b      	cmp	r4, #43	@ 0x2b
 8005302:	bf04      	itt	eq
 8005304:	782c      	ldrbeq	r4, [r5, #0]
 8005306:	1c95      	addeq	r5, r2, #2
 8005308:	e7cf      	b.n	80052aa <_strtol_l.constprop.0+0x3a>
 800530a:	2b00      	cmp	r3, #0
 800530c:	d1da      	bne.n	80052c4 <_strtol_l.constprop.0+0x54>
 800530e:	2c30      	cmp	r4, #48	@ 0x30
 8005310:	bf0c      	ite	eq
 8005312:	2308      	moveq	r3, #8
 8005314:	230a      	movne	r3, #10
 8005316:	e7d5      	b.n	80052c4 <_strtol_l.constprop.0+0x54>
 8005318:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800531c:	2f19      	cmp	r7, #25
 800531e:	d801      	bhi.n	8005324 <_strtol_l.constprop.0+0xb4>
 8005320:	3c37      	subs	r4, #55	@ 0x37
 8005322:	e7de      	b.n	80052e2 <_strtol_l.constprop.0+0x72>
 8005324:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005328:	2f19      	cmp	r7, #25
 800532a:	d804      	bhi.n	8005336 <_strtol_l.constprop.0+0xc6>
 800532c:	3c57      	subs	r4, #87	@ 0x57
 800532e:	e7d8      	b.n	80052e2 <_strtol_l.constprop.0+0x72>
 8005330:	f04f 32ff 	mov.w	r2, #4294967295
 8005334:	e7e1      	b.n	80052fa <_strtol_l.constprop.0+0x8a>
 8005336:	1c53      	adds	r3, r2, #1
 8005338:	d108      	bne.n	800534c <_strtol_l.constprop.0+0xdc>
 800533a:	2322      	movs	r3, #34	@ 0x22
 800533c:	f8ce 3000 	str.w	r3, [lr]
 8005340:	4660      	mov	r0, ip
 8005342:	f1b8 0f00 	cmp.w	r8, #0
 8005346:	d0a0      	beq.n	800528a <_strtol_l.constprop.0+0x1a>
 8005348:	1e69      	subs	r1, r5, #1
 800534a:	e006      	b.n	800535a <_strtol_l.constprop.0+0xea>
 800534c:	b106      	cbz	r6, 8005350 <_strtol_l.constprop.0+0xe0>
 800534e:	4240      	negs	r0, r0
 8005350:	f1b8 0f00 	cmp.w	r8, #0
 8005354:	d099      	beq.n	800528a <_strtol_l.constprop.0+0x1a>
 8005356:	2a00      	cmp	r2, #0
 8005358:	d1f6      	bne.n	8005348 <_strtol_l.constprop.0+0xd8>
 800535a:	f8c8 1000 	str.w	r1, [r8]
 800535e:	e794      	b.n	800528a <_strtol_l.constprop.0+0x1a>
 8005360:	08006211 	.word	0x08006211

08005364 <strtol>:
 8005364:	4613      	mov	r3, r2
 8005366:	460a      	mov	r2, r1
 8005368:	4601      	mov	r1, r0
 800536a:	4802      	ldr	r0, [pc, #8]	@ (8005374 <strtol+0x10>)
 800536c:	6800      	ldr	r0, [r0, #0]
 800536e:	f7ff bf7f 	b.w	8005270 <_strtol_l.constprop.0>
 8005372:	bf00      	nop
 8005374:	20000018 	.word	0x20000018

08005378 <std>:
 8005378:	2300      	movs	r3, #0
 800537a:	b510      	push	{r4, lr}
 800537c:	4604      	mov	r4, r0
 800537e:	e9c0 3300 	strd	r3, r3, [r0]
 8005382:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005386:	6083      	str	r3, [r0, #8]
 8005388:	8181      	strh	r1, [r0, #12]
 800538a:	6643      	str	r3, [r0, #100]	@ 0x64
 800538c:	81c2      	strh	r2, [r0, #14]
 800538e:	6183      	str	r3, [r0, #24]
 8005390:	4619      	mov	r1, r3
 8005392:	2208      	movs	r2, #8
 8005394:	305c      	adds	r0, #92	@ 0x5c
 8005396:	f000 f906 	bl	80055a6 <memset>
 800539a:	4b0d      	ldr	r3, [pc, #52]	@ (80053d0 <std+0x58>)
 800539c:	6263      	str	r3, [r4, #36]	@ 0x24
 800539e:	4b0d      	ldr	r3, [pc, #52]	@ (80053d4 <std+0x5c>)
 80053a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80053a2:	4b0d      	ldr	r3, [pc, #52]	@ (80053d8 <std+0x60>)
 80053a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80053a6:	4b0d      	ldr	r3, [pc, #52]	@ (80053dc <std+0x64>)
 80053a8:	6323      	str	r3, [r4, #48]	@ 0x30
 80053aa:	4b0d      	ldr	r3, [pc, #52]	@ (80053e0 <std+0x68>)
 80053ac:	6224      	str	r4, [r4, #32]
 80053ae:	429c      	cmp	r4, r3
 80053b0:	d006      	beq.n	80053c0 <std+0x48>
 80053b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80053b6:	4294      	cmp	r4, r2
 80053b8:	d002      	beq.n	80053c0 <std+0x48>
 80053ba:	33d0      	adds	r3, #208	@ 0xd0
 80053bc:	429c      	cmp	r4, r3
 80053be:	d105      	bne.n	80053cc <std+0x54>
 80053c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80053c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053c8:	f000 b966 	b.w	8005698 <__retarget_lock_init_recursive>
 80053cc:	bd10      	pop	{r4, pc}
 80053ce:	bf00      	nop
 80053d0:	08005521 	.word	0x08005521
 80053d4:	08005543 	.word	0x08005543
 80053d8:	0800557b 	.word	0x0800557b
 80053dc:	0800559f 	.word	0x0800559f
 80053e0:	2000029c 	.word	0x2000029c

080053e4 <stdio_exit_handler>:
 80053e4:	4a02      	ldr	r2, [pc, #8]	@ (80053f0 <stdio_exit_handler+0xc>)
 80053e6:	4903      	ldr	r1, [pc, #12]	@ (80053f4 <stdio_exit_handler+0x10>)
 80053e8:	4803      	ldr	r0, [pc, #12]	@ (80053f8 <stdio_exit_handler+0x14>)
 80053ea:	f000 b869 	b.w	80054c0 <_fwalk_sglue>
 80053ee:	bf00      	nop
 80053f0:	2000000c 	.word	0x2000000c
 80053f4:	08005f39 	.word	0x08005f39
 80053f8:	2000001c 	.word	0x2000001c

080053fc <cleanup_stdio>:
 80053fc:	6841      	ldr	r1, [r0, #4]
 80053fe:	4b0c      	ldr	r3, [pc, #48]	@ (8005430 <cleanup_stdio+0x34>)
 8005400:	4299      	cmp	r1, r3
 8005402:	b510      	push	{r4, lr}
 8005404:	4604      	mov	r4, r0
 8005406:	d001      	beq.n	800540c <cleanup_stdio+0x10>
 8005408:	f000 fd96 	bl	8005f38 <_fflush_r>
 800540c:	68a1      	ldr	r1, [r4, #8]
 800540e:	4b09      	ldr	r3, [pc, #36]	@ (8005434 <cleanup_stdio+0x38>)
 8005410:	4299      	cmp	r1, r3
 8005412:	d002      	beq.n	800541a <cleanup_stdio+0x1e>
 8005414:	4620      	mov	r0, r4
 8005416:	f000 fd8f 	bl	8005f38 <_fflush_r>
 800541a:	68e1      	ldr	r1, [r4, #12]
 800541c:	4b06      	ldr	r3, [pc, #24]	@ (8005438 <cleanup_stdio+0x3c>)
 800541e:	4299      	cmp	r1, r3
 8005420:	d004      	beq.n	800542c <cleanup_stdio+0x30>
 8005422:	4620      	mov	r0, r4
 8005424:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005428:	f000 bd86 	b.w	8005f38 <_fflush_r>
 800542c:	bd10      	pop	{r4, pc}
 800542e:	bf00      	nop
 8005430:	2000029c 	.word	0x2000029c
 8005434:	20000304 	.word	0x20000304
 8005438:	2000036c 	.word	0x2000036c

0800543c <global_stdio_init.part.0>:
 800543c:	b510      	push	{r4, lr}
 800543e:	4b0b      	ldr	r3, [pc, #44]	@ (800546c <global_stdio_init.part.0+0x30>)
 8005440:	4c0b      	ldr	r4, [pc, #44]	@ (8005470 <global_stdio_init.part.0+0x34>)
 8005442:	4a0c      	ldr	r2, [pc, #48]	@ (8005474 <global_stdio_init.part.0+0x38>)
 8005444:	601a      	str	r2, [r3, #0]
 8005446:	4620      	mov	r0, r4
 8005448:	2200      	movs	r2, #0
 800544a:	2104      	movs	r1, #4
 800544c:	f7ff ff94 	bl	8005378 <std>
 8005450:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005454:	2201      	movs	r2, #1
 8005456:	2109      	movs	r1, #9
 8005458:	f7ff ff8e 	bl	8005378 <std>
 800545c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005460:	2202      	movs	r2, #2
 8005462:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005466:	2112      	movs	r1, #18
 8005468:	f7ff bf86 	b.w	8005378 <std>
 800546c:	200003d4 	.word	0x200003d4
 8005470:	2000029c 	.word	0x2000029c
 8005474:	080053e5 	.word	0x080053e5

08005478 <__sfp_lock_acquire>:
 8005478:	4801      	ldr	r0, [pc, #4]	@ (8005480 <__sfp_lock_acquire+0x8>)
 800547a:	f000 b90e 	b.w	800569a <__retarget_lock_acquire_recursive>
 800547e:	bf00      	nop
 8005480:	200003dd 	.word	0x200003dd

08005484 <__sfp_lock_release>:
 8005484:	4801      	ldr	r0, [pc, #4]	@ (800548c <__sfp_lock_release+0x8>)
 8005486:	f000 b909 	b.w	800569c <__retarget_lock_release_recursive>
 800548a:	bf00      	nop
 800548c:	200003dd 	.word	0x200003dd

08005490 <__sinit>:
 8005490:	b510      	push	{r4, lr}
 8005492:	4604      	mov	r4, r0
 8005494:	f7ff fff0 	bl	8005478 <__sfp_lock_acquire>
 8005498:	6a23      	ldr	r3, [r4, #32]
 800549a:	b11b      	cbz	r3, 80054a4 <__sinit+0x14>
 800549c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054a0:	f7ff bff0 	b.w	8005484 <__sfp_lock_release>
 80054a4:	4b04      	ldr	r3, [pc, #16]	@ (80054b8 <__sinit+0x28>)
 80054a6:	6223      	str	r3, [r4, #32]
 80054a8:	4b04      	ldr	r3, [pc, #16]	@ (80054bc <__sinit+0x2c>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d1f5      	bne.n	800549c <__sinit+0xc>
 80054b0:	f7ff ffc4 	bl	800543c <global_stdio_init.part.0>
 80054b4:	e7f2      	b.n	800549c <__sinit+0xc>
 80054b6:	bf00      	nop
 80054b8:	080053fd 	.word	0x080053fd
 80054bc:	200003d4 	.word	0x200003d4

080054c0 <_fwalk_sglue>:
 80054c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054c4:	4607      	mov	r7, r0
 80054c6:	4688      	mov	r8, r1
 80054c8:	4614      	mov	r4, r2
 80054ca:	2600      	movs	r6, #0
 80054cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80054d0:	f1b9 0901 	subs.w	r9, r9, #1
 80054d4:	d505      	bpl.n	80054e2 <_fwalk_sglue+0x22>
 80054d6:	6824      	ldr	r4, [r4, #0]
 80054d8:	2c00      	cmp	r4, #0
 80054da:	d1f7      	bne.n	80054cc <_fwalk_sglue+0xc>
 80054dc:	4630      	mov	r0, r6
 80054de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054e2:	89ab      	ldrh	r3, [r5, #12]
 80054e4:	2b01      	cmp	r3, #1
 80054e6:	d907      	bls.n	80054f8 <_fwalk_sglue+0x38>
 80054e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80054ec:	3301      	adds	r3, #1
 80054ee:	d003      	beq.n	80054f8 <_fwalk_sglue+0x38>
 80054f0:	4629      	mov	r1, r5
 80054f2:	4638      	mov	r0, r7
 80054f4:	47c0      	blx	r8
 80054f6:	4306      	orrs	r6, r0
 80054f8:	3568      	adds	r5, #104	@ 0x68
 80054fa:	e7e9      	b.n	80054d0 <_fwalk_sglue+0x10>

080054fc <iprintf>:
 80054fc:	b40f      	push	{r0, r1, r2, r3}
 80054fe:	b507      	push	{r0, r1, r2, lr}
 8005500:	4906      	ldr	r1, [pc, #24]	@ (800551c <iprintf+0x20>)
 8005502:	ab04      	add	r3, sp, #16
 8005504:	6808      	ldr	r0, [r1, #0]
 8005506:	f853 2b04 	ldr.w	r2, [r3], #4
 800550a:	6881      	ldr	r1, [r0, #8]
 800550c:	9301      	str	r3, [sp, #4]
 800550e:	f000 f9e9 	bl	80058e4 <_vfiprintf_r>
 8005512:	b003      	add	sp, #12
 8005514:	f85d eb04 	ldr.w	lr, [sp], #4
 8005518:	b004      	add	sp, #16
 800551a:	4770      	bx	lr
 800551c:	20000018 	.word	0x20000018

08005520 <__sread>:
 8005520:	b510      	push	{r4, lr}
 8005522:	460c      	mov	r4, r1
 8005524:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005528:	f000 f868 	bl	80055fc <_read_r>
 800552c:	2800      	cmp	r0, #0
 800552e:	bfab      	itete	ge
 8005530:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005532:	89a3      	ldrhlt	r3, [r4, #12]
 8005534:	181b      	addge	r3, r3, r0
 8005536:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800553a:	bfac      	ite	ge
 800553c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800553e:	81a3      	strhlt	r3, [r4, #12]
 8005540:	bd10      	pop	{r4, pc}

08005542 <__swrite>:
 8005542:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005546:	461f      	mov	r7, r3
 8005548:	898b      	ldrh	r3, [r1, #12]
 800554a:	05db      	lsls	r3, r3, #23
 800554c:	4605      	mov	r5, r0
 800554e:	460c      	mov	r4, r1
 8005550:	4616      	mov	r6, r2
 8005552:	d505      	bpl.n	8005560 <__swrite+0x1e>
 8005554:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005558:	2302      	movs	r3, #2
 800555a:	2200      	movs	r2, #0
 800555c:	f000 f83c 	bl	80055d8 <_lseek_r>
 8005560:	89a3      	ldrh	r3, [r4, #12]
 8005562:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005566:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800556a:	81a3      	strh	r3, [r4, #12]
 800556c:	4632      	mov	r2, r6
 800556e:	463b      	mov	r3, r7
 8005570:	4628      	mov	r0, r5
 8005572:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005576:	f000 b853 	b.w	8005620 <_write_r>

0800557a <__sseek>:
 800557a:	b510      	push	{r4, lr}
 800557c:	460c      	mov	r4, r1
 800557e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005582:	f000 f829 	bl	80055d8 <_lseek_r>
 8005586:	1c43      	adds	r3, r0, #1
 8005588:	89a3      	ldrh	r3, [r4, #12]
 800558a:	bf15      	itete	ne
 800558c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800558e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005592:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005596:	81a3      	strheq	r3, [r4, #12]
 8005598:	bf18      	it	ne
 800559a:	81a3      	strhne	r3, [r4, #12]
 800559c:	bd10      	pop	{r4, pc}

0800559e <__sclose>:
 800559e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055a2:	f000 b809 	b.w	80055b8 <_close_r>

080055a6 <memset>:
 80055a6:	4402      	add	r2, r0
 80055a8:	4603      	mov	r3, r0
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d100      	bne.n	80055b0 <memset+0xa>
 80055ae:	4770      	bx	lr
 80055b0:	f803 1b01 	strb.w	r1, [r3], #1
 80055b4:	e7f9      	b.n	80055aa <memset+0x4>
	...

080055b8 <_close_r>:
 80055b8:	b538      	push	{r3, r4, r5, lr}
 80055ba:	4d06      	ldr	r5, [pc, #24]	@ (80055d4 <_close_r+0x1c>)
 80055bc:	2300      	movs	r3, #0
 80055be:	4604      	mov	r4, r0
 80055c0:	4608      	mov	r0, r1
 80055c2:	602b      	str	r3, [r5, #0]
 80055c4:	f7fb ffd7 	bl	8001576 <_close>
 80055c8:	1c43      	adds	r3, r0, #1
 80055ca:	d102      	bne.n	80055d2 <_close_r+0x1a>
 80055cc:	682b      	ldr	r3, [r5, #0]
 80055ce:	b103      	cbz	r3, 80055d2 <_close_r+0x1a>
 80055d0:	6023      	str	r3, [r4, #0]
 80055d2:	bd38      	pop	{r3, r4, r5, pc}
 80055d4:	200003d8 	.word	0x200003d8

080055d8 <_lseek_r>:
 80055d8:	b538      	push	{r3, r4, r5, lr}
 80055da:	4d07      	ldr	r5, [pc, #28]	@ (80055f8 <_lseek_r+0x20>)
 80055dc:	4604      	mov	r4, r0
 80055de:	4608      	mov	r0, r1
 80055e0:	4611      	mov	r1, r2
 80055e2:	2200      	movs	r2, #0
 80055e4:	602a      	str	r2, [r5, #0]
 80055e6:	461a      	mov	r2, r3
 80055e8:	f7fb ffec 	bl	80015c4 <_lseek>
 80055ec:	1c43      	adds	r3, r0, #1
 80055ee:	d102      	bne.n	80055f6 <_lseek_r+0x1e>
 80055f0:	682b      	ldr	r3, [r5, #0]
 80055f2:	b103      	cbz	r3, 80055f6 <_lseek_r+0x1e>
 80055f4:	6023      	str	r3, [r4, #0]
 80055f6:	bd38      	pop	{r3, r4, r5, pc}
 80055f8:	200003d8 	.word	0x200003d8

080055fc <_read_r>:
 80055fc:	b538      	push	{r3, r4, r5, lr}
 80055fe:	4d07      	ldr	r5, [pc, #28]	@ (800561c <_read_r+0x20>)
 8005600:	4604      	mov	r4, r0
 8005602:	4608      	mov	r0, r1
 8005604:	4611      	mov	r1, r2
 8005606:	2200      	movs	r2, #0
 8005608:	602a      	str	r2, [r5, #0]
 800560a:	461a      	mov	r2, r3
 800560c:	f7fb ff96 	bl	800153c <_read>
 8005610:	1c43      	adds	r3, r0, #1
 8005612:	d102      	bne.n	800561a <_read_r+0x1e>
 8005614:	682b      	ldr	r3, [r5, #0]
 8005616:	b103      	cbz	r3, 800561a <_read_r+0x1e>
 8005618:	6023      	str	r3, [r4, #0]
 800561a:	bd38      	pop	{r3, r4, r5, pc}
 800561c:	200003d8 	.word	0x200003d8

08005620 <_write_r>:
 8005620:	b538      	push	{r3, r4, r5, lr}
 8005622:	4d07      	ldr	r5, [pc, #28]	@ (8005640 <_write_r+0x20>)
 8005624:	4604      	mov	r4, r0
 8005626:	4608      	mov	r0, r1
 8005628:	4611      	mov	r1, r2
 800562a:	2200      	movs	r2, #0
 800562c:	602a      	str	r2, [r5, #0]
 800562e:	461a      	mov	r2, r3
 8005630:	f7fc f84c 	bl	80016cc <_write>
 8005634:	1c43      	adds	r3, r0, #1
 8005636:	d102      	bne.n	800563e <_write_r+0x1e>
 8005638:	682b      	ldr	r3, [r5, #0]
 800563a:	b103      	cbz	r3, 800563e <_write_r+0x1e>
 800563c:	6023      	str	r3, [r4, #0]
 800563e:	bd38      	pop	{r3, r4, r5, pc}
 8005640:	200003d8 	.word	0x200003d8

08005644 <__errno>:
 8005644:	4b01      	ldr	r3, [pc, #4]	@ (800564c <__errno+0x8>)
 8005646:	6818      	ldr	r0, [r3, #0]
 8005648:	4770      	bx	lr
 800564a:	bf00      	nop
 800564c:	20000018 	.word	0x20000018

08005650 <__libc_init_array>:
 8005650:	b570      	push	{r4, r5, r6, lr}
 8005652:	4d0d      	ldr	r5, [pc, #52]	@ (8005688 <__libc_init_array+0x38>)
 8005654:	4c0d      	ldr	r4, [pc, #52]	@ (800568c <__libc_init_array+0x3c>)
 8005656:	1b64      	subs	r4, r4, r5
 8005658:	10a4      	asrs	r4, r4, #2
 800565a:	2600      	movs	r6, #0
 800565c:	42a6      	cmp	r6, r4
 800565e:	d109      	bne.n	8005674 <__libc_init_array+0x24>
 8005660:	4d0b      	ldr	r5, [pc, #44]	@ (8005690 <__libc_init_array+0x40>)
 8005662:	4c0c      	ldr	r4, [pc, #48]	@ (8005694 <__libc_init_array+0x44>)
 8005664:	f000 fdb8 	bl	80061d8 <_init>
 8005668:	1b64      	subs	r4, r4, r5
 800566a:	10a4      	asrs	r4, r4, #2
 800566c:	2600      	movs	r6, #0
 800566e:	42a6      	cmp	r6, r4
 8005670:	d105      	bne.n	800567e <__libc_init_array+0x2e>
 8005672:	bd70      	pop	{r4, r5, r6, pc}
 8005674:	f855 3b04 	ldr.w	r3, [r5], #4
 8005678:	4798      	blx	r3
 800567a:	3601      	adds	r6, #1
 800567c:	e7ee      	b.n	800565c <__libc_init_array+0xc>
 800567e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005682:	4798      	blx	r3
 8005684:	3601      	adds	r6, #1
 8005686:	e7f2      	b.n	800566e <__libc_init_array+0x1e>
 8005688:	0800634c 	.word	0x0800634c
 800568c:	0800634c 	.word	0x0800634c
 8005690:	0800634c 	.word	0x0800634c
 8005694:	08006350 	.word	0x08006350

08005698 <__retarget_lock_init_recursive>:
 8005698:	4770      	bx	lr

0800569a <__retarget_lock_acquire_recursive>:
 800569a:	4770      	bx	lr

0800569c <__retarget_lock_release_recursive>:
 800569c:	4770      	bx	lr
	...

080056a0 <_free_r>:
 80056a0:	b538      	push	{r3, r4, r5, lr}
 80056a2:	4605      	mov	r5, r0
 80056a4:	2900      	cmp	r1, #0
 80056a6:	d041      	beq.n	800572c <_free_r+0x8c>
 80056a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80056ac:	1f0c      	subs	r4, r1, #4
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	bfb8      	it	lt
 80056b2:	18e4      	addlt	r4, r4, r3
 80056b4:	f000 f8e0 	bl	8005878 <__malloc_lock>
 80056b8:	4a1d      	ldr	r2, [pc, #116]	@ (8005730 <_free_r+0x90>)
 80056ba:	6813      	ldr	r3, [r2, #0]
 80056bc:	b933      	cbnz	r3, 80056cc <_free_r+0x2c>
 80056be:	6063      	str	r3, [r4, #4]
 80056c0:	6014      	str	r4, [r2, #0]
 80056c2:	4628      	mov	r0, r5
 80056c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80056c8:	f000 b8dc 	b.w	8005884 <__malloc_unlock>
 80056cc:	42a3      	cmp	r3, r4
 80056ce:	d908      	bls.n	80056e2 <_free_r+0x42>
 80056d0:	6820      	ldr	r0, [r4, #0]
 80056d2:	1821      	adds	r1, r4, r0
 80056d4:	428b      	cmp	r3, r1
 80056d6:	bf01      	itttt	eq
 80056d8:	6819      	ldreq	r1, [r3, #0]
 80056da:	685b      	ldreq	r3, [r3, #4]
 80056dc:	1809      	addeq	r1, r1, r0
 80056de:	6021      	streq	r1, [r4, #0]
 80056e0:	e7ed      	b.n	80056be <_free_r+0x1e>
 80056e2:	461a      	mov	r2, r3
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	b10b      	cbz	r3, 80056ec <_free_r+0x4c>
 80056e8:	42a3      	cmp	r3, r4
 80056ea:	d9fa      	bls.n	80056e2 <_free_r+0x42>
 80056ec:	6811      	ldr	r1, [r2, #0]
 80056ee:	1850      	adds	r0, r2, r1
 80056f0:	42a0      	cmp	r0, r4
 80056f2:	d10b      	bne.n	800570c <_free_r+0x6c>
 80056f4:	6820      	ldr	r0, [r4, #0]
 80056f6:	4401      	add	r1, r0
 80056f8:	1850      	adds	r0, r2, r1
 80056fa:	4283      	cmp	r3, r0
 80056fc:	6011      	str	r1, [r2, #0]
 80056fe:	d1e0      	bne.n	80056c2 <_free_r+0x22>
 8005700:	6818      	ldr	r0, [r3, #0]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	6053      	str	r3, [r2, #4]
 8005706:	4408      	add	r0, r1
 8005708:	6010      	str	r0, [r2, #0]
 800570a:	e7da      	b.n	80056c2 <_free_r+0x22>
 800570c:	d902      	bls.n	8005714 <_free_r+0x74>
 800570e:	230c      	movs	r3, #12
 8005710:	602b      	str	r3, [r5, #0]
 8005712:	e7d6      	b.n	80056c2 <_free_r+0x22>
 8005714:	6820      	ldr	r0, [r4, #0]
 8005716:	1821      	adds	r1, r4, r0
 8005718:	428b      	cmp	r3, r1
 800571a:	bf04      	itt	eq
 800571c:	6819      	ldreq	r1, [r3, #0]
 800571e:	685b      	ldreq	r3, [r3, #4]
 8005720:	6063      	str	r3, [r4, #4]
 8005722:	bf04      	itt	eq
 8005724:	1809      	addeq	r1, r1, r0
 8005726:	6021      	streq	r1, [r4, #0]
 8005728:	6054      	str	r4, [r2, #4]
 800572a:	e7ca      	b.n	80056c2 <_free_r+0x22>
 800572c:	bd38      	pop	{r3, r4, r5, pc}
 800572e:	bf00      	nop
 8005730:	200003e4 	.word	0x200003e4

08005734 <sbrk_aligned>:
 8005734:	b570      	push	{r4, r5, r6, lr}
 8005736:	4e0f      	ldr	r6, [pc, #60]	@ (8005774 <sbrk_aligned+0x40>)
 8005738:	460c      	mov	r4, r1
 800573a:	6831      	ldr	r1, [r6, #0]
 800573c:	4605      	mov	r5, r0
 800573e:	b911      	cbnz	r1, 8005746 <sbrk_aligned+0x12>
 8005740:	f000 fcb6 	bl	80060b0 <_sbrk_r>
 8005744:	6030      	str	r0, [r6, #0]
 8005746:	4621      	mov	r1, r4
 8005748:	4628      	mov	r0, r5
 800574a:	f000 fcb1 	bl	80060b0 <_sbrk_r>
 800574e:	1c43      	adds	r3, r0, #1
 8005750:	d103      	bne.n	800575a <sbrk_aligned+0x26>
 8005752:	f04f 34ff 	mov.w	r4, #4294967295
 8005756:	4620      	mov	r0, r4
 8005758:	bd70      	pop	{r4, r5, r6, pc}
 800575a:	1cc4      	adds	r4, r0, #3
 800575c:	f024 0403 	bic.w	r4, r4, #3
 8005760:	42a0      	cmp	r0, r4
 8005762:	d0f8      	beq.n	8005756 <sbrk_aligned+0x22>
 8005764:	1a21      	subs	r1, r4, r0
 8005766:	4628      	mov	r0, r5
 8005768:	f000 fca2 	bl	80060b0 <_sbrk_r>
 800576c:	3001      	adds	r0, #1
 800576e:	d1f2      	bne.n	8005756 <sbrk_aligned+0x22>
 8005770:	e7ef      	b.n	8005752 <sbrk_aligned+0x1e>
 8005772:	bf00      	nop
 8005774:	200003e0 	.word	0x200003e0

08005778 <_malloc_r>:
 8005778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800577c:	1ccd      	adds	r5, r1, #3
 800577e:	f025 0503 	bic.w	r5, r5, #3
 8005782:	3508      	adds	r5, #8
 8005784:	2d0c      	cmp	r5, #12
 8005786:	bf38      	it	cc
 8005788:	250c      	movcc	r5, #12
 800578a:	2d00      	cmp	r5, #0
 800578c:	4606      	mov	r6, r0
 800578e:	db01      	blt.n	8005794 <_malloc_r+0x1c>
 8005790:	42a9      	cmp	r1, r5
 8005792:	d904      	bls.n	800579e <_malloc_r+0x26>
 8005794:	230c      	movs	r3, #12
 8005796:	6033      	str	r3, [r6, #0]
 8005798:	2000      	movs	r0, #0
 800579a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800579e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005874 <_malloc_r+0xfc>
 80057a2:	f000 f869 	bl	8005878 <__malloc_lock>
 80057a6:	f8d8 3000 	ldr.w	r3, [r8]
 80057aa:	461c      	mov	r4, r3
 80057ac:	bb44      	cbnz	r4, 8005800 <_malloc_r+0x88>
 80057ae:	4629      	mov	r1, r5
 80057b0:	4630      	mov	r0, r6
 80057b2:	f7ff ffbf 	bl	8005734 <sbrk_aligned>
 80057b6:	1c43      	adds	r3, r0, #1
 80057b8:	4604      	mov	r4, r0
 80057ba:	d158      	bne.n	800586e <_malloc_r+0xf6>
 80057bc:	f8d8 4000 	ldr.w	r4, [r8]
 80057c0:	4627      	mov	r7, r4
 80057c2:	2f00      	cmp	r7, #0
 80057c4:	d143      	bne.n	800584e <_malloc_r+0xd6>
 80057c6:	2c00      	cmp	r4, #0
 80057c8:	d04b      	beq.n	8005862 <_malloc_r+0xea>
 80057ca:	6823      	ldr	r3, [r4, #0]
 80057cc:	4639      	mov	r1, r7
 80057ce:	4630      	mov	r0, r6
 80057d0:	eb04 0903 	add.w	r9, r4, r3
 80057d4:	f000 fc6c 	bl	80060b0 <_sbrk_r>
 80057d8:	4581      	cmp	r9, r0
 80057da:	d142      	bne.n	8005862 <_malloc_r+0xea>
 80057dc:	6821      	ldr	r1, [r4, #0]
 80057de:	1a6d      	subs	r5, r5, r1
 80057e0:	4629      	mov	r1, r5
 80057e2:	4630      	mov	r0, r6
 80057e4:	f7ff ffa6 	bl	8005734 <sbrk_aligned>
 80057e8:	3001      	adds	r0, #1
 80057ea:	d03a      	beq.n	8005862 <_malloc_r+0xea>
 80057ec:	6823      	ldr	r3, [r4, #0]
 80057ee:	442b      	add	r3, r5
 80057f0:	6023      	str	r3, [r4, #0]
 80057f2:	f8d8 3000 	ldr.w	r3, [r8]
 80057f6:	685a      	ldr	r2, [r3, #4]
 80057f8:	bb62      	cbnz	r2, 8005854 <_malloc_r+0xdc>
 80057fa:	f8c8 7000 	str.w	r7, [r8]
 80057fe:	e00f      	b.n	8005820 <_malloc_r+0xa8>
 8005800:	6822      	ldr	r2, [r4, #0]
 8005802:	1b52      	subs	r2, r2, r5
 8005804:	d420      	bmi.n	8005848 <_malloc_r+0xd0>
 8005806:	2a0b      	cmp	r2, #11
 8005808:	d917      	bls.n	800583a <_malloc_r+0xc2>
 800580a:	1961      	adds	r1, r4, r5
 800580c:	42a3      	cmp	r3, r4
 800580e:	6025      	str	r5, [r4, #0]
 8005810:	bf18      	it	ne
 8005812:	6059      	strne	r1, [r3, #4]
 8005814:	6863      	ldr	r3, [r4, #4]
 8005816:	bf08      	it	eq
 8005818:	f8c8 1000 	streq.w	r1, [r8]
 800581c:	5162      	str	r2, [r4, r5]
 800581e:	604b      	str	r3, [r1, #4]
 8005820:	4630      	mov	r0, r6
 8005822:	f000 f82f 	bl	8005884 <__malloc_unlock>
 8005826:	f104 000b 	add.w	r0, r4, #11
 800582a:	1d23      	adds	r3, r4, #4
 800582c:	f020 0007 	bic.w	r0, r0, #7
 8005830:	1ac2      	subs	r2, r0, r3
 8005832:	bf1c      	itt	ne
 8005834:	1a1b      	subne	r3, r3, r0
 8005836:	50a3      	strne	r3, [r4, r2]
 8005838:	e7af      	b.n	800579a <_malloc_r+0x22>
 800583a:	6862      	ldr	r2, [r4, #4]
 800583c:	42a3      	cmp	r3, r4
 800583e:	bf0c      	ite	eq
 8005840:	f8c8 2000 	streq.w	r2, [r8]
 8005844:	605a      	strne	r2, [r3, #4]
 8005846:	e7eb      	b.n	8005820 <_malloc_r+0xa8>
 8005848:	4623      	mov	r3, r4
 800584a:	6864      	ldr	r4, [r4, #4]
 800584c:	e7ae      	b.n	80057ac <_malloc_r+0x34>
 800584e:	463c      	mov	r4, r7
 8005850:	687f      	ldr	r7, [r7, #4]
 8005852:	e7b6      	b.n	80057c2 <_malloc_r+0x4a>
 8005854:	461a      	mov	r2, r3
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	42a3      	cmp	r3, r4
 800585a:	d1fb      	bne.n	8005854 <_malloc_r+0xdc>
 800585c:	2300      	movs	r3, #0
 800585e:	6053      	str	r3, [r2, #4]
 8005860:	e7de      	b.n	8005820 <_malloc_r+0xa8>
 8005862:	230c      	movs	r3, #12
 8005864:	6033      	str	r3, [r6, #0]
 8005866:	4630      	mov	r0, r6
 8005868:	f000 f80c 	bl	8005884 <__malloc_unlock>
 800586c:	e794      	b.n	8005798 <_malloc_r+0x20>
 800586e:	6005      	str	r5, [r0, #0]
 8005870:	e7d6      	b.n	8005820 <_malloc_r+0xa8>
 8005872:	bf00      	nop
 8005874:	200003e4 	.word	0x200003e4

08005878 <__malloc_lock>:
 8005878:	4801      	ldr	r0, [pc, #4]	@ (8005880 <__malloc_lock+0x8>)
 800587a:	f7ff bf0e 	b.w	800569a <__retarget_lock_acquire_recursive>
 800587e:	bf00      	nop
 8005880:	200003dc 	.word	0x200003dc

08005884 <__malloc_unlock>:
 8005884:	4801      	ldr	r0, [pc, #4]	@ (800588c <__malloc_unlock+0x8>)
 8005886:	f7ff bf09 	b.w	800569c <__retarget_lock_release_recursive>
 800588a:	bf00      	nop
 800588c:	200003dc 	.word	0x200003dc

08005890 <__sfputc_r>:
 8005890:	6893      	ldr	r3, [r2, #8]
 8005892:	3b01      	subs	r3, #1
 8005894:	2b00      	cmp	r3, #0
 8005896:	b410      	push	{r4}
 8005898:	6093      	str	r3, [r2, #8]
 800589a:	da08      	bge.n	80058ae <__sfputc_r+0x1e>
 800589c:	6994      	ldr	r4, [r2, #24]
 800589e:	42a3      	cmp	r3, r4
 80058a0:	db01      	blt.n	80058a6 <__sfputc_r+0x16>
 80058a2:	290a      	cmp	r1, #10
 80058a4:	d103      	bne.n	80058ae <__sfputc_r+0x1e>
 80058a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80058aa:	f000 bb6d 	b.w	8005f88 <__swbuf_r>
 80058ae:	6813      	ldr	r3, [r2, #0]
 80058b0:	1c58      	adds	r0, r3, #1
 80058b2:	6010      	str	r0, [r2, #0]
 80058b4:	7019      	strb	r1, [r3, #0]
 80058b6:	4608      	mov	r0, r1
 80058b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80058bc:	4770      	bx	lr

080058be <__sfputs_r>:
 80058be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058c0:	4606      	mov	r6, r0
 80058c2:	460f      	mov	r7, r1
 80058c4:	4614      	mov	r4, r2
 80058c6:	18d5      	adds	r5, r2, r3
 80058c8:	42ac      	cmp	r4, r5
 80058ca:	d101      	bne.n	80058d0 <__sfputs_r+0x12>
 80058cc:	2000      	movs	r0, #0
 80058ce:	e007      	b.n	80058e0 <__sfputs_r+0x22>
 80058d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058d4:	463a      	mov	r2, r7
 80058d6:	4630      	mov	r0, r6
 80058d8:	f7ff ffda 	bl	8005890 <__sfputc_r>
 80058dc:	1c43      	adds	r3, r0, #1
 80058de:	d1f3      	bne.n	80058c8 <__sfputs_r+0xa>
 80058e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080058e4 <_vfiprintf_r>:
 80058e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058e8:	460d      	mov	r5, r1
 80058ea:	b09d      	sub	sp, #116	@ 0x74
 80058ec:	4614      	mov	r4, r2
 80058ee:	4698      	mov	r8, r3
 80058f0:	4606      	mov	r6, r0
 80058f2:	b118      	cbz	r0, 80058fc <_vfiprintf_r+0x18>
 80058f4:	6a03      	ldr	r3, [r0, #32]
 80058f6:	b90b      	cbnz	r3, 80058fc <_vfiprintf_r+0x18>
 80058f8:	f7ff fdca 	bl	8005490 <__sinit>
 80058fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80058fe:	07d9      	lsls	r1, r3, #31
 8005900:	d405      	bmi.n	800590e <_vfiprintf_r+0x2a>
 8005902:	89ab      	ldrh	r3, [r5, #12]
 8005904:	059a      	lsls	r2, r3, #22
 8005906:	d402      	bmi.n	800590e <_vfiprintf_r+0x2a>
 8005908:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800590a:	f7ff fec6 	bl	800569a <__retarget_lock_acquire_recursive>
 800590e:	89ab      	ldrh	r3, [r5, #12]
 8005910:	071b      	lsls	r3, r3, #28
 8005912:	d501      	bpl.n	8005918 <_vfiprintf_r+0x34>
 8005914:	692b      	ldr	r3, [r5, #16]
 8005916:	b99b      	cbnz	r3, 8005940 <_vfiprintf_r+0x5c>
 8005918:	4629      	mov	r1, r5
 800591a:	4630      	mov	r0, r6
 800591c:	f000 fb72 	bl	8006004 <__swsetup_r>
 8005920:	b170      	cbz	r0, 8005940 <_vfiprintf_r+0x5c>
 8005922:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005924:	07dc      	lsls	r4, r3, #31
 8005926:	d504      	bpl.n	8005932 <_vfiprintf_r+0x4e>
 8005928:	f04f 30ff 	mov.w	r0, #4294967295
 800592c:	b01d      	add	sp, #116	@ 0x74
 800592e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005932:	89ab      	ldrh	r3, [r5, #12]
 8005934:	0598      	lsls	r0, r3, #22
 8005936:	d4f7      	bmi.n	8005928 <_vfiprintf_r+0x44>
 8005938:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800593a:	f7ff feaf 	bl	800569c <__retarget_lock_release_recursive>
 800593e:	e7f3      	b.n	8005928 <_vfiprintf_r+0x44>
 8005940:	2300      	movs	r3, #0
 8005942:	9309      	str	r3, [sp, #36]	@ 0x24
 8005944:	2320      	movs	r3, #32
 8005946:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800594a:	f8cd 800c 	str.w	r8, [sp, #12]
 800594e:	2330      	movs	r3, #48	@ 0x30
 8005950:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005b00 <_vfiprintf_r+0x21c>
 8005954:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005958:	f04f 0901 	mov.w	r9, #1
 800595c:	4623      	mov	r3, r4
 800595e:	469a      	mov	sl, r3
 8005960:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005964:	b10a      	cbz	r2, 800596a <_vfiprintf_r+0x86>
 8005966:	2a25      	cmp	r2, #37	@ 0x25
 8005968:	d1f9      	bne.n	800595e <_vfiprintf_r+0x7a>
 800596a:	ebba 0b04 	subs.w	fp, sl, r4
 800596e:	d00b      	beq.n	8005988 <_vfiprintf_r+0xa4>
 8005970:	465b      	mov	r3, fp
 8005972:	4622      	mov	r2, r4
 8005974:	4629      	mov	r1, r5
 8005976:	4630      	mov	r0, r6
 8005978:	f7ff ffa1 	bl	80058be <__sfputs_r>
 800597c:	3001      	adds	r0, #1
 800597e:	f000 80a7 	beq.w	8005ad0 <_vfiprintf_r+0x1ec>
 8005982:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005984:	445a      	add	r2, fp
 8005986:	9209      	str	r2, [sp, #36]	@ 0x24
 8005988:	f89a 3000 	ldrb.w	r3, [sl]
 800598c:	2b00      	cmp	r3, #0
 800598e:	f000 809f 	beq.w	8005ad0 <_vfiprintf_r+0x1ec>
 8005992:	2300      	movs	r3, #0
 8005994:	f04f 32ff 	mov.w	r2, #4294967295
 8005998:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800599c:	f10a 0a01 	add.w	sl, sl, #1
 80059a0:	9304      	str	r3, [sp, #16]
 80059a2:	9307      	str	r3, [sp, #28]
 80059a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80059a8:	931a      	str	r3, [sp, #104]	@ 0x68
 80059aa:	4654      	mov	r4, sl
 80059ac:	2205      	movs	r2, #5
 80059ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059b2:	4853      	ldr	r0, [pc, #332]	@ (8005b00 <_vfiprintf_r+0x21c>)
 80059b4:	f7fa fc1c 	bl	80001f0 <memchr>
 80059b8:	9a04      	ldr	r2, [sp, #16]
 80059ba:	b9d8      	cbnz	r0, 80059f4 <_vfiprintf_r+0x110>
 80059bc:	06d1      	lsls	r1, r2, #27
 80059be:	bf44      	itt	mi
 80059c0:	2320      	movmi	r3, #32
 80059c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80059c6:	0713      	lsls	r3, r2, #28
 80059c8:	bf44      	itt	mi
 80059ca:	232b      	movmi	r3, #43	@ 0x2b
 80059cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80059d0:	f89a 3000 	ldrb.w	r3, [sl]
 80059d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80059d6:	d015      	beq.n	8005a04 <_vfiprintf_r+0x120>
 80059d8:	9a07      	ldr	r2, [sp, #28]
 80059da:	4654      	mov	r4, sl
 80059dc:	2000      	movs	r0, #0
 80059de:	f04f 0c0a 	mov.w	ip, #10
 80059e2:	4621      	mov	r1, r4
 80059e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80059e8:	3b30      	subs	r3, #48	@ 0x30
 80059ea:	2b09      	cmp	r3, #9
 80059ec:	d94b      	bls.n	8005a86 <_vfiprintf_r+0x1a2>
 80059ee:	b1b0      	cbz	r0, 8005a1e <_vfiprintf_r+0x13a>
 80059f0:	9207      	str	r2, [sp, #28]
 80059f2:	e014      	b.n	8005a1e <_vfiprintf_r+0x13a>
 80059f4:	eba0 0308 	sub.w	r3, r0, r8
 80059f8:	fa09 f303 	lsl.w	r3, r9, r3
 80059fc:	4313      	orrs	r3, r2
 80059fe:	9304      	str	r3, [sp, #16]
 8005a00:	46a2      	mov	sl, r4
 8005a02:	e7d2      	b.n	80059aa <_vfiprintf_r+0xc6>
 8005a04:	9b03      	ldr	r3, [sp, #12]
 8005a06:	1d19      	adds	r1, r3, #4
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	9103      	str	r1, [sp, #12]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	bfbb      	ittet	lt
 8005a10:	425b      	neglt	r3, r3
 8005a12:	f042 0202 	orrlt.w	r2, r2, #2
 8005a16:	9307      	strge	r3, [sp, #28]
 8005a18:	9307      	strlt	r3, [sp, #28]
 8005a1a:	bfb8      	it	lt
 8005a1c:	9204      	strlt	r2, [sp, #16]
 8005a1e:	7823      	ldrb	r3, [r4, #0]
 8005a20:	2b2e      	cmp	r3, #46	@ 0x2e
 8005a22:	d10a      	bne.n	8005a3a <_vfiprintf_r+0x156>
 8005a24:	7863      	ldrb	r3, [r4, #1]
 8005a26:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a28:	d132      	bne.n	8005a90 <_vfiprintf_r+0x1ac>
 8005a2a:	9b03      	ldr	r3, [sp, #12]
 8005a2c:	1d1a      	adds	r2, r3, #4
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	9203      	str	r2, [sp, #12]
 8005a32:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005a36:	3402      	adds	r4, #2
 8005a38:	9305      	str	r3, [sp, #20]
 8005a3a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005b10 <_vfiprintf_r+0x22c>
 8005a3e:	7821      	ldrb	r1, [r4, #0]
 8005a40:	2203      	movs	r2, #3
 8005a42:	4650      	mov	r0, sl
 8005a44:	f7fa fbd4 	bl	80001f0 <memchr>
 8005a48:	b138      	cbz	r0, 8005a5a <_vfiprintf_r+0x176>
 8005a4a:	9b04      	ldr	r3, [sp, #16]
 8005a4c:	eba0 000a 	sub.w	r0, r0, sl
 8005a50:	2240      	movs	r2, #64	@ 0x40
 8005a52:	4082      	lsls	r2, r0
 8005a54:	4313      	orrs	r3, r2
 8005a56:	3401      	adds	r4, #1
 8005a58:	9304      	str	r3, [sp, #16]
 8005a5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a5e:	4829      	ldr	r0, [pc, #164]	@ (8005b04 <_vfiprintf_r+0x220>)
 8005a60:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005a64:	2206      	movs	r2, #6
 8005a66:	f7fa fbc3 	bl	80001f0 <memchr>
 8005a6a:	2800      	cmp	r0, #0
 8005a6c:	d03f      	beq.n	8005aee <_vfiprintf_r+0x20a>
 8005a6e:	4b26      	ldr	r3, [pc, #152]	@ (8005b08 <_vfiprintf_r+0x224>)
 8005a70:	bb1b      	cbnz	r3, 8005aba <_vfiprintf_r+0x1d6>
 8005a72:	9b03      	ldr	r3, [sp, #12]
 8005a74:	3307      	adds	r3, #7
 8005a76:	f023 0307 	bic.w	r3, r3, #7
 8005a7a:	3308      	adds	r3, #8
 8005a7c:	9303      	str	r3, [sp, #12]
 8005a7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a80:	443b      	add	r3, r7
 8005a82:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a84:	e76a      	b.n	800595c <_vfiprintf_r+0x78>
 8005a86:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a8a:	460c      	mov	r4, r1
 8005a8c:	2001      	movs	r0, #1
 8005a8e:	e7a8      	b.n	80059e2 <_vfiprintf_r+0xfe>
 8005a90:	2300      	movs	r3, #0
 8005a92:	3401      	adds	r4, #1
 8005a94:	9305      	str	r3, [sp, #20]
 8005a96:	4619      	mov	r1, r3
 8005a98:	f04f 0c0a 	mov.w	ip, #10
 8005a9c:	4620      	mov	r0, r4
 8005a9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005aa2:	3a30      	subs	r2, #48	@ 0x30
 8005aa4:	2a09      	cmp	r2, #9
 8005aa6:	d903      	bls.n	8005ab0 <_vfiprintf_r+0x1cc>
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d0c6      	beq.n	8005a3a <_vfiprintf_r+0x156>
 8005aac:	9105      	str	r1, [sp, #20]
 8005aae:	e7c4      	b.n	8005a3a <_vfiprintf_r+0x156>
 8005ab0:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ab4:	4604      	mov	r4, r0
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e7f0      	b.n	8005a9c <_vfiprintf_r+0x1b8>
 8005aba:	ab03      	add	r3, sp, #12
 8005abc:	9300      	str	r3, [sp, #0]
 8005abe:	462a      	mov	r2, r5
 8005ac0:	4b12      	ldr	r3, [pc, #72]	@ (8005b0c <_vfiprintf_r+0x228>)
 8005ac2:	a904      	add	r1, sp, #16
 8005ac4:	4630      	mov	r0, r6
 8005ac6:	f3af 8000 	nop.w
 8005aca:	4607      	mov	r7, r0
 8005acc:	1c78      	adds	r0, r7, #1
 8005ace:	d1d6      	bne.n	8005a7e <_vfiprintf_r+0x19a>
 8005ad0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005ad2:	07d9      	lsls	r1, r3, #31
 8005ad4:	d405      	bmi.n	8005ae2 <_vfiprintf_r+0x1fe>
 8005ad6:	89ab      	ldrh	r3, [r5, #12]
 8005ad8:	059a      	lsls	r2, r3, #22
 8005ada:	d402      	bmi.n	8005ae2 <_vfiprintf_r+0x1fe>
 8005adc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005ade:	f7ff fddd 	bl	800569c <__retarget_lock_release_recursive>
 8005ae2:	89ab      	ldrh	r3, [r5, #12]
 8005ae4:	065b      	lsls	r3, r3, #25
 8005ae6:	f53f af1f 	bmi.w	8005928 <_vfiprintf_r+0x44>
 8005aea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005aec:	e71e      	b.n	800592c <_vfiprintf_r+0x48>
 8005aee:	ab03      	add	r3, sp, #12
 8005af0:	9300      	str	r3, [sp, #0]
 8005af2:	462a      	mov	r2, r5
 8005af4:	4b05      	ldr	r3, [pc, #20]	@ (8005b0c <_vfiprintf_r+0x228>)
 8005af6:	a904      	add	r1, sp, #16
 8005af8:	4630      	mov	r0, r6
 8005afa:	f000 f879 	bl	8005bf0 <_printf_i>
 8005afe:	e7e4      	b.n	8005aca <_vfiprintf_r+0x1e6>
 8005b00:	08006311 	.word	0x08006311
 8005b04:	0800631b 	.word	0x0800631b
 8005b08:	00000000 	.word	0x00000000
 8005b0c:	080058bf 	.word	0x080058bf
 8005b10:	08006317 	.word	0x08006317

08005b14 <_printf_common>:
 8005b14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b18:	4616      	mov	r6, r2
 8005b1a:	4698      	mov	r8, r3
 8005b1c:	688a      	ldr	r2, [r1, #8]
 8005b1e:	690b      	ldr	r3, [r1, #16]
 8005b20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005b24:	4293      	cmp	r3, r2
 8005b26:	bfb8      	it	lt
 8005b28:	4613      	movlt	r3, r2
 8005b2a:	6033      	str	r3, [r6, #0]
 8005b2c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005b30:	4607      	mov	r7, r0
 8005b32:	460c      	mov	r4, r1
 8005b34:	b10a      	cbz	r2, 8005b3a <_printf_common+0x26>
 8005b36:	3301      	adds	r3, #1
 8005b38:	6033      	str	r3, [r6, #0]
 8005b3a:	6823      	ldr	r3, [r4, #0]
 8005b3c:	0699      	lsls	r1, r3, #26
 8005b3e:	bf42      	ittt	mi
 8005b40:	6833      	ldrmi	r3, [r6, #0]
 8005b42:	3302      	addmi	r3, #2
 8005b44:	6033      	strmi	r3, [r6, #0]
 8005b46:	6825      	ldr	r5, [r4, #0]
 8005b48:	f015 0506 	ands.w	r5, r5, #6
 8005b4c:	d106      	bne.n	8005b5c <_printf_common+0x48>
 8005b4e:	f104 0a19 	add.w	sl, r4, #25
 8005b52:	68e3      	ldr	r3, [r4, #12]
 8005b54:	6832      	ldr	r2, [r6, #0]
 8005b56:	1a9b      	subs	r3, r3, r2
 8005b58:	42ab      	cmp	r3, r5
 8005b5a:	dc26      	bgt.n	8005baa <_printf_common+0x96>
 8005b5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005b60:	6822      	ldr	r2, [r4, #0]
 8005b62:	3b00      	subs	r3, #0
 8005b64:	bf18      	it	ne
 8005b66:	2301      	movne	r3, #1
 8005b68:	0692      	lsls	r2, r2, #26
 8005b6a:	d42b      	bmi.n	8005bc4 <_printf_common+0xb0>
 8005b6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005b70:	4641      	mov	r1, r8
 8005b72:	4638      	mov	r0, r7
 8005b74:	47c8      	blx	r9
 8005b76:	3001      	adds	r0, #1
 8005b78:	d01e      	beq.n	8005bb8 <_printf_common+0xa4>
 8005b7a:	6823      	ldr	r3, [r4, #0]
 8005b7c:	6922      	ldr	r2, [r4, #16]
 8005b7e:	f003 0306 	and.w	r3, r3, #6
 8005b82:	2b04      	cmp	r3, #4
 8005b84:	bf02      	ittt	eq
 8005b86:	68e5      	ldreq	r5, [r4, #12]
 8005b88:	6833      	ldreq	r3, [r6, #0]
 8005b8a:	1aed      	subeq	r5, r5, r3
 8005b8c:	68a3      	ldr	r3, [r4, #8]
 8005b8e:	bf0c      	ite	eq
 8005b90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b94:	2500      	movne	r5, #0
 8005b96:	4293      	cmp	r3, r2
 8005b98:	bfc4      	itt	gt
 8005b9a:	1a9b      	subgt	r3, r3, r2
 8005b9c:	18ed      	addgt	r5, r5, r3
 8005b9e:	2600      	movs	r6, #0
 8005ba0:	341a      	adds	r4, #26
 8005ba2:	42b5      	cmp	r5, r6
 8005ba4:	d11a      	bne.n	8005bdc <_printf_common+0xc8>
 8005ba6:	2000      	movs	r0, #0
 8005ba8:	e008      	b.n	8005bbc <_printf_common+0xa8>
 8005baa:	2301      	movs	r3, #1
 8005bac:	4652      	mov	r2, sl
 8005bae:	4641      	mov	r1, r8
 8005bb0:	4638      	mov	r0, r7
 8005bb2:	47c8      	blx	r9
 8005bb4:	3001      	adds	r0, #1
 8005bb6:	d103      	bne.n	8005bc0 <_printf_common+0xac>
 8005bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8005bbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bc0:	3501      	adds	r5, #1
 8005bc2:	e7c6      	b.n	8005b52 <_printf_common+0x3e>
 8005bc4:	18e1      	adds	r1, r4, r3
 8005bc6:	1c5a      	adds	r2, r3, #1
 8005bc8:	2030      	movs	r0, #48	@ 0x30
 8005bca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005bce:	4422      	add	r2, r4
 8005bd0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005bd4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005bd8:	3302      	adds	r3, #2
 8005bda:	e7c7      	b.n	8005b6c <_printf_common+0x58>
 8005bdc:	2301      	movs	r3, #1
 8005bde:	4622      	mov	r2, r4
 8005be0:	4641      	mov	r1, r8
 8005be2:	4638      	mov	r0, r7
 8005be4:	47c8      	blx	r9
 8005be6:	3001      	adds	r0, #1
 8005be8:	d0e6      	beq.n	8005bb8 <_printf_common+0xa4>
 8005bea:	3601      	adds	r6, #1
 8005bec:	e7d9      	b.n	8005ba2 <_printf_common+0x8e>
	...

08005bf0 <_printf_i>:
 8005bf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005bf4:	7e0f      	ldrb	r7, [r1, #24]
 8005bf6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005bf8:	2f78      	cmp	r7, #120	@ 0x78
 8005bfa:	4691      	mov	r9, r2
 8005bfc:	4680      	mov	r8, r0
 8005bfe:	460c      	mov	r4, r1
 8005c00:	469a      	mov	sl, r3
 8005c02:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005c06:	d807      	bhi.n	8005c18 <_printf_i+0x28>
 8005c08:	2f62      	cmp	r7, #98	@ 0x62
 8005c0a:	d80a      	bhi.n	8005c22 <_printf_i+0x32>
 8005c0c:	2f00      	cmp	r7, #0
 8005c0e:	f000 80d2 	beq.w	8005db6 <_printf_i+0x1c6>
 8005c12:	2f58      	cmp	r7, #88	@ 0x58
 8005c14:	f000 80b9 	beq.w	8005d8a <_printf_i+0x19a>
 8005c18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c1c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005c20:	e03a      	b.n	8005c98 <_printf_i+0xa8>
 8005c22:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005c26:	2b15      	cmp	r3, #21
 8005c28:	d8f6      	bhi.n	8005c18 <_printf_i+0x28>
 8005c2a:	a101      	add	r1, pc, #4	@ (adr r1, 8005c30 <_printf_i+0x40>)
 8005c2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c30:	08005c89 	.word	0x08005c89
 8005c34:	08005c9d 	.word	0x08005c9d
 8005c38:	08005c19 	.word	0x08005c19
 8005c3c:	08005c19 	.word	0x08005c19
 8005c40:	08005c19 	.word	0x08005c19
 8005c44:	08005c19 	.word	0x08005c19
 8005c48:	08005c9d 	.word	0x08005c9d
 8005c4c:	08005c19 	.word	0x08005c19
 8005c50:	08005c19 	.word	0x08005c19
 8005c54:	08005c19 	.word	0x08005c19
 8005c58:	08005c19 	.word	0x08005c19
 8005c5c:	08005d9d 	.word	0x08005d9d
 8005c60:	08005cc7 	.word	0x08005cc7
 8005c64:	08005d57 	.word	0x08005d57
 8005c68:	08005c19 	.word	0x08005c19
 8005c6c:	08005c19 	.word	0x08005c19
 8005c70:	08005dbf 	.word	0x08005dbf
 8005c74:	08005c19 	.word	0x08005c19
 8005c78:	08005cc7 	.word	0x08005cc7
 8005c7c:	08005c19 	.word	0x08005c19
 8005c80:	08005c19 	.word	0x08005c19
 8005c84:	08005d5f 	.word	0x08005d5f
 8005c88:	6833      	ldr	r3, [r6, #0]
 8005c8a:	1d1a      	adds	r2, r3, #4
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	6032      	str	r2, [r6, #0]
 8005c90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e09d      	b.n	8005dd8 <_printf_i+0x1e8>
 8005c9c:	6833      	ldr	r3, [r6, #0]
 8005c9e:	6820      	ldr	r0, [r4, #0]
 8005ca0:	1d19      	adds	r1, r3, #4
 8005ca2:	6031      	str	r1, [r6, #0]
 8005ca4:	0606      	lsls	r6, r0, #24
 8005ca6:	d501      	bpl.n	8005cac <_printf_i+0xbc>
 8005ca8:	681d      	ldr	r5, [r3, #0]
 8005caa:	e003      	b.n	8005cb4 <_printf_i+0xc4>
 8005cac:	0645      	lsls	r5, r0, #25
 8005cae:	d5fb      	bpl.n	8005ca8 <_printf_i+0xb8>
 8005cb0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005cb4:	2d00      	cmp	r5, #0
 8005cb6:	da03      	bge.n	8005cc0 <_printf_i+0xd0>
 8005cb8:	232d      	movs	r3, #45	@ 0x2d
 8005cba:	426d      	negs	r5, r5
 8005cbc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005cc0:	4859      	ldr	r0, [pc, #356]	@ (8005e28 <_printf_i+0x238>)
 8005cc2:	230a      	movs	r3, #10
 8005cc4:	e011      	b.n	8005cea <_printf_i+0xfa>
 8005cc6:	6821      	ldr	r1, [r4, #0]
 8005cc8:	6833      	ldr	r3, [r6, #0]
 8005cca:	0608      	lsls	r0, r1, #24
 8005ccc:	f853 5b04 	ldr.w	r5, [r3], #4
 8005cd0:	d402      	bmi.n	8005cd8 <_printf_i+0xe8>
 8005cd2:	0649      	lsls	r1, r1, #25
 8005cd4:	bf48      	it	mi
 8005cd6:	b2ad      	uxthmi	r5, r5
 8005cd8:	2f6f      	cmp	r7, #111	@ 0x6f
 8005cda:	4853      	ldr	r0, [pc, #332]	@ (8005e28 <_printf_i+0x238>)
 8005cdc:	6033      	str	r3, [r6, #0]
 8005cde:	bf14      	ite	ne
 8005ce0:	230a      	movne	r3, #10
 8005ce2:	2308      	moveq	r3, #8
 8005ce4:	2100      	movs	r1, #0
 8005ce6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005cea:	6866      	ldr	r6, [r4, #4]
 8005cec:	60a6      	str	r6, [r4, #8]
 8005cee:	2e00      	cmp	r6, #0
 8005cf0:	bfa2      	ittt	ge
 8005cf2:	6821      	ldrge	r1, [r4, #0]
 8005cf4:	f021 0104 	bicge.w	r1, r1, #4
 8005cf8:	6021      	strge	r1, [r4, #0]
 8005cfa:	b90d      	cbnz	r5, 8005d00 <_printf_i+0x110>
 8005cfc:	2e00      	cmp	r6, #0
 8005cfe:	d04b      	beq.n	8005d98 <_printf_i+0x1a8>
 8005d00:	4616      	mov	r6, r2
 8005d02:	fbb5 f1f3 	udiv	r1, r5, r3
 8005d06:	fb03 5711 	mls	r7, r3, r1, r5
 8005d0a:	5dc7      	ldrb	r7, [r0, r7]
 8005d0c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005d10:	462f      	mov	r7, r5
 8005d12:	42bb      	cmp	r3, r7
 8005d14:	460d      	mov	r5, r1
 8005d16:	d9f4      	bls.n	8005d02 <_printf_i+0x112>
 8005d18:	2b08      	cmp	r3, #8
 8005d1a:	d10b      	bne.n	8005d34 <_printf_i+0x144>
 8005d1c:	6823      	ldr	r3, [r4, #0]
 8005d1e:	07df      	lsls	r7, r3, #31
 8005d20:	d508      	bpl.n	8005d34 <_printf_i+0x144>
 8005d22:	6923      	ldr	r3, [r4, #16]
 8005d24:	6861      	ldr	r1, [r4, #4]
 8005d26:	4299      	cmp	r1, r3
 8005d28:	bfde      	ittt	le
 8005d2a:	2330      	movle	r3, #48	@ 0x30
 8005d2c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005d30:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005d34:	1b92      	subs	r2, r2, r6
 8005d36:	6122      	str	r2, [r4, #16]
 8005d38:	f8cd a000 	str.w	sl, [sp]
 8005d3c:	464b      	mov	r3, r9
 8005d3e:	aa03      	add	r2, sp, #12
 8005d40:	4621      	mov	r1, r4
 8005d42:	4640      	mov	r0, r8
 8005d44:	f7ff fee6 	bl	8005b14 <_printf_common>
 8005d48:	3001      	adds	r0, #1
 8005d4a:	d14a      	bne.n	8005de2 <_printf_i+0x1f2>
 8005d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d50:	b004      	add	sp, #16
 8005d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d56:	6823      	ldr	r3, [r4, #0]
 8005d58:	f043 0320 	orr.w	r3, r3, #32
 8005d5c:	6023      	str	r3, [r4, #0]
 8005d5e:	4833      	ldr	r0, [pc, #204]	@ (8005e2c <_printf_i+0x23c>)
 8005d60:	2778      	movs	r7, #120	@ 0x78
 8005d62:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005d66:	6823      	ldr	r3, [r4, #0]
 8005d68:	6831      	ldr	r1, [r6, #0]
 8005d6a:	061f      	lsls	r7, r3, #24
 8005d6c:	f851 5b04 	ldr.w	r5, [r1], #4
 8005d70:	d402      	bmi.n	8005d78 <_printf_i+0x188>
 8005d72:	065f      	lsls	r7, r3, #25
 8005d74:	bf48      	it	mi
 8005d76:	b2ad      	uxthmi	r5, r5
 8005d78:	6031      	str	r1, [r6, #0]
 8005d7a:	07d9      	lsls	r1, r3, #31
 8005d7c:	bf44      	itt	mi
 8005d7e:	f043 0320 	orrmi.w	r3, r3, #32
 8005d82:	6023      	strmi	r3, [r4, #0]
 8005d84:	b11d      	cbz	r5, 8005d8e <_printf_i+0x19e>
 8005d86:	2310      	movs	r3, #16
 8005d88:	e7ac      	b.n	8005ce4 <_printf_i+0xf4>
 8005d8a:	4827      	ldr	r0, [pc, #156]	@ (8005e28 <_printf_i+0x238>)
 8005d8c:	e7e9      	b.n	8005d62 <_printf_i+0x172>
 8005d8e:	6823      	ldr	r3, [r4, #0]
 8005d90:	f023 0320 	bic.w	r3, r3, #32
 8005d94:	6023      	str	r3, [r4, #0]
 8005d96:	e7f6      	b.n	8005d86 <_printf_i+0x196>
 8005d98:	4616      	mov	r6, r2
 8005d9a:	e7bd      	b.n	8005d18 <_printf_i+0x128>
 8005d9c:	6833      	ldr	r3, [r6, #0]
 8005d9e:	6825      	ldr	r5, [r4, #0]
 8005da0:	6961      	ldr	r1, [r4, #20]
 8005da2:	1d18      	adds	r0, r3, #4
 8005da4:	6030      	str	r0, [r6, #0]
 8005da6:	062e      	lsls	r6, r5, #24
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	d501      	bpl.n	8005db0 <_printf_i+0x1c0>
 8005dac:	6019      	str	r1, [r3, #0]
 8005dae:	e002      	b.n	8005db6 <_printf_i+0x1c6>
 8005db0:	0668      	lsls	r0, r5, #25
 8005db2:	d5fb      	bpl.n	8005dac <_printf_i+0x1bc>
 8005db4:	8019      	strh	r1, [r3, #0]
 8005db6:	2300      	movs	r3, #0
 8005db8:	6123      	str	r3, [r4, #16]
 8005dba:	4616      	mov	r6, r2
 8005dbc:	e7bc      	b.n	8005d38 <_printf_i+0x148>
 8005dbe:	6833      	ldr	r3, [r6, #0]
 8005dc0:	1d1a      	adds	r2, r3, #4
 8005dc2:	6032      	str	r2, [r6, #0]
 8005dc4:	681e      	ldr	r6, [r3, #0]
 8005dc6:	6862      	ldr	r2, [r4, #4]
 8005dc8:	2100      	movs	r1, #0
 8005dca:	4630      	mov	r0, r6
 8005dcc:	f7fa fa10 	bl	80001f0 <memchr>
 8005dd0:	b108      	cbz	r0, 8005dd6 <_printf_i+0x1e6>
 8005dd2:	1b80      	subs	r0, r0, r6
 8005dd4:	6060      	str	r0, [r4, #4]
 8005dd6:	6863      	ldr	r3, [r4, #4]
 8005dd8:	6123      	str	r3, [r4, #16]
 8005dda:	2300      	movs	r3, #0
 8005ddc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005de0:	e7aa      	b.n	8005d38 <_printf_i+0x148>
 8005de2:	6923      	ldr	r3, [r4, #16]
 8005de4:	4632      	mov	r2, r6
 8005de6:	4649      	mov	r1, r9
 8005de8:	4640      	mov	r0, r8
 8005dea:	47d0      	blx	sl
 8005dec:	3001      	adds	r0, #1
 8005dee:	d0ad      	beq.n	8005d4c <_printf_i+0x15c>
 8005df0:	6823      	ldr	r3, [r4, #0]
 8005df2:	079b      	lsls	r3, r3, #30
 8005df4:	d413      	bmi.n	8005e1e <_printf_i+0x22e>
 8005df6:	68e0      	ldr	r0, [r4, #12]
 8005df8:	9b03      	ldr	r3, [sp, #12]
 8005dfa:	4298      	cmp	r0, r3
 8005dfc:	bfb8      	it	lt
 8005dfe:	4618      	movlt	r0, r3
 8005e00:	e7a6      	b.n	8005d50 <_printf_i+0x160>
 8005e02:	2301      	movs	r3, #1
 8005e04:	4632      	mov	r2, r6
 8005e06:	4649      	mov	r1, r9
 8005e08:	4640      	mov	r0, r8
 8005e0a:	47d0      	blx	sl
 8005e0c:	3001      	adds	r0, #1
 8005e0e:	d09d      	beq.n	8005d4c <_printf_i+0x15c>
 8005e10:	3501      	adds	r5, #1
 8005e12:	68e3      	ldr	r3, [r4, #12]
 8005e14:	9903      	ldr	r1, [sp, #12]
 8005e16:	1a5b      	subs	r3, r3, r1
 8005e18:	42ab      	cmp	r3, r5
 8005e1a:	dcf2      	bgt.n	8005e02 <_printf_i+0x212>
 8005e1c:	e7eb      	b.n	8005df6 <_printf_i+0x206>
 8005e1e:	2500      	movs	r5, #0
 8005e20:	f104 0619 	add.w	r6, r4, #25
 8005e24:	e7f5      	b.n	8005e12 <_printf_i+0x222>
 8005e26:	bf00      	nop
 8005e28:	08006322 	.word	0x08006322
 8005e2c:	08006333 	.word	0x08006333

08005e30 <__sflush_r>:
 8005e30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005e34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e38:	0716      	lsls	r6, r2, #28
 8005e3a:	4605      	mov	r5, r0
 8005e3c:	460c      	mov	r4, r1
 8005e3e:	d454      	bmi.n	8005eea <__sflush_r+0xba>
 8005e40:	684b      	ldr	r3, [r1, #4]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	dc02      	bgt.n	8005e4c <__sflush_r+0x1c>
 8005e46:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	dd48      	ble.n	8005ede <__sflush_r+0xae>
 8005e4c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005e4e:	2e00      	cmp	r6, #0
 8005e50:	d045      	beq.n	8005ede <__sflush_r+0xae>
 8005e52:	2300      	movs	r3, #0
 8005e54:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005e58:	682f      	ldr	r7, [r5, #0]
 8005e5a:	6a21      	ldr	r1, [r4, #32]
 8005e5c:	602b      	str	r3, [r5, #0]
 8005e5e:	d030      	beq.n	8005ec2 <__sflush_r+0x92>
 8005e60:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005e62:	89a3      	ldrh	r3, [r4, #12]
 8005e64:	0759      	lsls	r1, r3, #29
 8005e66:	d505      	bpl.n	8005e74 <__sflush_r+0x44>
 8005e68:	6863      	ldr	r3, [r4, #4]
 8005e6a:	1ad2      	subs	r2, r2, r3
 8005e6c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005e6e:	b10b      	cbz	r3, 8005e74 <__sflush_r+0x44>
 8005e70:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005e72:	1ad2      	subs	r2, r2, r3
 8005e74:	2300      	movs	r3, #0
 8005e76:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005e78:	6a21      	ldr	r1, [r4, #32]
 8005e7a:	4628      	mov	r0, r5
 8005e7c:	47b0      	blx	r6
 8005e7e:	1c43      	adds	r3, r0, #1
 8005e80:	89a3      	ldrh	r3, [r4, #12]
 8005e82:	d106      	bne.n	8005e92 <__sflush_r+0x62>
 8005e84:	6829      	ldr	r1, [r5, #0]
 8005e86:	291d      	cmp	r1, #29
 8005e88:	d82b      	bhi.n	8005ee2 <__sflush_r+0xb2>
 8005e8a:	4a2a      	ldr	r2, [pc, #168]	@ (8005f34 <__sflush_r+0x104>)
 8005e8c:	410a      	asrs	r2, r1
 8005e8e:	07d6      	lsls	r6, r2, #31
 8005e90:	d427      	bmi.n	8005ee2 <__sflush_r+0xb2>
 8005e92:	2200      	movs	r2, #0
 8005e94:	6062      	str	r2, [r4, #4]
 8005e96:	04d9      	lsls	r1, r3, #19
 8005e98:	6922      	ldr	r2, [r4, #16]
 8005e9a:	6022      	str	r2, [r4, #0]
 8005e9c:	d504      	bpl.n	8005ea8 <__sflush_r+0x78>
 8005e9e:	1c42      	adds	r2, r0, #1
 8005ea0:	d101      	bne.n	8005ea6 <__sflush_r+0x76>
 8005ea2:	682b      	ldr	r3, [r5, #0]
 8005ea4:	b903      	cbnz	r3, 8005ea8 <__sflush_r+0x78>
 8005ea6:	6560      	str	r0, [r4, #84]	@ 0x54
 8005ea8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005eaa:	602f      	str	r7, [r5, #0]
 8005eac:	b1b9      	cbz	r1, 8005ede <__sflush_r+0xae>
 8005eae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005eb2:	4299      	cmp	r1, r3
 8005eb4:	d002      	beq.n	8005ebc <__sflush_r+0x8c>
 8005eb6:	4628      	mov	r0, r5
 8005eb8:	f7ff fbf2 	bl	80056a0 <_free_r>
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	6363      	str	r3, [r4, #52]	@ 0x34
 8005ec0:	e00d      	b.n	8005ede <__sflush_r+0xae>
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	4628      	mov	r0, r5
 8005ec6:	47b0      	blx	r6
 8005ec8:	4602      	mov	r2, r0
 8005eca:	1c50      	adds	r0, r2, #1
 8005ecc:	d1c9      	bne.n	8005e62 <__sflush_r+0x32>
 8005ece:	682b      	ldr	r3, [r5, #0]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d0c6      	beq.n	8005e62 <__sflush_r+0x32>
 8005ed4:	2b1d      	cmp	r3, #29
 8005ed6:	d001      	beq.n	8005edc <__sflush_r+0xac>
 8005ed8:	2b16      	cmp	r3, #22
 8005eda:	d11e      	bne.n	8005f1a <__sflush_r+0xea>
 8005edc:	602f      	str	r7, [r5, #0]
 8005ede:	2000      	movs	r0, #0
 8005ee0:	e022      	b.n	8005f28 <__sflush_r+0xf8>
 8005ee2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ee6:	b21b      	sxth	r3, r3
 8005ee8:	e01b      	b.n	8005f22 <__sflush_r+0xf2>
 8005eea:	690f      	ldr	r7, [r1, #16]
 8005eec:	2f00      	cmp	r7, #0
 8005eee:	d0f6      	beq.n	8005ede <__sflush_r+0xae>
 8005ef0:	0793      	lsls	r3, r2, #30
 8005ef2:	680e      	ldr	r6, [r1, #0]
 8005ef4:	bf08      	it	eq
 8005ef6:	694b      	ldreq	r3, [r1, #20]
 8005ef8:	600f      	str	r7, [r1, #0]
 8005efa:	bf18      	it	ne
 8005efc:	2300      	movne	r3, #0
 8005efe:	eba6 0807 	sub.w	r8, r6, r7
 8005f02:	608b      	str	r3, [r1, #8]
 8005f04:	f1b8 0f00 	cmp.w	r8, #0
 8005f08:	dde9      	ble.n	8005ede <__sflush_r+0xae>
 8005f0a:	6a21      	ldr	r1, [r4, #32]
 8005f0c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005f0e:	4643      	mov	r3, r8
 8005f10:	463a      	mov	r2, r7
 8005f12:	4628      	mov	r0, r5
 8005f14:	47b0      	blx	r6
 8005f16:	2800      	cmp	r0, #0
 8005f18:	dc08      	bgt.n	8005f2c <__sflush_r+0xfc>
 8005f1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f22:	81a3      	strh	r3, [r4, #12]
 8005f24:	f04f 30ff 	mov.w	r0, #4294967295
 8005f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f2c:	4407      	add	r7, r0
 8005f2e:	eba8 0800 	sub.w	r8, r8, r0
 8005f32:	e7e7      	b.n	8005f04 <__sflush_r+0xd4>
 8005f34:	dfbffffe 	.word	0xdfbffffe

08005f38 <_fflush_r>:
 8005f38:	b538      	push	{r3, r4, r5, lr}
 8005f3a:	690b      	ldr	r3, [r1, #16]
 8005f3c:	4605      	mov	r5, r0
 8005f3e:	460c      	mov	r4, r1
 8005f40:	b913      	cbnz	r3, 8005f48 <_fflush_r+0x10>
 8005f42:	2500      	movs	r5, #0
 8005f44:	4628      	mov	r0, r5
 8005f46:	bd38      	pop	{r3, r4, r5, pc}
 8005f48:	b118      	cbz	r0, 8005f52 <_fflush_r+0x1a>
 8005f4a:	6a03      	ldr	r3, [r0, #32]
 8005f4c:	b90b      	cbnz	r3, 8005f52 <_fflush_r+0x1a>
 8005f4e:	f7ff fa9f 	bl	8005490 <__sinit>
 8005f52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d0f3      	beq.n	8005f42 <_fflush_r+0xa>
 8005f5a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005f5c:	07d0      	lsls	r0, r2, #31
 8005f5e:	d404      	bmi.n	8005f6a <_fflush_r+0x32>
 8005f60:	0599      	lsls	r1, r3, #22
 8005f62:	d402      	bmi.n	8005f6a <_fflush_r+0x32>
 8005f64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f66:	f7ff fb98 	bl	800569a <__retarget_lock_acquire_recursive>
 8005f6a:	4628      	mov	r0, r5
 8005f6c:	4621      	mov	r1, r4
 8005f6e:	f7ff ff5f 	bl	8005e30 <__sflush_r>
 8005f72:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005f74:	07da      	lsls	r2, r3, #31
 8005f76:	4605      	mov	r5, r0
 8005f78:	d4e4      	bmi.n	8005f44 <_fflush_r+0xc>
 8005f7a:	89a3      	ldrh	r3, [r4, #12]
 8005f7c:	059b      	lsls	r3, r3, #22
 8005f7e:	d4e1      	bmi.n	8005f44 <_fflush_r+0xc>
 8005f80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f82:	f7ff fb8b 	bl	800569c <__retarget_lock_release_recursive>
 8005f86:	e7dd      	b.n	8005f44 <_fflush_r+0xc>

08005f88 <__swbuf_r>:
 8005f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f8a:	460e      	mov	r6, r1
 8005f8c:	4614      	mov	r4, r2
 8005f8e:	4605      	mov	r5, r0
 8005f90:	b118      	cbz	r0, 8005f9a <__swbuf_r+0x12>
 8005f92:	6a03      	ldr	r3, [r0, #32]
 8005f94:	b90b      	cbnz	r3, 8005f9a <__swbuf_r+0x12>
 8005f96:	f7ff fa7b 	bl	8005490 <__sinit>
 8005f9a:	69a3      	ldr	r3, [r4, #24]
 8005f9c:	60a3      	str	r3, [r4, #8]
 8005f9e:	89a3      	ldrh	r3, [r4, #12]
 8005fa0:	071a      	lsls	r2, r3, #28
 8005fa2:	d501      	bpl.n	8005fa8 <__swbuf_r+0x20>
 8005fa4:	6923      	ldr	r3, [r4, #16]
 8005fa6:	b943      	cbnz	r3, 8005fba <__swbuf_r+0x32>
 8005fa8:	4621      	mov	r1, r4
 8005faa:	4628      	mov	r0, r5
 8005fac:	f000 f82a 	bl	8006004 <__swsetup_r>
 8005fb0:	b118      	cbz	r0, 8005fba <__swbuf_r+0x32>
 8005fb2:	f04f 37ff 	mov.w	r7, #4294967295
 8005fb6:	4638      	mov	r0, r7
 8005fb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fba:	6823      	ldr	r3, [r4, #0]
 8005fbc:	6922      	ldr	r2, [r4, #16]
 8005fbe:	1a98      	subs	r0, r3, r2
 8005fc0:	6963      	ldr	r3, [r4, #20]
 8005fc2:	b2f6      	uxtb	r6, r6
 8005fc4:	4283      	cmp	r3, r0
 8005fc6:	4637      	mov	r7, r6
 8005fc8:	dc05      	bgt.n	8005fd6 <__swbuf_r+0x4e>
 8005fca:	4621      	mov	r1, r4
 8005fcc:	4628      	mov	r0, r5
 8005fce:	f7ff ffb3 	bl	8005f38 <_fflush_r>
 8005fd2:	2800      	cmp	r0, #0
 8005fd4:	d1ed      	bne.n	8005fb2 <__swbuf_r+0x2a>
 8005fd6:	68a3      	ldr	r3, [r4, #8]
 8005fd8:	3b01      	subs	r3, #1
 8005fda:	60a3      	str	r3, [r4, #8]
 8005fdc:	6823      	ldr	r3, [r4, #0]
 8005fde:	1c5a      	adds	r2, r3, #1
 8005fe0:	6022      	str	r2, [r4, #0]
 8005fe2:	701e      	strb	r6, [r3, #0]
 8005fe4:	6962      	ldr	r2, [r4, #20]
 8005fe6:	1c43      	adds	r3, r0, #1
 8005fe8:	429a      	cmp	r2, r3
 8005fea:	d004      	beq.n	8005ff6 <__swbuf_r+0x6e>
 8005fec:	89a3      	ldrh	r3, [r4, #12]
 8005fee:	07db      	lsls	r3, r3, #31
 8005ff0:	d5e1      	bpl.n	8005fb6 <__swbuf_r+0x2e>
 8005ff2:	2e0a      	cmp	r6, #10
 8005ff4:	d1df      	bne.n	8005fb6 <__swbuf_r+0x2e>
 8005ff6:	4621      	mov	r1, r4
 8005ff8:	4628      	mov	r0, r5
 8005ffa:	f7ff ff9d 	bl	8005f38 <_fflush_r>
 8005ffe:	2800      	cmp	r0, #0
 8006000:	d0d9      	beq.n	8005fb6 <__swbuf_r+0x2e>
 8006002:	e7d6      	b.n	8005fb2 <__swbuf_r+0x2a>

08006004 <__swsetup_r>:
 8006004:	b538      	push	{r3, r4, r5, lr}
 8006006:	4b29      	ldr	r3, [pc, #164]	@ (80060ac <__swsetup_r+0xa8>)
 8006008:	4605      	mov	r5, r0
 800600a:	6818      	ldr	r0, [r3, #0]
 800600c:	460c      	mov	r4, r1
 800600e:	b118      	cbz	r0, 8006018 <__swsetup_r+0x14>
 8006010:	6a03      	ldr	r3, [r0, #32]
 8006012:	b90b      	cbnz	r3, 8006018 <__swsetup_r+0x14>
 8006014:	f7ff fa3c 	bl	8005490 <__sinit>
 8006018:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800601c:	0719      	lsls	r1, r3, #28
 800601e:	d422      	bmi.n	8006066 <__swsetup_r+0x62>
 8006020:	06da      	lsls	r2, r3, #27
 8006022:	d407      	bmi.n	8006034 <__swsetup_r+0x30>
 8006024:	2209      	movs	r2, #9
 8006026:	602a      	str	r2, [r5, #0]
 8006028:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800602c:	81a3      	strh	r3, [r4, #12]
 800602e:	f04f 30ff 	mov.w	r0, #4294967295
 8006032:	e033      	b.n	800609c <__swsetup_r+0x98>
 8006034:	0758      	lsls	r0, r3, #29
 8006036:	d512      	bpl.n	800605e <__swsetup_r+0x5a>
 8006038:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800603a:	b141      	cbz	r1, 800604e <__swsetup_r+0x4a>
 800603c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006040:	4299      	cmp	r1, r3
 8006042:	d002      	beq.n	800604a <__swsetup_r+0x46>
 8006044:	4628      	mov	r0, r5
 8006046:	f7ff fb2b 	bl	80056a0 <_free_r>
 800604a:	2300      	movs	r3, #0
 800604c:	6363      	str	r3, [r4, #52]	@ 0x34
 800604e:	89a3      	ldrh	r3, [r4, #12]
 8006050:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006054:	81a3      	strh	r3, [r4, #12]
 8006056:	2300      	movs	r3, #0
 8006058:	6063      	str	r3, [r4, #4]
 800605a:	6923      	ldr	r3, [r4, #16]
 800605c:	6023      	str	r3, [r4, #0]
 800605e:	89a3      	ldrh	r3, [r4, #12]
 8006060:	f043 0308 	orr.w	r3, r3, #8
 8006064:	81a3      	strh	r3, [r4, #12]
 8006066:	6923      	ldr	r3, [r4, #16]
 8006068:	b94b      	cbnz	r3, 800607e <__swsetup_r+0x7a>
 800606a:	89a3      	ldrh	r3, [r4, #12]
 800606c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006070:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006074:	d003      	beq.n	800607e <__swsetup_r+0x7a>
 8006076:	4621      	mov	r1, r4
 8006078:	4628      	mov	r0, r5
 800607a:	f000 f84f 	bl	800611c <__smakebuf_r>
 800607e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006082:	f013 0201 	ands.w	r2, r3, #1
 8006086:	d00a      	beq.n	800609e <__swsetup_r+0x9a>
 8006088:	2200      	movs	r2, #0
 800608a:	60a2      	str	r2, [r4, #8]
 800608c:	6962      	ldr	r2, [r4, #20]
 800608e:	4252      	negs	r2, r2
 8006090:	61a2      	str	r2, [r4, #24]
 8006092:	6922      	ldr	r2, [r4, #16]
 8006094:	b942      	cbnz	r2, 80060a8 <__swsetup_r+0xa4>
 8006096:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800609a:	d1c5      	bne.n	8006028 <__swsetup_r+0x24>
 800609c:	bd38      	pop	{r3, r4, r5, pc}
 800609e:	0799      	lsls	r1, r3, #30
 80060a0:	bf58      	it	pl
 80060a2:	6962      	ldrpl	r2, [r4, #20]
 80060a4:	60a2      	str	r2, [r4, #8]
 80060a6:	e7f4      	b.n	8006092 <__swsetup_r+0x8e>
 80060a8:	2000      	movs	r0, #0
 80060aa:	e7f7      	b.n	800609c <__swsetup_r+0x98>
 80060ac:	20000018 	.word	0x20000018

080060b0 <_sbrk_r>:
 80060b0:	b538      	push	{r3, r4, r5, lr}
 80060b2:	4d06      	ldr	r5, [pc, #24]	@ (80060cc <_sbrk_r+0x1c>)
 80060b4:	2300      	movs	r3, #0
 80060b6:	4604      	mov	r4, r0
 80060b8:	4608      	mov	r0, r1
 80060ba:	602b      	str	r3, [r5, #0]
 80060bc:	f7fb fa90 	bl	80015e0 <_sbrk>
 80060c0:	1c43      	adds	r3, r0, #1
 80060c2:	d102      	bne.n	80060ca <_sbrk_r+0x1a>
 80060c4:	682b      	ldr	r3, [r5, #0]
 80060c6:	b103      	cbz	r3, 80060ca <_sbrk_r+0x1a>
 80060c8:	6023      	str	r3, [r4, #0]
 80060ca:	bd38      	pop	{r3, r4, r5, pc}
 80060cc:	200003d8 	.word	0x200003d8

080060d0 <__swhatbuf_r>:
 80060d0:	b570      	push	{r4, r5, r6, lr}
 80060d2:	460c      	mov	r4, r1
 80060d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060d8:	2900      	cmp	r1, #0
 80060da:	b096      	sub	sp, #88	@ 0x58
 80060dc:	4615      	mov	r5, r2
 80060de:	461e      	mov	r6, r3
 80060e0:	da0d      	bge.n	80060fe <__swhatbuf_r+0x2e>
 80060e2:	89a3      	ldrh	r3, [r4, #12]
 80060e4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80060e8:	f04f 0100 	mov.w	r1, #0
 80060ec:	bf14      	ite	ne
 80060ee:	2340      	movne	r3, #64	@ 0x40
 80060f0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80060f4:	2000      	movs	r0, #0
 80060f6:	6031      	str	r1, [r6, #0]
 80060f8:	602b      	str	r3, [r5, #0]
 80060fa:	b016      	add	sp, #88	@ 0x58
 80060fc:	bd70      	pop	{r4, r5, r6, pc}
 80060fe:	466a      	mov	r2, sp
 8006100:	f000 f848 	bl	8006194 <_fstat_r>
 8006104:	2800      	cmp	r0, #0
 8006106:	dbec      	blt.n	80060e2 <__swhatbuf_r+0x12>
 8006108:	9901      	ldr	r1, [sp, #4]
 800610a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800610e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006112:	4259      	negs	r1, r3
 8006114:	4159      	adcs	r1, r3
 8006116:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800611a:	e7eb      	b.n	80060f4 <__swhatbuf_r+0x24>

0800611c <__smakebuf_r>:
 800611c:	898b      	ldrh	r3, [r1, #12]
 800611e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006120:	079d      	lsls	r5, r3, #30
 8006122:	4606      	mov	r6, r0
 8006124:	460c      	mov	r4, r1
 8006126:	d507      	bpl.n	8006138 <__smakebuf_r+0x1c>
 8006128:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800612c:	6023      	str	r3, [r4, #0]
 800612e:	6123      	str	r3, [r4, #16]
 8006130:	2301      	movs	r3, #1
 8006132:	6163      	str	r3, [r4, #20]
 8006134:	b003      	add	sp, #12
 8006136:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006138:	ab01      	add	r3, sp, #4
 800613a:	466a      	mov	r2, sp
 800613c:	f7ff ffc8 	bl	80060d0 <__swhatbuf_r>
 8006140:	9f00      	ldr	r7, [sp, #0]
 8006142:	4605      	mov	r5, r0
 8006144:	4639      	mov	r1, r7
 8006146:	4630      	mov	r0, r6
 8006148:	f7ff fb16 	bl	8005778 <_malloc_r>
 800614c:	b948      	cbnz	r0, 8006162 <__smakebuf_r+0x46>
 800614e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006152:	059a      	lsls	r2, r3, #22
 8006154:	d4ee      	bmi.n	8006134 <__smakebuf_r+0x18>
 8006156:	f023 0303 	bic.w	r3, r3, #3
 800615a:	f043 0302 	orr.w	r3, r3, #2
 800615e:	81a3      	strh	r3, [r4, #12]
 8006160:	e7e2      	b.n	8006128 <__smakebuf_r+0xc>
 8006162:	89a3      	ldrh	r3, [r4, #12]
 8006164:	6020      	str	r0, [r4, #0]
 8006166:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800616a:	81a3      	strh	r3, [r4, #12]
 800616c:	9b01      	ldr	r3, [sp, #4]
 800616e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006172:	b15b      	cbz	r3, 800618c <__smakebuf_r+0x70>
 8006174:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006178:	4630      	mov	r0, r6
 800617a:	f000 f81d 	bl	80061b8 <_isatty_r>
 800617e:	b128      	cbz	r0, 800618c <__smakebuf_r+0x70>
 8006180:	89a3      	ldrh	r3, [r4, #12]
 8006182:	f023 0303 	bic.w	r3, r3, #3
 8006186:	f043 0301 	orr.w	r3, r3, #1
 800618a:	81a3      	strh	r3, [r4, #12]
 800618c:	89a3      	ldrh	r3, [r4, #12]
 800618e:	431d      	orrs	r5, r3
 8006190:	81a5      	strh	r5, [r4, #12]
 8006192:	e7cf      	b.n	8006134 <__smakebuf_r+0x18>

08006194 <_fstat_r>:
 8006194:	b538      	push	{r3, r4, r5, lr}
 8006196:	4d07      	ldr	r5, [pc, #28]	@ (80061b4 <_fstat_r+0x20>)
 8006198:	2300      	movs	r3, #0
 800619a:	4604      	mov	r4, r0
 800619c:	4608      	mov	r0, r1
 800619e:	4611      	mov	r1, r2
 80061a0:	602b      	str	r3, [r5, #0]
 80061a2:	f7fb f9f4 	bl	800158e <_fstat>
 80061a6:	1c43      	adds	r3, r0, #1
 80061a8:	d102      	bne.n	80061b0 <_fstat_r+0x1c>
 80061aa:	682b      	ldr	r3, [r5, #0]
 80061ac:	b103      	cbz	r3, 80061b0 <_fstat_r+0x1c>
 80061ae:	6023      	str	r3, [r4, #0]
 80061b0:	bd38      	pop	{r3, r4, r5, pc}
 80061b2:	bf00      	nop
 80061b4:	200003d8 	.word	0x200003d8

080061b8 <_isatty_r>:
 80061b8:	b538      	push	{r3, r4, r5, lr}
 80061ba:	4d06      	ldr	r5, [pc, #24]	@ (80061d4 <_isatty_r+0x1c>)
 80061bc:	2300      	movs	r3, #0
 80061be:	4604      	mov	r4, r0
 80061c0:	4608      	mov	r0, r1
 80061c2:	602b      	str	r3, [r5, #0]
 80061c4:	f7fb f9f3 	bl	80015ae <_isatty>
 80061c8:	1c43      	adds	r3, r0, #1
 80061ca:	d102      	bne.n	80061d2 <_isatty_r+0x1a>
 80061cc:	682b      	ldr	r3, [r5, #0]
 80061ce:	b103      	cbz	r3, 80061d2 <_isatty_r+0x1a>
 80061d0:	6023      	str	r3, [r4, #0]
 80061d2:	bd38      	pop	{r3, r4, r5, pc}
 80061d4:	200003d8 	.word	0x200003d8

080061d8 <_init>:
 80061d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061da:	bf00      	nop
 80061dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061de:	bc08      	pop	{r3}
 80061e0:	469e      	mov	lr, r3
 80061e2:	4770      	bx	lr

080061e4 <_fini>:
 80061e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061e6:	bf00      	nop
 80061e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061ea:	bc08      	pop	{r3}
 80061ec:	469e      	mov	lr, r3
 80061ee:	4770      	bx	lr
