(t0) {
  pc = 0
  ibuf = {
    0: 
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    DN    --    0     --    no     <-h- <-t-
    d9    DN    --    0     --    no    
    d10   DN    --    0     --    no    
    d11   DN    --    0     --    no    
    d12   DN    --    0     --    no    
    d13   DN    --    0     --    no    
    d14   DN    --    0     --    no    
    d15   DN    --    0     --    no    
    d16   DN    --    0     --    no    
    d17   DN    --    0     --    no    
    d18   DN    --    0     --    no    
    d19   DN    --    0     --    no    
    d20   DN    --    0     --    no    
    d21   DN    --    0     --    no    
    d22   DN    --    0     --    no    
    d23   DN    --    0     --    no    
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    5 1 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 0
instructions_executed = 0
instructions_per_cycle = -nan
(t1) {
  pc = 1
  ibuf = {
    0: movi 0 0
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    DN    --    0     --    no     <-h- <-t-
    d9    DN    --    0     --    no    
    d10   DN    --    0     --    no    
    d11   DN    --    0     --    no    
    d12   DN    --    0     --    no    
    d13   DN    --    0     --    no    
    d14   DN    --    0     --    no    
    d15   DN    --    0     --    no    
    d16   DN    --    0     --    no    
    d17   DN    --    0     --    no    
    d18   DN    --    0     --    no    
    d19   DN    --    0     --    no    
    d20   DN    --    0     --    no    
    d21   DN    --    0     --    no    
    d22   DN    --    0     --    no    
    d23   DN    --    0     --    no    
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    5 1 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 1
instructions_executed = 0
instructions_per_cycle = 0
(t2) {
  pc = 2
  ibuf = {
    1: movi 1 0
  }
  rat = {
    8 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r0    0     --    no     <-t-
    d9    DN    --    0     --    no     <-h-
    d10   DN    --    0     --    no    
    d11   DN    --    0     --    no    
    d12   DN    --    0     --    no    
    d13   DN    --    0     --    no    
    d14   DN    --    0     --    no    
    d15   DN    --    0     --    no    
    d16   DN    --    0     --    no    
    d17   DN    --    0     --    no    
    d18   DN    --    0     --    no    
    d19   DN    --    0     --    no    
    d20   DN    --    0     --    no    
    d21   DN    --    0     --    no    
    d22   DN    --    0     --    no    
    d23   DN    --    0     --    no    
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    movi  0     0     0     d8    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    5 1 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 2
instructions_executed = 0
instructions_per_cycle = 0
(t3) {
  pc = 3
  ibuf = {
    2: movi 2 0
  }
  rat = {
    8 9 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r0    0     --    no     <-t-
    d9    WB    r1    0     --    no    
    d10   DN    --    0     --    no     <-h-
    d11   DN    --    0     --    no    
    d12   DN    --    0     --    no    
    d13   DN    --    0     --    no    
    d14   DN    --    0     --    no    
    d15   DN    --    0     --    no    
    d16   DN    --    0     --    no    
    d17   DN    --    0     --    no    
    d18   DN    --    0     --    no    
    d19   DN    --    0     --    no    
    d20   DN    --    0     --    no    
    d21   DN    --    0     --    no    
    d22   DN    --    0     --    no    
    d23   DN    --    0     --    no    
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    movi  0     0     0     d9    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    d8 <-- 0 movi 0 (0)
    = 0 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    5 1 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 3
instructions_executed = 0
instructions_per_cycle = 0
(t4) {
  pc = 4
  ibuf = {
    3: movi 3 7
  }
  rat = {
    8 9 10 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r0    0     --    no     <-t-
    d9    WB    r1    0     --    no    
    d10   WB    r2    0     --    no    
    d11   DN    --    0     --    no     <-h-
    d12   DN    --    0     --    no    
    d13   DN    --    0     --    no    
    d14   DN    --    0     --    no    
    d15   DN    --    0     --    no    
    d16   DN    --    0     --    no    
    d17   DN    --    0     --    no    
    d18   DN    --    0     --    no    
    d19   DN    --    0     --    no    
    d20   DN    --    0     --    no    
    d21   DN    --    0     --    no    
    d22   DN    --    0     --    no    
    d23   DN    --    0     --    no    
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    movi  0     0     0     d10   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    d9 <-- 0 movi 0 (0)
    = 0 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    5 1 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 4
instructions_executed = 0
instructions_per_cycle = 0
(t5) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 9 10 11 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r0    0     --    no    
    *d9   WB    r1    0     --    no     <-t-
    d10   WB    r2    0     --    no    
    d11   WB    r3    0     --    no    
    d12   DN    --    0     --    no     <-h-
    d13   DN    --    0     --    no    
    d14   DN    --    0     --    no    
    d15   DN    --    0     --    no    
    d16   DN    --    0     --    no    
    d17   DN    --    0     --    no    
    d18   DN    --    0     --    no    
    d19   DN    --    0     --    no    
    d20   DN    --    0     --    no    
    d21   DN    --    0     --    no    
    d22   DN    --    0     --    no    
    d23   DN    --    0     --    no    
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    movi  7     0     0     d11   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    d10 <-- 0 movi 0 (0)
    = 0 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    5 1 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 5
instructions_executed = 1
instructions_per_cycle = 0.2
 ---- INSERTED ----
(t6) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 10 11 12 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r0    0     --    no    
    *d9   WB    r1    0     --    no    
    *d10  WB    r2    0     --    no     <-t-
    d11   WB    r3    0     --    no    
    d12   WB    r4    0     --    no    
    d13   DN    --    0     --    no     <-h-
    d14   DN    --    0     --    no    
    d15   DN    --    0     --    no    
    d16   DN    --    0     --    no    
    d17   DN    --    0     --    no    
    d18   DN    --    0     --    no    
    d19   DN    --    0     --    no    
    d20   DN    --    0     --    no    
    d21   DN    --    0     --    no    
    d22   DN    --    0     --    no    
    d23   DN    --    0     --    no    
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d12   d12   --    0     0     ??    
  }
  alu = {
    d11 <-- 7 movi 0 (0)
    = 7 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    5 1 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 6
instructions_executed = 2
instructions_per_cycle = 0.333333
 ---- INSERTED ----
(t7) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 2 11 12 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r0    0     --    no    
    *d9   WB    r1    0     --    no    
    *d10  WB    r2    0     --    no    
    *d11  WB    r3    7     --    no     <-t-
    d12   WB    r4    0     --    no    
    d13   WB    r5    0     --    no    
    d14   DN    --    0     --    no     <-h-
    d15   DN    --    0     --    no    
    d16   DN    --    0     --    no    
    d17   DN    --    0     --    no    
    d18   DN    --    0     --    no    
    d19   DN    --    0     --    no    
    d20   DN    --    0     --    no    
    d21   DN    --    0     --    no    
    d22   DN    --    0     --    no    
    d23   DN    --    0     --    no    
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d12   d12   --    0     0     [0]   
    L     d13   d13   --    0     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    5 1 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 7
instructions_executed = 3
instructions_per_cycle = 0.428571
(t8) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 2 3 12 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r0    0     --    no    
    *d9   WB    r1    0     --    no    
    *d10  WB    r2    0     --    no    
    *d11  WB    r3    7     --    no    
    d12   WB    r4    0     --    no     <-t-
    d13   WB    r5    0     --    no    
    d14   BR    --    0     7     yes   
    d15   DN    --    0     --    no     <-h-
    d16   DN    --    0     --    no    
    d17   DN    --    0     --    no    
    d18   DN    --    0     --    no    
    d19   DN    --    0     --    no    
    d20   DN    --    0     --    no    
    d21   DN    --    0     --    no    
    d22   DN    --    0     --    no    
    d23   DN    --    0     --    no    
  }
  rrf = {
    0 0 0 7 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d12   d13   d14   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d12   d12   --    0     0     [0]   
    *L    d13   d13   --    0     1     [1]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d12 <-- [0] (1)
  }
  dcache = {
    5 1 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 8
instructions_executed = 4
instructions_per_cycle = 0.5
(t9) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 15 3 12 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r0    0     --    no    
    *d9   WB    r1    0     --    no    
    *d10  WB    r2    0     --    no    
    *d11  WB    r3    7     --    no    
    *d12  WB    r4    5     --    no     <-t-
    d13   WB    r5    0     --    no    
    d14   BR    --    0     7     yes   
    d15   WB    r2    0     --    no    
    d16   DN    --    0     --    no     <-h-
    d17   DN    --    0     --    no    
    d18   DN    --    0     --    no    
    d19   DN    --    0     --    no    
    d20   DN    --    0     --    no    
    d21   DN    --    0     --    no    
    d22   DN    --    0     --    no    
    d23   DN    --    0     --    no    
  }
  rrf = {
    0 0 0 7 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d13   d14   
    addi  0     1     0     d15   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d13   d13   --    0     1     [1]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d12 <-- [0] (0)
    = 5 writeback
  }
  dcache = {
    5 1 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 9
instructions_executed = 4
instructions_per_cycle = 0.444444
(t10) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 15 3 4 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r0    0     --    no    
    *d9   WB    r1    0     --    no    
    *d10  WB    r2    0     --    no    
    *d11  WB    r3    7     --    no    
    *d12  WB    r4    5     --    no    
    d13   WB    r5    0     --    no     <-t-
    d14   BR    --    0     7     yes   
    d15   WB    r2    0     --    no    
    d16   BR    --    0     11    yes   
    d17   DN    --    0     --    no     <-h-
    d18   DN    --    0     --    no    
    d19   DN    --    0     --    no    
    d20   DN    --    0     --    no    
    d21   DN    --    0     --    no    
    d22   DN    --    0     --    no    
    d23   DN    --    0     --    no    
  }
  rrf = {
    0 0 0 7 5 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d13   d14   
    bneq  1     1     7     d16   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d13   d13   --    0     1     [1]   
  }
  alu = {
    d15 <-- 0 addi 1 (0)
    = 1 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d13 <-- [1] (1)
  }
  dcache = {
    5 1 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 10
instructions_executed = 5
instructions_per_cycle = 0.5
 ---- INSERTED ----
(t11) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 15 3 17 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r0    0     --    no    
    *d9   WB    r1    0     --    no    
    *d10  WB    r2    0     --    no    
    *d11  WB    r3    7     --    no    
    *d12  WB    r4    5     --    no    
    *d13  WB    r5    1     --    no     <-t-
    d14   BR    --    0     7     yes   
    *d15  WB    r2    1     --    no    
    d16   BR    --    0     11    yes   
    d17   WB    r4    0     --    no    
    d18   DN    --    0     --    no     <-h-
    d19   DN    --    0     --    no    
    d20   DN    --    0     --    no    
    d21   DN    --    0     --    no    
    d22   DN    --    0     --    no    
    d23   DN    --    0     --    no    
  }
  rrf = {
    0 0 0 7 5 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     1     d14   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d17   d17   --    1     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d16 = 1 bneq 7
    correctly predicted :)
  }
  mu = {
    d13 <-- [1] (0)
    = 1 writeback
  }
  dcache = {
    5 1 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 11
instructions_executed = 5
instructions_per_cycle = 0.454545
 ---- INSERTED ----
(t12) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 15 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r0    0     --    no    
    *d9   WB    r1    0     --    no    
    *d10  WB    r2    0     --    no    
    *d11  WB    r3    7     --    no    
    *d12  WB    r4    5     --    no    
    *d13  WB    r5    1     --    no    
    d14   BR    --    0     7     yes    <-t-
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    d17   WB    r4    0     --    no    
    d18   WB    r5    0     --    no    
    d19   DN    --    0     --    no     <-h-
    d20   DN    --    0     --    no    
    d21   DN    --    0     --    no    
    d22   DN    --    0     --    no    
    d23   DN    --    0     --    no    
  }
  rrf = {
    0 0 0 7 5 1 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d17   d17   --    1     0     [1]   
    L     d18   d18   --    1     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d14 = 5 ble 1
    mispredicted :(
  }
  mu = {
    --- nop ---
  }
  dcache = {
    5 1 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 12
instructions_executed = 6
instructions_per_cycle = 0.5
(t13) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 15 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r0    0     --    no    
    *d9   WB    r1    0     --    no    
    *d10  WB    r2    0     --    no    
    *d11  WB    r3    7     --    no    
    *d12  WB    r4    5     --    no    
    *d13  WB    r5    1     --    no    
    *d14  BR    --    1     7     yes    <-t-
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    d17   WB    r4    0     --    no    
    d18   WB    r5    0     --    no    
    d19   BR    --    0     7     yes   
    d20   DN    --    0     --    no     <-h-
    d21   DN    --    0     --    no    
    d22   DN    --    0     --    no    
    d23   DN    --    0     --    no    
  }
  rrf = {
    0 0 0 7 5 1 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d17   d18   d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d17   d17   --    1     0     [1]   
    *L    d18   d18   --    1     1     [2]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d17 <-- [1] (1)
  }
  dcache = {
    5 1 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 13
instructions_executed = 6
instructions_per_cycle = 0.461538
(t14) {
  pc = 7
  ibuf = {
    0: nop
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r0    0     --    no    
    *d9   WB    r1    0     --    no    
    *d10  WB    r2    0     --    no    
    *d11  WB    r3    7     --    no    
    *d12  WB    r4    5     --    no    
    *d13  WB    r5    1     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    1     --    no     <-h- <-t-
    d18   WB    r5    0     --    no    
    d19   BR    --    0     7     yes   
    d20   WB    r2    0     --    no    
    d21   DN    --    0     --    no    
    d22   DN    --    0     --    no    
    d23   DN    --    0     --    no    
  }
  rrf = {
    0 0 0 7 5 1 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    5 1 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 14
instructions_executed = 6
instructions_per_cycle = 0.428571
(t15) {
  pc = 8
  ibuf = {
    7: sw 5 2 0
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r0    0     --    no    
    *d9   WB    r1    0     --    no    
    *d10  WB    r2    0     --    no    
    *d11  WB    r3    7     --    no    
    *d12  WB    r4    5     --    no    
    *d13  WB    r5    1     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    1     --    no     <-h- <-t-
    d18   WB    r5    0     --    no    
    d19   BR    --    0     7     yes   
    d20   WB    r2    0     --    no    
    d21   DN    --    0     --    no    
    d22   DN    --    0     --    no    
    d23   DN    --    0     --    no    
  }
  rrf = {
    0 0 0 7 5 1 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    5 1 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 15
instructions_executed = 6
instructions_per_cycle = 0.4
 ---- INSERTED ----
(t16) {
  pc = 9
  ibuf = {
    8: sw 4 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r0    0     --    no    
    *d9   WB    r1    0     --    no    
    *d10  WB    r2    0     --    no    
    *d11  WB    r3    7     --    no    
    *d12  WB    r4    5     --    no    
    *d13  WB    r5    1     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    d17   SR    --    0     --    no     <-t-
    d18   WB    r5    0     --    no     <-h-
    d19   BR    --    0     7     yes   
    d20   WB    r2    0     --    no    
    d21   DN    --    0     --    no    
    d22   DN    --    0     --    no    
    d23   DN    --    0     --    no    
  }
  rrf = {
    0 0 0 7 5 1 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d17   --    1     0     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    5 1 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 16
instructions_executed = 6
instructions_per_cycle = 0.375
 ---- INSERTED ----
@ SR
PREMARK: 17
(t17) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r0    0     --    no    
    *d9   WB    r1    0     --    no    
    *d10  WB    r2    0     --    no    
    *d11  WB    r3    7     --    no    
    *d12  WB    r4    5     --    no    
    *d13  WB    r5    1     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    d17   SR    --    0     --    no     <-t-
    d18   SR    --    0     --    no    
    d19   BR    --    0     7     yes    <-h-
    d20   WB    r2    0     --    no    
    d21   DN    --    0     --    no    
    d22   DN    --    0     --    no    
    d23   DN    --    0     --    no    
  }
  rrf = {
    0 0 0 7 5 1 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d17   --    1     0     0     [0]   
    S     d18   --    5     0     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    5 1 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 17
instructions_executed = 6
instructions_per_cycle = 0.352941
@ SR
PREMARK: 17
(t18) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 19 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r0    0     --    no    
    *d9   WB    r1    0     --    no    
    *d10  WB    r2    0     --    no    
    *d11  WB    r3    7     --    no    
    *d12  WB    r4    5     --    no    
    *d13  WB    r5    1     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    d17   SR    --    0     --    no     <-t-
    d18   SR    --    0     --    no    
    d19   WB    r2    0     --    no    
    d20   WB    r2    0     --    no     <-h-
    d21   DN    --    0     --    no    
    d22   DN    --    0     --    no    
    d23   DN    --    0     --    no    
  }
  rrf = {
    0 0 0 7 5 1 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    addi  0     1     0     d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d17   --    1     0     0     [0]   
    S     d18   --    5     0     1     [1]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [0] <-- 1 (1)
  }
  dcache = {
    1 1 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 18
instructions_executed = 6
instructions_per_cycle = 0.333333
@ SR
PREMARK: 17
(t19) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 19 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r0    0     --    no    
    *d9   WB    r1    0     --    no    
    *d10  WB    r2    0     --    no    
    *d11  WB    r3    7     --    no    
    *d12  WB    r4    5     --    no    
    *d13  WB    r5    1     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    *d17  SR    --    1     --    no     <-t-
    d18   SR    --    0     --    no    
    d19   WB    r2    0     --    no    
    d20   BR    --    0     11    yes   
    d21   DN    --    0     --    no     <-h-
    d22   DN    --    0     --    no    
    d23   DN    --    0     --    no    
  }
  rrf = {
    0 0 0 7 5 1 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    bneq  1     1     7     d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d18   --    5     0     1     [1]   
  }
  alu = {
    d19 <-- 0 addi 1 (0)
    = 1 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    [0] <-- 1 (0)
    writeback
  }
  dcache = {
    1 1 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 19
instructions_executed = 6
instructions_per_cycle = 0.315789
 ---- INSERTED ----
@ SR
PREMARK: 18
(t20) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 19 3 21 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r0    0     --    no    
    *d9   WB    r1    0     --    no    
    *d10  WB    r2    0     --    no    
    *d11  WB    r3    7     --    no    
    *d12  WB    r4    5     --    no    
    *d13  WB    r5    1     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    *d17  SR    --    1     --    no    
    d18   SR    --    0     --    no     <-t-
    *d19  WB    r2    1     --    no    
    d20   BR    --    0     11    yes   
    d21   WB    r4    0     --    no    
    d22   DN    --    0     --    no     <-h-
    d23   DN    --    0     --    no    
  }
  rrf = {
    0 0 0 7 5 1 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d18   --    5     0     1     [1]   
    L     d21   d21   --    1     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d20 = 1 bneq 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 1 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 20
instructions_executed = 7
instructions_per_cycle = 0.35
 ---- INSERTED ----
@ SR
PREMARK: 18
(t21) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 19 3 21 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r0    0     --    no    
    *d9   WB    r1    0     --    no    
    *d10  WB    r2    0     --    no    
    *d11  WB    r3    7     --    no    
    *d12  WB    r4    5     --    no    
    *d13  WB    r5    1     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    *d17  SR    --    1     --    no    
    d18   SR    --    0     --    no     <-t-
    *d19  WB    r2    1     --    no    
    *d20  BR    --    0     11    yes   
    d21   WB    r4    0     --    no    
    d22   WB    r5    0     --    no    
    d23   DN    --    0     --    no     <-h-
  }
  rrf = {
    0 0 0 7 5 1 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d18   --    5     0     1     [1]   
    *L    d21   d21   --    1     0     [1]   
    L     d22   d22   --    1     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [1] <-- 5 (1)
  }
  dcache = {
    1 5 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 21
instructions_executed = 7
instructions_per_cycle = 0.333333
@ SR
PREMARK: 18
(t22) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 19 3 21 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r0    0     --    no     <-h-
    *d9   WB    r1    0     --    no    
    *d10  WB    r2    0     --    no    
    *d11  WB    r3    7     --    no    
    *d12  WB    r4    5     --    no    
    *d13  WB    r5    1     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    *d17  SR    --    1     --    no    
    *d18  SR    --    1     --    no     <-t-
    *d19  WB    r2    1     --    no    
    *d20  BR    --    0     11    yes   
    d21   WB    r4    0     --    no    
    d22   WB    r5    0     --    no    
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 0 0 7 5 1 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d21   d22   d23   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d21   d21   --    1     0     [1]   
    *L    d22   d22   --    1     1     [2]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [1] <-- 5 (0)
    writeback
  }
  dcache = {
    1 5 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 22
instructions_executed = 7
instructions_per_cycle = 0.318182
(t23) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 8 3 21 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r2    0     --    no    
    *d9   WB    r1    0     --    no     <-h-
    *d10  WB    r2    0     --    no    
    *d11  WB    r3    7     --    no    
    *d12  WB    r4    5     --    no    
    *d13  WB    r5    1     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    *d17  SR    --    1     --    no    
    *d18  SR    --    1     --    no    
    *d19  WB    r2    1     --    no    
    *d20  BR    --    0     11    yes   
    d21   WB    r4    0     --    no     <-t-
    d22   WB    r5    0     --    no    
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 0 1 7 5 1 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d21   d22   d23   
    addi  1     1     0     d8    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d21   d21   --    1     0     [1]   
    *L    d22   d22   --    1     1     [2]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d21 <-- [1] (1)
  }
  dcache = {
    1 5 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 23
instructions_executed = 10
instructions_per_cycle = 0.434783
(t24) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 8 3 21 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r2    0     --    no    
    d9    BR    --    0     11    yes   
    *d10  WB    r2    0     --    no     <-h-
    *d11  WB    r3    7     --    no    
    *d12  WB    r4    5     --    no    
    *d13  WB    r5    1     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    *d17  SR    --    1     --    no    
    *d18  SR    --    1     --    no    
    *d19  WB    r2    1     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no     <-t-
    d22   WB    r5    0     --    no    
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 0 1 7 5 1 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d22   d23   
    bneq  1     2     7     d9    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d22   d22   --    1     1     [2]   
  }
  alu = {
    d8 <-- 1 addi 1 (0)
    = 2 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d21 <-- [1] (0)
    = 5 writeback
  }
  dcache = {
    1 5 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 24
instructions_executed = 10
instructions_per_cycle = 0.416667
 ---- INSERTED ----
(t25) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 8 3 10 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    2     --    no    
    d9    BR    --    0     11    yes   
    d10   WB    r4    0     --    no    
    *d11  WB    r3    7     --    no     <-h-
    *d12  WB    r4    5     --    no    
    *d13  WB    r5    1     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    *d17  SR    --    1     --    no    
    *d18  SR    --    1     --    no    
    *d19  WB    r2    1     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    d22   WB    r5    0     --    no     <-t-
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 0 1 7 5 1 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d22   d23   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d22   d22   --    1     1     [2]   
    L     d10   d10   --    2     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d9 = 2 bneq 7
    correctly predicted :)
  }
  mu = {
    d22 <-- [2] (1)
  }
  dcache = {
    1 5 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 25
instructions_executed = 11
instructions_per_cycle = 0.44
 ---- INSERTED ----
(t26) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 8 3 10 11 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    2     --    no    
    *d9   BR    --    0     11    yes   
    d10   WB    r4    0     --    no    
    d11   WB    r5    0     --    no    
    *d12  WB    r4    5     --    no     <-h-
    *d13  WB    r5    1     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    *d17  SR    --    1     --    no    
    *d18  SR    --    1     --    no    
    *d19  WB    r2    1     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    3     --    no     <-t-
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 0 1 7 5 1 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     3     d23   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d10   d10   --    2     0     [2]   
    L     d11   d11   --    2     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d22 <-- [2] (0)
    = 3 writeback
  }
  dcache = {
    1 5 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 26
instructions_executed = 11
instructions_per_cycle = 0.423077
(t27) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 8 3 10 11 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    2     --    no    
    *d9   BR    --    0     11    yes   
    d10   WB    r4    0     --    no    
    d11   WB    r5    0     --    no    
    d12   BR    --    0     7     yes   
    *d13  WB    r5    1     --    no     <-h-
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    *d17  SR    --    1     --    no    
    *d18  SR    --    1     --    no    
    *d19  WB    r2    1     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    3     --    no    
    d23   BR    --    0     7     yes    <-t-
  }
  rrf = {
    0 0 1 7 5 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d10   d11   d12   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d10   d10   --    2     0     [2]   
    *L    d11   d11   --    2     1     [3]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    d23 = 5 ble 3
    mispredicted :(
  }
  mu = {
    d10 <-- [2] (1)
  }
  dcache = {
    1 5 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 27
instructions_executed = 12
instructions_per_cycle = 0.444444
(t28) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 13 3 10 11 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    2     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    3     --    no    
    d11   WB    r5    0     --    no    
    d12   BR    --    0     7     yes   
    d13   WB    r2    0     --    no    
    *d14  BR    --    1     7     yes    <-h-
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    *d17  SR    --    1     --    no    
    *d18  SR    --    1     --    no    
    *d19  WB    r2    1     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    3     --    no    
    *d23  BR    --    1     7     yes    <-t-
  }
  rrf = {
    0 0 1 7 5 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     d11   d12   
    addi  2     1     0     d13   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d11   d11   --    2     1     [3]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d10 <-- [2] (0)
    = 3 writeback
  }
  dcache = {
    1 5 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 28
instructions_executed = 12
instructions_per_cycle = 0.428571
(t29) {
  pc = 7
  ibuf = {
    0: nop
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    2     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    3     --    no    
    d11   WB    r5    0     --    no     <-h- <-t-
    d12   BR    --    0     7     yes   
    d13   WB    r2    0     --    no    
    d14   BR    --    0     11    yes   
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    *d17  SR    --    1     --    no    
    *d18  SR    --    1     --    no    
    *d19  WB    r2    1     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    3     --    no    
    *d23  BR    --    1     7     yes   
  }
  rrf = {
    0 0 1 7 5 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 5 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 29
instructions_executed = 12
instructions_per_cycle = 0.413793
(t30) {
  pc = 8
  ibuf = {
    7: sw 5 2 0
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    2     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    3     --    no    
    d11   WB    r5    0     --    no     <-h- <-t-
    d12   BR    --    0     7     yes   
    d13   WB    r2    0     --    no    
    d14   BR    --    0     11    yes   
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    *d17  SR    --    1     --    no    
    *d18  SR    --    1     --    no    
    *d19  WB    r2    1     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    3     --    no    
    *d23  BR    --    1     7     yes   
  }
  rrf = {
    0 0 1 7 5 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 5 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 30
instructions_executed = 12
instructions_per_cycle = 0.4
 ---- INSERTED ----
(t31) {
  pc = 9
  ibuf = {
    8: sw 4 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    2     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    3     --    no    
    d11   SR    --    0     --    no     <-t-
    d12   BR    --    0     7     yes    <-h-
    d13   WB    r2    0     --    no    
    d14   BR    --    0     11    yes   
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    *d17  SR    --    1     --    no    
    *d18  SR    --    1     --    no    
    *d19  WB    r2    1     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    3     --    no    
    *d23  BR    --    1     7     yes   
  }
  rrf = {
    0 0 1 7 5 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d11   --    3     1     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 5 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 31
instructions_executed = 12
instructions_per_cycle = 0.387097
 ---- INSERTED ----
@ SR
PREMARK: 11
(t32) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    2     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    3     --    no    
    d11   SR    --    0     --    no     <-t-
    d12   SR    --    0     --    no    
    d13   WB    r2    0     --    no     <-h-
    d14   BR    --    0     11    yes   
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    *d17  SR    --    1     --    no    
    *d18  SR    --    1     --    no    
    *d19  WB    r2    1     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    3     --    no    
    *d23  BR    --    1     7     yes   
  }
  rrf = {
    0 0 1 7 5 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d11   --    3     1     0     [1]   
    S     d12   --    5     1     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 5 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 32
instructions_executed = 12
instructions_per_cycle = 0.375
@ SR
PREMARK: 11
(t33) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 13 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    2     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    3     --    no    
    d11   SR    --    0     --    no     <-t-
    d12   SR    --    0     --    no    
    d13   WB    r2    0     --    no    
    d14   BR    --    0     11    yes    <-h-
    *d15  WB    r2    1     --    no    
    *d16  BR    --    0     11    yes   
    *d17  SR    --    1     --    no    
    *d18  SR    --    1     --    no    
    *d19  WB    r2    1     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    3     --    no    
    *d23  BR    --    1     7     yes   
  }
  rrf = {
    0 0 1 7 5 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    addi  1     1     0     d13   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d11   --    3     1     0     [1]   
    S     d12   --    5     1     1     [2]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [1] <-- 3 (1)
  }
  dcache = {
    1 3 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 33
instructions_executed = 12
instructions_per_cycle = 0.363636
@ SR
PREMARK: 11
(t34) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 13 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    2     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    3     --    no    
    *d11  SR    --    7     --    no     <-t-
    d12   SR    --    0     --    no    
    d13   WB    r2    0     --    no    
    d14   BR    --    0     11    yes   
    *d15  WB    r2    1     --    no     <-h-
    *d16  BR    --    0     11    yes   
    *d17  SR    --    1     --    no    
    *d18  SR    --    1     --    no    
    *d19  WB    r2    1     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    3     --    no    
    *d23  BR    --    1     7     yes   
  }
  rrf = {
    0 0 1 7 5 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    bneq  1     2     7     d14   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d12   --    5     1     1     [2]   
  }
  alu = {
    d13 <-- 1 addi 1 (0)
    = 2 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    [1] <-- 3 (0)
    writeback
  }
  dcache = {
    1 3 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 34
instructions_executed = 12
instructions_per_cycle = 0.352941
 ---- INSERTED ----
@ SR
PREMARK: 12
(t35) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 13 3 15 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    2     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    3     --    no    
    *d11  SR    --    7     --    no    
    d12   SR    --    0     --    no     <-t-
    *d13  WB    r2    2     --    no    
    d14   BR    --    0     11    yes   
    d15   WB    r4    0     --    no    
    *d16  BR    --    0     11    yes    <-h-
    *d17  SR    --    1     --    no    
    *d18  SR    --    1     --    no    
    *d19  WB    r2    1     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    3     --    no    
    *d23  BR    --    1     7     yes   
  }
  rrf = {
    0 0 1 7 5 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d12   --    5     1     1     [2]   
    L     d15   d15   --    2     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d14 = 2 bneq 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 3 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 35
instructions_executed = 13
instructions_per_cycle = 0.371429
 ---- INSERTED ----
@ SR
PREMARK: 12
(t36) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 13 3 15 16 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    2     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    3     --    no    
    *d11  SR    --    7     --    no    
    d12   SR    --    0     --    no     <-t-
    *d13  WB    r2    2     --    no    
    *d14  BR    --    0     11    yes   
    d15   WB    r4    0     --    no    
    d16   WB    r5    0     --    no    
    *d17  SR    --    1     --    no     <-h-
    *d18  SR    --    1     --    no    
    *d19  WB    r2    1     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    3     --    no    
    *d23  BR    --    1     7     yes   
  }
  rrf = {
    0 0 1 7 5 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d12   --    5     1     1     [2]   
    *L    d15   d15   --    2     0     [2]   
    L     d16   d16   --    2     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [2] <-- 5 (1)
  }
  dcache = {
    1 3 5 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 36
instructions_executed = 13
instructions_per_cycle = 0.361111
@ SR
PREMARK: 12
(t37) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 13 3 15 16 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    2     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    3     --    no    
    *d11  SR    --    7     --    no    
    *d12  SR    --    7     --    no     <-t-
    *d13  WB    r2    2     --    no    
    *d14  BR    --    0     11    yes   
    d15   WB    r4    0     --    no    
    d16   WB    r5    0     --    no    
    d17   BR    --    0     7     yes   
    *d18  SR    --    1     --    no     <-h-
    *d19  WB    r2    1     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    3     --    no    
    *d23  BR    --    1     7     yes   
  }
  rrf = {
    0 0 1 7 5 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d15   d16   d17   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d15   d15   --    2     0     [2]   
    *L    d16   d16   --    2     1     [3]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [2] <-- 5 (0)
    writeback
  }
  dcache = {
    1 3 5 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 37
instructions_executed = 13
instructions_per_cycle = 0.351351
(t38) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 18 3 15 16 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    2     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    3     --    no    
    *d11  SR    --    7     --    no    
    *d12  SR    --    7     --    no    
    *d13  WB    r2    2     --    no    
    *d14  BR    --    0     11    yes   
    d15   WB    r4    0     --    no     <-t-
    d16   WB    r5    0     --    no    
    d17   BR    --    0     7     yes   
    d18   WB    r2    0     --    no    
    *d19  WB    r2    1     --    no     <-h-
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    3     --    no    
    *d23  BR    --    1     7     yes   
  }
  rrf = {
    0 0 2 7 5 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d15   d16   d17   
    addi  2     1     0     d18   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d15   d15   --    2     0     [2]   
    *L    d16   d16   --    2     1     [3]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d15 <-- [2] (1)
  }
  dcache = {
    1 3 5 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 38
instructions_executed = 16
instructions_per_cycle = 0.421053
(t39) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 18 3 15 16 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    2     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    3     --    no    
    *d11  SR    --    7     --    no    
    *d12  SR    --    7     --    no    
    *d13  WB    r2    2     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    5     --    no     <-t-
    d16   WB    r5    0     --    no    
    d17   BR    --    0     7     yes   
    d18   WB    r2    0     --    no    
    d19   BR    --    0     11    yes   
    *d20  BR    --    0     11    yes    <-h-
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    3     --    no    
    *d23  BR    --    1     7     yes   
  }
  rrf = {
    0 0 2 7 5 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d16   d17   
    bneq  1     3     7     d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d16   d16   --    2     1     [3]   
  }
  alu = {
    d18 <-- 2 addi 1 (0)
    = 3 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d15 <-- [2] (0)
    = 5 writeback
  }
  dcache = {
    1 3 5 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 39
instructions_executed = 16
instructions_per_cycle = 0.410256
 ---- INSERTED ----
(t40) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 18 3 20 16 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    2     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    3     --    no    
    *d11  SR    --    7     --    no    
    *d12  SR    --    7     --    no    
    *d13  WB    r2    2     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    5     --    no    
    d16   WB    r5    0     --    no     <-t-
    d17   BR    --    0     7     yes   
    *d18  WB    r2    3     --    no    
    d19   BR    --    0     11    yes   
    d20   WB    r4    0     --    no    
    *d21  WB    r4    5     --    no     <-h-
    *d22  WB    r5    3     --    no    
    *d23  BR    --    1     7     yes   
  }
  rrf = {
    0 0 2 7 5 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d16   d17   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d16   d16   --    2     1     [3]   
    L     d20   d20   --    3     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d19 = 3 bneq 7
    correctly predicted :)
  }
  mu = {
    d16 <-- [3] (1)
  }
  dcache = {
    1 3 5 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 40
instructions_executed = 17
instructions_per_cycle = 0.425
 ---- INSERTED ----
(t41) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 18 3 20 21 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    2     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    3     --    no    
    *d11  SR    --    7     --    no    
    *d12  SR    --    7     --    no    
    *d13  WB    r2    2     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    5     --    no    
    *d16  WB    r5    7     --    no     <-t-
    d17   BR    --    0     7     yes   
    *d18  WB    r2    3     --    no    
    *d19  BR    --    0     11    yes   
    d20   WB    r4    0     --    no    
    d21   WB    r5    0     --    no    
    *d22  WB    r5    3     --    no     <-h-
    *d23  BR    --    1     7     yes   
  }
  rrf = {
    0 0 2 7 5 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     7     d17   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d20   d20   --    3     0     [3]   
    L     d21   d21   --    3     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d16 <-- [3] (0)
    = 7 writeback
  }
  dcache = {
    1 3 5 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 41
instructions_executed = 17
instructions_per_cycle = 0.414634
(t42) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 18 3 20 21 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    2     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    3     --    no    
    *d11  SR    --    7     --    no    
    *d12  SR    --    7     --    no    
    *d13  WB    r2    2     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    5     --    no    
    *d16  WB    r5    7     --    no    
    d17   BR    --    0     7     yes    <-t-
    *d18  WB    r2    3     --    no    
    *d19  BR    --    0     11    yes   
    d20   WB    r4    0     --    no    
    d21   WB    r5    0     --    no    
    d22   BR    --    0     7     yes   
    *d23  BR    --    1     7     yes    <-h-
  }
  rrf = {
    0 0 2 7 5 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d20   d21   d22   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d20   d20   --    3     0     [3]   
    *L    d21   d21   --    3     1     [4]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    d17 = 5 ble 7
    correctly predicted :)
  }
  mu = {
    d20 <-- [3] (1)
  }
  dcache = {
    1 3 5 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 42
instructions_executed = 18
instructions_per_cycle = 0.428571
(t43) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 23 3 20 21 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    2     --    no     <-h-
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    3     --    no    
    *d11  SR    --    7     --    no    
    *d12  SR    --    7     --    no    
    *d13  WB    r2    2     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    5     --    no    
    *d16  WB    r5    7     --    no    
    *d17  BR    --    0     7     yes    <-t-
    *d18  WB    r2    3     --    no    
    *d19  BR    --    0     11    yes   
    *d20  WB    r4    7     --    no    
    d21   WB    r5    0     --    no    
    d22   BR    --    0     7     yes   
    d23   WB    r2    0     --    no    
  }
  rrf = {
    0 0 2 7 5 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     d21   d22   
    addi  3     1     0     d23   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d21   d21   --    3     1     [4]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d20 <-- [3] (0)
    = 7 writeback
  }
  dcache = {
    1 3 5 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 43
instructions_executed = 18
instructions_per_cycle = 0.418605
(t44) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 23 3 4 21 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     11    yes   
    *d9   BR    --    0     11    yes    <-h-
    *d10  WB    r4    3     --    no    
    *d11  SR    --    7     --    no    
    *d12  SR    --    7     --    no    
    *d13  WB    r2    2     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    5     --    no    
    *d16  WB    r5    7     --    no    
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    3     --    no    
    *d19  BR    --    0     11    yes   
    *d20  WB    r4    7     --    no    
    d21   WB    r5    0     --    no     <-t-
    d22   BR    --    0     7     yes   
    d23   WB    r2    0     --    no    
  }
  rrf = {
    0 0 3 7 7 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     d21   d22   
    bneq  1     4     7     d8    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d21   d21   --    3     1     [4]   
  }
  alu = {
    d23 <-- 3 addi 1 (0)
    = 4 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d21 <-- [4] (1)
  }
  dcache = {
    1 3 5 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 44
instructions_executed = 22
instructions_per_cycle = 0.5
 ---- INSERTED ----
(t45) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 23 3 9 21 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     11    yes   
    d9    WB    r4    0     --    no    
    *d10  WB    r4    3     --    no     <-h-
    *d11  SR    --    7     --    no    
    *d12  SR    --    7     --    no    
    *d13  WB    r2    2     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    5     --    no    
    *d16  WB    r5    7     --    no    
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    3     --    no    
    *d19  BR    --    0     11    yes   
    *d20  WB    r4    7     --    no    
    *d21  WB    r5    8     --    no     <-t-
    d22   BR    --    0     7     yes   
    *d23  WB    r2    4     --    no    
  }
  rrf = {
    0 0 3 7 7 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     8     d22   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d9    d9    --    4     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d8 = 4 bneq 7
    correctly predicted :)
  }
  mu = {
    d21 <-- [4] (0)
    = 8 writeback
  }
  dcache = {
    1 3 5 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 45
instructions_executed = 22
instructions_per_cycle = 0.488889
 ---- INSERTED ----
(t46) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 23 3 9 10 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     11    yes   
    d9    WB    r4    0     --    no    
    d10   WB    r5    0     --    no    
    *d11  SR    --    7     --    no     <-h-
    *d12  SR    --    7     --    no    
    *d13  WB    r2    2     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    5     --    no    
    *d16  WB    r5    7     --    no    
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    3     --    no    
    *d19  BR    --    0     11    yes   
    *d20  WB    r4    7     --    no    
    *d21  WB    r5    8     --    no    
    d22   BR    --    0     7     yes    <-t-
    *d23  WB    r2    4     --    no    
  }
  rrf = {
    0 0 3 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d9    d9    --    4     0     [4]   
    L     d10   d10   --    4     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d22 = 7 ble 8
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 46
instructions_executed = 23
instructions_per_cycle = 0.5
(t47) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 23 3 9 10 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     11    yes   
    d9    WB    r4    0     --    no    
    d10   WB    r5    0     --    no    
    d11   BR    --    0     7     yes   
    *d12  SR    --    7     --    no     <-h-
    *d13  WB    r2    2     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    5     --    no    
    *d16  WB    r5    7     --    no    
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    3     --    no    
    *d19  BR    --    0     11    yes   
    *d20  WB    r4    7     --    no    
    *d21  WB    r5    8     --    no    
    *d22  BR    --    0     7     yes    <-t-
    *d23  WB    r2    4     --    no    
  }
  rrf = {
    0 0 3 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d9    d10   d11   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d9    d9    --    4     0     [4]   
    *L    d10   d10   --    4     1     [5]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d9 <-- [4] (1)
  }
  dcache = {
    1 3 5 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 47
instructions_executed = 23
instructions_per_cycle = 0.489362
(t48) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 12 3 9 10 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     11    yes   
    *d9   WB    r4    8     --    no     <-t-
    d10   WB    r5    0     --    no    
    d11   BR    --    0     7     yes   
    d12   WB    r2    0     --    no    
    *d13  WB    r2    2     --    no     <-h-
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    5     --    no    
    *d16  WB    r5    7     --    no    
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    3     --    no    
    *d19  BR    --    0     11    yes   
    *d20  WB    r4    7     --    no    
    *d21  WB    r5    8     --    no    
    *d22  BR    --    0     7     yes   
    *d23  WB    r2    4     --    no    
  }
  rrf = {
    0 0 4 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     8     d10   d11   
    addi  4     1     0     d12   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d10   d10   --    4     1     [5]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d9 <-- [4] (0)
    = 8 writeback
  }
  dcache = {
    1 3 5 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 48
instructions_executed = 26
instructions_per_cycle = 0.541667
(t49) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 12 3 4 10 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     11    yes   
    *d9   WB    r4    8     --    no    
    d10   WB    r5    0     --    no     <-t-
    d11   BR    --    0     7     yes   
    d12   WB    r2    0     --    no    
    d13   BR    --    0     11    yes   
    *d14  BR    --    0     11    yes    <-h-
    *d15  WB    r4    5     --    no    
    *d16  WB    r5    7     --    no    
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    3     --    no    
    *d19  BR    --    0     11    yes   
    *d20  WB    r4    7     --    no    
    *d21  WB    r5    8     --    no    
    *d22  BR    --    0     7     yes   
    *d23  WB    r2    4     --    no    
  }
  rrf = {
    0 0 4 7 8 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     8     d10   d11   
    bneq  1     5     7     d13   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d10   d10   --    4     1     [5]   
  }
  alu = {
    d12 <-- 4 addi 1 (0)
    = 5 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d10 <-- [5] (1)
  }
  dcache = {
    1 3 5 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 49
instructions_executed = 27
instructions_per_cycle = 0.55102
 ---- INSERTED ----
(t50) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 12 3 14 10 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     11    yes   
    *d9   WB    r4    8     --    no    
    *d10  WB    r5    2     --    no     <-t-
    d11   BR    --    0     7     yes   
    *d12  WB    r2    5     --    no    
    d13   BR    --    0     11    yes   
    d14   WB    r4    0     --    no    
    *d15  WB    r4    5     --    no     <-h-
    *d16  WB    r5    7     --    no    
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    3     --    no    
    *d19  BR    --    0     11    yes   
    *d20  WB    r4    7     --    no    
    *d21  WB    r5    8     --    no    
    *d22  BR    --    0     7     yes   
    *d23  WB    r2    4     --    no    
  }
  rrf = {
    0 0 4 7 8 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     8     2     d11   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d14   d14   --    5     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d13 = 5 bneq 7
    correctly predicted :)
  }
  mu = {
    d10 <-- [5] (0)
    = 2 writeback
  }
  dcache = {
    1 3 5 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 50
instructions_executed = 27
instructions_per_cycle = 0.54
 ---- INSERTED ----
(t51) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 12 3 14 15 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     11    yes   
    *d9   WB    r4    8     --    no    
    *d10  WB    r5    2     --    no    
    d11   BR    --    0     7     yes    <-t-
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    d14   WB    r4    0     --    no    
    d15   WB    r5    0     --    no    
    *d16  WB    r5    7     --    no     <-h-
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    3     --    no    
    *d19  BR    --    0     11    yes   
    *d20  WB    r4    7     --    no    
    *d21  WB    r5    8     --    no    
    *d22  BR    --    0     7     yes   
    *d23  WB    r2    4     --    no    
  }
  rrf = {
    0 0 4 7 8 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d14   d14   --    5     0     [5]   
    L     d15   d15   --    5     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d11 = 8 ble 2
    mispredicted :(
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 51
instructions_executed = 28
instructions_per_cycle = 0.54902
(t52) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 12 3 14 15 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     11    yes   
    *d9   WB    r4    8     --    no    
    *d10  WB    r5    2     --    no    
    *d11  BR    --    1     7     yes    <-t-
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    d14   WB    r4    0     --    no    
    d15   WB    r5    0     --    no    
    d16   BR    --    0     7     yes   
    *d17  BR    --    0     7     yes    <-h-
    *d18  WB    r2    3     --    no    
    *d19  BR    --    0     11    yes   
    *d20  WB    r4    7     --    no    
    *d21  WB    r5    8     --    no    
    *d22  BR    --    0     7     yes   
    *d23  WB    r2    4     --    no    
  }
  rrf = {
    0 0 4 7 8 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d14   d15   d16   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d14   d14   --    5     0     [5]   
    *L    d15   d15   --    5     1     [6]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d14 <-- [5] (1)
  }
  dcache = {
    1 3 5 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 52
instructions_executed = 28
instructions_per_cycle = 0.538462
(t53) {
  pc = 7
  ibuf = {
    0: nop
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     11    yes   
    *d9   WB    r4    8     --    no    
    *d10  WB    r5    2     --    no    
    *d11  BR    --    1     7     yes   
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    *d14  WB    r4    2     --    no     <-h- <-t-
    d15   WB    r5    0     --    no    
    d16   BR    --    0     7     yes   
    d17   WB    r2    0     --    no    
    *d18  WB    r2    3     --    no    
    *d19  BR    --    0     11    yes   
    *d20  WB    r4    7     --    no    
    *d21  WB    r5    8     --    no    
    *d22  BR    --    0     7     yes   
    *d23  WB    r2    4     --    no    
  }
  rrf = {
    0 0 4 7 8 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 53
instructions_executed = 28
instructions_per_cycle = 0.528302
(t54) {
  pc = 8
  ibuf = {
    7: sw 5 2 0
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     11    yes   
    *d9   WB    r4    8     --    no    
    *d10  WB    r5    2     --    no    
    *d11  BR    --    1     7     yes   
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    *d14  WB    r4    2     --    no     <-h- <-t-
    d15   WB    r5    0     --    no    
    d16   BR    --    0     7     yes   
    d17   WB    r2    0     --    no    
    *d18  WB    r2    3     --    no    
    *d19  BR    --    0     11    yes   
    *d20  WB    r4    7     --    no    
    *d21  WB    r5    8     --    no    
    *d22  BR    --    0     7     yes   
    *d23  WB    r2    4     --    no    
  }
  rrf = {
    0 0 4 7 8 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 54
instructions_executed = 28
instructions_per_cycle = 0.518519
 ---- INSERTED ----
(t55) {
  pc = 9
  ibuf = {
    8: sw 4 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     11    yes   
    *d9   WB    r4    8     --    no    
    *d10  WB    r5    2     --    no    
    *d11  BR    --    1     7     yes   
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    d14   SR    --    0     --    no     <-t-
    d15   WB    r5    0     --    no     <-h-
    d16   BR    --    0     7     yes   
    d17   WB    r2    0     --    no    
    *d18  WB    r2    3     --    no    
    *d19  BR    --    0     11    yes   
    *d20  WB    r4    7     --    no    
    *d21  WB    r5    8     --    no    
    *d22  BR    --    0     7     yes   
    *d23  WB    r2    4     --    no    
  }
  rrf = {
    0 0 4 7 8 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d14   --    2     4     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 55
instructions_executed = 28
instructions_per_cycle = 0.509091
 ---- INSERTED ----
@ SR
PREMARK: 14
(t56) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     11    yes   
    *d9   WB    r4    8     --    no    
    *d10  WB    r5    2     --    no    
    *d11  BR    --    1     7     yes   
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    d14   SR    --    0     --    no     <-t-
    d15   SR    --    0     --    no    
    d16   BR    --    0     7     yes    <-h-
    d17   WB    r2    0     --    no    
    *d18  WB    r2    3     --    no    
    *d19  BR    --    0     11    yes   
    *d20  WB    r4    7     --    no    
    *d21  WB    r5    8     --    no    
    *d22  BR    --    0     7     yes   
    *d23  WB    r2    4     --    no    
  }
  rrf = {
    0 0 4 7 8 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d14   --    2     4     0     [4]   
    S     d15   --    8     4     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 8 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 56
instructions_executed = 28
instructions_per_cycle = 0.5
@ SR
PREMARK: 14
(t57) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 16 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     11    yes   
    *d9   WB    r4    8     --    no    
    *d10  WB    r5    2     --    no    
    *d11  BR    --    1     7     yes   
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    d14   SR    --    0     --    no     <-t-
    d15   SR    --    0     --    no    
    d16   WB    r2    0     --    no    
    d17   WB    r2    0     --    no     <-h-
    *d18  WB    r2    3     --    no    
    *d19  BR    --    0     11    yes   
    *d20  WB    r4    7     --    no    
    *d21  WB    r5    8     --    no    
    *d22  BR    --    0     7     yes   
    *d23  WB    r2    4     --    no    
  }
  rrf = {
    0 0 4 7 8 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    addi  4     1     0     d16   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d14   --    2     4     0     [4]   
    S     d15   --    8     4     1     [5]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [4] <-- 2 (1)
  }
  dcache = {
    1 3 5 7 2 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 57
instructions_executed = 28
instructions_per_cycle = 0.491228
@ SR
PREMARK: 14
(t58) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 16 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     11    yes   
    *d9   WB    r4    8     --    no    
    *d10  WB    r5    2     --    no    
    *d11  BR    --    1     7     yes   
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    *d14  SR    --    2     --    no     <-t-
    d15   SR    --    0     --    no    
    d16   WB    r2    0     --    no    
    d17   BR    --    0     11    yes   
    *d18  WB    r2    3     --    no     <-h-
    *d19  BR    --    0     11    yes   
    *d20  WB    r4    7     --    no    
    *d21  WB    r5    8     --    no    
    *d22  BR    --    0     7     yes   
    *d23  WB    r2    4     --    no    
  }
  rrf = {
    0 0 4 7 8 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    bneq  1     5     7     d17   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d15   --    8     4     1     [5]   
  }
  alu = {
    d16 <-- 4 addi 1 (0)
    = 5 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    [4] <-- 2 (0)
    writeback
  }
  dcache = {
    1 3 5 7 2 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 58
instructions_executed = 28
instructions_per_cycle = 0.482759
 ---- INSERTED ----
@ SR
PREMARK: 15
(t59) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 16 3 18 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     11    yes   
    *d9   WB    r4    8     --    no    
    *d10  WB    r5    2     --    no    
    *d11  BR    --    1     7     yes   
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    *d14  SR    --    2     --    no    
    d15   SR    --    0     --    no     <-t-
    *d16  WB    r2    5     --    no    
    d17   BR    --    0     11    yes   
    d18   WB    r4    0     --    no    
    *d19  BR    --    0     11    yes    <-h-
    *d20  WB    r4    7     --    no    
    *d21  WB    r5    8     --    no    
    *d22  BR    --    0     7     yes   
    *d23  WB    r2    4     --    no    
  }
  rrf = {
    0 0 4 7 8 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d15   --    8     4     1     [5]   
    L     d18   d18   --    5     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d17 = 5 bneq 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 2 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 59
instructions_executed = 29
instructions_per_cycle = 0.491525
 ---- INSERTED ----
@ SR
PREMARK: 15
(t60) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 16 3 18 19 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     11    yes   
    *d9   WB    r4    8     --    no    
    *d10  WB    r5    2     --    no    
    *d11  BR    --    1     7     yes   
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    *d14  SR    --    2     --    no    
    d15   SR    --    0     --    no     <-t-
    *d16  WB    r2    5     --    no    
    *d17  BR    --    0     11    yes   
    d18   WB    r4    0     --    no    
    d19   WB    r5    0     --    no    
    *d20  WB    r4    7     --    no     <-h-
    *d21  WB    r5    8     --    no    
    *d22  BR    --    0     7     yes   
    *d23  WB    r2    4     --    no    
  }
  rrf = {
    0 0 4 7 8 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d15   --    8     4     1     [5]   
    *L    d18   d18   --    5     0     [5]   
    L     d19   d19   --    5     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [5] <-- 8 (1)
  }
  dcache = {
    1 3 5 7 2 8 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 60
instructions_executed = 29
instructions_per_cycle = 0.483333
@ SR
PREMARK: 15
(t61) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 16 3 18 19 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     11    yes   
    *d9   WB    r4    8     --    no    
    *d10  WB    r5    2     --    no    
    *d11  BR    --    1     7     yes   
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    *d14  SR    --    2     --    no    
    *d15  SR    --    2     --    no     <-t-
    *d16  WB    r2    5     --    no    
    *d17  BR    --    0     11    yes   
    d18   WB    r4    0     --    no    
    d19   WB    r5    0     --    no    
    d20   BR    --    0     7     yes   
    *d21  WB    r5    8     --    no     <-h-
    *d22  BR    --    0     7     yes   
    *d23  WB    r2    4     --    no    
  }
  rrf = {
    0 0 4 7 8 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d18   d19   d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d18   d18   --    5     0     [5]   
    *L    d19   d19   --    5     1     [6]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [5] <-- 8 (0)
    writeback
  }
  dcache = {
    1 3 5 7 2 8 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 61
instructions_executed = 29
instructions_per_cycle = 0.47541
(t62) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 21 3 18 19 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     11    yes   
    *d9   WB    r4    8     --    no    
    *d10  WB    r5    2     --    no    
    *d11  BR    --    1     7     yes   
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    *d14  SR    --    2     --    no    
    *d15  SR    --    2     --    no    
    *d16  WB    r2    5     --    no    
    *d17  BR    --    0     11    yes   
    d18   WB    r4    0     --    no     <-t-
    d19   WB    r5    0     --    no    
    d20   BR    --    0     7     yes   
    d21   WB    r2    0     --    no    
    *d22  BR    --    0     7     yes    <-h-
    *d23  WB    r2    4     --    no    
  }
  rrf = {
    0 0 5 7 8 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d18   d19   d20   
    addi  5     1     0     d21   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d18   d18   --    5     0     [5]   
    *L    d19   d19   --    5     1     [6]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d18 <-- [5] (1)
  }
  dcache = {
    1 3 5 7 2 8 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 62
instructions_executed = 32
instructions_per_cycle = 0.516129
(t63) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 21 3 18 19 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     11    yes   
    *d9   WB    r4    8     --    no    
    *d10  WB    r5    2     --    no    
    *d11  BR    --    1     7     yes   
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    *d14  SR    --    2     --    no    
    *d15  SR    --    2     --    no    
    *d16  WB    r2    5     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    8     --    no     <-t-
    d19   WB    r5    0     --    no    
    d20   BR    --    0     7     yes   
    d21   WB    r2    0     --    no    
    d22   BR    --    0     11    yes   
    *d23  WB    r2    4     --    no     <-h-
  }
  rrf = {
    0 0 5 7 8 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     8     d19   d20   
    bneq  1     6     7     d22   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d19   d19   --    5     1     [6]   
  }
  alu = {
    d21 <-- 5 addi 1 (0)
    = 6 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d18 <-- [5] (0)
    = 8 writeback
  }
  dcache = {
    1 3 5 7 2 8 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 63
instructions_executed = 32
instructions_per_cycle = 0.507937
 ---- INSERTED ----
(t64) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 21 3 23 19 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     11    yes    <-h-
    *d9   WB    r4    8     --    no    
    *d10  WB    r5    2     --    no    
    *d11  BR    --    1     7     yes   
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    *d14  SR    --    2     --    no    
    *d15  SR    --    2     --    no    
    *d16  WB    r2    5     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    8     --    no    
    d19   WB    r5    0     --    no     <-t-
    d20   BR    --    0     7     yes   
    *d21  WB    r2    6     --    no    
    d22   BR    --    0     11    yes   
    d23   WB    r4    0     --    no    
  }
  rrf = {
    0 0 5 7 8 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     8     d19   d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d19   d19   --    5     1     [6]   
    L     d23   d23   --    6     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d22 = 6 bneq 7
    correctly predicted :)
  }
  mu = {
    d19 <-- [6] (1)
  }
  dcache = {
    1 3 5 7 2 8 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 64
instructions_executed = 33
instructions_per_cycle = 0.515625
 ---- INSERTED ----
(t65) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 21 3 23 8 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no    
    *d9   WB    r4    8     --    no     <-h-
    *d10  WB    r5    2     --    no    
    *d11  BR    --    1     7     yes   
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    *d14  SR    --    2     --    no    
    *d15  SR    --    2     --    no    
    *d16  WB    r2    5     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    8     --    no    
    *d19  WB    r5    4     --    no     <-t-
    d20   BR    --    0     7     yes   
    *d21  WB    r2    6     --    no    
    *d22  BR    --    0     11    yes   
    d23   WB    r4    0     --    no    
  }
  rrf = {
    0 0 5 7 8 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     8     4     d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d23   d23   --    6     0     [6]   
    L     d8    d8    --    6     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d19 <-- [6] (0)
    = 4 writeback
  }
  dcache = {
    1 3 5 7 2 8 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 65
instructions_executed = 33
instructions_per_cycle = 0.507692
(t66) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 21 3 23 8 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no    
    d9    BR    --    0     7     yes   
    *d10  WB    r5    2     --    no     <-h-
    *d11  BR    --    1     7     yes   
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    *d14  SR    --    2     --    no    
    *d15  SR    --    2     --    no    
    *d16  WB    r2    5     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    8     --    no    
    *d19  WB    r5    4     --    no    
    d20   BR    --    0     7     yes    <-t-
    *d21  WB    r2    6     --    no    
    *d22  BR    --    0     11    yes   
    d23   WB    r4    0     --    no    
  }
  rrf = {
    0 0 5 7 8 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d23   d8    d9    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d23   d23   --    6     0     [6]   
    *L    d8    d8    --    6     1     [7]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    d20 = 8 ble 4
    mispredicted :(
  }
  mu = {
    d23 <-- [6] (1)
  }
  dcache = {
    1 3 5 7 2 8 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 66
instructions_executed = 34
instructions_per_cycle = 0.515152
(t67) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 10 3 23 8 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no    
    d9    BR    --    0     7     yes   
    d10   WB    r2    0     --    no    
    *d11  BR    --    1     7     yes    <-h-
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    *d14  SR    --    2     --    no    
    *d15  SR    --    2     --    no    
    *d16  WB    r2    5     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    8     --    no    
    *d19  WB    r5    4     --    no    
    *d20  BR    --    1     7     yes    <-t-
    *d21  WB    r2    6     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 5 7 8 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     4     d8    d9    
    addi  6     1     0     d10   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d8    d8    --    6     1     [7]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d23 <-- [6] (0)
    = 4 writeback
  }
  dcache = {
    1 3 5 7 2 8 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 67
instructions_executed = 34
instructions_per_cycle = 0.507463
(t68) {
  pc = 7
  ibuf = {
    0: nop
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no     <-h- <-t-
    d9    BR    --    0     7     yes   
    d10   WB    r2    0     --    no    
    d11   BR    --    0     11    yes   
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    *d14  SR    --    2     --    no    
    *d15  SR    --    2     --    no    
    *d16  WB    r2    5     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    8     --    no    
    *d19  WB    r5    4     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    6     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 5 7 8 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 8 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 68
instructions_executed = 34
instructions_per_cycle = 0.5
(t69) {
  pc = 8
  ibuf = {
    7: sw 5 2 0
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no     <-h- <-t-
    d9    BR    --    0     7     yes   
    d10   WB    r2    0     --    no    
    d11   BR    --    0     11    yes   
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    *d14  SR    --    2     --    no    
    *d15  SR    --    2     --    no    
    *d16  WB    r2    5     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    8     --    no    
    *d19  WB    r5    4     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    6     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 5 7 8 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 8 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 69
instructions_executed = 34
instructions_per_cycle = 0.492754
 ---- INSERTED ----
(t70) {
  pc = 9
  ibuf = {
    8: sw 4 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    SR    --    0     --    no     <-t-
    d9    BR    --    0     7     yes    <-h-
    d10   WB    r2    0     --    no    
    d11   BR    --    0     11    yes   
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    *d14  SR    --    2     --    no    
    *d15  SR    --    2     --    no    
    *d16  WB    r2    5     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    8     --    no    
    *d19  WB    r5    4     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    6     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 5 7 8 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d8    --    4     5     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 8 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 70
instructions_executed = 34
instructions_per_cycle = 0.485714
 ---- INSERTED ----
@ SR
PREMARK: 8
(t71) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    SR    --    0     --    no     <-t-
    d9    SR    --    0     --    no    
    d10   WB    r2    0     --    no     <-h-
    d11   BR    --    0     11    yes   
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    *d14  SR    --    2     --    no    
    *d15  SR    --    2     --    no    
    *d16  WB    r2    5     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    8     --    no    
    *d19  WB    r5    4     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    6     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 5 7 8 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d8    --    4     5     0     [5]   
    S     d9    --    8     5     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 8 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 71
instructions_executed = 34
instructions_per_cycle = 0.478873
@ SR
PREMARK: 8
(t72) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 10 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    SR    --    0     --    no     <-t-
    d9    SR    --    0     --    no    
    d10   WB    r2    0     --    no    
    d11   BR    --    0     11    yes    <-h-
    *d12  WB    r2    5     --    no    
    *d13  BR    --    0     11    yes   
    *d14  SR    --    2     --    no    
    *d15  SR    --    2     --    no    
    *d16  WB    r2    5     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    8     --    no    
    *d19  WB    r5    4     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    6     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 5 7 8 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    addi  5     1     0     d10   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d8    --    4     5     0     [5]   
    S     d9    --    8     5     1     [6]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [5] <-- 4 (1)
  }
  dcache = {
    1 3 5 7 2 4 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 72
instructions_executed = 34
instructions_per_cycle = 0.472222
@ SR
PREMARK: 8
(t73) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 10 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no     <-t-
    d9    SR    --    0     --    no    
    d10   WB    r2    0     --    no    
    d11   BR    --    0     11    yes   
    *d12  WB    r2    5     --    no     <-h-
    *d13  BR    --    0     11    yes   
    *d14  SR    --    2     --    no    
    *d15  SR    --    2     --    no    
    *d16  WB    r2    5     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    8     --    no    
    *d19  WB    r5    4     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    6     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 5 7 8 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    bneq  1     6     7     d11   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d9    --    8     5     1     [6]   
  }
  alu = {
    d10 <-- 5 addi 1 (0)
    = 6 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    [5] <-- 4 (0)
    writeback
  }
  dcache = {
    1 3 5 7 2 4 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 73
instructions_executed = 34
instructions_per_cycle = 0.465753
 ---- INSERTED ----
@ SR
PREMARK: 9
(t74) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 10 3 12 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    d9    SR    --    0     --    no     <-t-
    *d10  WB    r2    6     --    no    
    d11   BR    --    0     11    yes   
    d12   WB    r4    0     --    no    
    *d13  BR    --    0     11    yes    <-h-
    *d14  SR    --    2     --    no    
    *d15  SR    --    2     --    no    
    *d16  WB    r2    5     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    8     --    no    
    *d19  WB    r5    4     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    6     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 5 7 8 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d9    --    8     5     1     [6]   
    L     d12   d12   --    6     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d11 = 6 bneq 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 4 4 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 74
instructions_executed = 35
instructions_per_cycle = 0.472973
 ---- INSERTED ----
@ SR
PREMARK: 9
(t75) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 10 3 12 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    d9    SR    --    0     --    no     <-t-
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    d12   WB    r4    0     --    no    
    d13   WB    r5    0     --    no    
    *d14  SR    --    2     --    no     <-h-
    *d15  SR    --    2     --    no    
    *d16  WB    r2    5     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    8     --    no    
    *d19  WB    r5    4     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    6     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 5 7 8 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d9    --    8     5     1     [6]   
    *L    d12   d12   --    6     0     [6]   
    L     d13   d13   --    6     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [6] <-- 8 (1)
  }
  dcache = {
    1 3 5 7 2 4 8 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 75
instructions_executed = 35
instructions_per_cycle = 0.466667
@ SR
PREMARK: 9
(t76) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 10 3 12 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   SR    --    6     --    no     <-t-
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    d12   WB    r4    0     --    no    
    d13   WB    r5    0     --    no    
    d14   BR    --    0     7     yes   
    *d15  SR    --    2     --    no     <-h-
    *d16  WB    r2    5     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    8     --    no    
    *d19  WB    r5    4     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    6     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 5 7 8 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d12   d13   d14   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d12   d12   --    6     0     [6]   
    *L    d13   d13   --    6     1     [7]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [6] <-- 8 (0)
    writeback
  }
  dcache = {
    1 3 5 7 2 4 8 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 76
instructions_executed = 35
instructions_per_cycle = 0.460526
(t77) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 15 3 12 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   SR    --    6     --    no    
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    d12   WB    r4    0     --    no     <-t-
    d13   WB    r5    0     --    no    
    d14   BR    --    0     7     yes   
    d15   WB    r2    0     --    no    
    *d16  WB    r2    5     --    no     <-h-
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    8     --    no    
    *d19  WB    r5    4     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    6     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 6 7 8 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d12   d13   d14   
    addi  6     1     0     d15   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d12   d12   --    6     0     [6]   
    *L    d13   d13   --    6     1     [7]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d12 <-- [6] (1)
  }
  dcache = {
    1 3 5 7 2 4 8 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 77
instructions_executed = 38
instructions_per_cycle = 0.493506
(t78) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 15 3 12 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   SR    --    6     --    no    
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    8     --    no     <-t-
    d13   WB    r5    0     --    no    
    d14   BR    --    0     7     yes   
    d15   WB    r2    0     --    no    
    d16   BR    --    0     11    yes   
    *d17  BR    --    0     11    yes    <-h-
    *d18  WB    r4    8     --    no    
    *d19  WB    r5    4     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    6     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 6 7 8 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     8     d13   d14   
    bneq  1     7     7     d16   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d13   d13   --    6     1     [7]   
  }
  alu = {
    d15 <-- 6 addi 1 (0)
    = 7 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d12 <-- [6] (0)
    = 8 writeback
  }
  dcache = {
    1 3 5 7 2 4 8 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 78
instructions_executed = 38
instructions_per_cycle = 0.487179
 ---- INSERTED ----
(t79) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 15 3 17 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   SR    --    6     --    no    
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    8     --    no    
    d13   WB    r5    0     --    no     <-t-
    d14   BR    --    0     7     yes   
    *d15  WB    r2    7     --    no    
    d16   BR    --    0     11    yes   
    d17   WB    r4    0     --    no    
    *d18  WB    r4    8     --    no     <-h-
    *d19  WB    r5    4     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    6     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 6 7 8 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     8     d13   d14   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d13   d13   --    6     1     [7]   
    L     d17   d17   --    7     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d16 = 7 bneq 7
    mispredicted :(
  }
  mu = {
    d13 <-- [7] (1)
  }
  dcache = {
    1 3 5 7 2 4 8 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 79
instructions_executed = 39
instructions_per_cycle = 0.493671
 ---- INSERTED ----
(t80) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 15 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   SR    --    6     --    no    
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    8     --    no    
    *d13  WB    r5    6     --    no     <-t-
    d14   BR    --    0     7     yes   
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    d17   WB    r4    0     --    no    
    d18   WB    r5    0     --    no    
    *d19  WB    r5    4     --    no     <-h-
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    6     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 6 7 8 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     8     6     d14   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d17   d17   --    7     0     [7]   
    L     d18   d18   --    7     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d13 <-- [7] (0)
    = 6 writeback
  }
  dcache = {
    1 3 5 7 2 4 8 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 80
instructions_executed = 39
instructions_per_cycle = 0.4875
(t81) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 15 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   SR    --    6     --    no    
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    8     --    no    
    *d13  WB    r5    6     --    no    
    d14   BR    --    0     7     yes    <-t-
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    d17   WB    r4    0     --    no    
    d18   WB    r5    0     --    no    
    d19   BR    --    0     7     yes   
    *d20  BR    --    1     7     yes    <-h-
    *d21  WB    r2    6     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 6 7 8 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d17   d18   d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d17   d17   --    7     0     [7]   
    *L    d18   d18   --    7     1     [8]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    d14 = 8 ble 6
    mispredicted :(
  }
  mu = {
    d17 <-- [7] (1)
  }
  dcache = {
    1 3 5 7 2 4 8 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 81
instructions_executed = 40
instructions_per_cycle = 0.493827
(t82) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 20 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   SR    --    6     --    no    
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    8     --    no    
    *d13  WB    r5    6     --    no    
    *d14  BR    --    1     7     yes    <-t-
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    *d17  WB    r4    6     --    no    
    d18   WB    r5    0     --    no    
    d19   BR    --    0     7     yes   
    d20   WB    r2    0     --    no    
    *d21  WB    r2    6     --    no     <-h-
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 6 7 8 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     6     d18   d19   
    addi  7     1     0     d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d18   d18   --    7     1     [8]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d17 <-- [7] (0)
    = 6 writeback
  }
  dcache = {
    1 3 5 7 2 4 8 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 82
instructions_executed = 40
instructions_per_cycle = 0.487805
(t83) {
  pc = 7
  ibuf = {
    0: nop
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   SR    --    6     --    no    
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    8     --    no    
    *d13  WB    r5    6     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    *d17  WB    r4    6     --    no    
    d18   WB    r5    0     --    no     <-h- <-t-
    d19   BR    --    0     7     yes   
    d20   WB    r2    0     --    no    
    d21   BR    --    0     11    yes   
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 6 7 8 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 4 8 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 83
instructions_executed = 40
instructions_per_cycle = 0.481928
(t84) {
  pc = 8
  ibuf = {
    7: sw 5 2 0
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   SR    --    6     --    no    
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    8     --    no    
    *d13  WB    r5    6     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    *d17  WB    r4    6     --    no    
    d18   WB    r5    0     --    no     <-h- <-t-
    d19   BR    --    0     7     yes   
    d20   WB    r2    0     --    no    
    d21   BR    --    0     11    yes   
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 6 7 8 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 4 8 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 84
instructions_executed = 40
instructions_per_cycle = 0.47619
 ---- INSERTED ----
(t85) {
  pc = 9
  ibuf = {
    8: sw 4 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   SR    --    6     --    no    
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    8     --    no    
    *d13  WB    r5    6     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    *d17  WB    r4    6     --    no    
    d18   SR    --    0     --    no     <-t-
    d19   BR    --    0     7     yes    <-h-
    d20   WB    r2    0     --    no    
    d21   BR    --    0     11    yes   
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 6 7 8 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d18   --    6     6     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 4 8 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 85
instructions_executed = 40
instructions_per_cycle = 0.470588
 ---- INSERTED ----
@ SR
PREMARK: 18
(t86) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   SR    --    6     --    no    
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    8     --    no    
    *d13  WB    r5    6     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    *d17  WB    r4    6     --    no    
    d18   SR    --    0     --    no     <-t-
    d19   SR    --    0     --    no    
    d20   WB    r2    0     --    no     <-h-
    d21   BR    --    0     11    yes   
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 6 7 8 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d18   --    6     6     0     [6]   
    S     d19   --    8     6     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 4 8 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 86
instructions_executed = 40
instructions_per_cycle = 0.465116
@ SR
PREMARK: 18
(t87) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 20 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   SR    --    6     --    no    
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    8     --    no    
    *d13  WB    r5    6     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    *d17  WB    r4    6     --    no    
    d18   SR    --    0     --    no     <-t-
    d19   SR    --    0     --    no    
    d20   WB    r2    0     --    no    
    d21   BR    --    0     11    yes    <-h-
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 6 7 8 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    addi  6     1     0     d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d18   --    6     6     0     [6]   
    S     d19   --    8     6     1     [7]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [6] <-- 6 (1)
  }
  dcache = {
    1 3 5 7 2 4 6 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 87
instructions_executed = 40
instructions_per_cycle = 0.45977
@ SR
PREMARK: 18
(t88) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 20 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   SR    --    6     --    no    
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    8     --    no    
    *d13  WB    r5    6     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    *d17  WB    r4    6     --    no    
    *d18  SR    --    0     --    no     <-t-
    d19   SR    --    0     --    no    
    d20   WB    r2    0     --    no    
    d21   BR    --    0     11    yes   
    *d22  BR    --    0     11    yes    <-h-
    *d23  WB    r4    4     --    no    
  }
  rrf = {
    0 0 6 7 8 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    bneq  1     7     7     d21   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d19   --    8     6     1     [7]   
  }
  alu = {
    d20 <-- 6 addi 1 (0)
    = 7 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    [6] <-- 6 (0)
    writeback
  }
  dcache = {
    1 3 5 7 2 4 6 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 88
instructions_executed = 40
instructions_per_cycle = 0.454545
 ---- INSERTED ----
@ SR
PREMARK: 19
(t89) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 20 3 22 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   SR    --    6     --    no    
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    8     --    no    
    *d13  WB    r5    6     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    *d17  WB    r4    6     --    no    
    *d18  SR    --    0     --    no    
    d19   SR    --    0     --    no     <-t-
    *d20  WB    r2    7     --    no    
    d21   BR    --    0     11    yes   
    d22   WB    r4    0     --    no    
    *d23  WB    r4    4     --    no     <-h-
  }
  rrf = {
    0 0 6 7 8 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d19   --    8     6     1     [7]   
    L     d22   d22   --    7     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d21 = 7 bneq 7
    mispredicted :(
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 4 6 6 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 89
instructions_executed = 41
instructions_per_cycle = 0.460674
 ---- INSERTED ----
@ SR
PREMARK: 19
(t90) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 20 3 22 23 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no     <-h-
    *d9   SR    --    6     --    no    
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    8     --    no    
    *d13  WB    r5    6     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    *d17  WB    r4    6     --    no    
    *d18  SR    --    0     --    no    
    d19   SR    --    0     --    no     <-t-
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    d22   WB    r4    0     --    no    
    d23   WB    r5    0     --    no    
  }
  rrf = {
    0 0 6 7 8 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d19   --    8     6     1     [7]   
    *L    d22   d22   --    7     0     [7]   
    L     d23   d23   --    7     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [7] <-- 8 (1)
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 90
instructions_executed = 41
instructions_per_cycle = 0.455556
@ SR
PREMARK: 19
(t91) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 20 3 22 23 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    *d9   SR    --    6     --    no     <-h-
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    8     --    no    
    *d13  WB    r5    6     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    *d17  WB    r4    6     --    no    
    *d18  SR    --    0     --    no    
    *d19  SR    --    0     --    no     <-t-
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    d22   WB    r4    0     --    no    
    d23   WB    r5    0     --    no    
  }
  rrf = {
    0 0 6 7 8 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d22   d23   d8    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d22   d22   --    7     0     [7]   
    *L    d23   d23   --    7     1     [8]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [7] <-- 8 (0)
    writeback
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 91
instructions_executed = 41
instructions_per_cycle = 0.450549
(t92) {
  pc = 11
  ibuf = {
    0: nop
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    d9    WB    r2    0     --    no    
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    8     --    no    
    *d13  WB    r5    6     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    *d17  WB    r4    6     --    no    
    *d18  SR    --    0     --    no    
    *d19  SR    --    0     --    no    
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    d22   WB    r4    0     --    no     <-h- <-t-
    d23   WB    r5    0     --    no    
  }
  rrf = {
    0 0 7 7 8 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 92
instructions_executed = 43
instructions_per_cycle = 0.467391
(t93) {
  pc = 12
  ibuf = {
    11: movi 2 0
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    d9    WB    r2    0     --    no    
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    8     --    no    
    *d13  WB    r5    6     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    *d17  WB    r4    6     --    no    
    *d18  SR    --    0     --    no    
    *d19  SR    --    0     --    no    
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    d22   WB    r4    0     --    no     <-h- <-t-
    d23   WB    r5    0     --    no    
  }
  rrf = {
    0 0 7 7 8 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 93
instructions_executed = 43
instructions_per_cycle = 0.462366
(t94) {
  pc = 13
  ibuf = {
    12: addi 1 1 1
  }
  rat = {
    0 1 22 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    d9    WB    r2    0     --    no    
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    8     --    no    
    *d13  WB    r5    6     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    *d17  WB    r4    6     --    no    
    *d18  SR    --    0     --    no    
    *d19  SR    --    0     --    no    
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    d22   WB    r2    0     --    no     <-t-
    d23   WB    r5    0     --    no     <-h-
  }
  rrf = {
    0 0 7 7 8 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    movi  0     0     0     d22   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 94
instructions_executed = 43
instructions_per_cycle = 0.457447
(t95) {
  pc = 4
  ibuf = {
    13: bneq 1 3 4 1
  }
  rat = {
    0 23 22 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes    <-h-
    d9    WB    r2    0     --    no    
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    8     --    no    
    *d13  WB    r5    6     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    *d17  WB    r4    6     --    no    
    *d18  SR    --    0     --    no    
    *d19  SR    --    0     --    no    
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    d22   WB    r2    0     --    no     <-t-
    d23   WB    r1    0     --    no    
  }
  rrf = {
    0 0 7 7 8 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    addi  0     1     0     d23   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    d22 <-- 0 movi 0 (0)
    = 0 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 95
instructions_executed = 43
instructions_per_cycle = 0.452632
(t96) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 23 22 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     14    yes   
    d9    WB    r2    0     --    no     <-h-
    *d10  WB    r2    6     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    8     --    no    
    *d13  WB    r5    6     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    *d17  WB    r4    6     --    no    
    *d18  SR    --    0     --    no    
    *d19  SR    --    0     --    no    
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    *d22  WB    r2    0     --    no     <-t-
    d23   WB    r1    0     --    no    
  }
  rrf = {
    0 0 7 7 8 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    bneq  1     1     7     d8    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    d23 <-- 0 addi 1 (0)
    = 1 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 96
instructions_executed = 43
instructions_per_cycle = 0.447917
 ---- INSERTED ----
(t97) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 23 2 3 9 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     14    yes   
    d9    WB    r4    0     --    no    
    *d10  WB    r2    6     --    no     <-h-
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    8     --    no    
    *d13  WB    r5    6     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    *d17  WB    r4    6     --    no    
    *d18  SR    --    0     --    no    
    *d19  SR    --    0     --    no    
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    *d22  WB    r2    0     --    no    
    *d23  WB    r1    1     --    no     <-t-
  }
  rrf = {
    0 0 0 7 8 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d9    d9    --    0     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d8 = 1 bneq 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 97
instructions_executed = 44
instructions_per_cycle = 0.453608
 ---- INSERTED ----
(t98) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 2 3 9 10 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     14    yes    <-t-
    d9    WB    r4    0     --    no    
    d10   WB    r5    0     --    no    
    *d11  BR    --    0     11    yes    <-h-
    *d12  WB    r4    8     --    no    
    *d13  WB    r5    6     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    *d17  WB    r4    6     --    no    
    *d18  SR    --    0     --    no    
    *d19  SR    --    0     --    no    
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    *d22  WB    r2    0     --    no    
    *d23  WB    r1    1     --    no    
  }
  rrf = {
    0 1 0 7 8 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d9    d9    --    0     0     [0]   
    L     d10   d10   --    0     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 98
instructions_executed = 45
instructions_per_cycle = 0.459184
(t99) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 2 3 9 10 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     14    yes   
    d9    WB    r4    0     --    no     <-t-
    d10   WB    r5    0     --    no    
    d11   BR    --    0     7     yes   
    *d12  WB    r4    8     --    no     <-h-
    *d13  WB    r5    6     --    no    
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    *d17  WB    r4    6     --    no    
    *d18  SR    --    0     --    no    
    *d19  SR    --    0     --    no    
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    *d22  WB    r2    0     --    no    
    *d23  WB    r1    1     --    no    
  }
  rrf = {
    0 1 0 7 8 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d9    d10   d11   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d9    d9    --    0     0     [0]   
    *L    d10   d10   --    0     1     [1]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d9 <-- [0] (1)
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 99
instructions_executed = 46
instructions_per_cycle = 0.464646
(t100) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 12 3 9 10 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     14    yes   
    *d9   WB    r4    1     --    no     <-t-
    d10   WB    r5    0     --    no    
    d11   BR    --    0     7     yes   
    d12   WB    r2    0     --    no    
    *d13  WB    r5    6     --    no     <-h-
    *d14  BR    --    1     7     yes   
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    *d17  WB    r4    6     --    no    
    *d18  SR    --    0     --    no    
    *d19  SR    --    0     --    no    
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    *d22  WB    r2    0     --    no    
    *d23  WB    r1    1     --    no    
  }
  rrf = {
    0 1 0 7 8 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     1     d10   d11   
    addi  0     1     0     d12   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d10   d10   --    0     1     [1]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d9 <-- [0] (0)
    = 1 writeback
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 100
instructions_executed = 46
instructions_per_cycle = 0.46
(t101) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 12 3 4 10 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     14    yes   
    *d9   WB    r4    1     --    no    
    d10   WB    r5    0     --    no     <-t-
    d11   BR    --    0     7     yes   
    d12   WB    r2    0     --    no    
    d13   BR    --    0     11    yes   
    *d14  BR    --    1     7     yes    <-h-
    *d15  WB    r2    7     --    no    
    *d16  BR    --    1     11    yes   
    *d17  WB    r4    6     --    no    
    *d18  SR    --    0     --    no    
    *d19  SR    --    0     --    no    
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    *d22  WB    r2    0     --    no    
    *d23  WB    r1    1     --    no    
  }
  rrf = {
    0 1 0 7 1 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     1     d10   d11   
    bneq  1     1     7     d13   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d10   d10   --    0     1     [1]   
  }
  alu = {
    d12 <-- 0 addi 1 (0)
    = 1 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d10 <-- [1] (1)
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 101
instructions_executed = 47
instructions_per_cycle = 0.465347
 ---- INSERTED ----
(t102) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 12 3 14 10 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     14    yes   
    *d9   WB    r4    1     --    no    
    *d10  WB    r5    3     --    no     <-t-
    d11   BR    --    0     7     yes   
    *d12  WB    r2    1     --    no    
    d13   BR    --    0     11    yes   
    d14   WB    r4    0     --    no    
    *d15  WB    r2    7     --    no     <-h-
    *d16  BR    --    1     11    yes   
    *d17  WB    r4    6     --    no    
    *d18  SR    --    0     --    no    
    *d19  SR    --    0     --    no    
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    *d22  WB    r2    0     --    no    
    *d23  WB    r1    1     --    no    
  }
  rrf = {
    0 1 0 7 1 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     1     3     d11   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d14   d14   --    1     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d13 = 1 bneq 7
    correctly predicted :)
  }
  mu = {
    d10 <-- [1] (0)
    = 3 writeback
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 102
instructions_executed = 47
instructions_per_cycle = 0.460784
 ---- INSERTED ----
(t103) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 12 3 14 15 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     14    yes   
    *d9   WB    r4    1     --    no    
    *d10  WB    r5    3     --    no    
    d11   BR    --    0     7     yes    <-t-
    *d12  WB    r2    1     --    no    
    *d13  BR    --    0     11    yes   
    d14   WB    r4    0     --    no    
    d15   WB    r5    0     --    no    
    *d16  BR    --    1     11    yes    <-h-
    *d17  WB    r4    6     --    no    
    *d18  SR    --    0     --    no    
    *d19  SR    --    0     --    no    
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    *d22  WB    r2    0     --    no    
    *d23  WB    r1    1     --    no    
  }
  rrf = {
    0 1 0 7 1 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d14   d14   --    1     0     [1]   
    L     d15   d15   --    1     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d11 = 1 ble 3
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 103
instructions_executed = 48
instructions_per_cycle = 0.466019
(t104) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 12 3 14 15 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     14    yes   
    *d9   WB    r4    1     --    no    
    *d10  WB    r5    3     --    no    
    *d11  BR    --    0     7     yes    <-t-
    *d12  WB    r2    1     --    no    
    *d13  BR    --    0     11    yes   
    d14   WB    r4    0     --    no    
    d15   WB    r5    0     --    no    
    d16   BR    --    0     7     yes   
    *d17  WB    r4    6     --    no     <-h-
    *d18  SR    --    0     --    no    
    *d19  SR    --    0     --    no    
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    *d22  WB    r2    0     --    no    
    *d23  WB    r1    1     --    no    
  }
  rrf = {
    0 1 0 7 1 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d14   d15   d16   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d14   d14   --    1     0     [1]   
    *L    d15   d15   --    1     1     [2]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d14 <-- [1] (1)
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 104
instructions_executed = 48
instructions_per_cycle = 0.461538
(t105) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 17 3 14 15 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     14    yes   
    *d9   WB    r4    1     --    no    
    *d10  WB    r5    3     --    no    
    *d11  BR    --    0     7     yes   
    *d12  WB    r2    1     --    no    
    *d13  BR    --    0     11    yes   
    *d14  WB    r4    3     --    no     <-t-
    d15   WB    r5    0     --    no    
    d16   BR    --    0     7     yes   
    d17   WB    r2    0     --    no    
    *d18  SR    --    0     --    no     <-h-
    *d19  SR    --    0     --    no    
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    *d22  WB    r2    0     --    no    
    *d23  WB    r1    1     --    no    
  }
  rrf = {
    0 1 1 7 1 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     d15   d16   
    addi  1     1     0     d17   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d15   d15   --    1     1     [2]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d14 <-- [1] (0)
    = 3 writeback
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 105
instructions_executed = 51
instructions_per_cycle = 0.485714
(t106) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 17 3 4 15 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     14    yes   
    *d9   WB    r4    1     --    no    
    *d10  WB    r5    3     --    no    
    *d11  BR    --    0     7     yes   
    *d12  WB    r2    1     --    no    
    *d13  BR    --    0     11    yes   
    *d14  WB    r4    3     --    no    
    d15   WB    r5    0     --    no     <-t-
    d16   BR    --    0     7     yes   
    d17   WB    r2    0     --    no    
    d18   BR    --    0     11    yes   
    *d19  SR    --    0     --    no     <-h-
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    *d22  WB    r2    0     --    no    
    *d23  WB    r1    1     --    no    
  }
  rrf = {
    0 1 1 7 3 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     d15   d16   
    bneq  1     2     7     d18   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d15   d15   --    1     1     [2]   
  }
  alu = {
    d17 <-- 1 addi 1 (0)
    = 2 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d15 <-- [2] (1)
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 106
instructions_executed = 52
instructions_per_cycle = 0.490566
 ---- INSERTED ----
(t107) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 17 3 19 15 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     14    yes   
    *d9   WB    r4    1     --    no    
    *d10  WB    r5    3     --    no    
    *d11  BR    --    0     7     yes   
    *d12  WB    r2    1     --    no    
    *d13  BR    --    0     11    yes   
    *d14  WB    r4    3     --    no    
    *d15  WB    r5    5     --    no     <-t-
    d16   BR    --    0     7     yes   
    *d17  WB    r2    2     --    no    
    d18   BR    --    0     11    yes   
    d19   WB    r4    0     --    no    
    *d20  WB    r2    7     --    no     <-h-
    *d21  BR    --    1     11    yes   
    *d22  WB    r2    0     --    no    
    *d23  WB    r1    1     --    no    
  }
  rrf = {
    0 1 1 7 3 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     5     d16   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d19   d19   --    2     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d18 = 2 bneq 7
    correctly predicted :)
  }
  mu = {
    d15 <-- [2] (0)
    = 5 writeback
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 107
instructions_executed = 52
instructions_per_cycle = 0.485981
 ---- INSERTED ----
(t108) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 17 3 19 20 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     14    yes   
    *d9   WB    r4    1     --    no    
    *d10  WB    r5    3     --    no    
    *d11  BR    --    0     7     yes   
    *d12  WB    r2    1     --    no    
    *d13  BR    --    0     11    yes   
    *d14  WB    r4    3     --    no    
    *d15  WB    r5    5     --    no    
    d16   BR    --    0     7     yes    <-t-
    *d17  WB    r2    2     --    no    
    *d18  BR    --    0     11    yes   
    d19   WB    r4    0     --    no    
    d20   WB    r5    0     --    no    
    *d21  BR    --    1     11    yes    <-h-
    *d22  WB    r2    0     --    no    
    *d23  WB    r1    1     --    no    
  }
  rrf = {
    0 1 1 7 3 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d19   d19   --    2     0     [2]   
    L     d20   d20   --    2     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d16 = 3 ble 5
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 108
instructions_executed = 53
instructions_per_cycle = 0.490741
(t109) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 17 3 19 20 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     14    yes   
    *d9   WB    r4    1     --    no    
    *d10  WB    r5    3     --    no    
    *d11  BR    --    0     7     yes   
    *d12  WB    r2    1     --    no    
    *d13  BR    --    0     11    yes   
    *d14  WB    r4    3     --    no    
    *d15  WB    r5    5     --    no    
    *d16  BR    --    0     7     yes    <-t-
    *d17  WB    r2    2     --    no    
    *d18  BR    --    0     11    yes   
    d19   WB    r4    0     --    no    
    d20   WB    r5    0     --    no    
    d21   BR    --    0     7     yes   
    *d22  WB    r2    0     --    no     <-h-
    *d23  WB    r1    1     --    no    
  }
  rrf = {
    0 1 1 7 3 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d19   d20   d21   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d19   d19   --    2     0     [2]   
    *L    d20   d20   --    2     1     [3]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d19 <-- [2] (1)
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 109
instructions_executed = 53
instructions_per_cycle = 0.486239
(t110) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 22 3 19 20 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     14    yes   
    *d9   WB    r4    1     --    no    
    *d10  WB    r5    3     --    no    
    *d11  BR    --    0     7     yes   
    *d12  WB    r2    1     --    no    
    *d13  BR    --    0     11    yes   
    *d14  WB    r4    3     --    no    
    *d15  WB    r5    5     --    no    
    *d16  BR    --    0     7     yes   
    *d17  WB    r2    2     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    5     --    no     <-t-
    d20   WB    r5    0     --    no    
    d21   BR    --    0     7     yes   
    d22   WB    r2    0     --    no    
    *d23  WB    r1    1     --    no     <-h-
  }
  rrf = {
    0 1 2 7 3 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d20   d21   
    addi  2     1     0     d22   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d20   d20   --    2     1     [3]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d19 <-- [2] (0)
    = 5 writeback
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 110
instructions_executed = 56
instructions_per_cycle = 0.509091
(t111) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 22 3 4 20 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     14    yes    <-h-
    *d9   WB    r4    1     --    no    
    *d10  WB    r5    3     --    no    
    *d11  BR    --    0     7     yes   
    *d12  WB    r2    1     --    no    
    *d13  BR    --    0     11    yes   
    *d14  WB    r4    3     --    no    
    *d15  WB    r5    5     --    no    
    *d16  BR    --    0     7     yes   
    *d17  WB    r2    2     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    5     --    no    
    d20   WB    r5    0     --    no     <-t-
    d21   BR    --    0     7     yes   
    d22   WB    r2    0     --    no    
    d23   BR    --    0     11    yes   
  }
  rrf = {
    0 1 2 7 5 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d20   d21   
    bneq  1     3     7     d23   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d20   d20   --    2     1     [3]   
  }
  alu = {
    d22 <-- 2 addi 1 (0)
    = 3 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d20 <-- [3] (1)
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 111
instructions_executed = 57
instructions_per_cycle = 0.513514
 ---- INSERTED ----
(t112) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 22 3 8 20 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r4    0     --    no    
    *d9   WB    r4    1     --    no     <-h-
    *d10  WB    r5    3     --    no    
    *d11  BR    --    0     7     yes   
    *d12  WB    r2    1     --    no    
    *d13  BR    --    0     11    yes   
    *d14  WB    r4    3     --    no    
    *d15  WB    r5    5     --    no    
    *d16  BR    --    0     7     yes   
    *d17  WB    r2    2     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    5     --    no    
    *d20  WB    r5    7     --    no     <-t-
    d21   BR    --    0     7     yes   
    *d22  WB    r2    3     --    no    
    d23   BR    --    0     11    yes   
  }
  rrf = {
    0 1 2 7 5 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     7     d21   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d8    d8    --    3     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d23 = 3 bneq 7
    correctly predicted :)
  }
  mu = {
    d20 <-- [3] (0)
    = 7 writeback
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 112
instructions_executed = 57
instructions_per_cycle = 0.508929
 ---- INSERTED ----
(t113) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 22 3 8 9 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r4    0     --    no    
    d9    WB    r5    0     --    no    
    *d10  WB    r5    3     --    no     <-h-
    *d11  BR    --    0     7     yes   
    *d12  WB    r2    1     --    no    
    *d13  BR    --    0     11    yes   
    *d14  WB    r4    3     --    no    
    *d15  WB    r5    5     --    no    
    *d16  BR    --    0     7     yes   
    *d17  WB    r2    2     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    5     --    no    
    *d20  WB    r5    7     --    no    
    d21   BR    --    0     7     yes    <-t-
    *d22  WB    r2    3     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 1 2 7 5 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d8    d8    --    3     0     [3]   
    L     d9    d9    --    3     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d21 = 5 ble 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 113
instructions_executed = 58
instructions_per_cycle = 0.513274
(t114) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 22 3 8 9 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r4    0     --    no    
    d9    WB    r5    0     --    no    
    d10   BR    --    0     7     yes   
    *d11  BR    --    0     7     yes    <-h-
    *d12  WB    r2    1     --    no    
    *d13  BR    --    0     11    yes   
    *d14  WB    r4    3     --    no    
    *d15  WB    r5    5     --    no    
    *d16  BR    --    0     7     yes   
    *d17  WB    r2    2     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    5     --    no    
    *d20  WB    r5    7     --    no    
    *d21  BR    --    0     7     yes    <-t-
    *d22  WB    r2    3     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 1 2 7 5 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d8    d9    d10   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d8    d8    --    3     0     [3]   
    *L    d9    d9    --    3     1     [4]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d8 <-- [3] (1)
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 114
instructions_executed = 58
instructions_per_cycle = 0.508772
(t115) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 11 3 8 9 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    7     --    no     <-t-
    d9    WB    r5    0     --    no    
    d10   BR    --    0     7     yes   
    d11   WB    r2    0     --    no    
    *d12  WB    r2    1     --    no     <-h-
    *d13  BR    --    0     11    yes   
    *d14  WB    r4    3     --    no    
    *d15  WB    r5    5     --    no    
    *d16  BR    --    0     7     yes   
    *d17  WB    r2    2     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    5     --    no    
    *d20  WB    r5    7     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    3     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 1 3 7 5 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     d9    d10   
    addi  3     1     0     d11   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d9    d9    --    3     1     [4]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d8 <-- [3] (0)
    = 7 writeback
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 115
instructions_executed = 61
instructions_per_cycle = 0.530435
(t116) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 11 3 4 9 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    7     --    no    
    d9    WB    r5    0     --    no     <-t-
    d10   BR    --    0     7     yes   
    d11   WB    r2    0     --    no    
    d12   BR    --    0     11    yes   
    *d13  BR    --    0     11    yes    <-h-
    *d14  WB    r4    3     --    no    
    *d15  WB    r5    5     --    no    
    *d16  BR    --    0     7     yes   
    *d17  WB    r2    2     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    5     --    no    
    *d20  WB    r5    7     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    3     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 1 3 7 7 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     d9    d10   
    bneq  1     4     7     d12   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d9    d9    --    3     1     [4]   
  }
  alu = {
    d11 <-- 3 addi 1 (0)
    = 4 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d9 <-- [4] (1)
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 116
instructions_executed = 62
instructions_per_cycle = 0.534483
 ---- INSERTED ----
(t117) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 11 3 13 9 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    7     --    no    
    *d9   WB    r5    2     --    no     <-t-
    d10   BR    --    0     7     yes   
    *d11  WB    r2    4     --    no    
    d12   BR    --    0     11    yes   
    d13   WB    r4    0     --    no    
    *d14  WB    r4    3     --    no     <-h-
    *d15  WB    r5    5     --    no    
    *d16  BR    --    0     7     yes   
    *d17  WB    r2    2     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    5     --    no    
    *d20  WB    r5    7     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    3     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 1 3 7 7 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     2     d10   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d13   d13   --    4     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d12 = 4 bneq 7
    correctly predicted :)
  }
  mu = {
    d9 <-- [4] (0)
    = 2 writeback
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 117
instructions_executed = 62
instructions_per_cycle = 0.529915
 ---- INSERTED ----
(t118) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 11 3 13 14 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    7     --    no    
    *d9   WB    r5    2     --    no    
    d10   BR    --    0     7     yes    <-t-
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    d13   WB    r4    0     --    no    
    d14   WB    r5    0     --    no    
    *d15  WB    r5    5     --    no     <-h-
    *d16  BR    --    0     7     yes   
    *d17  WB    r2    2     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    5     --    no    
    *d20  WB    r5    7     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    3     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 1 3 7 7 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d13   d13   --    4     0     [4]   
    L     d14   d14   --    4     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d10 = 7 ble 2
    mispredicted :(
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 118
instructions_executed = 63
instructions_per_cycle = 0.533898
(t119) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 11 3 13 14 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    7     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes    <-t-
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    d13   WB    r4    0     --    no    
    d14   WB    r5    0     --    no    
    d15   BR    --    0     7     yes   
    *d16  BR    --    0     7     yes    <-h-
    *d17  WB    r2    2     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    5     --    no    
    *d20  WB    r5    7     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    3     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 1 3 7 7 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d13   d14   d15   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d13   d13   --    4     0     [4]   
    *L    d14   d14   --    4     1     [5]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d13 <-- [4] (1)
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 119
instructions_executed = 63
instructions_per_cycle = 0.529412
(t120) {
  pc = 7
  ibuf = {
    0: nop
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    7     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    *d13  WB    r4    2     --    no     <-h- <-t-
    d14   WB    r5    0     --    no    
    d15   BR    --    0     7     yes   
    d16   WB    r2    0     --    no    
    *d17  WB    r2    2     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    5     --    no    
    *d20  WB    r5    7     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    3     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 1 3 7 7 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 120
instructions_executed = 63
instructions_per_cycle = 0.525
(t121) {
  pc = 8
  ibuf = {
    7: sw 5 2 0
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    7     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    *d13  WB    r4    2     --    no     <-h- <-t-
    d14   WB    r5    0     --    no    
    d15   BR    --    0     7     yes   
    d16   WB    r2    0     --    no    
    *d17  WB    r2    2     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    5     --    no    
    *d20  WB    r5    7     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    3     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 1 3 7 7 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 121
instructions_executed = 63
instructions_per_cycle = 0.520661
 ---- INSERTED ----
(t122) {
  pc = 9
  ibuf = {
    8: sw 4 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    7     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    d13   SR    --    0     --    no     <-t-
    d14   WB    r5    0     --    no     <-h-
    d15   BR    --    0     7     yes   
    d16   WB    r2    0     --    no    
    *d17  WB    r2    2     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    5     --    no    
    *d20  WB    r5    7     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    3     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 1 3 7 7 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d13   --    2     3     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 122
instructions_executed = 63
instructions_per_cycle = 0.516393
 ---- INSERTED ----
@ SR
PREMARK: 13
(t123) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    7     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    d13   SR    --    0     --    no     <-t-
    d14   SR    --    0     --    no    
    d15   BR    --    0     7     yes    <-h-
    d16   WB    r2    0     --    no    
    *d17  WB    r2    2     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    5     --    no    
    *d20  WB    r5    7     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    3     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 1 3 7 7 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d13   --    2     3     0     [3]   
    S     d14   --    7     3     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 7 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 123
instructions_executed = 63
instructions_per_cycle = 0.512195
@ SR
PREMARK: 13
(t124) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 15 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    7     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    d13   SR    --    0     --    no     <-t-
    d14   SR    --    0     --    no    
    d15   WB    r2    0     --    no    
    d16   WB    r2    0     --    no     <-h-
    *d17  WB    r2    2     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    5     --    no    
    *d20  WB    r5    7     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    3     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 1 3 7 7 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    addi  3     1     0     d15   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d13   --    2     3     0     [3]   
    S     d14   --    7     3     1     [4]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [3] <-- 2 (1)
  }
  dcache = {
    1 3 5 2 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 124
instructions_executed = 63
instructions_per_cycle = 0.508065
@ SR
PREMARK: 13
(t125) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 15 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    7     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no     <-t-
    d14   SR    --    0     --    no    
    d15   WB    r2    0     --    no    
    d16   BR    --    0     11    yes   
    *d17  WB    r2    2     --    no     <-h-
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    5     --    no    
    *d20  WB    r5    7     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    3     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 1 3 7 7 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    bneq  1     4     7     d16   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d14   --    7     3     1     [4]   
  }
  alu = {
    d15 <-- 3 addi 1 (0)
    = 4 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    [3] <-- 2 (0)
    writeback
  }
  dcache = {
    1 3 5 2 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 125
instructions_executed = 63
instructions_per_cycle = 0.504
 ---- INSERTED ----
@ SR
PREMARK: 14
(t126) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 15 3 17 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    7     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    d14   SR    --    0     --    no     <-t-
    *d15  WB    r2    4     --    no    
    d16   BR    --    0     11    yes   
    d17   WB    r4    0     --    no    
    *d18  BR    --    0     11    yes    <-h-
    *d19  WB    r4    5     --    no    
    *d20  WB    r5    7     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    3     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 1 3 7 7 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d14   --    7     3     1     [4]   
    L     d17   d17   --    4     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d16 = 4 bneq 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 2 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 126
instructions_executed = 64
instructions_per_cycle = 0.507937
 ---- INSERTED ----
@ SR
PREMARK: 14
(t127) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 15 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    7     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    d14   SR    --    0     --    no     <-t-
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    d17   WB    r4    0     --    no    
    d18   WB    r5    0     --    no    
    *d19  WB    r4    5     --    no     <-h-
    *d20  WB    r5    7     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    3     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 1 3 7 7 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d14   --    7     3     1     [4]   
    *L    d17   d17   --    4     0     [4]   
    L     d18   d18   --    4     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [4] <-- 7 (1)
  }
  dcache = {
    1 3 5 2 7 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 127
instructions_executed = 64
instructions_per_cycle = 0.503937
@ SR
PREMARK: 14
(t128) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 15 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    7     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no     <-t-
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    d17   WB    r4    0     --    no    
    d18   WB    r5    0     --    no    
    d19   BR    --    0     7     yes   
    *d20  WB    r5    7     --    no     <-h-
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    3     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 1 3 7 7 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d17   d18   d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d17   d17   --    4     0     [4]   
    *L    d18   d18   --    4     1     [5]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [4] <-- 7 (0)
    writeback
  }
  dcache = {
    1 3 5 2 7 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 128
instructions_executed = 64
instructions_per_cycle = 0.5
(t129) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 20 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    7     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    d17   WB    r4    0     --    no     <-t-
    d18   WB    r5    0     --    no    
    d19   BR    --    0     7     yes   
    d20   WB    r2    0     --    no    
    *d21  BR    --    0     7     yes    <-h-
    *d22  WB    r2    3     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 1 4 7 7 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d17   d18   d19   
    addi  4     1     0     d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d17   d17   --    4     0     [4]   
    *L    d18   d18   --    4     1     [5]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d17 <-- [4] (1)
  }
  dcache = {
    1 3 5 2 7 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 129
instructions_executed = 67
instructions_per_cycle = 0.51938
(t130) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 20 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    7     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no     <-t-
    d18   WB    r5    0     --    no    
    d19   BR    --    0     7     yes   
    d20   WB    r2    0     --    no    
    d21   BR    --    0     11    yes   
    *d22  WB    r2    3     --    no     <-h-
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 1 4 7 7 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     d18   d19   
    bneq  1     5     7     d21   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d18   d18   --    4     1     [5]   
  }
  alu = {
    d20 <-- 4 addi 1 (0)
    = 5 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d17 <-- [4] (0)
    = 7 writeback
  }
  dcache = {
    1 3 5 2 7 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 130
instructions_executed = 67
instructions_per_cycle = 0.515385
 ---- INSERTED ----
(t131) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 20 3 22 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    7     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    d18   WB    r5    0     --    no     <-t-
    d19   BR    --    0     7     yes   
    *d20  WB    r2    5     --    no    
    d21   BR    --    0     11    yes   
    d22   WB    r4    0     --    no    
    *d23  BR    --    0     11    yes    <-h-
  }
  rrf = {
    0 1 4 7 7 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     d18   d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d18   d18   --    4     1     [5]   
    L     d22   d22   --    5     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d21 = 5 bneq 7
    correctly predicted :)
  }
  mu = {
    d18 <-- [5] (1)
  }
  dcache = {
    1 3 5 2 7 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 131
instructions_executed = 68
instructions_per_cycle = 0.519084
 ---- INSERTED ----
(t132) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 20 3 22 23 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    7     --    no     <-h-
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    4     --    no     <-t-
    d19   BR    --    0     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    d22   WB    r4    0     --    no    
    d23   WB    r5    0     --    no    
  }
  rrf = {
    0 1 4 7 7 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     4     d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d22   d22   --    5     0     [5]   
    L     d23   d23   --    5     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d18 <-- [5] (0)
    = 4 writeback
  }
  dcache = {
    1 3 5 2 7 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 132
instructions_executed = 68
instructions_per_cycle = 0.515152
(t133) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 20 3 22 23 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    *d9   WB    r5    2     --    no     <-h-
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    4     --    no    
    d19   BR    --    0     7     yes    <-t-
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    d22   WB    r4    0     --    no    
    d23   WB    r5    0     --    no    
  }
  rrf = {
    0 1 4 7 7 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d22   d23   d8    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d22   d22   --    5     0     [5]   
    *L    d23   d23   --    5     1     [6]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    d19 = 7 ble 4
    mispredicted :(
  }
  mu = {
    d22 <-- [5] (1)
  }
  dcache = {
    1 3 5 2 7 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 133
instructions_executed = 69
instructions_per_cycle = 0.518797
(t134) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 9 3 22 23 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    d9    WB    r2    0     --    no    
    *d10  BR    --    1     7     yes    <-h-
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes    <-t-
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    d23   WB    r5    0     --    no    
  }
  rrf = {
    0 1 4 7 7 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     4     d23   d8    
    addi  5     1     0     d9    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d23   d23   --    5     1     [6]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d22 <-- [5] (0)
    = 4 writeback
  }
  dcache = {
    1 3 5 2 7 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 134
instructions_executed = 69
instructions_per_cycle = 0.514925
(t135) {
  pc = 7
  ibuf = {
    0: nop
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    d9    WB    r2    0     --    no    
    d10   BR    --    0     11    yes   
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    d23   WB    r5    0     --    no     <-h- <-t-
  }
  rrf = {
    0 1 4 7 7 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 7 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 135
instructions_executed = 69
instructions_per_cycle = 0.511111
(t136) {
  pc = 8
  ibuf = {
    7: sw 5 2 0
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    d9    WB    r2    0     --    no    
    d10   BR    --    0     11    yes   
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    d23   WB    r5    0     --    no     <-h- <-t-
  }
  rrf = {
    0 1 4 7 7 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 7 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 136
instructions_executed = 69
instructions_per_cycle = 0.507353
 ---- INSERTED ----
(t137) {
  pc = 9
  ibuf = {
    8: sw 4 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes    <-h-
    d9    WB    r2    0     --    no    
    d10   BR    --    0     11    yes   
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    d23   SR    --    0     --    no     <-t-
  }
  rrf = {
    0 1 4 7 7 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d23   --    4     4     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 7 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 137
instructions_executed = 69
instructions_per_cycle = 0.50365
 ---- INSERTED ----
@ SR
PREMARK: 23
(t138) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    SR    --    0     --    no    
    d9    WB    r2    0     --    no     <-h-
    d10   BR    --    0     11    yes   
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    d23   SR    --    0     --    no     <-t-
  }
  rrf = {
    0 1 4 7 7 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d23   --    4     4     0     [4]   
    S     d8    --    7     4     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 7 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 138
instructions_executed = 69
instructions_per_cycle = 0.5
@ SR
PREMARK: 23
(t139) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 9 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    SR    --    0     --    no    
    d9    WB    r2    0     --    no    
    d10   BR    --    0     11    yes    <-h-
    *d11  WB    r2    4     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    d23   SR    --    0     --    no     <-t-
  }
  rrf = {
    0 1 4 7 7 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    addi  4     1     0     d9    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d23   --    4     4     0     [4]   
    S     d8    --    7     4     1     [5]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [4] <-- 4 (1)
  }
  dcache = {
    1 3 5 2 4 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 139
instructions_executed = 69
instructions_per_cycle = 0.496403
@ SR
PREMARK: 23
(t140) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 9 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    SR    --    0     --    no    
    d9    WB    r2    0     --    no    
    d10   BR    --    0     11    yes   
    *d11  WB    r2    4     --    no     <-h-
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no     <-t-
  }
  rrf = {
    0 1 4 7 7 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    bneq  1     5     7     d10   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d8    --    7     4     1     [5]   
  }
  alu = {
    d9 <-- 4 addi 1 (0)
    = 5 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    [4] <-- 4 (0)
    writeback
  }
  dcache = {
    1 3 5 2 4 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 140
instructions_executed = 69
instructions_per_cycle = 0.492857
 ---- INSERTED ----
@ SR
PREMARK: 8
(t141) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 9 3 11 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    SR    --    0     --    no     <-t-
    *d9   WB    r2    5     --    no    
    d10   BR    --    0     11    yes   
    d11   WB    r4    0     --    no    
    *d12  BR    --    0     11    yes    <-h-
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 1 4 7 7 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d8    --    7     4     1     [5]   
    L     d11   d11   --    5     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d10 = 5 bneq 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 4 4 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 141
instructions_executed = 70
instructions_per_cycle = 0.496454
 ---- INSERTED ----
@ SR
PREMARK: 8
(t142) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 9 3 11 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    SR    --    0     --    no     <-t-
    *d9   WB    r2    5     --    no    
    *d10  BR    --    0     11    yes   
    d11   WB    r4    0     --    no    
    d12   WB    r5    0     --    no    
    *d13  SR    --    2     --    no     <-h-
    *d14  SR    --    2     --    no    
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 1 4 7 7 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d8    --    7     4     1     [5]   
    *L    d11   d11   --    5     0     [5]   
    L     d12   d12   --    5     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [5] <-- 7 (1)
  }
  dcache = {
    1 3 5 2 4 7 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 142
instructions_executed = 70
instructions_per_cycle = 0.492958
@ SR
PREMARK: 8
(t143) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 9 3 11 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no     <-t-
    *d9   WB    r2    5     --    no    
    *d10  BR    --    0     11    yes   
    d11   WB    r4    0     --    no    
    d12   WB    r5    0     --    no    
    d13   BR    --    0     7     yes   
    *d14  SR    --    2     --    no     <-h-
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 1 4 7 7 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d11   d12   d13   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d11   d11   --    5     0     [5]   
    *L    d12   d12   --    5     1     [6]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [5] <-- 7 (0)
    writeback
  }
  dcache = {
    1 3 5 2 4 7 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 143
instructions_executed = 70
instructions_per_cycle = 0.48951
(t144) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 14 3 11 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    5     --    no    
    *d10  BR    --    0     11    yes   
    d11   WB    r4    0     --    no     <-t-
    d12   WB    r5    0     --    no    
    d13   BR    --    0     7     yes   
    d14   WB    r2    0     --    no    
    *d15  WB    r2    4     --    no     <-h-
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 1 5 7 7 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d11   d12   d13   
    addi  5     1     0     d14   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d11   d11   --    5     0     [5]   
    *L    d12   d12   --    5     1     [6]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d11 <-- [5] (1)
  }
  dcache = {
    1 3 5 2 4 7 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 144
instructions_executed = 73
instructions_per_cycle = 0.506944
(t145) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 14 3 11 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    5     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no     <-t-
    d12   WB    r5    0     --    no    
    d13   BR    --    0     7     yes   
    d14   WB    r2    0     --    no    
    d15   BR    --    0     11    yes   
    *d16  BR    --    0     11    yes    <-h-
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 1 5 7 7 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     d12   d13   
    bneq  1     6     7     d15   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d12   d12   --    5     1     [6]   
  }
  alu = {
    d14 <-- 5 addi 1 (0)
    = 6 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d11 <-- [5] (0)
    = 7 writeback
  }
  dcache = {
    1 3 5 2 4 7 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 145
instructions_executed = 73
instructions_per_cycle = 0.503448
 ---- INSERTED ----
(t146) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 14 3 16 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    5     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    d12   WB    r5    0     --    no     <-t-
    d13   BR    --    0     7     yes   
    *d14  WB    r2    6     --    no    
    d15   BR    --    0     11    yes   
    d16   WB    r4    0     --    no    
    *d17  WB    r4    7     --    no     <-h-
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 1 5 7 7 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     d12   d13   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d12   d12   --    5     1     [6]   
    L     d16   d16   --    6     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d15 = 6 bneq 7
    correctly predicted :)
  }
  mu = {
    d12 <-- [6] (1)
  }
  dcache = {
    1 3 5 2 4 7 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 146
instructions_executed = 74
instructions_per_cycle = 0.506849
 ---- INSERTED ----
(t147) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 14 3 16 17 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    5     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    6     --    no     <-t-
    d13   BR    --    0     7     yes   
    *d14  WB    r2    6     --    no    
    *d15  BR    --    0     11    yes   
    d16   WB    r4    0     --    no    
    d17   WB    r5    0     --    no    
    *d18  WB    r5    4     --    no     <-h-
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 1 5 7 7 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     6     d13   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d16   d16   --    6     0     [6]   
    L     d17   d17   --    6     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d12 <-- [6] (0)
    = 6 writeback
  }
  dcache = {
    1 3 5 2 4 7 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 147
instructions_executed = 74
instructions_per_cycle = 0.503401
(t148) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 14 3 16 17 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    5     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    6     --    no    
    d13   BR    --    0     7     yes    <-t-
    *d14  WB    r2    6     --    no    
    *d15  BR    --    0     11    yes   
    d16   WB    r4    0     --    no    
    d17   WB    r5    0     --    no    
    d18   BR    --    0     7     yes   
    *d19  BR    --    1     7     yes    <-h-
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 1 5 7 7 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d16   d17   d18   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d16   d16   --    6     0     [6]   
    *L    d17   d17   --    6     1     [7]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    d13 = 7 ble 6
    mispredicted :(
  }
  mu = {
    d16 <-- [6] (1)
  }
  dcache = {
    1 3 5 2 4 7 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 148
instructions_executed = 75
instructions_per_cycle = 0.506757
(t149) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 19 3 16 17 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    5     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    1     7     yes    <-t-
    *d14  WB    r2    6     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    d17   WB    r5    0     --    no    
    d18   BR    --    0     7     yes   
    d19   WB    r2    0     --    no    
    *d20  WB    r2    5     --    no     <-h-
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 1 5 7 7 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     6     d17   d18   
    addi  6     1     0     d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d17   d17   --    6     1     [7]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d16 <-- [6] (0)
    = 6 writeback
  }
  dcache = {
    1 3 5 2 4 7 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 149
instructions_executed = 75
instructions_per_cycle = 0.503356
(t150) {
  pc = 7
  ibuf = {
    0: nop
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    5     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    1     7     yes   
    *d14  WB    r2    6     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    d17   WB    r5    0     --    no     <-h- <-t-
    d18   BR    --    0     7     yes   
    d19   WB    r2    0     --    no    
    d20   BR    --    0     11    yes   
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 1 5 7 7 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 4 7 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 150
instructions_executed = 75
instructions_per_cycle = 0.5
(t151) {
  pc = 8
  ibuf = {
    7: sw 5 2 0
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    5     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    1     7     yes   
    *d14  WB    r2    6     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    d17   WB    r5    0     --    no     <-h- <-t-
    d18   BR    --    0     7     yes   
    d19   WB    r2    0     --    no    
    d20   BR    --    0     11    yes   
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 1 5 7 7 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 4 7 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 151
instructions_executed = 75
instructions_per_cycle = 0.496689
 ---- INSERTED ----
(t152) {
  pc = 9
  ibuf = {
    8: sw 4 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    5     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    1     7     yes   
    *d14  WB    r2    6     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    d17   SR    --    0     --    no     <-t-
    d18   BR    --    0     7     yes    <-h-
    d19   WB    r2    0     --    no    
    d20   BR    --    0     11    yes   
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 1 5 7 7 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d17   --    6     5     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 4 7 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 152
instructions_executed = 75
instructions_per_cycle = 0.493421
 ---- INSERTED ----
@ SR
PREMARK: 17
(t153) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    5     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    1     7     yes   
    *d14  WB    r2    6     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    d17   SR    --    0     --    no     <-t-
    d18   SR    --    0     --    no    
    d19   WB    r2    0     --    no     <-h-
    d20   BR    --    0     11    yes   
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 1 5 7 7 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d17   --    6     5     0     [5]   
    S     d18   --    7     5     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 4 7 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 153
instructions_executed = 75
instructions_per_cycle = 0.490196
@ SR
PREMARK: 17
(t154) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 19 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    5     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    1     7     yes   
    *d14  WB    r2    6     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    d17   SR    --    0     --    no     <-t-
    d18   SR    --    0     --    no    
    d19   WB    r2    0     --    no    
    d20   BR    --    0     11    yes    <-h-
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 1 5 7 7 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    addi  5     1     0     d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d17   --    6     5     0     [5]   
    S     d18   --    7     5     1     [6]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [5] <-- 6 (1)
  }
  dcache = {
    1 3 5 2 4 6 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 154
instructions_executed = 75
instructions_per_cycle = 0.487013
@ SR
PREMARK: 17
(t155) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 19 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    5     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    1     7     yes   
    *d14  WB    r2    6     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  SR    --    8     --    no     <-t-
    d18   SR    --    0     --    no    
    d19   WB    r2    0     --    no    
    d20   BR    --    0     11    yes   
    *d21  BR    --    0     11    yes    <-h-
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 1 5 7 7 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    bneq  1     6     7     d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d18   --    7     5     1     [6]   
  }
  alu = {
    d19 <-- 5 addi 1 (0)
    = 6 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    [5] <-- 6 (0)
    writeback
  }
  dcache = {
    1 3 5 2 4 6 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 155
instructions_executed = 75
instructions_per_cycle = 0.483871
 ---- INSERTED ----
@ SR
PREMARK: 18
(t156) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 19 3 21 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    5     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    1     7     yes   
    *d14  WB    r2    6     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  SR    --    8     --    no    
    d18   SR    --    0     --    no     <-t-
    *d19  WB    r2    6     --    no    
    d20   BR    --    0     11    yes   
    d21   WB    r4    0     --    no    
    *d22  WB    r4    4     --    no     <-h-
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 1 5 7 7 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d18   --    7     5     1     [6]   
    L     d21   d21   --    6     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d20 = 6 bneq 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 4 6 6 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 156
instructions_executed = 76
instructions_per_cycle = 0.487179
 ---- INSERTED ----
@ SR
PREMARK: 18
(t157) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 19 3 21 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    5     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    1     7     yes   
    *d14  WB    r2    6     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  SR    --    8     --    no    
    d18   SR    --    0     --    no     <-t-
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    d21   WB    r4    0     --    no    
    d22   WB    r5    0     --    no    
    *d23  SR    --    6     --    no     <-h-
  }
  rrf = {
    0 1 5 7 7 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d18   --    7     5     1     [6]   
    *L    d21   d21   --    6     0     [6]   
    L     d22   d22   --    6     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [6] <-- 7 (1)
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 157
instructions_executed = 76
instructions_per_cycle = 0.484076
@ SR
PREMARK: 18
(t158) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 19 3 21 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no     <-h-
    *d9   WB    r2    5     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    1     7     yes   
    *d14  WB    r2    6     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  SR    --    8     --    no    
    *d18  SR    --    8     --    no     <-t-
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    d21   WB    r4    0     --    no    
    d22   WB    r5    0     --    no    
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 1 5 7 7 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d21   d22   d23   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d21   d21   --    6     0     [6]   
    *L    d22   d22   --    6     1     [7]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [6] <-- 7 (0)
    writeback
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 158
instructions_executed = 76
instructions_per_cycle = 0.481013
(t159) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 8 3 21 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r2    0     --    no    
    *d9   WB    r2    5     --    no     <-h-
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    1     7     yes   
    *d14  WB    r2    6     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  SR    --    8     --    no    
    *d18  SR    --    8     --    no    
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    d21   WB    r4    0     --    no     <-t-
    d22   WB    r5    0     --    no    
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 1 6 7 7 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d21   d22   d23   
    addi  6     1     0     d8    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d21   d21   --    6     0     [6]   
    *L    d22   d22   --    6     1     [7]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d21 <-- [6] (1)
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 159
instructions_executed = 79
instructions_per_cycle = 0.496855
(t160) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 8 3 21 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r2    0     --    no    
    d9    BR    --    0     11    yes   
    *d10  BR    --    0     11    yes    <-h-
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    1     7     yes   
    *d14  WB    r2    6     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  SR    --    8     --    no    
    *d18  SR    --    8     --    no    
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no     <-t-
    d22   WB    r5    0     --    no    
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 1 6 7 7 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     d22   d23   
    bneq  1     7     7     d9    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d22   d22   --    6     1     [7]   
  }
  alu = {
    d8 <-- 6 addi 1 (0)
    = 7 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d21 <-- [6] (0)
    = 7 writeback
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 160
instructions_executed = 79
instructions_per_cycle = 0.49375
 ---- INSERTED ----
(t161) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 8 3 10 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    d9    BR    --    0     11    yes   
    d10   WB    r4    0     --    no    
    *d11  WB    r4    7     --    no     <-h-
    *d12  WB    r5    6     --    no    
    *d13  BR    --    1     7     yes   
    *d14  WB    r2    6     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  SR    --    8     --    no    
    *d18  SR    --    8     --    no    
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    d22   WB    r5    0     --    no     <-t-
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 1 6 7 7 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     d22   d23   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d22   d22   --    6     1     [7]   
    L     d10   d10   --    7     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d9 = 7 bneq 7
    mispredicted :(
  }
  mu = {
    d22 <-- [7] (1)
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 161
instructions_executed = 80
instructions_per_cycle = 0.496894
 ---- INSERTED ----
(t162) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 8 3 10 11 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    d10   WB    r4    0     --    no    
    d11   WB    r5    0     --    no    
    *d12  WB    r5    6     --    no     <-h-
    *d13  BR    --    1     7     yes   
    *d14  WB    r2    6     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  SR    --    8     --    no    
    *d18  SR    --    8     --    no    
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no     <-t-
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 1 6 7 7 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     8     d23   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d10   d10   --    7     0     [7]   
    L     d11   d11   --    7     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d22 <-- [7] (0)
    = 8 writeback
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 162
instructions_executed = 80
instructions_per_cycle = 0.493827
(t163) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 8 3 10 11 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    d10   WB    r4    0     --    no    
    d11   WB    r5    0     --    no    
    d12   BR    --    0     7     yes   
    *d13  BR    --    1     7     yes    <-h-
    *d14  WB    r2    6     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  SR    --    8     --    no    
    *d18  SR    --    8     --    no    
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    d23   BR    --    0     7     yes    <-t-
  }
  rrf = {
    0 1 6 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d10   d11   d12   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d10   d10   --    7     0     [7]   
    *L    d11   d11   --    7     1     [8]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    d23 = 7 ble 8
    correctly predicted :)
  }
  mu = {
    d10 <-- [7] (1)
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 163
instructions_executed = 81
instructions_per_cycle = 0.496933
(t164) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 13 3 10 11 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r4    8     --    no    
    d11   WB    r5    0     --    no    
    d12   BR    --    0     7     yes   
    d13   WB    r2    0     --    no    
    *d14  WB    r2    6     --    no     <-h-
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  SR    --    8     --    no    
    *d18  SR    --    8     --    no    
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes    <-t-
  }
  rrf = {
    0 1 6 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     8     d11   d12   
    addi  7     1     0     d13   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d11   d11   --    7     1     [8]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d10 <-- [7] (0)
    = 8 writeback
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 164
instructions_executed = 81
instructions_per_cycle = 0.493902
(t165) {
  pc = 11
  ibuf = {
    0: nop
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r4    8     --    no    
    d11   WB    r5    0     --    no     <-h- <-t-
    d12   BR    --    0     7     yes   
    d13   WB    r2    0     --    no    
    d14   BR    --    0     11    yes   
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  SR    --    8     --    no    
    *d18  SR    --    8     --    no    
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 1 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 165
instructions_executed = 83
instructions_per_cycle = 0.50303
(t166) {
  pc = 12
  ibuf = {
    11: movi 2 0
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r4    8     --    no    
    d11   WB    r5    0     --    no     <-h- <-t-
    d12   BR    --    0     7     yes   
    d13   WB    r2    0     --    no    
    d14   BR    --    0     11    yes   
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  SR    --    8     --    no    
    *d18  SR    --    8     --    no    
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 1 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 166
instructions_executed = 83
instructions_per_cycle = 0.5
(t167) {
  pc = 13
  ibuf = {
    12: addi 1 1 1
  }
  rat = {
    0 1 11 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r4    8     --    no    
    d11   WB    r2    0     --    no     <-t-
    d12   BR    --    0     7     yes    <-h-
    d13   WB    r2    0     --    no    
    d14   BR    --    0     11    yes   
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  SR    --    8     --    no    
    *d18  SR    --    8     --    no    
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 1 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    movi  0     0     0     d11   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 167
instructions_executed = 83
instructions_per_cycle = 0.497006
(t168) {
  pc = 4
  ibuf = {
    13: bneq 1 3 4 1
  }
  rat = {
    0 12 11 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r4    8     --    no    
    d11   WB    r2    0     --    no     <-t-
    d12   WB    r1    0     --    no    
    d13   WB    r2    0     --    no     <-h-
    d14   BR    --    0     11    yes   
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  SR    --    8     --    no    
    *d18  SR    --    8     --    no    
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 1 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    addi  1     1     0     d12   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    d11 <-- 0 movi 0 (0)
    = 0 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 168
instructions_executed = 83
instructions_per_cycle = 0.494048
(t169) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 12 11 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r4    8     --    no    
    *d11  WB    r2    0     --    no     <-t-
    d12   WB    r1    0     --    no    
    d13   BR    --    0     14    yes   
    d14   BR    --    0     11    yes    <-h-
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  SR    --    8     --    no    
    *d18  SR    --    8     --    no    
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 1 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    bneq  1     2     7     d13   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    d12 <-- 1 addi 1 (0)
    = 2 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 169
instructions_executed = 83
instructions_per_cycle = 0.491124
 ---- INSERTED ----
(t170) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 12 2 3 14 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r4    8     --    no    
    *d11  WB    r2    0     --    no    
    *d12  WB    r1    2     --    no     <-t-
    d13   BR    --    0     14    yes   
    d14   WB    r4    0     --    no    
    *d15  BR    --    0     11    yes    <-h-
    *d16  WB    r4    6     --    no    
    *d17  SR    --    8     --    no    
    *d18  SR    --    8     --    no    
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 1 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d14   d14   --    0     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d13 = 2 bneq 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 170
instructions_executed = 84
instructions_per_cycle = 0.494118
 ---- INSERTED ----
(t171) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 2 3 14 15 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r4    8     --    no    
    *d11  WB    r2    0     --    no    
    *d12  WB    r1    2     --    no    
    *d13  BR    --    0     14    yes    <-t-
    d14   WB    r4    0     --    no    
    d15   WB    r5    0     --    no    
    *d16  WB    r4    6     --    no     <-h-
    *d17  SR    --    8     --    no    
    *d18  SR    --    8     --    no    
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 2 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d14   d14   --    0     0     [0]   
    L     d15   d15   --    0     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 171
instructions_executed = 85
instructions_per_cycle = 0.497076
(t172) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 2 3 14 15 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r4    8     --    no    
    *d11  WB    r2    0     --    no    
    *d12  WB    r1    2     --    no    
    *d13  BR    --    0     14    yes   
    d14   WB    r4    0     --    no     <-t-
    d15   WB    r5    0     --    no    
    d16   BR    --    0     7     yes   
    *d17  SR    --    8     --    no     <-h-
    *d18  SR    --    8     --    no    
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 2 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d14   d15   d16   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d14   d14   --    0     0     [0]   
    *L    d15   d15   --    0     1     [1]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d14 <-- [0] (1)
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 172
instructions_executed = 86
instructions_per_cycle = 0.5
(t173) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 17 3 14 15 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r4    8     --    no    
    *d11  WB    r2    0     --    no    
    *d12  WB    r1    2     --    no    
    *d13  BR    --    0     14    yes   
    *d14  WB    r4    1     --    no     <-t-
    d15   WB    r5    0     --    no    
    d16   BR    --    0     7     yes   
    d17   WB    r2    0     --    no    
    *d18  SR    --    8     --    no     <-h-
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 2 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     1     d15   d16   
    addi  0     1     0     d17   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d15   d15   --    0     1     [1]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d14 <-- [0] (0)
    = 1 writeback
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 173
instructions_executed = 86
instructions_per_cycle = 0.49711
(t174) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 17 3 4 15 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r4    8     --    no    
    *d11  WB    r2    0     --    no    
    *d12  WB    r1    2     --    no    
    *d13  BR    --    0     14    yes   
    *d14  WB    r4    1     --    no    
    d15   WB    r5    0     --    no     <-t-
    d16   BR    --    0     7     yes   
    d17   WB    r2    0     --    no    
    d18   BR    --    0     11    yes   
    *d19  WB    r2    6     --    no     <-h-
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 2 0 7 1 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     1     d15   d16   
    bneq  1     1     7     d18   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d15   d15   --    0     1     [1]   
  }
  alu = {
    d17 <-- 0 addi 1 (0)
    = 1 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d15 <-- [1] (1)
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 174
instructions_executed = 87
instructions_per_cycle = 0.5
 ---- INSERTED ----
(t175) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 17 3 19 15 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r4    8     --    no    
    *d11  WB    r2    0     --    no    
    *d12  WB    r1    2     --    no    
    *d13  BR    --    0     14    yes   
    *d14  WB    r4    1     --    no    
    *d15  WB    r5    3     --    no     <-t-
    d16   BR    --    0     7     yes   
    *d17  WB    r2    1     --    no    
    d18   BR    --    0     11    yes   
    d19   WB    r4    0     --    no    
    *d20  BR    --    0     11    yes    <-h-
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 2 0 7 1 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     1     3     d16   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d19   d19   --    1     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d18 = 1 bneq 7
    correctly predicted :)
  }
  mu = {
    d15 <-- [1] (0)
    = 3 writeback
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 175
instructions_executed = 87
instructions_per_cycle = 0.497143
 ---- INSERTED ----
(t176) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 17 3 19 20 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r4    8     --    no    
    *d11  WB    r2    0     --    no    
    *d12  WB    r1    2     --    no    
    *d13  BR    --    0     14    yes   
    *d14  WB    r4    1     --    no    
    *d15  WB    r5    3     --    no    
    d16   BR    --    0     7     yes    <-t-
    *d17  WB    r2    1     --    no    
    *d18  BR    --    0     11    yes   
    d19   WB    r4    0     --    no    
    d20   WB    r5    0     --    no    
    *d21  WB    r4    7     --    no     <-h-
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 2 0 7 1 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d19   d19   --    1     0     [1]   
    L     d20   d20   --    1     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d16 = 1 ble 3
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 176
instructions_executed = 88
instructions_per_cycle = 0.5
(t177) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 17 3 19 20 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r4    8     --    no    
    *d11  WB    r2    0     --    no    
    *d12  WB    r1    2     --    no    
    *d13  BR    --    0     14    yes   
    *d14  WB    r4    1     --    no    
    *d15  WB    r5    3     --    no    
    *d16  BR    --    0     7     yes    <-t-
    *d17  WB    r2    1     --    no    
    *d18  BR    --    0     11    yes   
    d19   WB    r4    0     --    no    
    d20   WB    r5    0     --    no    
    d21   BR    --    0     7     yes   
    *d22  WB    r5    8     --    no     <-h-
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 2 0 7 1 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d19   d20   d21   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d19   d19   --    1     0     [1]   
    *L    d20   d20   --    1     1     [2]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d19 <-- [1] (1)
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 177
instructions_executed = 88
instructions_per_cycle = 0.497175
(t178) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 22 3 19 20 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r4    8     --    no    
    *d11  WB    r2    0     --    no    
    *d12  WB    r1    2     --    no    
    *d13  BR    --    0     14    yes   
    *d14  WB    r4    1     --    no    
    *d15  WB    r5    3     --    no    
    *d16  BR    --    0     7     yes   
    *d17  WB    r2    1     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    3     --    no     <-t-
    d20   WB    r5    0     --    no    
    d21   BR    --    0     7     yes   
    d22   WB    r2    0     --    no    
    *d23  BR    --    0     7     yes    <-h-
  }
  rrf = {
    0 2 1 7 1 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     d20   d21   
    addi  1     1     0     d22   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d20   d20   --    1     1     [2]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d19 <-- [1] (0)
    = 3 writeback
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 178
instructions_executed = 91
instructions_per_cycle = 0.511236
(t179) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 22 3 4 20 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no     <-h-
    *d9   BR    --    1     11    yes   
    *d10  WB    r4    8     --    no    
    *d11  WB    r2    0     --    no    
    *d12  WB    r1    2     --    no    
    *d13  BR    --    0     14    yes   
    *d14  WB    r4    1     --    no    
    *d15  WB    r5    3     --    no    
    *d16  BR    --    0     7     yes   
    *d17  WB    r2    1     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    3     --    no    
    d20   WB    r5    0     --    no     <-t-
    d21   BR    --    0     7     yes   
    d22   WB    r2    0     --    no    
    d23   BR    --    0     11    yes   
  }
  rrf = {
    0 2 1 7 3 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     d20   d21   
    bneq  1     2     7     d23   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d20   d20   --    1     1     [2]   
  }
  alu = {
    d22 <-- 1 addi 1 (0)
    = 2 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d20 <-- [2] (1)
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 179
instructions_executed = 92
instructions_per_cycle = 0.513966
 ---- INSERTED ----
(t180) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 22 3 8 20 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r4    0     --    no    
    *d9   BR    --    1     11    yes    <-h-
    *d10  WB    r4    8     --    no    
    *d11  WB    r2    0     --    no    
    *d12  WB    r1    2     --    no    
    *d13  BR    --    0     14    yes   
    *d14  WB    r4    1     --    no    
    *d15  WB    r5    3     --    no    
    *d16  BR    --    0     7     yes   
    *d17  WB    r2    1     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    3     --    no    
    *d20  WB    r5    5     --    no     <-t-
    d21   BR    --    0     7     yes   
    *d22  WB    r2    2     --    no    
    d23   BR    --    0     11    yes   
  }
  rrf = {
    0 2 1 7 3 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     5     d21   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d8    d8    --    2     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d23 = 2 bneq 7
    correctly predicted :)
  }
  mu = {
    d20 <-- [2] (0)
    = 5 writeback
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 180
instructions_executed = 92
instructions_per_cycle = 0.511111
 ---- INSERTED ----
(t181) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 22 3 8 9 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r4    0     --    no    
    d9    WB    r5    0     --    no    
    *d10  WB    r4    8     --    no     <-h-
    *d11  WB    r2    0     --    no    
    *d12  WB    r1    2     --    no    
    *d13  BR    --    0     14    yes   
    *d14  WB    r4    1     --    no    
    *d15  WB    r5    3     --    no    
    *d16  BR    --    0     7     yes   
    *d17  WB    r2    1     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    3     --    no    
    *d20  WB    r5    5     --    no    
    d21   BR    --    0     7     yes    <-t-
    *d22  WB    r2    2     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 2 1 7 3 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d8    d8    --    2     0     [2]   
    L     d9    d9    --    2     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d21 = 3 ble 5
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 181
instructions_executed = 93
instructions_per_cycle = 0.513812
(t182) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 22 3 8 9 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r4    0     --    no    
    d9    WB    r5    0     --    no    
    d10   BR    --    0     7     yes   
    *d11  WB    r2    0     --    no     <-h-
    *d12  WB    r1    2     --    no    
    *d13  BR    --    0     14    yes   
    *d14  WB    r4    1     --    no    
    *d15  WB    r5    3     --    no    
    *d16  BR    --    0     7     yes   
    *d17  WB    r2    1     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    3     --    no    
    *d20  WB    r5    5     --    no    
    *d21  BR    --    0     7     yes    <-t-
    *d22  WB    r2    2     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 2 1 7 3 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d8    d9    d10   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d8    d8    --    2     0     [2]   
    *L    d9    d9    --    2     1     [3]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d8 <-- [2] (1)
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 182
instructions_executed = 93
instructions_per_cycle = 0.510989
(t183) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 11 3 8 9 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    5     --    no     <-t-
    d9    WB    r5    0     --    no    
    d10   BR    --    0     7     yes   
    d11   WB    r2    0     --    no    
    *d12  WB    r1    2     --    no     <-h-
    *d13  BR    --    0     14    yes   
    *d14  WB    r4    1     --    no    
    *d15  WB    r5    3     --    no    
    *d16  BR    --    0     7     yes   
    *d17  WB    r2    1     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    3     --    no    
    *d20  WB    r5    5     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    2     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 2 2 7 3 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d9    d10   
    addi  2     1     0     d11   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d9    d9    --    2     1     [3]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d8 <-- [2] (0)
    = 5 writeback
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 183
instructions_executed = 96
instructions_per_cycle = 0.52459
(t184) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 11 3 4 9 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    5     --    no    
    d9    WB    r5    0     --    no     <-t-
    d10   BR    --    0     7     yes   
    d11   WB    r2    0     --    no    
    d12   BR    --    0     11    yes   
    *d13  BR    --    0     14    yes    <-h-
    *d14  WB    r4    1     --    no    
    *d15  WB    r5    3     --    no    
    *d16  BR    --    0     7     yes   
    *d17  WB    r2    1     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    3     --    no    
    *d20  WB    r5    5     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    2     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 2 2 7 5 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d9    d10   
    bneq  1     3     7     d12   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d9    d9    --    2     1     [3]   
  }
  alu = {
    d11 <-- 2 addi 1 (0)
    = 3 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d9 <-- [3] (1)
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 184
instructions_executed = 97
instructions_per_cycle = 0.527174
 ---- INSERTED ----
(t185) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 11 3 13 9 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    5     --    no    
    *d9   WB    r5    2     --    no     <-t-
    d10   BR    --    0     7     yes   
    *d11  WB    r2    3     --    no    
    d12   BR    --    0     11    yes   
    d13   WB    r4    0     --    no    
    *d14  WB    r4    1     --    no     <-h-
    *d15  WB    r5    3     --    no    
    *d16  BR    --    0     7     yes   
    *d17  WB    r2    1     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    3     --    no    
    *d20  WB    r5    5     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    2     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 2 2 7 5 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     2     d10   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d13   d13   --    3     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d12 = 3 bneq 7
    correctly predicted :)
  }
  mu = {
    d9 <-- [3] (0)
    = 2 writeback
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 185
instructions_executed = 97
instructions_per_cycle = 0.524324
 ---- INSERTED ----
(t186) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 11 3 13 14 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    5     --    no    
    *d9   WB    r5    2     --    no    
    d10   BR    --    0     7     yes    <-t-
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    d13   WB    r4    0     --    no    
    d14   WB    r5    0     --    no    
    *d15  WB    r5    3     --    no     <-h-
    *d16  BR    --    0     7     yes   
    *d17  WB    r2    1     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    3     --    no    
    *d20  WB    r5    5     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    2     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 2 2 7 5 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d13   d13   --    3     0     [3]   
    L     d14   d14   --    3     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d10 = 5 ble 2
    mispredicted :(
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 186
instructions_executed = 98
instructions_per_cycle = 0.526882
(t187) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 11 3 13 14 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    5     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes    <-t-
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    d13   WB    r4    0     --    no    
    d14   WB    r5    0     --    no    
    d15   BR    --    0     7     yes   
    *d16  BR    --    0     7     yes    <-h-
    *d17  WB    r2    1     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    3     --    no    
    *d20  WB    r5    5     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    2     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 2 2 7 5 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d13   d14   d15   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d13   d13   --    3     0     [3]   
    *L    d14   d14   --    3     1     [4]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d13 <-- [3] (1)
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 187
instructions_executed = 98
instructions_per_cycle = 0.524064
(t188) {
  pc = 7
  ibuf = {
    0: nop
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    5     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    *d13  WB    r4    2     --    no     <-h- <-t-
    d14   WB    r5    0     --    no    
    d15   BR    --    0     7     yes   
    d16   WB    r2    0     --    no    
    *d17  WB    r2    1     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    3     --    no    
    *d20  WB    r5    5     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    2     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 2 2 7 5 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 188
instructions_executed = 98
instructions_per_cycle = 0.521277
(t189) {
  pc = 8
  ibuf = {
    7: sw 5 2 0
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    5     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    *d13  WB    r4    2     --    no     <-h- <-t-
    d14   WB    r5    0     --    no    
    d15   BR    --    0     7     yes   
    d16   WB    r2    0     --    no    
    *d17  WB    r2    1     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    3     --    no    
    *d20  WB    r5    5     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    2     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 2 2 7 5 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 189
instructions_executed = 98
instructions_per_cycle = 0.518519
 ---- INSERTED ----
(t190) {
  pc = 9
  ibuf = {
    8: sw 4 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    5     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    d13   SR    --    0     --    no     <-t-
    d14   WB    r5    0     --    no     <-h-
    d15   BR    --    0     7     yes   
    d16   WB    r2    0     --    no    
    *d17  WB    r2    1     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    3     --    no    
    *d20  WB    r5    5     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    2     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 2 2 7 5 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d13   --    2     2     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 190
instructions_executed = 98
instructions_per_cycle = 0.515789
 ---- INSERTED ----
@ SR
PREMARK: 13
(t191) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    5     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    d13   SR    --    0     --    no     <-t-
    d14   SR    --    0     --    no    
    d15   BR    --    0     7     yes    <-h-
    d16   WB    r2    0     --    no    
    *d17  WB    r2    1     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    3     --    no    
    *d20  WB    r5    5     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    2     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 2 2 7 5 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d13   --    2     2     0     [2]   
    S     d14   --    5     2     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 5 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 191
instructions_executed = 98
instructions_per_cycle = 0.513089
@ SR
PREMARK: 13
(t192) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 15 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    5     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    d13   SR    --    0     --    no     <-t-
    d14   SR    --    0     --    no    
    d15   WB    r2    0     --    no    
    d16   WB    r2    0     --    no     <-h-
    *d17  WB    r2    1     --    no    
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    3     --    no    
    *d20  WB    r5    5     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    2     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 2 2 7 5 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    addi  2     1     0     d15   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d13   --    2     2     0     [2]   
    S     d14   --    5     2     1     [3]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [2] <-- 2 (1)
  }
  dcache = {
    1 3 2 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 192
instructions_executed = 98
instructions_per_cycle = 0.510417
@ SR
PREMARK: 13
(t193) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 15 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    5     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no     <-t-
    d14   SR    --    0     --    no    
    d15   WB    r2    0     --    no    
    d16   BR    --    0     11    yes   
    *d17  WB    r2    1     --    no     <-h-
    *d18  BR    --    0     11    yes   
    *d19  WB    r4    3     --    no    
    *d20  WB    r5    5     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    2     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 2 2 7 5 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    bneq  1     3     7     d16   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d14   --    5     2     1     [3]   
  }
  alu = {
    d15 <-- 2 addi 1 (0)
    = 3 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    [2] <-- 2 (0)
    writeback
  }
  dcache = {
    1 3 2 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 193
instructions_executed = 98
instructions_per_cycle = 0.507772
 ---- INSERTED ----
@ SR
PREMARK: 14
(t194) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 15 3 17 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    5     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    d14   SR    --    0     --    no     <-t-
    *d15  WB    r2    3     --    no    
    d16   BR    --    0     11    yes   
    d17   WB    r4    0     --    no    
    *d18  BR    --    0     11    yes    <-h-
    *d19  WB    r4    3     --    no    
    *d20  WB    r5    5     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    2     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 2 2 7 5 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d14   --    5     2     1     [3]   
    L     d17   d17   --    3     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d16 = 3 bneq 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 2 2 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 194
instructions_executed = 99
instructions_per_cycle = 0.510309
 ---- INSERTED ----
@ SR
PREMARK: 14
(t195) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 15 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    5     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    d14   SR    --    0     --    no     <-t-
    *d15  WB    r2    3     --    no    
    *d16  BR    --    0     11    yes   
    d17   WB    r4    0     --    no    
    d18   WB    r5    0     --    no    
    *d19  WB    r4    3     --    no     <-h-
    *d20  WB    r5    5     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    2     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 2 2 7 5 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d14   --    5     2     1     [3]   
    *L    d17   d17   --    3     0     [3]   
    L     d18   d18   --    3     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [3] <-- 5 (1)
  }
  dcache = {
    1 3 2 5 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 195
instructions_executed = 99
instructions_per_cycle = 0.507692
@ SR
PREMARK: 14
(t196) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 15 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    5     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no     <-t-
    *d15  WB    r2    3     --    no    
    *d16  BR    --    0     11    yes   
    d17   WB    r4    0     --    no    
    d18   WB    r5    0     --    no    
    d19   BR    --    0     7     yes   
    *d20  WB    r5    5     --    no     <-h-
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    2     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 2 2 7 5 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d17   d18   d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d17   d17   --    3     0     [3]   
    *L    d18   d18   --    3     1     [4]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [3] <-- 5 (0)
    writeback
  }
  dcache = {
    1 3 2 5 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 196
instructions_executed = 99
instructions_per_cycle = 0.505102
(t197) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 20 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    5     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    3     --    no    
    *d16  BR    --    0     11    yes   
    d17   WB    r4    0     --    no     <-t-
    d18   WB    r5    0     --    no    
    d19   BR    --    0     7     yes   
    d20   WB    r2    0     --    no    
    *d21  BR    --    0     7     yes    <-h-
    *d22  WB    r2    2     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 2 3 7 5 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d17   d18   d19   
    addi  3     1     0     d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d17   d17   --    3     0     [3]   
    *L    d18   d18   --    3     1     [4]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d17 <-- [3] (1)
  }
  dcache = {
    1 3 2 5 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 197
instructions_executed = 102
instructions_per_cycle = 0.517766
(t198) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 20 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    5     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    3     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no     <-t-
    d18   WB    r5    0     --    no    
    d19   BR    --    0     7     yes   
    d20   WB    r2    0     --    no    
    d21   BR    --    0     11    yes   
    *d22  WB    r2    2     --    no     <-h-
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 2 3 7 5 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d18   d19   
    bneq  1     4     7     d21   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d18   d18   --    3     1     [4]   
  }
  alu = {
    d20 <-- 3 addi 1 (0)
    = 4 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d17 <-- [3] (0)
    = 5 writeback
  }
  dcache = {
    1 3 2 5 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 198
instructions_executed = 102
instructions_per_cycle = 0.515152
 ---- INSERTED ----
(t199) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 20 3 22 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    5     --    no    
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    3     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    d18   WB    r5    0     --    no     <-t-
    d19   BR    --    0     7     yes   
    *d20  WB    r2    4     --    no    
    d21   BR    --    0     11    yes   
    d22   WB    r4    0     --    no    
    *d23  BR    --    0     11    yes    <-h-
  }
  rrf = {
    0 2 3 7 5 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d18   d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d18   d18   --    3     1     [4]   
    L     d22   d22   --    4     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d21 = 4 bneq 7
    correctly predicted :)
  }
  mu = {
    d18 <-- [4] (1)
  }
  dcache = {
    1 3 2 5 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 199
instructions_executed = 103
instructions_per_cycle = 0.517588
 ---- INSERTED ----
(t200) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 20 3 22 23 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    5     --    no     <-h-
    *d9   WB    r5    2     --    no    
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    3     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    4     --    no     <-t-
    d19   BR    --    0     7     yes   
    *d20  WB    r2    4     --    no    
    *d21  BR    --    0     11    yes   
    d22   WB    r4    0     --    no    
    d23   WB    r5    0     --    no    
  }
  rrf = {
    0 2 3 7 5 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     4     d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d22   d22   --    4     0     [4]   
    L     d23   d23   --    4     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d18 <-- [4] (0)
    = 4 writeback
  }
  dcache = {
    1 3 2 5 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 200
instructions_executed = 103
instructions_per_cycle = 0.515
(t201) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 20 3 22 23 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    *d9   WB    r5    2     --    no     <-h-
    *d10  BR    --    1     7     yes   
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    3     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    4     --    no    
    d19   BR    --    0     7     yes    <-t-
    *d20  WB    r2    4     --    no    
    *d21  BR    --    0     11    yes   
    d22   WB    r4    0     --    no    
    d23   WB    r5    0     --    no    
  }
  rrf = {
    0 2 3 7 5 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d22   d23   d8    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d22   d22   --    4     0     [4]   
    *L    d23   d23   --    4     1     [5]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    d19 = 5 ble 4
    mispredicted :(
  }
  mu = {
    d22 <-- [4] (1)
  }
  dcache = {
    1 3 2 5 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 201
instructions_executed = 104
instructions_per_cycle = 0.517413
(t202) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 9 3 22 23 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    d9    WB    r2    0     --    no    
    *d10  BR    --    1     7     yes    <-h-
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    3     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes    <-t-
    *d20  WB    r2    4     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    d23   WB    r5    0     --    no    
  }
  rrf = {
    0 2 3 7 5 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     4     d23   d8    
    addi  4     1     0     d9    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d23   d23   --    4     1     [5]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d22 <-- [4] (0)
    = 4 writeback
  }
  dcache = {
    1 3 2 5 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 202
instructions_executed = 104
instructions_per_cycle = 0.514851
(t203) {
  pc = 7
  ibuf = {
    0: nop
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    d9    WB    r2    0     --    no    
    d10   BR    --    0     11    yes   
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    3     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    4     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    d23   WB    r5    0     --    no     <-h- <-t-
  }
  rrf = {
    0 2 3 7 5 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 2 5 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 203
instructions_executed = 104
instructions_per_cycle = 0.512315
(t204) {
  pc = 8
  ibuf = {
    7: sw 5 2 0
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    d9    WB    r2    0     --    no    
    d10   BR    --    0     11    yes   
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    3     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    4     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    d23   WB    r5    0     --    no     <-h- <-t-
  }
  rrf = {
    0 2 3 7 5 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 2 5 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 204
instructions_executed = 104
instructions_per_cycle = 0.509804
 ---- INSERTED ----
(t205) {
  pc = 9
  ibuf = {
    8: sw 4 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes    <-h-
    d9    WB    r2    0     --    no    
    d10   BR    --    0     11    yes   
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    3     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    4     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    d23   SR    --    0     --    no     <-t-
  }
  rrf = {
    0 2 3 7 5 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d23   --    4     3     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 2 5 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 205
instructions_executed = 104
instructions_per_cycle = 0.507317
 ---- INSERTED ----
@ SR
PREMARK: 23
(t206) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    SR    --    0     --    no    
    d9    WB    r2    0     --    no     <-h-
    d10   BR    --    0     11    yes   
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    3     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    4     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    d23   SR    --    0     --    no     <-t-
  }
  rrf = {
    0 2 3 7 5 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d23   --    4     3     0     [3]   
    S     d8    --    5     3     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 2 5 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 206
instructions_executed = 104
instructions_per_cycle = 0.504854
@ SR
PREMARK: 23
(t207) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 9 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    SR    --    0     --    no    
    d9    WB    r2    0     --    no    
    d10   BR    --    0     11    yes    <-h-
    *d11  WB    r2    3     --    no    
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    3     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    4     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    d23   SR    --    0     --    no     <-t-
  }
  rrf = {
    0 2 3 7 5 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    addi  3     1     0     d9    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d23   --    4     3     0     [3]   
    S     d8    --    5     3     1     [4]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [3] <-- 4 (1)
  }
  dcache = {
    1 3 2 4 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 207
instructions_executed = 104
instructions_per_cycle = 0.502415
@ SR
PREMARK: 23
(t208) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 9 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    SR    --    0     --    no    
    d9    WB    r2    0     --    no    
    d10   BR    --    0     11    yes   
    *d11  WB    r2    3     --    no     <-h-
    *d12  BR    --    0     11    yes   
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    3     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    4     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no     <-t-
  }
  rrf = {
    0 2 3 7 5 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    bneq  1     4     7     d10   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d8    --    5     3     1     [4]   
  }
  alu = {
    d9 <-- 3 addi 1 (0)
    = 4 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    [3] <-- 4 (0)
    writeback
  }
  dcache = {
    1 3 2 4 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 208
instructions_executed = 104
instructions_per_cycle = 0.5
 ---- INSERTED ----
@ SR
PREMARK: 8
(t209) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 9 3 11 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    SR    --    0     --    no     <-t-
    *d9   WB    r2    4     --    no    
    d10   BR    --    0     11    yes   
    d11   WB    r4    0     --    no    
    *d12  BR    --    0     11    yes    <-h-
    *d13  SR    --    2     --    no    
    *d14  SR    --    2     --    no    
    *d15  WB    r2    3     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    4     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 2 3 7 5 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d8    --    5     3     1     [4]   
    L     d11   d11   --    4     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d10 = 4 bneq 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 2 4 4 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 209
instructions_executed = 105
instructions_per_cycle = 0.502392
 ---- INSERTED ----
@ SR
PREMARK: 8
(t210) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 9 3 11 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    SR    --    0     --    no     <-t-
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    d11   WB    r4    0     --    no    
    d12   WB    r5    0     --    no    
    *d13  SR    --    2     --    no     <-h-
    *d14  SR    --    2     --    no    
    *d15  WB    r2    3     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    4     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 2 3 7 5 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d8    --    5     3     1     [4]   
    *L    d11   d11   --    4     0     [4]   
    L     d12   d12   --    4     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [4] <-- 5 (1)
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 210
instructions_executed = 105
instructions_per_cycle = 0.5
@ SR
PREMARK: 8
(t211) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 9 3 11 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no     <-t-
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    d11   WB    r4    0     --    no    
    d12   WB    r5    0     --    no    
    d13   BR    --    0     7     yes   
    *d14  SR    --    2     --    no     <-h-
    *d15  WB    r2    3     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    4     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 2 3 7 5 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d11   d12   d13   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d11   d11   --    4     0     [4]   
    *L    d12   d12   --    4     1     [5]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [4] <-- 5 (0)
    writeback
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 211
instructions_executed = 105
instructions_per_cycle = 0.49763
(t212) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 14 3 11 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    d11   WB    r4    0     --    no     <-t-
    d12   WB    r5    0     --    no    
    d13   BR    --    0     7     yes   
    d14   WB    r2    0     --    no    
    *d15  WB    r2    3     --    no     <-h-
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    4     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 2 4 7 5 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d11   d12   d13   
    addi  4     1     0     d14   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d11   d11   --    4     0     [4]   
    *L    d12   d12   --    4     1     [5]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d11 <-- [4] (1)
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 212
instructions_executed = 108
instructions_per_cycle = 0.509434
(t213) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 14 3 11 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    5     --    no     <-t-
    d12   WB    r5    0     --    no    
    d13   BR    --    0     7     yes   
    d14   WB    r2    0     --    no    
    d15   BR    --    0     11    yes   
    *d16  BR    --    0     11    yes    <-h-
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    4     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 2 4 7 5 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d12   d13   
    bneq  1     5     7     d15   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d12   d12   --    4     1     [5]   
  }
  alu = {
    d14 <-- 4 addi 1 (0)
    = 5 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d11 <-- [4] (0)
    = 5 writeback
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 213
instructions_executed = 108
instructions_per_cycle = 0.507042
 ---- INSERTED ----
(t214) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 14 3 16 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    5     --    no    
    d12   WB    r5    0     --    no     <-t-
    d13   BR    --    0     7     yes   
    *d14  WB    r2    5     --    no    
    d15   BR    --    0     11    yes   
    d16   WB    r4    0     --    no    
    *d17  WB    r4    5     --    no     <-h-
    *d18  WB    r5    4     --    no    
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    4     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 2 4 7 5 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d12   d13   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d12   d12   --    4     1     [5]   
    L     d16   d16   --    5     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d15 = 5 bneq 7
    correctly predicted :)
  }
  mu = {
    d12 <-- [5] (1)
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 214
instructions_executed = 109
instructions_per_cycle = 0.509346
 ---- INSERTED ----
(t215) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 14 3 16 17 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    5     --    no    
    *d12  WB    r5    6     --    no     <-t-
    d13   BR    --    0     7     yes   
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    d16   WB    r4    0     --    no    
    d17   WB    r5    0     --    no    
    *d18  WB    r5    4     --    no     <-h-
    *d19  BR    --    1     7     yes   
    *d20  WB    r2    4     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 2 4 7 5 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     6     d13   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d16   d16   --    5     0     [5]   
    L     d17   d17   --    5     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d12 <-- [5] (0)
    = 6 writeback
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 215
instructions_executed = 109
instructions_per_cycle = 0.506977
(t216) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 14 3 16 17 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    5     --    no    
    *d12  WB    r5    6     --    no    
    d13   BR    --    0     7     yes    <-t-
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    d16   WB    r4    0     --    no    
    d17   WB    r5    0     --    no    
    d18   BR    --    0     7     yes   
    *d19  BR    --    1     7     yes    <-h-
    *d20  WB    r2    4     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 2 4 7 5 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d16   d17   d18   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d16   d16   --    5     0     [5]   
    *L    d17   d17   --    5     1     [6]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    d13 = 5 ble 6
    correctly predicted :)
  }
  mu = {
    d16 <-- [5] (1)
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 216
instructions_executed = 110
instructions_per_cycle = 0.509259
(t217) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 19 3 16 17 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    5     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    0     7     yes    <-t-
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    d17   WB    r5    0     --    no    
    d18   BR    --    0     7     yes   
    d19   WB    r2    0     --    no    
    *d20  WB    r2    4     --    no     <-h-
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 2 4 7 5 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     6     d17   d18   
    addi  5     1     0     d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d17   d17   --    5     1     [6]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d16 <-- [5] (0)
    = 6 writeback
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 217
instructions_executed = 110
instructions_per_cycle = 0.506912
(t218) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 19 3 4 17 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    5     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    d17   WB    r5    0     --    no     <-t-
    d18   BR    --    0     7     yes   
    d19   WB    r2    0     --    no    
    d20   BR    --    0     11    yes   
    *d21  BR    --    0     11    yes    <-h-
    *d22  WB    r4    4     --    no    
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 2 5 7 6 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     6     d17   d18   
    bneq  1     6     7     d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d17   d17   --    5     1     [6]   
  }
  alu = {
    d19 <-- 5 addi 1 (0)
    = 6 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d17 <-- [6] (1)
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 218
instructions_executed = 114
instructions_per_cycle = 0.522936
 ---- INSERTED ----
(t219) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 19 3 21 17 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    5     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no     <-t-
    d18   BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    d20   BR    --    0     11    yes   
    d21   WB    r4    0     --    no    
    *d22  WB    r4    4     --    no     <-h-
    *d23  SR    --    6     --    no    
  }
  rrf = {
    0 2 5 7 6 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     6     7     d18   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d21   d21   --    6     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d20 = 6 bneq 7
    correctly predicted :)
  }
  mu = {
    d17 <-- [6] (0)
    = 7 writeback
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 219
instructions_executed = 114
instructions_per_cycle = 0.520548
 ---- INSERTED ----
(t220) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 19 3 21 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no    
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    5     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    d18   BR    --    0     7     yes    <-t-
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    d21   WB    r4    0     --    no    
    d22   WB    r5    0     --    no    
    *d23  SR    --    6     --    no     <-h-
  }
  rrf = {
    0 2 5 7 6 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d21   d21   --    6     0     [6]   
    L     d22   d22   --    6     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d18 = 6 ble 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 220
instructions_executed = 115
instructions_per_cycle = 0.522727
(t221) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 19 3 21 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    6     --    no     <-h-
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    5     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes    <-t-
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    d21   WB    r4    0     --    no    
    d22   WB    r5    0     --    no    
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 2 5 7 6 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d21   d22   d23   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d21   d21   --    6     0     [6]   
    *L    d22   d22   --    6     1     [7]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d21 <-- [6] (1)
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 221
instructions_executed = 115
instructions_per_cycle = 0.520362
(t222) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 8 3 21 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r2    0     --    no    
    *d9   WB    r2    4     --    no     <-h-
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    5     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no     <-t-
    d22   WB    r5    0     --    no    
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 2 6 7 6 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     d22   d23   
    addi  6     1     0     d8    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d22   d22   --    6     1     [7]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d21 <-- [6] (0)
    = 7 writeback
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 222
instructions_executed = 118
instructions_per_cycle = 0.531532
(t223) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 8 3 4 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r2    0     --    no    
    d9    BR    --    0     11    yes   
    *d10  BR    --    0     11    yes    <-h-
    *d11  WB    r4    5     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    d22   WB    r5    0     --    no     <-t-
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 2 6 7 7 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     d22   d23   
    bneq  1     7     7     d9    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d22   d22   --    6     1     [7]   
  }
  alu = {
    d8 <-- 6 addi 1 (0)
    = 7 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d22 <-- [7] (1)
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 223
instructions_executed = 119
instructions_per_cycle = 0.533632
 ---- INSERTED ----
(t224) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 8 3 10 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    d9    BR    --    0     11    yes   
    d10   WB    r4    0     --    no    
    *d11  WB    r4    5     --    no     <-h-
    *d12  WB    r5    6     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no     <-t-
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 2 6 7 7 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     8     d23   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d10   d10   --    7     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d9 = 7 bneq 7
    mispredicted :(
  }
  mu = {
    d22 <-- [7] (0)
    = 8 writeback
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 224
instructions_executed = 119
instructions_per_cycle = 0.53125
 ---- INSERTED ----
(t225) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 8 3 10 11 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    d10   WB    r4    0     --    no    
    d11   WB    r5    0     --    no    
    *d12  WB    r5    6     --    no     <-h-
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    d23   BR    --    0     7     yes    <-t-
  }
  rrf = {
    0 2 6 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d10   d10   --    7     0     [7]   
    L     d11   d11   --    7     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d23 = 7 ble 8
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 225
instructions_executed = 120
instructions_per_cycle = 0.533333
(t226) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 8 3 10 11 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    d10   WB    r4    0     --    no    
    d11   WB    r5    0     --    no    
    d12   BR    --    0     7     yes   
    *d13  BR    --    0     7     yes    <-h-
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes    <-t-
  }
  rrf = {
    0 2 6 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d10   d11   d12   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d10   d10   --    7     0     [7]   
    *L    d11   d11   --    7     1     [8]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d10 <-- [7] (1)
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 226
instructions_executed = 120
instructions_per_cycle = 0.530973
(t227) {
  pc = 11
  ibuf = {
    0: nop
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r4    8     --    no     <-h- <-t-
    d11   WB    r5    0     --    no    
    d12   BR    --    0     7     yes   
    d13   WB    r2    0     --    no    
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 2 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 227
instructions_executed = 122
instructions_per_cycle = 0.537445
(t228) {
  pc = 12
  ibuf = {
    11: movi 2 0
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r4    8     --    no     <-h- <-t-
    d11   WB    r5    0     --    no    
    d12   BR    --    0     7     yes   
    d13   WB    r2    0     --    no    
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 2 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 228
instructions_executed = 122
instructions_per_cycle = 0.535088
(t229) {
  pc = 13
  ibuf = {
    12: addi 1 1 1
  }
  rat = {
    0 1 10 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    d10   WB    r2    0     --    no     <-t-
    d11   WB    r5    0     --    no     <-h-
    d12   BR    --    0     7     yes   
    d13   WB    r2    0     --    no    
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 2 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    movi  0     0     0     d10   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 229
instructions_executed = 122
instructions_per_cycle = 0.532751
(t230) {
  pc = 4
  ibuf = {
    13: bneq 1 3 4 1
  }
  rat = {
    0 11 10 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    d10   WB    r2    0     --    no     <-t-
    d11   WB    r1    0     --    no    
    d12   BR    --    0     7     yes    <-h-
    d13   WB    r2    0     --    no    
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 2 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    addi  2     1     0     d11   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    d10 <-- 0 movi 0 (0)
    = 0 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 230
instructions_executed = 122
instructions_per_cycle = 0.530435
(t231) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 11 10 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no     <-t-
    d11   WB    r1    0     --    no    
    d12   BR    --    0     14    yes   
    d13   WB    r2    0     --    no     <-h-
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 2 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    bneq  1     3     7     d12   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    d11 <-- 2 addi 1 (0)
    = 3 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 231
instructions_executed = 122
instructions_per_cycle = 0.528139
 ---- INSERTED ----
(t232) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 11 2 3 13 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    3     --    no     <-t-
    d12   BR    --    0     14    yes   
    d13   WB    r4    0     --    no    
    *d14  WB    r2    5     --    no     <-h-
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 2 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d13   d13   --    0     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d12 = 3 bneq 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 232
instructions_executed = 123
instructions_per_cycle = 0.530172
 ---- INSERTED ----
(t233) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 2 3 13 14 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    3     --    no    
    *d12  BR    --    0     14    yes    <-t-
    d13   WB    r4    0     --    no    
    d14   WB    r5    0     --    no    
    *d15  BR    --    0     11    yes    <-h-
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 3 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d13   d13   --    0     0     [0]   
    L     d14   d14   --    0     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 233
instructions_executed = 124
instructions_per_cycle = 0.532189
(t234) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 2 3 13 14 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    3     --    no    
    *d12  BR    --    0     14    yes   
    d13   WB    r4    0     --    no     <-t-
    d14   WB    r5    0     --    no    
    d15   BR    --    0     7     yes   
    *d16  WB    r4    6     --    no     <-h-
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 3 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d13   d14   d15   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d13   d13   --    0     0     [0]   
    *L    d14   d14   --    0     1     [1]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d13 <-- [0] (1)
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 234
instructions_executed = 125
instructions_per_cycle = 0.534188
(t235) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 16 3 13 14 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    3     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no     <-t-
    d14   WB    r5    0     --    no    
    d15   BR    --    0     7     yes   
    d16   WB    r2    0     --    no    
    *d17  WB    r5    7     --    no     <-h-
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 3 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     1     d14   d15   
    addi  0     1     0     d16   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d14   d14   --    0     1     [1]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d13 <-- [0] (0)
    = 1 writeback
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 235
instructions_executed = 125
instructions_per_cycle = 0.531915
(t236) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 16 3 4 14 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    3     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    d14   WB    r5    0     --    no     <-t-
    d15   BR    --    0     7     yes   
    d16   WB    r2    0     --    no    
    d17   BR    --    0     11    yes   
    *d18  BR    --    0     7     yes    <-h-
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 3 0 7 1 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     1     d14   d15   
    bneq  1     1     7     d17   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d14   d14   --    0     1     [1]   
  }
  alu = {
    d16 <-- 0 addi 1 (0)
    = 1 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d14 <-- [1] (1)
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 236
instructions_executed = 126
instructions_per_cycle = 0.533898
 ---- INSERTED ----
(t237) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 16 3 18 14 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    3     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    3     --    no     <-t-
    d15   BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    d17   BR    --    0     11    yes   
    d18   WB    r4    0     --    no    
    *d19  WB    r2    6     --    no     <-h-
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 3 0 7 1 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     1     3     d15   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d18   d18   --    1     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d17 = 1 bneq 7
    correctly predicted :)
  }
  mu = {
    d14 <-- [1] (0)
    = 3 writeback
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 237
instructions_executed = 126
instructions_per_cycle = 0.531646
 ---- INSERTED ----
(t238) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 16 3 18 19 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    3     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    3     --    no    
    d15   BR    --    0     7     yes    <-t-
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    d18   WB    r4    0     --    no    
    d19   WB    r5    0     --    no    
    *d20  BR    --    0     11    yes    <-h-
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 3 0 7 1 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d18   d18   --    1     0     [1]   
    L     d19   d19   --    1     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d15 = 1 ble 3
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 238
instructions_executed = 127
instructions_per_cycle = 0.533613
(t239) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 16 3 18 19 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    3     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    3     --    no    
    *d15  BR    --    0     7     yes    <-t-
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    d18   WB    r4    0     --    no    
    d19   WB    r5    0     --    no    
    d20   BR    --    0     7     yes   
    *d21  WB    r4    7     --    no     <-h-
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 3 0 7 1 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d18   d19   d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d18   d18   --    1     0     [1]   
    *L    d19   d19   --    1     1     [2]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d18 <-- [1] (1)
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 239
instructions_executed = 127
instructions_per_cycle = 0.531381
(t240) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 21 3 18 19 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    3     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    3     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    3     --    no     <-t-
    d19   WB    r5    0     --    no    
    d20   BR    --    0     7     yes   
    d21   WB    r2    0     --    no    
    *d22  WB    r5    8     --    no     <-h-
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 3 1 7 1 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     d19   d20   
    addi  1     1     0     d21   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d19   d19   --    1     1     [2]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d18 <-- [1] (0)
    = 3 writeback
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 240
instructions_executed = 130
instructions_per_cycle = 0.541667
(t241) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 21 3 4 19 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    3     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    3     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    3     --    no    
    d19   WB    r5    0     --    no     <-t-
    d20   BR    --    0     7     yes   
    d21   WB    r2    0     --    no    
    d22   BR    --    0     11    yes   
    *d23  BR    --    0     7     yes    <-h-
  }
  rrf = {
    0 3 1 7 3 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     d19   d20   
    bneq  1     2     7     d22   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d19   d19   --    1     1     [2]   
  }
  alu = {
    d21 <-- 1 addi 1 (0)
    = 2 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d19 <-- [2] (1)
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 241
instructions_executed = 131
instructions_per_cycle = 0.543568
 ---- INSERTED ----
(t242) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 21 3 23 19 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no     <-h-
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    3     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    3     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    3     --    no    
    *d19  WB    r5    2     --    no     <-t-
    d20   BR    --    0     7     yes   
    *d21  WB    r2    2     --    no    
    d22   BR    --    0     11    yes   
    d23   WB    r4    0     --    no    
  }
  rrf = {
    0 3 1 7 3 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     2     d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d23   d23   --    2     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d22 = 2 bneq 7
    correctly predicted :)
  }
  mu = {
    d19 <-- [2] (0)
    = 2 writeback
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 242
instructions_executed = 131
instructions_per_cycle = 0.541322
 ---- INSERTED ----
(t243) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 21 3 23 8 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no    
    *d9   BR    --    1     11    yes    <-h-
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    3     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    3     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    3     --    no    
    *d19  WB    r5    2     --    no    
    d20   BR    --    0     7     yes    <-t-
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    d23   WB    r4    0     --    no    
  }
  rrf = {
    0 3 1 7 3 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d23   d23   --    2     0     [2]   
    L     d8    d8    --    2     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d20 = 3 ble 2
    mispredicted :(
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 243
instructions_executed = 132
instructions_per_cycle = 0.54321
(t244) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 21 3 23 8 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no    
    d9    BR    --    0     7     yes   
    *d10  WB    r2    0     --    no     <-h-
    *d11  WB    r1    3     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    3     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    3     --    no    
    *d19  WB    r5    2     --    no    
    *d20  BR    --    1     7     yes    <-t-
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    d23   WB    r4    0     --    no    
  }
  rrf = {
    0 3 1 7 3 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d23   d8    d9    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d23   d23   --    2     0     [2]   
    *L    d8    d8    --    2     1     [3]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d23 <-- [2] (1)
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 244
instructions_executed = 132
instructions_per_cycle = 0.540984
(t245) {
  pc = 7
  ibuf = {
    0: nop
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no    
    d9    BR    --    0     7     yes   
    d10   WB    r2    0     --    no    
    *d11  WB    r1    3     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    3     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    3     --    no    
    *d19  WB    r5    2     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    2     --    no     <-h- <-t-
  }
  rrf = {
    0 3 1 7 3 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 245
instructions_executed = 132
instructions_per_cycle = 0.538776
(t246) {
  pc = 8
  ibuf = {
    7: sw 5 2 0
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no    
    d9    BR    --    0     7     yes   
    d10   WB    r2    0     --    no    
    *d11  WB    r1    3     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    3     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    3     --    no    
    *d19  WB    r5    2     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    2     --    no     <-h- <-t-
  }
  rrf = {
    0 3 1 7 3 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 246
instructions_executed = 132
instructions_per_cycle = 0.536585
 ---- INSERTED ----
(t247) {
  pc = 9
  ibuf = {
    8: sw 4 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no     <-h-
    d9    BR    --    0     7     yes   
    d10   WB    r2    0     --    no    
    *d11  WB    r1    3     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    3     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    3     --    no    
    *d19  WB    r5    2     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    d23   SR    --    0     --    no     <-t-
  }
  rrf = {
    0 3 1 7 3 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d23   --    2     1     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 247
instructions_executed = 132
instructions_per_cycle = 0.534413
 ---- INSERTED ----
@ SR
PREMARK: 23
(t248) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    SR    --    0     --    no    
    d9    BR    --    0     7     yes    <-h-
    d10   WB    r2    0     --    no    
    *d11  WB    r1    3     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    3     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    3     --    no    
    *d19  WB    r5    2     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    d23   SR    --    0     --    no     <-t-
  }
  rrf = {
    0 3 1 7 3 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d23   --    2     1     0     [1]   
    S     d8    --    3     1     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 3 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 248
instructions_executed = 132
instructions_per_cycle = 0.532258
@ SR
PREMARK: 23
(t249) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 9 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    SR    --    0     --    no    
    d9    WB    r2    0     --    no    
    d10   WB    r2    0     --    no     <-h-
    *d11  WB    r1    3     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    3     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    3     --    no    
    *d19  WB    r5    2     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    d23   SR    --    0     --    no     <-t-
  }
  rrf = {
    0 3 1 7 3 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    addi  1     1     0     d9    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d23   --    2     1     0     [1]   
    S     d8    --    3     1     1     [2]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [1] <-- 2 (1)
  }
  dcache = {
    1 2 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 249
instructions_executed = 132
instructions_per_cycle = 0.53012
@ SR
PREMARK: 23
(t250) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 9 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    SR    --    0     --    no    
    d9    WB    r2    0     --    no    
    d10   BR    --    0     11    yes   
    *d11  WB    r1    3     --    no     <-h-
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    3     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    3     --    no    
    *d19  WB    r5    2     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  SR    --    2     --    no     <-t-
  }
  rrf = {
    0 3 1 7 3 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    bneq  1     2     7     d10   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    S     d8    --    3     1     1     [2]   
  }
  alu = {
    d9 <-- 1 addi 1 (0)
    = 2 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    [1] <-- 2 (0)
    writeback
  }
  dcache = {
    1 2 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 250
instructions_executed = 132
instructions_per_cycle = 0.528
 ---- INSERTED ----
@ SR
PREMARK: 8
(t251) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 9 3 11 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    SR    --    0     --    no     <-t-
    *d9   WB    r2    2     --    no    
    d10   BR    --    0     11    yes   
    d11   WB    r4    0     --    no    
    *d12  BR    --    0     14    yes    <-h-
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    3     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    3     --    no    
    *d19  WB    r5    2     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  SR    --    2     --    no    
  }
  rrf = {
    0 3 1 7 3 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d8    --    3     1     1     [2]   
    L     d11   d11   --    2     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d10 = 2 bneq 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 2 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 251
instructions_executed = 133
instructions_per_cycle = 0.52988
 ---- INSERTED ----
@ SR
PREMARK: 8
(t252) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 9 3 11 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    SR    --    0     --    no     <-t-
    *d9   WB    r2    2     --    no    
    *d10  BR    --    0     11    yes   
    d11   WB    r4    0     --    no    
    d12   WB    r5    0     --    no    
    *d13  WB    r4    1     --    no     <-h-
    *d14  WB    r5    3     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    3     --    no    
    *d19  WB    r5    2     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  SR    --    2     --    no    
  }
  rrf = {
    0 3 1 7 3 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *S    d8    --    3     1     1     [2]   
    *L    d11   d11   --    2     0     [2]   
    L     d12   d12   --    2     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [2] <-- 3 (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 252
instructions_executed = 133
instructions_per_cycle = 0.527778
@ SR
PREMARK: 8
(t253) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 9 3 11 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    2     --    no     <-t-
    *d9   WB    r2    2     --    no    
    *d10  BR    --    0     11    yes   
    d11   WB    r4    0     --    no    
    d12   WB    r5    0     --    no    
    d13   BR    --    0     7     yes   
    *d14  WB    r5    3     --    no     <-h-
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    3     --    no    
    *d19  WB    r5    2     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  SR    --    2     --    no    
  }
  rrf = {
    0 3 1 7 3 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d11   d12   d13   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d11   d11   --    2     0     [2]   
    *L    d12   d12   --    2     1     [3]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    [2] <-- 3 (0)
    writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 253
instructions_executed = 133
instructions_per_cycle = 0.525692
(t254) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 14 3 11 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    2     --    no    
    *d9   WB    r2    2     --    no    
    *d10  BR    --    0     11    yes   
    d11   WB    r4    0     --    no     <-t-
    d12   WB    r5    0     --    no    
    d13   BR    --    0     7     yes   
    d14   WB    r2    0     --    no    
    *d15  BR    --    0     7     yes    <-h-
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    3     --    no    
    *d19  WB    r5    2     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  SR    --    2     --    no    
  }
  rrf = {
    0 3 2 7 3 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d11   d12   d13   
    addi  2     1     0     d14   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d11   d11   --    2     0     [2]   
    *L    d12   d12   --    2     1     [3]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d11 <-- [2] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 254
instructions_executed = 136
instructions_per_cycle = 0.535433
(t255) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 14 3 11 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    2     --    no    
    *d9   WB    r2    2     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    3     --    no     <-t-
    d12   WB    r5    0     --    no    
    d13   BR    --    0     7     yes   
    d14   WB    r2    0     --    no    
    d15   BR    --    0     11    yes   
    *d16  WB    r2    1     --    no     <-h-
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    3     --    no    
    *d19  WB    r5    2     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  SR    --    2     --    no    
  }
  rrf = {
    0 3 2 7 3 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     d12   d13   
    bneq  1     3     7     d15   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d12   d12   --    2     1     [3]   
  }
  alu = {
    d14 <-- 2 addi 1 (0)
    = 3 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d11 <-- [2] (0)
    = 3 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 255
instructions_executed = 136
instructions_per_cycle = 0.533333
 ---- INSERTED ----
(t256) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 14 3 16 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    2     --    no    
    *d9   WB    r2    2     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    3     --    no    
    d12   WB    r5    0     --    no     <-t-
    d13   BR    --    0     7     yes   
    *d14  WB    r2    3     --    no    
    d15   BR    --    0     11    yes   
    d16   WB    r4    0     --    no    
    *d17  BR    --    0     11    yes    <-h-
    *d18  WB    r4    3     --    no    
    *d19  WB    r5    2     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  SR    --    2     --    no    
  }
  rrf = {
    0 3 2 7 3 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     d12   d13   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d12   d12   --    2     1     [3]   
    L     d16   d16   --    3     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d15 = 3 bneq 7
    correctly predicted :)
  }
  mu = {
    d12 <-- [3] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 256
instructions_executed = 137
instructions_per_cycle = 0.535156
 ---- INSERTED ----
(t257) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 14 3 16 17 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    2     --    no    
    *d9   WB    r2    2     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    3     --    no    
    *d12  WB    r5    4     --    no     <-t-
    d13   BR    --    0     7     yes   
    *d14  WB    r2    3     --    no    
    *d15  BR    --    0     11    yes   
    d16   WB    r4    0     --    no    
    d17   WB    r5    0     --    no    
    *d18  WB    r4    3     --    no     <-h-
    *d19  WB    r5    2     --    no    
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  SR    --    2     --    no    
  }
  rrf = {
    0 3 2 7 3 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     4     d13   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d16   d16   --    3     0     [3]   
    L     d17   d17   --    3     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d12 <-- [3] (0)
    = 4 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 257
instructions_executed = 137
instructions_per_cycle = 0.533074
(t258) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 14 3 16 17 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    2     --    no    
    *d9   WB    r2    2     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    3     --    no    
    *d12  WB    r5    4     --    no    
    d13   BR    --    0     7     yes    <-t-
    *d14  WB    r2    3     --    no    
    *d15  BR    --    0     11    yes   
    d16   WB    r4    0     --    no    
    d17   WB    r5    0     --    no    
    d18   BR    --    0     7     yes   
    *d19  WB    r5    2     --    no     <-h-
    *d20  BR    --    1     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  SR    --    2     --    no    
  }
  rrf = {
    0 3 2 7 3 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d16   d17   d18   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d16   d16   --    3     0     [3]   
    *L    d17   d17   --    3     1     [4]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    d13 = 3 ble 4
    correctly predicted :)
  }
  mu = {
    d16 <-- [3] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 258
instructions_executed = 138
instructions_per_cycle = 0.534884
(t259) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 19 3 16 17 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    2     --    no    
    *d9   WB    r2    2     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    3     --    no    
    *d12  WB    r5    4     --    no    
    *d13  BR    --    0     7     yes    <-t-
    *d14  WB    r2    3     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    4     --    no    
    d17   WB    r5    0     --    no    
    d18   BR    --    0     7     yes   
    d19   WB    r2    0     --    no    
    *d20  BR    --    1     7     yes    <-h-
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  SR    --    2     --    no    
  }
  rrf = {
    0 3 2 7 3 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     4     d17   d18   
    addi  3     1     0     d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d17   d17   --    3     1     [4]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d16 <-- [3] (0)
    = 4 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 259
instructions_executed = 138
instructions_per_cycle = 0.532819
(t260) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 19 3 4 17 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    2     --    no    
    *d9   WB    r2    2     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    3     --    no    
    *d12  WB    r5    4     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    3     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    4     --    no    
    d17   WB    r5    0     --    no     <-t-
    d18   BR    --    0     7     yes   
    d19   WB    r2    0     --    no    
    d20   BR    --    0     11    yes   
    *d21  WB    r2    2     --    no     <-h-
    *d22  BR    --    0     11    yes   
    *d23  SR    --    2     --    no    
  }
  rrf = {
    0 3 3 7 4 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     4     d17   d18   
    bneq  1     4     7     d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d17   d17   --    3     1     [4]   
  }
  alu = {
    d19 <-- 3 addi 1 (0)
    = 4 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d17 <-- [4] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 260
instructions_executed = 142
instructions_per_cycle = 0.546154
 ---- INSERTED ----
(t261) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 19 3 21 17 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    2     --    no    
    *d9   WB    r2    2     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    3     --    no    
    *d12  WB    r5    4     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    3     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    4     --    no    
    *d17  WB    r5    5     --    no     <-t-
    d18   BR    --    0     7     yes   
    *d19  WB    r2    4     --    no    
    d20   BR    --    0     11    yes   
    d21   WB    r4    0     --    no    
    *d22  BR    --    0     11    yes    <-h-
    *d23  SR    --    2     --    no    
  }
  rrf = {
    0 3 3 7 4 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     4     5     d18   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d21   d21   --    4     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d20 = 4 bneq 7
    correctly predicted :)
  }
  mu = {
    d17 <-- [4] (0)
    = 5 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 261
instructions_executed = 142
instructions_per_cycle = 0.544061
 ---- INSERTED ----
(t262) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 19 3 21 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    2     --    no    
    *d9   WB    r2    2     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    3     --    no    
    *d12  WB    r5    4     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    3     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    4     --    no    
    *d17  WB    r5    5     --    no    
    d18   BR    --    0     7     yes    <-t-
    *d19  WB    r2    4     --    no    
    *d20  BR    --    0     11    yes   
    d21   WB    r4    0     --    no    
    d22   WB    r5    0     --    no    
    *d23  SR    --    2     --    no     <-h-
  }
  rrf = {
    0 3 3 7 4 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d21   d21   --    4     0     [4]   
    L     d22   d22   --    4     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d18 = 4 ble 5
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 262
instructions_executed = 143
instructions_per_cycle = 0.545802
(t263) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 19 3 21 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   SR    --    2     --    no     <-h-
    *d9   WB    r2    2     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    3     --    no    
    *d12  WB    r5    4     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    3     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    4     --    no    
    *d17  WB    r5    5     --    no    
    *d18  BR    --    0     7     yes    <-t-
    *d19  WB    r2    4     --    no    
    *d20  BR    --    0     11    yes   
    d21   WB    r4    0     --    no    
    d22   WB    r5    0     --    no    
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 3 3 7 4 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d21   d22   d23   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d21   d21   --    4     0     [4]   
    *L    d22   d22   --    4     1     [5]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d21 <-- [4] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 263
instructions_executed = 143
instructions_per_cycle = 0.543726
(t264) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 8 3 21 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r2    0     --    no    
    *d9   WB    r2    2     --    no     <-h-
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    3     --    no    
    *d12  WB    r5    4     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    3     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    4     --    no    
    *d17  WB    r5    5     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    4     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no     <-t-
    d22   WB    r5    0     --    no    
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 3 4 7 4 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d22   d23   
    addi  4     1     0     d8    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d22   d22   --    4     1     [5]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d21 <-- [4] (0)
    = 5 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 264
instructions_executed = 146
instructions_per_cycle = 0.55303
(t265) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 8 3 4 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r2    0     --    no    
    d9    BR    --    0     11    yes   
    *d10  BR    --    0     11    yes    <-h-
    *d11  WB    r4    3     --    no    
    *d12  WB    r5    4     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    3     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    4     --    no    
    *d17  WB    r5    5     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    4     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    d22   WB    r5    0     --    no     <-t-
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 3 4 7 5 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d22   d23   
    bneq  1     5     7     d9    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d22   d22   --    4     1     [5]   
  }
  alu = {
    d8 <-- 4 addi 1 (0)
    = 5 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d22 <-- [5] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 265
instructions_executed = 147
instructions_per_cycle = 0.554717
 ---- INSERTED ----
(t266) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 8 3 10 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    5     --    no    
    d9    BR    --    0     11    yes   
    d10   WB    r4    0     --    no    
    *d11  WB    r4    3     --    no     <-h-
    *d12  WB    r5    4     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    3     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    4     --    no    
    *d17  WB    r5    5     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    4     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    6     --    no     <-t-
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 3 4 7 5 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     6     d23   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d10   d10   --    5     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d9 = 5 bneq 7
    correctly predicted :)
  }
  mu = {
    d22 <-- [5] (0)
    = 6 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 266
instructions_executed = 147
instructions_per_cycle = 0.552632
 ---- INSERTED ----
(t267) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 8 3 10 11 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    5     --    no    
    *d9   BR    --    0     11    yes   
    d10   WB    r4    0     --    no    
    d11   WB    r5    0     --    no    
    *d12  WB    r5    4     --    no     <-h-
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    3     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    4     --    no    
    *d17  WB    r5    5     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    4     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    6     --    no    
    d23   BR    --    0     7     yes    <-t-
  }
  rrf = {
    0 3 4 7 5 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d10   d10   --    5     0     [5]   
    L     d11   d11   --    5     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d23 = 5 ble 6
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 267
instructions_executed = 148
instructions_per_cycle = 0.554307
(t268) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 8 3 10 11 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    5     --    no    
    *d9   BR    --    0     11    yes   
    d10   WB    r4    0     --    no    
    d11   WB    r5    0     --    no    
    d12   BR    --    0     7     yes   
    *d13  BR    --    0     7     yes    <-h-
    *d14  WB    r2    3     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    4     --    no    
    *d17  WB    r5    5     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    4     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    6     --    no    
    *d23  BR    --    0     7     yes    <-t-
  }
  rrf = {
    0 3 4 7 5 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d10   d11   d12   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d10   d10   --    5     0     [5]   
    *L    d11   d11   --    5     1     [6]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d10 <-- [5] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 268
instructions_executed = 148
instructions_per_cycle = 0.552239
(t269) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 13 3 10 11 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    5     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    6     --    no     <-t-
    d11   WB    r5    0     --    no    
    d12   BR    --    0     7     yes   
    d13   WB    r2    0     --    no    
    *d14  WB    r2    3     --    no     <-h-
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    4     --    no    
    *d17  WB    r5    5     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    4     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    6     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 3 5 7 5 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     6     d11   d12   
    addi  5     1     0     d13   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d11   d11   --    5     1     [6]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d10 <-- [5] (0)
    = 6 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 269
instructions_executed = 151
instructions_per_cycle = 0.561338
(t270) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 13 3 4 11 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    5     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    6     --    no    
    d11   WB    r5    0     --    no     <-t-
    d12   BR    --    0     7     yes   
    d13   WB    r2    0     --    no    
    d14   BR    --    0     11    yes   
    *d15  BR    --    0     11    yes    <-h-
    *d16  WB    r4    4     --    no    
    *d17  WB    r5    5     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    4     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    6     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 3 5 7 6 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     6     d11   d12   
    bneq  1     6     7     d14   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d11   d11   --    5     1     [6]   
  }
  alu = {
    d13 <-- 5 addi 1 (0)
    = 6 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d11 <-- [6] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 270
instructions_executed = 152
instructions_per_cycle = 0.562963
 ---- INSERTED ----
(t271) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 13 3 15 11 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    5     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    6     --    no    
    *d11  WB    r5    7     --    no     <-t-
    d12   BR    --    0     7     yes   
    *d13  WB    r2    6     --    no    
    d14   BR    --    0     11    yes   
    d15   WB    r4    0     --    no    
    *d16  WB    r4    4     --    no     <-h-
    *d17  WB    r5    5     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    4     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    6     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 3 5 7 6 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     6     7     d12   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d15   d15   --    6     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d14 = 6 bneq 7
    correctly predicted :)
  }
  mu = {
    d11 <-- [6] (0)
    = 7 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 271
instructions_executed = 152
instructions_per_cycle = 0.560886
 ---- INSERTED ----
(t272) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 13 3 15 16 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    5     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    6     --    no    
    *d11  WB    r5    7     --    no    
    d12   BR    --    0     7     yes    <-t-
    *d13  WB    r2    6     --    no    
    *d14  BR    --    0     11    yes   
    d15   WB    r4    0     --    no    
    d16   WB    r5    0     --    no    
    *d17  WB    r5    5     --    no     <-h-
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    4     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    6     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 3 5 7 6 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d15   d15   --    6     0     [6]   
    L     d16   d16   --    6     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d12 = 6 ble 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 272
instructions_executed = 153
instructions_per_cycle = 0.5625
(t273) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 13 3 15 16 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    5     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    6     --    no    
    *d11  WB    r5    7     --    no    
    *d12  BR    --    0     7     yes    <-t-
    *d13  WB    r2    6     --    no    
    *d14  BR    --    0     11    yes   
    d15   WB    r4    0     --    no    
    d16   WB    r5    0     --    no    
    d17   BR    --    0     7     yes   
    *d18  BR    --    0     7     yes    <-h-
    *d19  WB    r2    4     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    6     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 3 5 7 6 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d15   d16   d17   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d15   d15   --    6     0     [6]   
    *L    d16   d16   --    6     1     [7]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d15 <-- [6] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 273
instructions_executed = 153
instructions_per_cycle = 0.56044
(t274) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 18 3 15 16 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    5     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    6     --    no    
    *d11  WB    r5    7     --    no    
    *d12  BR    --    0     7     yes   
    *d13  WB    r2    6     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    7     --    no     <-t-
    d16   WB    r5    0     --    no    
    d17   BR    --    0     7     yes   
    d18   WB    r2    0     --    no    
    *d19  WB    r2    4     --    no     <-h-
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    6     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 3 6 7 6 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     d16   d17   
    addi  6     1     0     d18   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d16   d16   --    6     1     [7]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d15 <-- [6] (0)
    = 7 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 274
instructions_executed = 156
instructions_per_cycle = 0.569343
(t275) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 18 3 4 16 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    5     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    6     --    no    
    *d11  WB    r5    7     --    no    
    *d12  BR    --    0     7     yes   
    *d13  WB    r2    6     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    7     --    no    
    d16   WB    r5    0     --    no     <-t-
    d17   BR    --    0     7     yes   
    d18   WB    r2    0     --    no    
    d19   BR    --    0     11    yes   
    *d20  BR    --    0     11    yes    <-h-
    *d21  WB    r4    5     --    no    
    *d22  WB    r5    6     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 3 6 7 7 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     d16   d17   
    bneq  1     7     7     d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d16   d16   --    6     1     [7]   
  }
  alu = {
    d18 <-- 6 addi 1 (0)
    = 7 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d16 <-- [7] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 275
instructions_executed = 157
instructions_per_cycle = 0.570909
 ---- INSERTED ----
(t276) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 18 3 20 16 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    5     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    6     --    no    
    *d11  WB    r5    7     --    no    
    *d12  BR    --    0     7     yes   
    *d13  WB    r2    6     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    7     --    no    
    *d16  WB    r5    8     --    no     <-t-
    d17   BR    --    0     7     yes   
    *d18  WB    r2    7     --    no    
    d19   BR    --    0     11    yes   
    d20   WB    r4    0     --    no    
    *d21  WB    r4    5     --    no     <-h-
    *d22  WB    r5    6     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 3 6 7 7 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     8     d17   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d20   d20   --    7     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d19 = 7 bneq 7
    mispredicted :(
  }
  mu = {
    d16 <-- [7] (0)
    = 8 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 276
instructions_executed = 157
instructions_per_cycle = 0.568841
 ---- INSERTED ----
(t277) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 18 3 20 21 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    5     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    6     --    no    
    *d11  WB    r5    7     --    no    
    *d12  BR    --    0     7     yes   
    *d13  WB    r2    6     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    7     --    no    
    *d16  WB    r5    8     --    no    
    d17   BR    --    0     7     yes    <-t-
    *d18  WB    r2    7     --    no    
    *d19  BR    --    1     11    yes   
    d20   WB    r4    0     --    no    
    d21   WB    r5    0     --    no    
    *d22  WB    r5    6     --    no     <-h-
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 3 6 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d20   d20   --    7     0     [7]   
    L     d21   d21   --    7     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d17 = 7 ble 8
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 277
instructions_executed = 158
instructions_per_cycle = 0.570397
(t278) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 18 3 20 21 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    5     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    6     --    no    
    *d11  WB    r5    7     --    no    
    *d12  BR    --    0     7     yes   
    *d13  WB    r2    6     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    7     --    no    
    *d16  WB    r5    8     --    no    
    *d17  BR    --    0     7     yes    <-t-
    *d18  WB    r2    7     --    no    
    *d19  BR    --    1     11    yes   
    d20   WB    r4    0     --    no    
    d21   WB    r5    0     --    no    
    d22   BR    --    0     7     yes   
    *d23  BR    --    0     7     yes    <-h-
  }
  rrf = {
    0 3 6 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d20   d21   d22   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d20   d20   --    7     0     [7]   
    *L    d21   d21   --    7     1     [8]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d20 <-- [7] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 278
instructions_executed = 158
instructions_per_cycle = 0.568345
(t279) {
  pc = 11
  ibuf = {
    0: nop
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    5     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    6     --    no    
    *d11  WB    r5    7     --    no    
    *d12  BR    --    0     7     yes   
    *d13  WB    r2    6     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    7     --    no    
    *d16  WB    r5    8     --    no    
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    7     --    no    
    *d19  BR    --    1     11    yes   
    *d20  WB    r4    8     --    no     <-h- <-t-
    d21   WB    r5    0     --    no    
    d22   BR    --    0     7     yes   
    d23   WB    r2    0     --    no    
  }
  rrf = {
    0 3 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 279
instructions_executed = 160
instructions_per_cycle = 0.573477
(t280) {
  pc = 12
  ibuf = {
    11: movi 2 0
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    5     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    6     --    no    
    *d11  WB    r5    7     --    no    
    *d12  BR    --    0     7     yes   
    *d13  WB    r2    6     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    7     --    no    
    *d16  WB    r5    8     --    no    
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    7     --    no    
    *d19  BR    --    1     11    yes   
    *d20  WB    r4    8     --    no     <-h- <-t-
    d21   WB    r5    0     --    no    
    d22   BR    --    0     7     yes   
    d23   WB    r2    0     --    no    
  }
  rrf = {
    0 3 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 280
instructions_executed = 160
instructions_per_cycle = 0.571429
(t281) {
  pc = 13
  ibuf = {
    12: addi 1 1 1
  }
  rat = {
    0 1 20 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    5     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    6     --    no    
    *d11  WB    r5    7     --    no    
    *d12  BR    --    0     7     yes   
    *d13  WB    r2    6     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    7     --    no    
    *d16  WB    r5    8     --    no    
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    7     --    no    
    *d19  BR    --    1     11    yes   
    d20   WB    r2    0     --    no     <-t-
    d21   WB    r5    0     --    no     <-h-
    d22   BR    --    0     7     yes   
    d23   WB    r2    0     --    no    
  }
  rrf = {
    0 3 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    movi  0     0     0     d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 281
instructions_executed = 160
instructions_per_cycle = 0.569395
(t282) {
  pc = 4
  ibuf = {
    13: bneq 1 3 4 1
  }
  rat = {
    0 21 20 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    5     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    6     --    no    
    *d11  WB    r5    7     --    no    
    *d12  BR    --    0     7     yes   
    *d13  WB    r2    6     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    7     --    no    
    *d16  WB    r5    8     --    no    
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    7     --    no    
    *d19  BR    --    1     11    yes   
    d20   WB    r2    0     --    no     <-t-
    d21   WB    r1    0     --    no    
    d22   BR    --    0     7     yes    <-h-
    d23   WB    r2    0     --    no    
  }
  rrf = {
    0 3 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    addi  3     1     0     d21   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    d20 <-- 0 movi 0 (0)
    = 0 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 282
instructions_executed = 160
instructions_per_cycle = 0.567376
(t283) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 21 20 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    5     --    no    
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    6     --    no    
    *d11  WB    r5    7     --    no    
    *d12  BR    --    0     7     yes   
    *d13  WB    r2    6     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    7     --    no    
    *d16  WB    r5    8     --    no    
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    7     --    no    
    *d19  BR    --    1     11    yes   
    *d20  WB    r2    0     --    no     <-t-
    d21   WB    r1    0     --    no    
    d22   BR    --    0     14    yes   
    d23   WB    r2    0     --    no     <-h-
  }
  rrf = {
    0 3 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    bneq  1     4     7     d22   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    d21 <-- 3 addi 1 (0)
    = 4 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 283
instructions_executed = 160
instructions_per_cycle = 0.565371
 ---- INSERTED ----
(t284) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 21 2 3 23 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    5     --    no     <-h-
    *d9   BR    --    0     11    yes   
    *d10  WB    r4    6     --    no    
    *d11  WB    r5    7     --    no    
    *d12  BR    --    0     7     yes   
    *d13  WB    r2    6     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    7     --    no    
    *d16  WB    r5    8     --    no    
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    7     --    no    
    *d19  BR    --    1     11    yes   
    *d20  WB    r2    0     --    no    
    *d21  WB    r1    4     --    no     <-t-
    d22   BR    --    0     14    yes   
    d23   WB    r4    0     --    no    
  }
  rrf = {
    0 3 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d23   d23   --    0     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d22 = 4 bneq 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 284
instructions_executed = 161
instructions_per_cycle = 0.566901
 ---- INSERTED ----
(t285) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 2 3 23 8 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no    
    *d9   BR    --    0     11    yes    <-h-
    *d10  WB    r4    6     --    no    
    *d11  WB    r5    7     --    no    
    *d12  BR    --    0     7     yes   
    *d13  WB    r2    6     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    7     --    no    
    *d16  WB    r5    8     --    no    
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    7     --    no    
    *d19  BR    --    1     11    yes   
    *d20  WB    r2    0     --    no    
    *d21  WB    r1    4     --    no    
    *d22  BR    --    0     14    yes    <-t-
    d23   WB    r4    0     --    no    
  }
  rrf = {
    0 4 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d23   d23   --    0     0     [0]   
    L     d8    d8    --    0     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 285
instructions_executed = 162
instructions_per_cycle = 0.568421
(t286) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 2 3 23 8 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no    
    d9    BR    --    0     7     yes   
    *d10  WB    r4    6     --    no     <-h-
    *d11  WB    r5    7     --    no    
    *d12  BR    --    0     7     yes   
    *d13  WB    r2    6     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    7     --    no    
    *d16  WB    r5    8     --    no    
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    7     --    no    
    *d19  BR    --    1     11    yes   
    *d20  WB    r2    0     --    no    
    *d21  WB    r1    4     --    no    
    *d22  BR    --    0     14    yes   
    d23   WB    r4    0     --    no     <-t-
  }
  rrf = {
    0 4 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d23   d8    d9    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d23   d23   --    0     0     [0]   
    *L    d8    d8    --    0     1     [1]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d23 <-- [0] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 286
instructions_executed = 163
instructions_per_cycle = 0.56993
(t287) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 10 3 23 8 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no    
    d9    BR    --    0     7     yes   
    d10   WB    r2    0     --    no    
    *d11  WB    r5    7     --    no     <-h-
    *d12  BR    --    0     7     yes   
    *d13  WB    r2    6     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    7     --    no    
    *d16  WB    r5    8     --    no    
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    7     --    no    
    *d19  BR    --    1     11    yes   
    *d20  WB    r2    0     --    no    
    *d21  WB    r1    4     --    no    
    *d22  BR    --    0     14    yes   
    *d23  WB    r4    1     --    no     <-t-
  }
  rrf = {
    0 4 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     1     d8    d9    
    addi  0     1     0     d10   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d8    d8    --    0     1     [1]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d23 <-- [0] (0)
    = 1 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 287
instructions_executed = 163
instructions_per_cycle = 0.567944
(t288) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 10 3 4 8 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no     <-t-
    d9    BR    --    0     7     yes   
    d10   WB    r2    0     --    no    
    d11   BR    --    0     11    yes   
    *d12  BR    --    0     7     yes    <-h-
    *d13  WB    r2    6     --    no    
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    7     --    no    
    *d16  WB    r5    8     --    no    
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    7     --    no    
    *d19  BR    --    1     11    yes   
    *d20  WB    r2    0     --    no    
    *d21  WB    r1    4     --    no    
    *d22  BR    --    0     14    yes   
    *d23  WB    r4    1     --    no    
  }
  rrf = {
    0 4 0 7 1 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     1     d8    d9    
    bneq  1     1     7     d11   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d8    d8    --    0     1     [1]   
  }
  alu = {
    d10 <-- 0 addi 1 (0)
    = 1 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d8 <-- [1] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 288
instructions_executed = 164
instructions_per_cycle = 0.569444
 ---- INSERTED ----
(t289) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 10 3 12 8 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    2     --    no     <-t-
    d9    BR    --    0     7     yes   
    *d10  WB    r2    1     --    no    
    d11   BR    --    0     11    yes   
    d12   WB    r4    0     --    no    
    *d13  WB    r2    6     --    no     <-h-
    *d14  BR    --    0     11    yes   
    *d15  WB    r4    7     --    no    
    *d16  WB    r5    8     --    no    
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    7     --    no    
    *d19  BR    --    1     11    yes   
    *d20  WB    r2    0     --    no    
    *d21  WB    r1    4     --    no    
    *d22  BR    --    0     14    yes   
    *d23  WB    r4    1     --    no    
  }
  rrf = {
    0 4 0 7 1 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     1     2     d9    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d12   d12   --    1     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d11 = 1 bneq 7
    correctly predicted :)
  }
  mu = {
    d8 <-- [1] (0)
    = 2 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 289
instructions_executed = 164
instructions_per_cycle = 0.567474
 ---- INSERTED ----
(t290) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 10 3 12 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    2     --    no    
    d9    BR    --    0     7     yes    <-t-
    *d10  WB    r2    1     --    no    
    *d11  BR    --    0     11    yes   
    d12   WB    r4    0     --    no    
    d13   WB    r5    0     --    no    
    *d14  BR    --    0     11    yes    <-h-
    *d15  WB    r4    7     --    no    
    *d16  WB    r5    8     --    no    
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    7     --    no    
    *d19  BR    --    1     11    yes   
    *d20  WB    r2    0     --    no    
    *d21  WB    r1    4     --    no    
    *d22  BR    --    0     14    yes   
    *d23  WB    r4    1     --    no    
  }
  rrf = {
    0 4 0 7 1 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d12   d12   --    1     0     [1]   
    L     d13   d13   --    1     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d9 = 1 ble 2
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 290
instructions_executed = 165
instructions_per_cycle = 0.568966
(t291) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 10 3 12 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    2     --    no    
    *d9   BR    --    0     7     yes    <-t-
    *d10  WB    r2    1     --    no    
    *d11  BR    --    0     11    yes   
    d12   WB    r4    0     --    no    
    d13   WB    r5    0     --    no    
    d14   BR    --    0     7     yes   
    *d15  WB    r4    7     --    no     <-h-
    *d16  WB    r5    8     --    no    
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    7     --    no    
    *d19  BR    --    1     11    yes   
    *d20  WB    r2    0     --    no    
    *d21  WB    r1    4     --    no    
    *d22  BR    --    0     14    yes   
    *d23  WB    r4    1     --    no    
  }
  rrf = {
    0 4 0 7 1 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d12   d13   d14   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d12   d12   --    1     0     [1]   
    *L    d13   d13   --    1     1     [2]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d12 <-- [1] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 291
instructions_executed = 165
instructions_per_cycle = 0.56701
(t292) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 15 3 12 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    2     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    1     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    2     --    no     <-t-
    d13   WB    r5    0     --    no    
    d14   BR    --    0     7     yes   
    d15   WB    r2    0     --    no    
    *d16  WB    r5    8     --    no     <-h-
    *d17  BR    --    0     7     yes   
    *d18  WB    r2    7     --    no    
    *d19  BR    --    1     11    yes   
    *d20  WB    r2    0     --    no    
    *d21  WB    r1    4     --    no    
    *d22  BR    --    0     14    yes   
    *d23  WB    r4    1     --    no    
  }
  rrf = {
    0 4 1 7 1 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     2     d13   d14   
    addi  1     1     0     d15   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d13   d13   --    1     1     [2]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d12 <-- [1] (0)
    = 2 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 292
instructions_executed = 168
instructions_per_cycle = 0.575342
(t293) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 15 3 4 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    2     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    1     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    2     --    no    
    d13   WB    r5    0     --    no     <-t-
    d14   BR    --    0     7     yes   
    d15   WB    r2    0     --    no    
    d16   BR    --    0     11    yes   
    *d17  BR    --    0     7     yes    <-h-
    *d18  WB    r2    7     --    no    
    *d19  BR    --    1     11    yes   
    *d20  WB    r2    0     --    no    
    *d21  WB    r1    4     --    no    
    *d22  BR    --    0     14    yes   
    *d23  WB    r4    1     --    no    
  }
  rrf = {
    0 4 1 7 2 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     2     d13   d14   
    bneq  1     2     7     d16   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d13   d13   --    1     1     [2]   
  }
  alu = {
    d15 <-- 1 addi 1 (0)
    = 2 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d13 <-- [2] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 293
instructions_executed = 169
instructions_per_cycle = 0.576792
 ---- INSERTED ----
(t294) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 15 3 17 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    2     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    1     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    2     --    no    
    *d13  WB    r5    3     --    no     <-t-
    d14   BR    --    0     7     yes   
    *d15  WB    r2    2     --    no    
    d16   BR    --    0     11    yes   
    d17   WB    r4    0     --    no    
    *d18  WB    r2    7     --    no     <-h-
    *d19  BR    --    1     11    yes   
    *d20  WB    r2    0     --    no    
    *d21  WB    r1    4     --    no    
    *d22  BR    --    0     14    yes   
    *d23  WB    r4    1     --    no    
  }
  rrf = {
    0 4 1 7 2 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     2     3     d14   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d17   d17   --    2     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d16 = 2 bneq 7
    correctly predicted :)
  }
  mu = {
    d13 <-- [2] (0)
    = 3 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 294
instructions_executed = 169
instructions_per_cycle = 0.57483
 ---- INSERTED ----
(t295) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 15 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    2     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    1     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    2     --    no    
    *d13  WB    r5    3     --    no    
    d14   BR    --    0     7     yes    <-t-
    *d15  WB    r2    2     --    no    
    *d16  BR    --    0     11    yes   
    d17   WB    r4    0     --    no    
    d18   WB    r5    0     --    no    
    *d19  BR    --    1     11    yes    <-h-
    *d20  WB    r2    0     --    no    
    *d21  WB    r1    4     --    no    
    *d22  BR    --    0     14    yes   
    *d23  WB    r4    1     --    no    
  }
  rrf = {
    0 4 1 7 2 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d17   d17   --    2     0     [2]   
    L     d18   d18   --    2     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d14 = 2 ble 3
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 295
instructions_executed = 170
instructions_per_cycle = 0.576271
(t296) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 15 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    2     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    1     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    2     --    no    
    *d13  WB    r5    3     --    no    
    *d14  BR    --    0     7     yes    <-t-
    *d15  WB    r2    2     --    no    
    *d16  BR    --    0     11    yes   
    d17   WB    r4    0     --    no    
    d18   WB    r5    0     --    no    
    d19   BR    --    0     7     yes   
    *d20  WB    r2    0     --    no     <-h-
    *d21  WB    r1    4     --    no    
    *d22  BR    --    0     14    yes   
    *d23  WB    r4    1     --    no    
  }
  rrf = {
    0 4 1 7 2 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d17   d18   d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d17   d17   --    2     0     [2]   
    *L    d18   d18   --    2     1     [3]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d17 <-- [2] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 296
instructions_executed = 170
instructions_per_cycle = 0.574324
(t297) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 20 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    2     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    1     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    2     --    no    
    *d13  WB    r5    3     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    2     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    3     --    no     <-t-
    d18   WB    r5    0     --    no    
    d19   BR    --    0     7     yes   
    d20   WB    r2    0     --    no    
    *d21  WB    r1    4     --    no     <-h-
    *d22  BR    --    0     14    yes   
    *d23  WB    r4    1     --    no    
  }
  rrf = {
    0 4 2 7 2 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     d18   d19   
    addi  2     1     0     d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d18   d18   --    2     1     [3]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d17 <-- [2] (0)
    = 3 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 297
instructions_executed = 173
instructions_per_cycle = 0.582492
(t298) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 20 3 4 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    2     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    1     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    2     --    no    
    *d13  WB    r5    3     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    2     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    3     --    no    
    d18   WB    r5    0     --    no     <-t-
    d19   BR    --    0     7     yes   
    d20   WB    r2    0     --    no    
    d21   BR    --    0     11    yes   
    *d22  BR    --    0     14    yes    <-h-
    *d23  WB    r4    1     --    no    
  }
  rrf = {
    0 4 2 7 3 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     d18   d19   
    bneq  1     3     7     d21   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d18   d18   --    2     1     [3]   
  }
  alu = {
    d20 <-- 2 addi 1 (0)
    = 3 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d18 <-- [3] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 298
instructions_executed = 174
instructions_per_cycle = 0.583893
 ---- INSERTED ----
(t299) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 20 3 22 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    2     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    1     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    2     --    no    
    *d13  WB    r5    3     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    2     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    3     --    no    
    *d18  WB    r5    4     --    no     <-t-
    d19   BR    --    0     7     yes   
    *d20  WB    r2    3     --    no    
    d21   BR    --    0     11    yes   
    d22   WB    r4    0     --    no    
    *d23  WB    r4    1     --    no     <-h-
  }
  rrf = {
    0 4 2 7 3 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     4     d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d22   d22   --    3     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d21 = 3 bneq 7
    correctly predicted :)
  }
  mu = {
    d18 <-- [3] (0)
    = 4 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 299
instructions_executed = 174
instructions_per_cycle = 0.58194
 ---- INSERTED ----
(t300) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 20 3 22 23 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    2     --    no     <-h-
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    1     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    2     --    no    
    *d13  WB    r5    3     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    2     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    3     --    no    
    *d18  WB    r5    4     --    no    
    d19   BR    --    0     7     yes    <-t-
    *d20  WB    r2    3     --    no    
    *d21  BR    --    0     11    yes   
    d22   WB    r4    0     --    no    
    d23   WB    r5    0     --    no    
  }
  rrf = {
    0 4 2 7 3 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d22   d22   --    3     0     [3]   
    L     d23   d23   --    3     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d19 = 3 ble 4
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 300
instructions_executed = 175
instructions_per_cycle = 0.583333
(t301) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 20 3 22 23 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    *d9   BR    --    0     7     yes    <-h-
    *d10  WB    r2    1     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    2     --    no    
    *d13  WB    r5    3     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    2     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    3     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    0     7     yes    <-t-
    *d20  WB    r2    3     --    no    
    *d21  BR    --    0     11    yes   
    d22   WB    r4    0     --    no    
    d23   WB    r5    0     --    no    
  }
  rrf = {
    0 4 2 7 3 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d22   d23   d8    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d22   d22   --    3     0     [3]   
    *L    d23   d23   --    3     1     [4]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d22 <-- [3] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 301
instructions_executed = 175
instructions_per_cycle = 0.581395
(t302) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 9 3 22 23 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    d9    WB    r2    0     --    no    
    *d10  WB    r2    1     --    no     <-h-
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    2     --    no    
    *d13  WB    r5    3     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    2     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    3     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    3     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no     <-t-
    d23   WB    r5    0     --    no    
  }
  rrf = {
    0 4 3 7 3 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     4     d23   d8    
    addi  3     1     0     d9    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d23   d23   --    3     1     [4]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d22 <-- [3] (0)
    = 4 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 302
instructions_executed = 178
instructions_per_cycle = 0.589404
(t303) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 9 3 4 23 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    d9    WB    r2    0     --    no    
    d10   BR    --    0     11    yes   
    *d11  BR    --    0     11    yes    <-h-
    *d12  WB    r4    2     --    no    
    *d13  WB    r5    3     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    2     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    3     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    3     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    d23   WB    r5    0     --    no     <-t-
  }
  rrf = {
    0 4 3 7 4 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     4     d23   d8    
    bneq  1     4     7     d10   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d23   d23   --    3     1     [4]   
  }
  alu = {
    d9 <-- 3 addi 1 (0)
    = 4 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d23 <-- [4] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 303
instructions_executed = 179
instructions_per_cycle = 0.590759
 ---- INSERTED ----
(t304) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 9 3 11 23 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    *d9   WB    r2    4     --    no    
    d10   BR    --    0     11    yes   
    d11   WB    r4    0     --    no    
    *d12  WB    r4    2     --    no     <-h-
    *d13  WB    r5    3     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    2     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    3     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    3     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  WB    r5    5     --    no     <-t-
  }
  rrf = {
    0 4 3 7 4 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     4     5     d8    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d11   d11   --    4     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d10 = 4 bneq 7
    correctly predicted :)
  }
  mu = {
    d23 <-- [4] (0)
    = 5 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 304
instructions_executed = 179
instructions_per_cycle = 0.588816
 ---- INSERTED ----
(t305) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 9 3 11 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes    <-t-
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    d11   WB    r4    0     --    no    
    d12   WB    r5    0     --    no    
    *d13  WB    r5    3     --    no     <-h-
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    2     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    3     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    3     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  WB    r5    5     --    no    
  }
  rrf = {
    0 4 3 7 4 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d11   d11   --    4     0     [4]   
    L     d12   d12   --    4     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d8 = 4 ble 5
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 305
instructions_executed = 180
instructions_per_cycle = 0.590164
(t306) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 9 3 11 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes    <-t-
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    d11   WB    r4    0     --    no    
    d12   WB    r5    0     --    no    
    d13   BR    --    0     7     yes   
    *d14  BR    --    0     7     yes    <-h-
    *d15  WB    r2    2     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    3     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    3     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  WB    r5    5     --    no    
  }
  rrf = {
    0 4 3 7 4 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d11   d12   d13   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d11   d11   --    4     0     [4]   
    *L    d12   d12   --    4     1     [5]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d11 <-- [4] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 306
instructions_executed = 180
instructions_per_cycle = 0.588235
(t307) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 14 3 11 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    5     --    no     <-t-
    d12   WB    r5    0     --    no    
    d13   BR    --    0     7     yes   
    d14   WB    r2    0     --    no    
    *d15  WB    r2    2     --    no     <-h-
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    3     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    3     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  WB    r5    5     --    no    
  }
  rrf = {
    0 4 4 7 4 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d12   d13   
    addi  4     1     0     d14   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d12   d12   --    4     1     [5]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d11 <-- [4] (0)
    = 5 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 307
instructions_executed = 183
instructions_per_cycle = 0.596091
(t308) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 14 3 4 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    5     --    no    
    d12   WB    r5    0     --    no     <-t-
    d13   BR    --    0     7     yes   
    d14   WB    r2    0     --    no    
    d15   BR    --    0     11    yes   
    *d16  BR    --    0     11    yes    <-h-
    *d17  WB    r4    3     --    no    
    *d18  WB    r5    4     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    3     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  WB    r5    5     --    no    
  }
  rrf = {
    0 4 4 7 5 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d12   d13   
    bneq  1     5     7     d15   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d12   d12   --    4     1     [5]   
  }
  alu = {
    d14 <-- 4 addi 1 (0)
    = 5 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d12 <-- [5] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 308
instructions_executed = 184
instructions_per_cycle = 0.597403
 ---- INSERTED ----
(t309) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 14 3 16 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    5     --    no    
    *d12  WB    r5    6     --    no     <-t-
    d13   BR    --    0     7     yes   
    *d14  WB    r2    5     --    no    
    d15   BR    --    0     11    yes   
    d16   WB    r4    0     --    no    
    *d17  WB    r4    3     --    no     <-h-
    *d18  WB    r5    4     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    3     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  WB    r5    5     --    no    
  }
  rrf = {
    0 4 4 7 5 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     6     d13   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d16   d16   --    5     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d15 = 5 bneq 7
    correctly predicted :)
  }
  mu = {
    d12 <-- [5] (0)
    = 6 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 309
instructions_executed = 184
instructions_per_cycle = 0.595469
 ---- INSERTED ----
(t310) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 14 3 16 17 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    5     --    no    
    *d12  WB    r5    6     --    no    
    d13   BR    --    0     7     yes    <-t-
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    d16   WB    r4    0     --    no    
    d17   WB    r5    0     --    no    
    *d18  WB    r5    4     --    no     <-h-
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    3     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  WB    r5    5     --    no    
  }
  rrf = {
    0 4 4 7 5 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d16   d16   --    5     0     [5]   
    L     d17   d17   --    5     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d13 = 5 ble 6
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 310
instructions_executed = 185
instructions_per_cycle = 0.596774
(t311) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 14 3 16 17 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    5     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    0     7     yes    <-t-
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    d16   WB    r4    0     --    no    
    d17   WB    r5    0     --    no    
    d18   BR    --    0     7     yes   
    *d19  BR    --    0     7     yes    <-h-
    *d20  WB    r2    3     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  WB    r5    5     --    no    
  }
  rrf = {
    0 4 4 7 5 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d16   d17   d18   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d16   d16   --    5     0     [5]   
    *L    d17   d17   --    5     1     [6]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d16 <-- [5] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 311
instructions_executed = 185
instructions_per_cycle = 0.594855
(t312) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 19 3 16 17 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    5     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no     <-t-
    d17   WB    r5    0     --    no    
    d18   BR    --    0     7     yes   
    d19   WB    r2    0     --    no    
    *d20  WB    r2    3     --    no     <-h-
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    4     --    no    
    *d23  WB    r5    5     --    no    
  }
  rrf = {
    0 4 5 7 5 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     6     d17   d18   
    addi  5     1     0     d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d17   d17   --    5     1     [6]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d16 <-- [5] (0)
    = 6 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 312
instructions_executed = 188
instructions_per_cycle = 0.602564
(t313) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 19 3 4 17 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    5     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    d17   WB    r5    0     --    no     <-t-
    d18   BR    --    0     7     yes   
    d19   WB    r2    0     --    no    
    d20   BR    --    0     11    yes   
    *d21  BR    --    0     11    yes    <-h-
    *d22  WB    r4    4     --    no    
    *d23  WB    r5    5     --    no    
  }
  rrf = {
    0 4 5 7 6 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     6     d17   d18   
    bneq  1     6     7     d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d17   d17   --    5     1     [6]   
  }
  alu = {
    d19 <-- 5 addi 1 (0)
    = 6 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d17 <-- [6] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 313
instructions_executed = 189
instructions_per_cycle = 0.603834
 ---- INSERTED ----
(t314) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 19 3 21 17 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    5     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no     <-t-
    d18   BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    d20   BR    --    0     11    yes   
    d21   WB    r4    0     --    no    
    *d22  WB    r4    4     --    no     <-h-
    *d23  WB    r5    5     --    no    
  }
  rrf = {
    0 4 5 7 6 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     6     7     d18   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d21   d21   --    6     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d20 = 6 bneq 7
    correctly predicted :)
  }
  mu = {
    d17 <-- [6] (0)
    = 7 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 314
instructions_executed = 189
instructions_per_cycle = 0.601911
 ---- INSERTED ----
(t315) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 19 3 21 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    5     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    d18   BR    --    0     7     yes    <-t-
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    d21   WB    r4    0     --    no    
    d22   WB    r5    0     --    no    
    *d23  WB    r5    5     --    no     <-h-
  }
  rrf = {
    0 4 5 7 6 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d21   d21   --    6     0     [6]   
    L     d22   d22   --    6     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d18 = 6 ble 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 315
instructions_executed = 190
instructions_per_cycle = 0.603175
(t316) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 19 3 21 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes    <-h-
    *d9   WB    r2    4     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    5     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes    <-t-
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    d21   WB    r4    0     --    no    
    d22   WB    r5    0     --    no    
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 4 5 7 6 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d21   d22   d23   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d21   d21   --    6     0     [6]   
    *L    d22   d22   --    6     1     [7]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d21 <-- [6] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 316
instructions_executed = 190
instructions_per_cycle = 0.601266
(t317) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 8 3 21 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r2    0     --    no    
    *d9   WB    r2    4     --    no     <-h-
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    5     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no     <-t-
    d22   WB    r5    0     --    no    
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 4 6 7 6 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     d22   d23   
    addi  6     1     0     d8    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d22   d22   --    6     1     [7]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d21 <-- [6] (0)
    = 7 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 317
instructions_executed = 193
instructions_per_cycle = 0.608833
(t318) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 8 3 4 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r2    0     --    no    
    d9    BR    --    0     11    yes   
    *d10  BR    --    0     11    yes    <-h-
    *d11  WB    r4    5     --    no    
    *d12  WB    r5    6     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    d22   WB    r5    0     --    no     <-t-
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 4 6 7 7 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     d22   d23   
    bneq  1     7     7     d9    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d22   d22   --    6     1     [7]   
  }
  alu = {
    d8 <-- 6 addi 1 (0)
    = 7 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d22 <-- [7] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 318
instructions_executed = 194
instructions_per_cycle = 0.610063
 ---- INSERTED ----
(t319) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 8 3 10 22 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    d9    BR    --    0     11    yes   
    d10   WB    r4    0     --    no    
    *d11  WB    r4    5     --    no     <-h-
    *d12  WB    r5    6     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no     <-t-
    d23   BR    --    0     7     yes   
  }
  rrf = {
    0 4 6 7 7 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     8     d23   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d10   d10   --    7     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d9 = 7 bneq 7
    mispredicted :(
  }
  mu = {
    d22 <-- [7] (0)
    = 8 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 319
instructions_executed = 194
instructions_per_cycle = 0.60815
 ---- INSERTED ----
(t320) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 8 3 10 11 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    d10   WB    r4    0     --    no    
    d11   WB    r5    0     --    no    
    *d12  WB    r5    6     --    no     <-h-
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    d23   BR    --    0     7     yes    <-t-
  }
  rrf = {
    0 4 6 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d10   d10   --    7     0     [7]   
    L     d11   d11   --    7     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d23 = 7 ble 8
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 320
instructions_executed = 195
instructions_per_cycle = 0.609375
(t321) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 8 3 10 11 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    d10   WB    r4    0     --    no    
    d11   WB    r5    0     --    no    
    d12   BR    --    0     7     yes   
    *d13  BR    --    0     7     yes    <-h-
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes    <-t-
  }
  rrf = {
    0 4 6 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d10   d11   d12   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d10   d10   --    7     0     [7]   
    *L    d11   d11   --    7     1     [8]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d10 <-- [7] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 321
instructions_executed = 195
instructions_per_cycle = 0.607477
(t322) {
  pc = 11
  ibuf = {
    0: nop
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r4    8     --    no     <-h- <-t-
    d11   WB    r5    0     --    no    
    d12   BR    --    0     7     yes   
    d13   WB    r2    0     --    no    
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 4 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 322
instructions_executed = 197
instructions_per_cycle = 0.611801
(t323) {
  pc = 12
  ibuf = {
    11: movi 2 0
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r4    8     --    no     <-h- <-t-
    d11   WB    r5    0     --    no    
    d12   BR    --    0     7     yes   
    d13   WB    r2    0     --    no    
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 4 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 323
instructions_executed = 197
instructions_per_cycle = 0.609907
(t324) {
  pc = 13
  ibuf = {
    12: addi 1 1 1
  }
  rat = {
    0 1 10 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    d10   WB    r2    0     --    no     <-t-
    d11   WB    r5    0     --    no     <-h-
    d12   BR    --    0     7     yes   
    d13   WB    r2    0     --    no    
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 4 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    movi  0     0     0     d10   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 324
instructions_executed = 197
instructions_per_cycle = 0.608025
(t325) {
  pc = 4
  ibuf = {
    13: bneq 1 3 4 1
  }
  rat = {
    0 11 10 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    d10   WB    r2    0     --    no     <-t-
    d11   WB    r1    0     --    no    
    d12   BR    --    0     7     yes    <-h-
    d13   WB    r2    0     --    no    
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 4 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    addi  4     1     0     d11   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    d10 <-- 0 movi 0 (0)
    = 0 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 325
instructions_executed = 197
instructions_per_cycle = 0.606154
(t326) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 11 10 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no     <-t-
    d11   WB    r1    0     --    no    
    d12   BR    --    0     14    yes   
    d13   WB    r2    0     --    no     <-h-
    *d14  WB    r2    5     --    no    
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 4 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    bneq  1     5     7     d12   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    d11 <-- 4 addi 1 (0)
    = 5 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 326
instructions_executed = 197
instructions_per_cycle = 0.604294
 ---- INSERTED ----
(t327) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 11 2 3 13 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    5     --    no     <-t-
    d12   BR    --    0     14    yes   
    d13   WB    r4    0     --    no    
    *d14  WB    r2    5     --    no     <-h-
    *d15  BR    --    0     11    yes   
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 4 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d13   d13   --    0     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d12 = 5 bneq 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 327
instructions_executed = 198
instructions_per_cycle = 0.605505
 ---- INSERTED ----
(t328) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 2 3 13 14 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    5     --    no    
    *d12  BR    --    0     14    yes    <-t-
    d13   WB    r4    0     --    no    
    d14   WB    r5    0     --    no    
    *d15  BR    --    0     11    yes    <-h-
    *d16  WB    r4    6     --    no    
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 5 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d13   d13   --    0     0     [0]   
    L     d14   d14   --    0     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 328
instructions_executed = 199
instructions_per_cycle = 0.606707
(t329) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 2 3 13 14 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    5     --    no    
    *d12  BR    --    0     14    yes   
    d13   WB    r4    0     --    no     <-t-
    d14   WB    r5    0     --    no    
    d15   BR    --    0     7     yes   
    *d16  WB    r4    6     --    no     <-h-
    *d17  WB    r5    7     --    no    
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 5 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d13   d14   d15   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d13   d13   --    0     0     [0]   
    *L    d14   d14   --    0     1     [1]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d13 <-- [0] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 329
instructions_executed = 200
instructions_per_cycle = 0.607903
(t330) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 16 3 13 14 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    5     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no     <-t-
    d14   WB    r5    0     --    no    
    d15   BR    --    0     7     yes   
    d16   WB    r2    0     --    no    
    *d17  WB    r5    7     --    no     <-h-
    *d18  BR    --    0     7     yes   
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 5 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     1     d14   d15   
    addi  0     1     0     d16   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d14   d14   --    0     1     [1]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d13 <-- [0] (0)
    = 1 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 330
instructions_executed = 200
instructions_per_cycle = 0.606061
(t331) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 16 3 4 14 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    5     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    d14   WB    r5    0     --    no     <-t-
    d15   BR    --    0     7     yes   
    d16   WB    r2    0     --    no    
    d17   BR    --    0     11    yes   
    *d18  BR    --    0     7     yes    <-h-
    *d19  WB    r2    6     --    no    
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 5 0 7 1 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     1     d14   d15   
    bneq  1     1     7     d17   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d14   d14   --    0     1     [1]   
  }
  alu = {
    d16 <-- 0 addi 1 (0)
    = 1 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d14 <-- [1] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 331
instructions_executed = 201
instructions_per_cycle = 0.607251
 ---- INSERTED ----
(t332) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 16 3 18 14 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    5     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    2     --    no     <-t-
    d15   BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    d17   BR    --    0     11    yes   
    d18   WB    r4    0     --    no    
    *d19  WB    r2    6     --    no     <-h-
    *d20  BR    --    0     11    yes   
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 5 0 7 1 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     1     2     d15   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d18   d18   --    1     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d17 = 1 bneq 7
    correctly predicted :)
  }
  mu = {
    d14 <-- [1] (0)
    = 2 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 332
instructions_executed = 201
instructions_per_cycle = 0.605422
 ---- INSERTED ----
(t333) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 16 3 18 19 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    5     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    2     --    no    
    d15   BR    --    0     7     yes    <-t-
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    d18   WB    r4    0     --    no    
    d19   WB    r5    0     --    no    
    *d20  BR    --    0     11    yes    <-h-
    *d21  WB    r4    7     --    no    
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 5 0 7 1 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d18   d18   --    1     0     [1]   
    L     d19   d19   --    1     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d15 = 1 ble 2
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 333
instructions_executed = 202
instructions_per_cycle = 0.606607
(t334) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 16 3 18 19 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    5     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    2     --    no    
    *d15  BR    --    0     7     yes    <-t-
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    d18   WB    r4    0     --    no    
    d19   WB    r5    0     --    no    
    d20   BR    --    0     7     yes   
    *d21  WB    r4    7     --    no     <-h-
    *d22  WB    r5    8     --    no    
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 5 0 7 1 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d18   d19   d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d18   d18   --    1     0     [1]   
    *L    d19   d19   --    1     1     [2]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d18 <-- [1] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 334
instructions_executed = 202
instructions_per_cycle = 0.60479
(t335) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 21 3 18 19 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    5     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    2     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    2     --    no     <-t-
    d19   WB    r5    0     --    no    
    d20   BR    --    0     7     yes   
    d21   WB    r2    0     --    no    
    *d22  WB    r5    8     --    no     <-h-
    *d23  BR    --    0     7     yes   
  }
  rrf = {
    0 5 1 7 1 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     2     d19   d20   
    addi  1     1     0     d21   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d19   d19   --    1     1     [2]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d18 <-- [1] (0)
    = 2 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 335
instructions_executed = 205
instructions_per_cycle = 0.61194
(t336) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 21 3 4 19 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no    
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    5     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    2     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    2     --    no    
    d19   WB    r5    0     --    no     <-t-
    d20   BR    --    0     7     yes   
    d21   WB    r2    0     --    no    
    d22   BR    --    0     11    yes   
    *d23  BR    --    0     7     yes    <-h-
  }
  rrf = {
    0 5 1 7 2 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     2     d19   d20   
    bneq  1     2     7     d22   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d19   d19   --    1     1     [2]   
  }
  alu = {
    d21 <-- 1 addi 1 (0)
    = 2 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d19 <-- [2] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 336
instructions_executed = 206
instructions_per_cycle = 0.613095
 ---- INSERTED ----
(t337) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 21 3 23 19 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r2    7     --    no     <-h-
    *d9   BR    --    1     11    yes   
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    5     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    2     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    2     --    no    
    *d19  WB    r5    3     --    no     <-t-
    d20   BR    --    0     7     yes   
    *d21  WB    r2    2     --    no    
    d22   BR    --    0     11    yes   
    d23   WB    r4    0     --    no    
  }
  rrf = {
    0 5 1 7 2 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     2     3     d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d23   d23   --    2     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d22 = 2 bneq 7
    correctly predicted :)
  }
  mu = {
    d19 <-- [2] (0)
    = 3 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 337
instructions_executed = 206
instructions_per_cycle = 0.611276
 ---- INSERTED ----
(t338) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 21 3 23 8 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no    
    *d9   BR    --    1     11    yes    <-h-
    *d10  WB    r2    0     --    no    
    *d11  WB    r1    5     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    2     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    2     --    no    
    *d19  WB    r5    3     --    no    
    d20   BR    --    0     7     yes    <-t-
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    d23   WB    r4    0     --    no    
  }
  rrf = {
    0 5 1 7 2 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d23   d23   --    2     0     [2]   
    L     d8    d8    --    2     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d20 = 2 ble 3
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 338
instructions_executed = 207
instructions_per_cycle = 0.612426
(t339) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 21 3 23 8 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no    
    d9    BR    --    0     7     yes   
    *d10  WB    r2    0     --    no     <-h-
    *d11  WB    r1    5     --    no    
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    2     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    2     --    no    
    *d19  WB    r5    3     --    no    
    *d20  BR    --    0     7     yes    <-t-
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    d23   WB    r4    0     --    no    
  }
  rrf = {
    0 5 1 7 2 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d23   d8    d9    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d23   d23   --    2     0     [2]   
    *L    d8    d8    --    2     1     [3]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d23 <-- [2] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 339
instructions_executed = 207
instructions_per_cycle = 0.610619
(t340) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 10 3 23 8 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no    
    d9    BR    --    0     7     yes   
    d10   WB    r2    0     --    no    
    *d11  WB    r1    5     --    no     <-h-
    *d12  BR    --    0     14    yes   
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    2     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    2     --    no    
    *d19  WB    r5    3     --    no    
    *d20  BR    --    0     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    3     --    no     <-t-
  }
  rrf = {
    0 5 2 7 2 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     d8    d9    
    addi  2     1     0     d10   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d8    d8    --    2     1     [3]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d23 <-- [2] (0)
    = 3 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 340
instructions_executed = 210
instructions_per_cycle = 0.617647
(t341) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 10 3 4 8 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no     <-t-
    d9    BR    --    0     7     yes   
    d10   WB    r2    0     --    no    
    d11   BR    --    0     11    yes   
    *d12  BR    --    0     14    yes    <-h-
    *d13  WB    r4    1     --    no    
    *d14  WB    r5    2     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    2     --    no    
    *d19  WB    r5    3     --    no    
    *d20  BR    --    0     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    3     --    no    
  }
  rrf = {
    0 5 2 7 3 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     d8    d9    
    bneq  1     3     7     d11   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d8    d8    --    2     1     [3]   
  }
  alu = {
    d10 <-- 2 addi 1 (0)
    = 3 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d8 <-- [3] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 341
instructions_executed = 211
instructions_per_cycle = 0.618768
 ---- INSERTED ----
(t342) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 10 3 12 8 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    4     --    no     <-t-
    d9    BR    --    0     7     yes   
    *d10  WB    r2    3     --    no    
    d11   BR    --    0     11    yes   
    d12   WB    r4    0     --    no    
    *d13  WB    r4    1     --    no     <-h-
    *d14  WB    r5    2     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    2     --    no    
    *d19  WB    r5    3     --    no    
    *d20  BR    --    0     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    3     --    no    
  }
  rrf = {
    0 5 2 7 3 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     4     d9    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d12   d12   --    3     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d11 = 3 bneq 7
    correctly predicted :)
  }
  mu = {
    d8 <-- [3] (0)
    = 4 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 342
instructions_executed = 211
instructions_per_cycle = 0.616959
 ---- INSERTED ----
(t343) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 10 3 12 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    4     --    no    
    d9    BR    --    0     7     yes    <-t-
    *d10  WB    r2    3     --    no    
    *d11  BR    --    0     11    yes   
    d12   WB    r4    0     --    no    
    d13   WB    r5    0     --    no    
    *d14  WB    r5    2     --    no     <-h-
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    2     --    no    
    *d19  WB    r5    3     --    no    
    *d20  BR    --    0     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    3     --    no    
  }
  rrf = {
    0 5 2 7 3 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d12   d12   --    3     0     [3]   
    L     d13   d13   --    3     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d9 = 3 ble 4
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 343
instructions_executed = 212
instructions_per_cycle = 0.618076
(t344) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 10 3 12 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    4     --    no    
    *d9   BR    --    0     7     yes    <-t-
    *d10  WB    r2    3     --    no    
    *d11  BR    --    0     11    yes   
    d12   WB    r4    0     --    no    
    d13   WB    r5    0     --    no    
    d14   BR    --    0     7     yes   
    *d15  BR    --    0     7     yes    <-h-
    *d16  WB    r2    1     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    2     --    no    
    *d19  WB    r5    3     --    no    
    *d20  BR    --    0     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    3     --    no    
  }
  rrf = {
    0 5 2 7 3 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d12   d13   d14   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d12   d12   --    3     0     [3]   
    *L    d13   d13   --    3     1     [4]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d12 <-- [3] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 344
instructions_executed = 212
instructions_per_cycle = 0.616279
(t345) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 15 3 12 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    4     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    3     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    4     --    no     <-t-
    d13   WB    r5    0     --    no    
    d14   BR    --    0     7     yes   
    d15   WB    r2    0     --    no    
    *d16  WB    r2    1     --    no     <-h-
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    2     --    no    
    *d19  WB    r5    3     --    no    
    *d20  BR    --    0     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    3     --    no    
  }
  rrf = {
    0 5 3 7 3 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     4     d13   d14   
    addi  3     1     0     d15   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d13   d13   --    3     1     [4]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d12 <-- [3] (0)
    = 4 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 345
instructions_executed = 215
instructions_per_cycle = 0.623188
(t346) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 15 3 4 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    4     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    3     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    4     --    no    
    d13   WB    r5    0     --    no     <-t-
    d14   BR    --    0     7     yes   
    d15   WB    r2    0     --    no    
    d16   BR    --    0     11    yes   
    *d17  BR    --    0     11    yes    <-h-
    *d18  WB    r4    2     --    no    
    *d19  WB    r5    3     --    no    
    *d20  BR    --    0     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    3     --    no    
  }
  rrf = {
    0 5 3 7 4 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     4     d13   d14   
    bneq  1     4     7     d16   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d13   d13   --    3     1     [4]   
  }
  alu = {
    d15 <-- 3 addi 1 (0)
    = 4 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d13 <-- [4] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 346
instructions_executed = 216
instructions_per_cycle = 0.624277
 ---- INSERTED ----
(t347) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 15 3 17 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    4     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    3     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    4     --    no    
    *d13  WB    r5    5     --    no     <-t-
    d14   BR    --    0     7     yes   
    *d15  WB    r2    4     --    no    
    d16   BR    --    0     11    yes   
    d17   WB    r4    0     --    no    
    *d18  WB    r4    2     --    no     <-h-
    *d19  WB    r5    3     --    no    
    *d20  BR    --    0     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    3     --    no    
  }
  rrf = {
    0 5 3 7 4 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     4     5     d14   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d17   d17   --    4     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d16 = 4 bneq 7
    correctly predicted :)
  }
  mu = {
    d13 <-- [4] (0)
    = 5 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 347
instructions_executed = 216
instructions_per_cycle = 0.622478
 ---- INSERTED ----
(t348) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 15 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    4     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    3     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    4     --    no    
    *d13  WB    r5    5     --    no    
    d14   BR    --    0     7     yes    <-t-
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    d17   WB    r4    0     --    no    
    d18   WB    r5    0     --    no    
    *d19  WB    r5    3     --    no     <-h-
    *d20  BR    --    0     7     yes   
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    3     --    no    
  }
  rrf = {
    0 5 3 7 4 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d17   d17   --    4     0     [4]   
    L     d18   d18   --    4     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d14 = 4 ble 5
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 348
instructions_executed = 217
instructions_per_cycle = 0.623563
(t349) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 15 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    4     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    3     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    4     --    no    
    *d13  WB    r5    5     --    no    
    *d14  BR    --    0     7     yes    <-t-
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    d17   WB    r4    0     --    no    
    d18   WB    r5    0     --    no    
    d19   BR    --    0     7     yes   
    *d20  BR    --    0     7     yes    <-h-
    *d21  WB    r2    2     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    3     --    no    
  }
  rrf = {
    0 5 3 7 4 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d17   d18   d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d17   d17   --    4     0     [4]   
    *L    d18   d18   --    4     1     [5]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d17 <-- [4] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 349
instructions_executed = 217
instructions_per_cycle = 0.621777
(t350) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 20 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    4     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    3     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    4     --    no    
    *d13  WB    r5    5     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no     <-t-
    d18   WB    r5    0     --    no    
    d19   BR    --    0     7     yes   
    d20   WB    r2    0     --    no    
    *d21  WB    r2    2     --    no     <-h-
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    3     --    no    
  }
  rrf = {
    0 5 4 7 4 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d18   d19   
    addi  4     1     0     d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d18   d18   --    4     1     [5]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d17 <-- [4] (0)
    = 5 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 350
instructions_executed = 220
instructions_per_cycle = 0.628571
(t351) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 20 3 4 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    4     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    3     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    4     --    no    
    *d13  WB    r5    5     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    d18   WB    r5    0     --    no     <-t-
    d19   BR    --    0     7     yes   
    d20   WB    r2    0     --    no    
    d21   BR    --    0     11    yes   
    *d22  BR    --    0     11    yes    <-h-
    *d23  WB    r4    3     --    no    
  }
  rrf = {
    0 5 4 7 5 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d18   d19   
    bneq  1     5     7     d21   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d18   d18   --    4     1     [5]   
  }
  alu = {
    d20 <-- 4 addi 1 (0)
    = 5 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d18 <-- [5] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 351
instructions_executed = 221
instructions_per_cycle = 0.62963
 ---- INSERTED ----
(t352) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 20 3 22 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    4     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    3     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    4     --    no    
    *d13  WB    r5    5     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    6     --    no     <-t-
    d19   BR    --    0     7     yes   
    *d20  WB    r2    5     --    no    
    d21   BR    --    0     11    yes   
    d22   WB    r4    0     --    no    
    *d23  WB    r4    3     --    no     <-h-
  }
  rrf = {
    0 5 4 7 5 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     6     d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d22   d22   --    5     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d21 = 5 bneq 7
    correctly predicted :)
  }
  mu = {
    d18 <-- [5] (0)
    = 6 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 352
instructions_executed = 221
instructions_per_cycle = 0.627841
 ---- INSERTED ----
(t353) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 20 3 22 23 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    4     --    no     <-h-
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    3     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    4     --    no    
    *d13  WB    r5    5     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    6     --    no    
    d19   BR    --    0     7     yes    <-t-
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    d22   WB    r4    0     --    no    
    d23   WB    r5    0     --    no    
  }
  rrf = {
    0 5 4 7 5 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d22   d22   --    5     0     [5]   
    L     d23   d23   --    5     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d19 = 5 ble 6
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 353
instructions_executed = 222
instructions_per_cycle = 0.628895
(t354) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 20 3 22 23 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    *d9   BR    --    0     7     yes    <-h-
    *d10  WB    r2    3     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    4     --    no    
    *d13  WB    r5    5     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    6     --    no    
    *d19  BR    --    0     7     yes    <-t-
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    d22   WB    r4    0     --    no    
    d23   WB    r5    0     --    no    
  }
  rrf = {
    0 5 4 7 5 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d22   d23   d8    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d22   d22   --    5     0     [5]   
    *L    d23   d23   --    5     1     [6]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d22 <-- [5] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 354
instructions_executed = 222
instructions_per_cycle = 0.627119
(t355) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 9 3 22 23 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    d9    WB    r2    0     --    no    
    *d10  WB    r2    3     --    no     <-h-
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    4     --    no    
    *d13  WB    r5    5     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    6     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    6     --    no     <-t-
    d23   WB    r5    0     --    no    
  }
  rrf = {
    0 5 5 7 5 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     6     d23   d8    
    addi  5     1     0     d9    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d23   d23   --    5     1     [6]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d22 <-- [5] (0)
    = 6 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 355
instructions_executed = 225
instructions_per_cycle = 0.633803
(t356) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 9 3 4 23 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    d9    WB    r2    0     --    no    
    d10   BR    --    0     11    yes   
    *d11  BR    --    0     11    yes    <-h-
    *d12  WB    r4    4     --    no    
    *d13  WB    r5    5     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    6     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    6     --    no    
    d23   WB    r5    0     --    no     <-t-
  }
  rrf = {
    0 5 5 7 6 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     6     d23   d8    
    bneq  1     6     7     d10   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d23   d23   --    5     1     [6]   
  }
  alu = {
    d9 <-- 5 addi 1 (0)
    = 6 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d23 <-- [6] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 356
instructions_executed = 226
instructions_per_cycle = 0.634831
 ---- INSERTED ----
(t357) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 9 3 11 23 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    *d9   WB    r2    6     --    no    
    d10   BR    --    0     11    yes   
    d11   WB    r4    0     --    no    
    *d12  WB    r4    4     --    no     <-h-
    *d13  WB    r5    5     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    6     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    6     --    no    
    *d23  WB    r5    7     --    no     <-t-
  }
  rrf = {
    0 5 5 7 6 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     6     7     d8    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d11   d11   --    6     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d10 = 6 bneq 7
    correctly predicted :)
  }
  mu = {
    d23 <-- [6] (0)
    = 7 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 357
instructions_executed = 226
instructions_per_cycle = 0.633053
 ---- INSERTED ----
(t358) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 9 3 11 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes    <-t-
    *d9   WB    r2    6     --    no    
    *d10  BR    --    0     11    yes   
    d11   WB    r4    0     --    no    
    d12   WB    r5    0     --    no    
    *d13  WB    r5    5     --    no     <-h-
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    6     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    6     --    no    
    *d23  WB    r5    7     --    no    
  }
  rrf = {
    0 5 5 7 6 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d11   d11   --    6     0     [6]   
    L     d12   d12   --    6     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d8 = 6 ble 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 358
instructions_executed = 227
instructions_per_cycle = 0.634078
(t359) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 9 3 11 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes    <-t-
    *d9   WB    r2    6     --    no    
    *d10  BR    --    0     11    yes   
    d11   WB    r4    0     --    no    
    d12   WB    r5    0     --    no    
    d13   BR    --    0     7     yes   
    *d14  BR    --    0     7     yes    <-h-
    *d15  WB    r2    4     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    6     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    6     --    no    
    *d23  WB    r5    7     --    no    
  }
  rrf = {
    0 5 5 7 6 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d11   d12   d13   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d11   d11   --    6     0     [6]   
    *L    d12   d12   --    6     1     [7]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d11 <-- [6] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 359
instructions_executed = 227
instructions_per_cycle = 0.632312
(t360) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 14 3 11 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    6     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no     <-t-
    d12   WB    r5    0     --    no    
    d13   BR    --    0     7     yes   
    d14   WB    r2    0     --    no    
    *d15  WB    r2    4     --    no     <-h-
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    6     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    6     --    no    
    *d23  WB    r5    7     --    no    
  }
  rrf = {
    0 5 6 7 6 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     d12   d13   
    addi  6     1     0     d14   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d12   d12   --    6     1     [7]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d11 <-- [6] (0)
    = 7 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 360
instructions_executed = 230
instructions_per_cycle = 0.638889
(t361) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 14 3 4 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    6     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    d12   WB    r5    0     --    no     <-t-
    d13   BR    --    0     7     yes   
    d14   WB    r2    0     --    no    
    d15   BR    --    0     11    yes   
    *d16  BR    --    0     11    yes    <-h-
    *d17  WB    r4    5     --    no    
    *d18  WB    r5    6     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    6     --    no    
    *d23  WB    r5    7     --    no    
  }
  rrf = {
    0 5 6 7 7 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     d12   d13   
    bneq  1     7     7     d15   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d12   d12   --    6     1     [7]   
  }
  alu = {
    d14 <-- 6 addi 1 (0)
    = 7 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d12 <-- [7] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 361
instructions_executed = 231
instructions_per_cycle = 0.639889
 ---- INSERTED ----
(t362) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 14 3 16 12 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    6     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    8     --    no     <-t-
    d13   BR    --    0     7     yes   
    *d14  WB    r2    7     --    no    
    d15   BR    --    0     11    yes   
    d16   WB    r4    0     --    no    
    *d17  WB    r4    5     --    no     <-h-
    *d18  WB    r5    6     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    6     --    no    
    *d23  WB    r5    7     --    no    
  }
  rrf = {
    0 5 6 7 7 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     8     d13   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d16   d16   --    7     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d15 = 7 bneq 7
    mispredicted :(
  }
  mu = {
    d12 <-- [7] (0)
    = 8 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 362
instructions_executed = 231
instructions_per_cycle = 0.638122
 ---- INSERTED ----
(t363) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 14 3 16 17 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    6     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    8     --    no    
    d13   BR    --    0     7     yes    <-t-
    *d14  WB    r2    7     --    no    
    *d15  BR    --    1     11    yes   
    d16   WB    r4    0     --    no    
    d17   WB    r5    0     --    no    
    *d18  WB    r5    6     --    no     <-h-
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    6     --    no    
    *d23  WB    r5    7     --    no    
  }
  rrf = {
    0 5 6 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d16   d16   --    7     0     [7]   
    L     d17   d17   --    7     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d13 = 7 ble 8
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 363
instructions_executed = 232
instructions_per_cycle = 0.639118
(t364) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 14 3 16 17 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    6     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    8     --    no    
    *d13  BR    --    0     7     yes    <-t-
    *d14  WB    r2    7     --    no    
    *d15  BR    --    1     11    yes   
    d16   WB    r4    0     --    no    
    d17   WB    r5    0     --    no    
    d18   BR    --    0     7     yes   
    *d19  BR    --    0     7     yes    <-h-
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    6     --    no    
    *d23  WB    r5    7     --    no    
  }
  rrf = {
    0 5 6 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d16   d17   d18   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d16   d16   --    7     0     [7]   
    *L    d17   d17   --    7     1     [8]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d16 <-- [7] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 364
instructions_executed = 232
instructions_per_cycle = 0.637363
(t365) {
  pc = 11
  ibuf = {
    0: nop
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    6     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    8     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    7     --    no    
    *d15  BR    --    1     11    yes   
    *d16  WB    r4    8     --    no     <-h- <-t-
    d17   WB    r5    0     --    no    
    d18   BR    --    0     7     yes   
    d19   WB    r2    0     --    no    
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    6     --    no    
    *d23  WB    r5    7     --    no    
  }
  rrf = {
    0 5 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 365
instructions_executed = 234
instructions_per_cycle = 0.641096
(t366) {
  pc = 12
  ibuf = {
    11: movi 2 0
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    6     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    8     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    7     --    no    
    *d15  BR    --    1     11    yes   
    *d16  WB    r4    8     --    no     <-h- <-t-
    d17   WB    r5    0     --    no    
    d18   BR    --    0     7     yes   
    d19   WB    r2    0     --    no    
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    6     --    no    
    *d23  WB    r5    7     --    no    
  }
  rrf = {
    0 5 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 366
instructions_executed = 234
instructions_per_cycle = 0.639344
(t367) {
  pc = 13
  ibuf = {
    12: addi 1 1 1
  }
  rat = {
    0 1 16 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    6     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    8     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    7     --    no    
    *d15  BR    --    1     11    yes   
    d16   WB    r2    0     --    no     <-t-
    d17   WB    r5    0     --    no     <-h-
    d18   BR    --    0     7     yes   
    d19   WB    r2    0     --    no    
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    6     --    no    
    *d23  WB    r5    7     --    no    
  }
  rrf = {
    0 5 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    movi  0     0     0     d16   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 367
instructions_executed = 234
instructions_per_cycle = 0.637602
(t368) {
  pc = 4
  ibuf = {
    13: bneq 1 3 4 1
  }
  rat = {
    0 17 16 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    6     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    8     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    7     --    no    
    *d15  BR    --    1     11    yes   
    d16   WB    r2    0     --    no     <-t-
    d17   WB    r1    0     --    no    
    d18   BR    --    0     7     yes    <-h-
    d19   WB    r2    0     --    no    
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    6     --    no    
    *d23  WB    r5    7     --    no    
  }
  rrf = {
    0 5 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    addi  5     1     0     d17   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    d16 <-- 0 movi 0 (0)
    = 0 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 368
instructions_executed = 234
instructions_per_cycle = 0.63587
(t369) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 17 16 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    6     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    8     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    7     --    no    
    *d15  BR    --    1     11    yes   
    *d16  WB    r2    0     --    no     <-t-
    d17   WB    r1    0     --    no    
    d18   BR    --    0     14    yes   
    d19   WB    r2    0     --    no     <-h-
    *d20  WB    r2    5     --    no    
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    6     --    no    
    *d23  WB    r5    7     --    no    
  }
  rrf = {
    0 5 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    bneq  1     6     7     d18   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    d17 <-- 5 addi 1 (0)
    = 6 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 369
instructions_executed = 234
instructions_per_cycle = 0.634146
 ---- INSERTED ----
(t370) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 17 2 3 19 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    6     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    8     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    7     --    no    
    *d15  BR    --    1     11    yes   
    *d16  WB    r2    0     --    no    
    *d17  WB    r1    6     --    no     <-t-
    d18   BR    --    0     14    yes   
    d19   WB    r4    0     --    no    
    *d20  WB    r2    5     --    no     <-h-
    *d21  BR    --    0     11    yes   
    *d22  WB    r4    6     --    no    
    *d23  WB    r5    7     --    no    
  }
  rrf = {
    0 5 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d19   d19   --    0     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d18 = 6 bneq 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 370
instructions_executed = 235
instructions_per_cycle = 0.635135
 ---- INSERTED ----
(t371) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 2 3 19 20 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    6     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    8     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    7     --    no    
    *d15  BR    --    1     11    yes   
    *d16  WB    r2    0     --    no    
    *d17  WB    r1    6     --    no    
    *d18  BR    --    0     14    yes    <-t-
    d19   WB    r4    0     --    no    
    d20   WB    r5    0     --    no    
    *d21  BR    --    0     11    yes    <-h-
    *d22  WB    r4    6     --    no    
    *d23  WB    r5    7     --    no    
  }
  rrf = {
    0 6 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d19   d19   --    0     0     [0]   
    L     d20   d20   --    0     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 371
instructions_executed = 236
instructions_per_cycle = 0.636119
(t372) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 2 3 19 20 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    6     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    8     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    7     --    no    
    *d15  BR    --    1     11    yes   
    *d16  WB    r2    0     --    no    
    *d17  WB    r1    6     --    no    
    *d18  BR    --    0     14    yes   
    d19   WB    r4    0     --    no     <-t-
    d20   WB    r5    0     --    no    
    d21   BR    --    0     7     yes   
    *d22  WB    r4    6     --    no     <-h-
    *d23  WB    r5    7     --    no    
  }
  rrf = {
    0 6 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d19   d20   d21   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d19   d19   --    0     0     [0]   
    *L    d20   d20   --    0     1     [1]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d19 <-- [0] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 372
instructions_executed = 237
instructions_per_cycle = 0.637097
(t373) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 22 3 19 20 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes   
    *d9   WB    r2    6     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    8     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    7     --    no    
    *d15  BR    --    1     11    yes   
    *d16  WB    r2    0     --    no    
    *d17  WB    r1    6     --    no    
    *d18  BR    --    0     14    yes   
    *d19  WB    r4    1     --    no     <-t-
    d20   WB    r5    0     --    no    
    d21   BR    --    0     7     yes   
    d22   WB    r2    0     --    no    
    *d23  WB    r5    7     --    no     <-h-
  }
  rrf = {
    0 6 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     1     d20   d21   
    addi  0     1     0     d22   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d20   d20   --    0     1     [1]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d19 <-- [0] (0)
    = 1 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 373
instructions_executed = 237
instructions_per_cycle = 0.635389
(t374) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 22 3 4 20 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    0     7     yes    <-h-
    *d9   WB    r2    6     --    no    
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    8     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    7     --    no    
    *d15  BR    --    1     11    yes   
    *d16  WB    r2    0     --    no    
    *d17  WB    r1    6     --    no    
    *d18  BR    --    0     14    yes   
    *d19  WB    r4    1     --    no    
    d20   WB    r5    0     --    no     <-t-
    d21   BR    --    0     7     yes   
    d22   WB    r2    0     --    no    
    d23   BR    --    0     11    yes   
  }
  rrf = {
    0 6 0 7 1 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     1     d20   d21   
    bneq  1     1     7     d23   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d20   d20   --    0     1     [1]   
  }
  alu = {
    d22 <-- 0 addi 1 (0)
    = 1 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d20 <-- [1] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 374
instructions_executed = 238
instructions_per_cycle = 0.636364
 ---- INSERTED ----
(t375) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 22 3 8 20 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r4    0     --    no    
    *d9   WB    r2    6     --    no     <-h-
    *d10  BR    --    0     11    yes   
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    8     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    7     --    no    
    *d15  BR    --    1     11    yes   
    *d16  WB    r2    0     --    no    
    *d17  WB    r1    6     --    no    
    *d18  BR    --    0     14    yes   
    *d19  WB    r4    1     --    no    
    *d20  WB    r5    2     --    no     <-t-
    d21   BR    --    0     7     yes   
    *d22  WB    r2    1     --    no    
    d23   BR    --    0     11    yes   
  }
  rrf = {
    0 6 0 7 1 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     1     2     d21   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d8    d8    --    1     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d23 = 1 bneq 7
    correctly predicted :)
  }
  mu = {
    d20 <-- [1] (0)
    = 2 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 375
instructions_executed = 238
instructions_per_cycle = 0.634667
 ---- INSERTED ----
(t376) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 22 3 8 9 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r4    0     --    no    
    d9    WB    r5    0     --    no    
    *d10  BR    --    0     11    yes    <-h-
    *d11  WB    r4    7     --    no    
    *d12  WB    r5    8     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    7     --    no    
    *d15  BR    --    1     11    yes   
    *d16  WB    r2    0     --    no    
    *d17  WB    r1    6     --    no    
    *d18  BR    --    0     14    yes   
    *d19  WB    r4    1     --    no    
    *d20  WB    r5    2     --    no    
    d21   BR    --    0     7     yes    <-t-
    *d22  WB    r2    1     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 6 0 7 1 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d8    d8    --    1     0     [1]   
    L     d9    d9    --    1     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d21 = 1 ble 2
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 376
instructions_executed = 239
instructions_per_cycle = 0.635638
(t377) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 22 3 8 9 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r4    0     --    no    
    d9    WB    r5    0     --    no    
    d10   BR    --    0     7     yes   
    *d11  WB    r4    7     --    no     <-h-
    *d12  WB    r5    8     --    no    
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    7     --    no    
    *d15  BR    --    1     11    yes   
    *d16  WB    r2    0     --    no    
    *d17  WB    r1    6     --    no    
    *d18  BR    --    0     14    yes   
    *d19  WB    r4    1     --    no    
    *d20  WB    r5    2     --    no    
    *d21  BR    --    0     7     yes    <-t-
    *d22  WB    r2    1     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 6 0 7 1 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d8    d9    d10   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d8    d8    --    1     0     [1]   
    *L    d9    d9    --    1     1     [2]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d8 <-- [1] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 377
instructions_executed = 239
instructions_per_cycle = 0.633952
(t378) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 11 3 8 9 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    2     --    no     <-t-
    d9    WB    r5    0     --    no    
    d10   BR    --    0     7     yes   
    d11   WB    r2    0     --    no    
    *d12  WB    r5    8     --    no     <-h-
    *d13  BR    --    0     7     yes   
    *d14  WB    r2    7     --    no    
    *d15  BR    --    1     11    yes   
    *d16  WB    r2    0     --    no    
    *d17  WB    r1    6     --    no    
    *d18  BR    --    0     14    yes   
    *d19  WB    r4    1     --    no    
    *d20  WB    r5    2     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    1     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 6 1 7 1 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     2     d9    d10   
    addi  1     1     0     d11   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d9    d9    --    1     1     [2]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d8 <-- [1] (0)
    = 2 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 378
instructions_executed = 242
instructions_per_cycle = 0.640212
(t379) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 11 3 4 9 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    2     --    no    
    d9    WB    r5    0     --    no     <-t-
    d10   BR    --    0     7     yes   
    d11   WB    r2    0     --    no    
    d12   BR    --    0     11    yes   
    *d13  BR    --    0     7     yes    <-h-
    *d14  WB    r2    7     --    no    
    *d15  BR    --    1     11    yes   
    *d16  WB    r2    0     --    no    
    *d17  WB    r1    6     --    no    
    *d18  BR    --    0     14    yes   
    *d19  WB    r4    1     --    no    
    *d20  WB    r5    2     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    1     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 6 1 7 2 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     2     d9    d10   
    bneq  1     2     7     d12   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d9    d9    --    1     1     [2]   
  }
  alu = {
    d11 <-- 1 addi 1 (0)
    = 2 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d9 <-- [2] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 379
instructions_executed = 243
instructions_per_cycle = 0.641161
 ---- INSERTED ----
(t380) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 11 3 13 9 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    2     --    no    
    *d9   WB    r5    3     --    no     <-t-
    d10   BR    --    0     7     yes   
    *d11  WB    r2    2     --    no    
    d12   BR    --    0     11    yes   
    d13   WB    r4    0     --    no    
    *d14  WB    r2    7     --    no     <-h-
    *d15  BR    --    1     11    yes   
    *d16  WB    r2    0     --    no    
    *d17  WB    r1    6     --    no    
    *d18  BR    --    0     14    yes   
    *d19  WB    r4    1     --    no    
    *d20  WB    r5    2     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    1     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 6 1 7 2 2 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     2     3     d10   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d13   d13   --    2     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d12 = 2 bneq 7
    correctly predicted :)
  }
  mu = {
    d9 <-- [2] (0)
    = 3 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 380
instructions_executed = 243
instructions_per_cycle = 0.639474
 ---- INSERTED ----
(t381) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 11 3 13 14 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    2     --    no    
    *d9   WB    r5    3     --    no    
    d10   BR    --    0     7     yes    <-t-
    *d11  WB    r2    2     --    no    
    *d12  BR    --    0     11    yes   
    d13   WB    r4    0     --    no    
    d14   WB    r5    0     --    no    
    *d15  BR    --    1     11    yes    <-h-
    *d16  WB    r2    0     --    no    
    *d17  WB    r1    6     --    no    
    *d18  BR    --    0     14    yes   
    *d19  WB    r4    1     --    no    
    *d20  WB    r5    2     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    1     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 6 1 7 2 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d13   d13   --    2     0     [2]   
    L     d14   d14   --    2     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d10 = 2 ble 3
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 381
instructions_executed = 244
instructions_per_cycle = 0.64042
(t382) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 11 3 13 14 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    2     --    no    
    *d9   WB    r5    3     --    no    
    *d10  BR    --    0     7     yes    <-t-
    *d11  WB    r2    2     --    no    
    *d12  BR    --    0     11    yes   
    d13   WB    r4    0     --    no    
    d14   WB    r5    0     --    no    
    d15   BR    --    0     7     yes   
    *d16  WB    r2    0     --    no     <-h-
    *d17  WB    r1    6     --    no    
    *d18  BR    --    0     14    yes   
    *d19  WB    r4    1     --    no    
    *d20  WB    r5    2     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    1     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 6 1 7 2 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d13   d14   d15   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d13   d13   --    2     0     [2]   
    *L    d14   d14   --    2     1     [3]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d13 <-- [2] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 382
instructions_executed = 244
instructions_per_cycle = 0.638743
(t383) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 16 3 13 14 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    2     --    no    
    *d9   WB    r5    3     --    no    
    *d10  BR    --    0     7     yes   
    *d11  WB    r2    2     --    no    
    *d12  BR    --    0     11    yes   
    *d13  WB    r4    3     --    no     <-t-
    d14   WB    r5    0     --    no    
    d15   BR    --    0     7     yes   
    d16   WB    r2    0     --    no    
    *d17  WB    r1    6     --    no     <-h-
    *d18  BR    --    0     14    yes   
    *d19  WB    r4    1     --    no    
    *d20  WB    r5    2     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    1     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 6 2 7 2 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     d14   d15   
    addi  2     1     0     d16   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d14   d14   --    2     1     [3]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d13 <-- [2] (0)
    = 3 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 383
instructions_executed = 247
instructions_per_cycle = 0.644909
(t384) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 16 3 4 14 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    2     --    no    
    *d9   WB    r5    3     --    no    
    *d10  BR    --    0     7     yes   
    *d11  WB    r2    2     --    no    
    *d12  BR    --    0     11    yes   
    *d13  WB    r4    3     --    no    
    d14   WB    r5    0     --    no     <-t-
    d15   BR    --    0     7     yes   
    d16   WB    r2    0     --    no    
    d17   BR    --    0     11    yes   
    *d18  BR    --    0     14    yes    <-h-
    *d19  WB    r4    1     --    no    
    *d20  WB    r5    2     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    1     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 6 2 7 3 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     d14   d15   
    bneq  1     3     7     d17   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d14   d14   --    2     1     [3]   
  }
  alu = {
    d16 <-- 2 addi 1 (0)
    = 3 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d14 <-- [3] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 384
instructions_executed = 248
instructions_per_cycle = 0.645833
 ---- INSERTED ----
(t385) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 16 3 18 14 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    2     --    no    
    *d9   WB    r5    3     --    no    
    *d10  BR    --    0     7     yes   
    *d11  WB    r2    2     --    no    
    *d12  BR    --    0     11    yes   
    *d13  WB    r4    3     --    no    
    *d14  WB    r5    4     --    no     <-t-
    d15   BR    --    0     7     yes   
    *d16  WB    r2    3     --    no    
    d17   BR    --    0     11    yes   
    d18   WB    r4    0     --    no    
    *d19  WB    r4    1     --    no     <-h-
    *d20  WB    r5    2     --    no    
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    1     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 6 2 7 3 3 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     3     4     d15   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d18   d18   --    3     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d17 = 3 bneq 7
    correctly predicted :)
  }
  mu = {
    d14 <-- [3] (0)
    = 4 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 385
instructions_executed = 248
instructions_per_cycle = 0.644156
 ---- INSERTED ----
(t386) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 16 3 18 19 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    2     --    no    
    *d9   WB    r5    3     --    no    
    *d10  BR    --    0     7     yes   
    *d11  WB    r2    2     --    no    
    *d12  BR    --    0     11    yes   
    *d13  WB    r4    3     --    no    
    *d14  WB    r5    4     --    no    
    d15   BR    --    0     7     yes    <-t-
    *d16  WB    r2    3     --    no    
    *d17  BR    --    0     11    yes   
    d18   WB    r4    0     --    no    
    d19   WB    r5    0     --    no    
    *d20  WB    r5    2     --    no     <-h-
    *d21  BR    --    0     7     yes   
    *d22  WB    r2    1     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 6 2 7 3 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d18   d18   --    3     0     [3]   
    L     d19   d19   --    3     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d15 = 3 ble 4
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 386
instructions_executed = 249
instructions_per_cycle = 0.645078
(t387) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 16 3 18 19 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    2     --    no    
    *d9   WB    r5    3     --    no    
    *d10  BR    --    0     7     yes   
    *d11  WB    r2    2     --    no    
    *d12  BR    --    0     11    yes   
    *d13  WB    r4    3     --    no    
    *d14  WB    r5    4     --    no    
    *d15  BR    --    0     7     yes    <-t-
    *d16  WB    r2    3     --    no    
    *d17  BR    --    0     11    yes   
    d18   WB    r4    0     --    no    
    d19   WB    r5    0     --    no    
    d20   BR    --    0     7     yes   
    *d21  BR    --    0     7     yes    <-h-
    *d22  WB    r2    1     --    no    
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 6 2 7 3 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d18   d19   d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d18   d18   --    3     0     [3]   
    *L    d19   d19   --    3     1     [4]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d18 <-- [3] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 387
instructions_executed = 249
instructions_per_cycle = 0.643411
(t388) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 21 3 18 19 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    2     --    no    
    *d9   WB    r5    3     --    no    
    *d10  BR    --    0     7     yes   
    *d11  WB    r2    2     --    no    
    *d12  BR    --    0     11    yes   
    *d13  WB    r4    3     --    no    
    *d14  WB    r5    4     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    3     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    4     --    no     <-t-
    d19   WB    r5    0     --    no    
    d20   BR    --    0     7     yes   
    d21   WB    r2    0     --    no    
    *d22  WB    r2    1     --    no     <-h-
    *d23  BR    --    0     11    yes   
  }
  rrf = {
    0 6 3 7 3 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     4     d19   d20   
    addi  3     1     0     d21   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d19   d19   --    3     1     [4]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d18 <-- [3] (0)
    = 4 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 388
instructions_executed = 252
instructions_per_cycle = 0.649485
(t389) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 21 3 4 19 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    2     --    no    
    *d9   WB    r5    3     --    no    
    *d10  BR    --    0     7     yes   
    *d11  WB    r2    2     --    no    
    *d12  BR    --    0     11    yes   
    *d13  WB    r4    3     --    no    
    *d14  WB    r5    4     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    3     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    4     --    no    
    d19   WB    r5    0     --    no     <-t-
    d20   BR    --    0     7     yes   
    d21   WB    r2    0     --    no    
    d22   BR    --    0     11    yes   
    *d23  BR    --    0     11    yes    <-h-
  }
  rrf = {
    0 6 3 7 4 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     4     d19   d20   
    bneq  1     4     7     d22   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d19   d19   --    3     1     [4]   
  }
  alu = {
    d21 <-- 3 addi 1 (0)
    = 4 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d19 <-- [4] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 389
instructions_executed = 253
instructions_per_cycle = 0.650386
 ---- INSERTED ----
(t390) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 21 3 23 19 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r4    2     --    no     <-h-
    *d9   WB    r5    3     --    no    
    *d10  BR    --    0     7     yes   
    *d11  WB    r2    2     --    no    
    *d12  BR    --    0     11    yes   
    *d13  WB    r4    3     --    no    
    *d14  WB    r5    4     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    3     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    4     --    no    
    *d19  WB    r5    5     --    no     <-t-
    d20   BR    --    0     7     yes   
    *d21  WB    r2    4     --    no    
    d22   BR    --    0     11    yes   
    d23   WB    r4    0     --    no    
  }
  rrf = {
    0 6 3 7 4 4 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     4     5     d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d23   d23   --    4     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d22 = 4 bneq 7
    correctly predicted :)
  }
  mu = {
    d19 <-- [4] (0)
    = 5 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 390
instructions_executed = 253
instructions_per_cycle = 0.648718
 ---- INSERTED ----
(t391) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 21 3 23 8 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no    
    *d9   WB    r5    3     --    no     <-h-
    *d10  BR    --    0     7     yes   
    *d11  WB    r2    2     --    no    
    *d12  BR    --    0     11    yes   
    *d13  WB    r4    3     --    no    
    *d14  WB    r5    4     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    3     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    4     --    no    
    *d19  WB    r5    5     --    no    
    d20   BR    --    0     7     yes    <-t-
    *d21  WB    r2    4     --    no    
    *d22  BR    --    0     11    yes   
    d23   WB    r4    0     --    no    
  }
  rrf = {
    0 6 3 7 4 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d23   d23   --    4     0     [4]   
    L     d8    d8    --    4     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d20 = 4 ble 5
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 391
instructions_executed = 254
instructions_per_cycle = 0.649616
(t392) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 21 3 23 8 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no    
    d9    BR    --    0     7     yes   
    *d10  BR    --    0     7     yes    <-h-
    *d11  WB    r2    2     --    no    
    *d12  BR    --    0     11    yes   
    *d13  WB    r4    3     --    no    
    *d14  WB    r5    4     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    3     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    4     --    no    
    *d19  WB    r5    5     --    no    
    *d20  BR    --    0     7     yes    <-t-
    *d21  WB    r2    4     --    no    
    *d22  BR    --    0     11    yes   
    d23   WB    r4    0     --    no    
  }
  rrf = {
    0 6 3 7 4 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d23   d8    d9    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d23   d23   --    4     0     [4]   
    *L    d8    d8    --    4     1     [5]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d23 <-- [4] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 392
instructions_executed = 254
instructions_per_cycle = 0.647959
(t393) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 10 3 23 8 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no    
    d9    BR    --    0     7     yes   
    d10   WB    r2    0     --    no    
    *d11  WB    r2    2     --    no     <-h-
    *d12  BR    --    0     11    yes   
    *d13  WB    r4    3     --    no    
    *d14  WB    r5    4     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    3     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    4     --    no    
    *d19  WB    r5    5     --    no    
    *d20  BR    --    0     7     yes   
    *d21  WB    r2    4     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    5     --    no     <-t-
  }
  rrf = {
    0 6 4 7 4 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d8    d9    
    addi  4     1     0     d10   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d8    d8    --    4     1     [5]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d23 <-- [4] (0)
    = 5 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 393
instructions_executed = 257
instructions_per_cycle = 0.653944
(t394) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 10 3 4 8 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    WB    r5    0     --    no     <-t-
    d9    BR    --    0     7     yes   
    d10   WB    r2    0     --    no    
    d11   BR    --    0     11    yes   
    *d12  BR    --    0     11    yes    <-h-
    *d13  WB    r4    3     --    no    
    *d14  WB    r5    4     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    3     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    4     --    no    
    *d19  WB    r5    5     --    no    
    *d20  BR    --    0     7     yes   
    *d21  WB    r2    4     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    5     --    no    
  }
  rrf = {
    0 6 4 7 5 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     d8    d9    
    bneq  1     5     7     d11   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d8    d8    --    4     1     [5]   
  }
  alu = {
    d10 <-- 4 addi 1 (0)
    = 5 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d8 <-- [5] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 394
instructions_executed = 258
instructions_per_cycle = 0.654822
 ---- INSERTED ----
(t395) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 10 3 12 8 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    6     --    no     <-t-
    d9    BR    --    0     7     yes   
    *d10  WB    r2    5     --    no    
    d11   BR    --    0     11    yes   
    d12   WB    r4    0     --    no    
    *d13  WB    r4    3     --    no     <-h-
    *d14  WB    r5    4     --    no    
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    3     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    4     --    no    
    *d19  WB    r5    5     --    no    
    *d20  BR    --    0     7     yes   
    *d21  WB    r2    4     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    5     --    no    
  }
  rrf = {
    0 6 4 7 5 5 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     5     6     d9    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d12   d12   --    5     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d11 = 5 bneq 7
    correctly predicted :)
  }
  mu = {
    d8 <-- [5] (0)
    = 6 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 395
instructions_executed = 258
instructions_per_cycle = 0.653165
 ---- INSERTED ----
(t396) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 10 3 12 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    6     --    no    
    d9    BR    --    0     7     yes    <-t-
    *d10  WB    r2    5     --    no    
    *d11  BR    --    0     11    yes   
    d12   WB    r4    0     --    no    
    d13   WB    r5    0     --    no    
    *d14  WB    r5    4     --    no     <-h-
    *d15  BR    --    0     7     yes   
    *d16  WB    r2    3     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    4     --    no    
    *d19  WB    r5    5     --    no    
    *d20  BR    --    0     7     yes   
    *d21  WB    r2    4     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    5     --    no    
  }
  rrf = {
    0 6 4 7 5 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d12   d12   --    5     0     [5]   
    L     d13   d13   --    5     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d9 = 5 ble 6
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 396
instructions_executed = 259
instructions_per_cycle = 0.65404
(t397) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 10 3 12 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    6     --    no    
    *d9   BR    --    0     7     yes    <-t-
    *d10  WB    r2    5     --    no    
    *d11  BR    --    0     11    yes   
    d12   WB    r4    0     --    no    
    d13   WB    r5    0     --    no    
    d14   BR    --    0     7     yes   
    *d15  BR    --    0     7     yes    <-h-
    *d16  WB    r2    3     --    no    
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    4     --    no    
    *d19  WB    r5    5     --    no    
    *d20  BR    --    0     7     yes   
    *d21  WB    r2    4     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    5     --    no    
  }
  rrf = {
    0 6 4 7 5 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d12   d13   d14   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d12   d12   --    5     0     [5]   
    *L    d13   d13   --    5     1     [6]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d12 <-- [5] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 397
instructions_executed = 259
instructions_per_cycle = 0.652393
(t398) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 15 3 12 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    6     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    5     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    6     --    no     <-t-
    d13   WB    r5    0     --    no    
    d14   BR    --    0     7     yes   
    d15   WB    r2    0     --    no    
    *d16  WB    r2    3     --    no     <-h-
    *d17  BR    --    0     11    yes   
    *d18  WB    r4    4     --    no    
    *d19  WB    r5    5     --    no    
    *d20  BR    --    0     7     yes   
    *d21  WB    r2    4     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    5     --    no    
  }
  rrf = {
    0 6 5 7 5 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     6     d13   d14   
    addi  5     1     0     d15   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d13   d13   --    5     1     [6]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d12 <-- [5] (0)
    = 6 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 398
instructions_executed = 262
instructions_per_cycle = 0.658291
(t399) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 15 3 4 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    6     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    5     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    6     --    no    
    d13   WB    r5    0     --    no     <-t-
    d14   BR    --    0     7     yes   
    d15   WB    r2    0     --    no    
    d16   BR    --    0     11    yes   
    *d17  BR    --    0     11    yes    <-h-
    *d18  WB    r4    4     --    no    
    *d19  WB    r5    5     --    no    
    *d20  BR    --    0     7     yes   
    *d21  WB    r2    4     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    5     --    no    
  }
  rrf = {
    0 6 5 7 6 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     6     d13   d14   
    bneq  1     6     7     d16   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d13   d13   --    5     1     [6]   
  }
  alu = {
    d15 <-- 5 addi 1 (0)
    = 6 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d13 <-- [6] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 399
instructions_executed = 263
instructions_per_cycle = 0.659148
 ---- INSERTED ----
(t400) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 15 3 17 13 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    6     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    5     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    6     --    no    
    *d13  WB    r5    7     --    no     <-t-
    d14   BR    --    0     7     yes   
    *d15  WB    r2    6     --    no    
    d16   BR    --    0     11    yes   
    d17   WB    r4    0     --    no    
    *d18  WB    r4    4     --    no     <-h-
    *d19  WB    r5    5     --    no    
    *d20  BR    --    0     7     yes   
    *d21  WB    r2    4     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    5     --    no    
  }
  rrf = {
    0 6 5 7 6 6 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     6     7     d14   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d17   d17   --    6     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d16 = 6 bneq 7
    correctly predicted :)
  }
  mu = {
    d13 <-- [6] (0)
    = 7 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 400
instructions_executed = 263
instructions_per_cycle = 0.6575
 ---- INSERTED ----
(t401) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 15 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    6     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    5     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    6     --    no    
    *d13  WB    r5    7     --    no    
    d14   BR    --    0     7     yes    <-t-
    *d15  WB    r2    6     --    no    
    *d16  BR    --    0     11    yes   
    d17   WB    r4    0     --    no    
    d18   WB    r5    0     --    no    
    *d19  WB    r5    5     --    no     <-h-
    *d20  BR    --    0     7     yes   
    *d21  WB    r2    4     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    5     --    no    
  }
  rrf = {
    0 6 5 7 6 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d17   d17   --    6     0     [6]   
    L     d18   d18   --    6     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d14 = 6 ble 7
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 401
instructions_executed = 264
instructions_per_cycle = 0.658354
(t402) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 15 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    6     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    5     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    6     --    no    
    *d13  WB    r5    7     --    no    
    *d14  BR    --    0     7     yes    <-t-
    *d15  WB    r2    6     --    no    
    *d16  BR    --    0     11    yes   
    d17   WB    r4    0     --    no    
    d18   WB    r5    0     --    no    
    d19   BR    --    0     7     yes   
    *d20  BR    --    0     7     yes    <-h-
    *d21  WB    r2    4     --    no    
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    5     --    no    
  }
  rrf = {
    0 6 5 7 6 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d17   d18   d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d17   d17   --    6     0     [6]   
    *L    d18   d18   --    6     1     [7]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d17 <-- [6] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 402
instructions_executed = 264
instructions_per_cycle = 0.656716
(t403) {
  pc = 4
  ibuf = {
    10: bneq 2 3 4 1
  }
  rat = {
    0 1 20 3 17 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    6     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    5     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    6     --    no    
    *d13  WB    r5    7     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    6     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no     <-t-
    d18   WB    r5    0     --    no    
    d19   BR    --    0     7     yes   
    d20   WB    r2    0     --    no    
    *d21  WB    r2    4     --    no     <-h-
    *d22  BR    --    0     11    yes   
    *d23  WB    r4    5     --    no    
  }
  rrf = {
    0 6 6 7 6 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     d18   d19   
    addi  6     1     0     d20   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d18   d18   --    6     1     [7]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d17 <-- [6] (0)
    = 7 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 403
instructions_executed = 267
instructions_per_cycle = 0.662531
(t404) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 1 20 3 4 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    6     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    5     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    6     --    no    
    *d13  WB    r5    7     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    6     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    d18   WB    r5    0     --    no     <-t-
    d19   BR    --    0     7     yes   
    d20   WB    r2    0     --    no    
    d21   BR    --    0     11    yes   
    *d22  BR    --    0     11    yes    <-h-
    *d23  WB    r4    5     --    no    
  }
  rrf = {
    0 6 6 7 7 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     d18   d19   
    bneq  1     7     7     d21   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d18   d18   --    6     1     [7]   
  }
  alu = {
    d20 <-- 6 addi 1 (0)
    = 7 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    d18 <-- [7] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 404
instructions_executed = 268
instructions_per_cycle = 0.663366
 ---- INSERTED ----
(t405) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 1 20 3 22 18 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    6     --    no    
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    5     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    6     --    no    
    *d13  WB    r5    7     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    6     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    8     --    no     <-t-
    d19   BR    --    0     7     yes   
    *d20  WB    r2    7     --    no    
    d21   BR    --    0     11    yes   
    d22   WB    r4    0     --    no    
    *d23  WB    r4    5     --    no     <-h-
  }
  rrf = {
    0 6 6 7 7 7 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     7     8     d19   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d22   d22   --    7     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d21 = 7 bneq 7
    mispredicted :(
  }
  mu = {
    d18 <-- [7] (0)
    = 8 writeback
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 405
instructions_executed = 268
instructions_per_cycle = 0.661728
 ---- INSERTED ----
(t406) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 20 3 22 23 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   WB    r5    6     --    no     <-h-
    *d9   BR    --    0     7     yes   
    *d10  WB    r2    5     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    6     --    no    
    *d13  WB    r5    7     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    6     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    8     --    no    
    d19   BR    --    0     7     yes    <-t-
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    d22   WB    r4    0     --    no    
    d23   WB    r5    0     --    no    
  }
  rrf = {
    0 6 6 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d22   d22   --    7     0     [7]   
    L     d23   d23   --    7     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d19 = 7 ble 8
    correctly predicted :)
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 406
instructions_executed = 269
instructions_per_cycle = 0.662562
(t407) {
  pc = 10
  ibuf = {
    9: addi 2 2 1
  }
  rat = {
    0 1 20 3 22 23 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    *d9   BR    --    0     7     yes    <-h-
    *d10  WB    r2    5     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    6     --    no    
    *d13  WB    r5    7     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    6     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    8     --    no    
    *d19  BR    --    0     7     yes    <-t-
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    d22   WB    r4    0     --    no    
    d23   WB    r5    0     --    no    
  }
  rrf = {
    0 6 6 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    ble   1     d22   d23   d8    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d22   d22   --    7     0     [7]   
    *L    d23   d23   --    7     1     [8]   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    d22 <-- [7] (1)
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 407
instructions_executed = 269
instructions_per_cycle = 0.660934
(t408) {
  pc = 11
  ibuf = {
    0: nop
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    d9    WB    r2    0     --    no    
    *d10  WB    r2    5     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    6     --    no    
    *d13  WB    r5    7     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    6     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    8     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    *d22  WB    r4    8     --    no     <-h- <-t-
    d23   WB    r5    0     --    no    
  }
  rrf = {
    0 6 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 408
instructions_executed = 271
instructions_per_cycle = 0.664216
(t409) {
  pc = 12
  ibuf = {
    11: movi 2 0
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    d9    WB    r2    0     --    no    
    *d10  WB    r2    5     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    6     --    no    
    *d13  WB    r5    7     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    6     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    8     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    *d22  WB    r4    8     --    no     <-h- <-t-
    d23   WB    r5    0     --    no    
  }
  rrf = {
    0 6 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 409
instructions_executed = 271
instructions_per_cycle = 0.662592
(t410) {
  pc = 13
  ibuf = {
    12: addi 1 1 1
  }
  rat = {
    0 1 22 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes   
    d9    WB    r2    0     --    no    
    *d10  WB    r2    5     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    6     --    no    
    *d13  WB    r5    7     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    6     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    8     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    d22   WB    r2    0     --    no     <-t-
    d23   WB    r5    0     --    no     <-h-
  }
  rrf = {
    0 6 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    movi  0     0     0     d22   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 410
instructions_executed = 271
instructions_per_cycle = 0.660976
(t411) {
  pc = 4
  ibuf = {
    13: bneq 1 3 4 1
  }
  rat = {
    0 23 22 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     7     yes    <-h-
    d9    WB    r2    0     --    no    
    *d10  WB    r2    5     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    6     --    no    
    *d13  WB    r5    7     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    6     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    8     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    d22   WB    r2    0     --    no     <-t-
    d23   WB    r1    0     --    no    
  }
  rrf = {
    0 6 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    addi  6     1     0     d23   
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    d22 <-- 0 movi 0 (0)
    = 0 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 411
instructions_executed = 271
instructions_per_cycle = 0.659367
(t412) {
  pc = 5
  ibuf = {
    4: lw 4 2 0
  }
  rat = {
    0 23 22 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     14    yes   
    d9    WB    r2    0     --    no     <-h-
    *d10  WB    r2    5     --    no    
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    6     --    no    
    *d13  WB    r5    7     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    6     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    8     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    *d22  WB    r2    0     --    no     <-t-
    d23   WB    r1    0     --    no    
  }
  rrf = {
    0 6 7 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    bneq  1     7     7     d8    
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    d23 <-- 6 addi 1 (0)
    = 7 writeback
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 412
instructions_executed = 271
instructions_per_cycle = 0.657767
 ---- INSERTED ----
(t413) {
  pc = 6
  ibuf = {
    5: lw 5 2 1
  }
  rat = {
    0 23 2 3 9 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    d8    BR    --    0     14    yes   
    d9    WB    r4    0     --    no    
    *d10  WB    r2    5     --    no     <-h-
    *d11  BR    --    0     11    yes   
    *d12  WB    r4    6     --    no    
    *d13  WB    r5    7     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    6     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    8     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    *d22  WB    r2    0     --    no    
    *d23  WB    r1    7     --    no     <-t-
  }
  rrf = {
    0 6 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    L     d9    d9    --    0     0     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    d8 = 7 bneq 7
    mispredicted :(
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 413
instructions_executed = 272
instructions_per_cycle = 0.658596
 ---- INSERTED ----
(t414) {
  pc = 9
  ibuf = {
    6: ble 4 5 9 1
  }
  rat = {
    0 1 2 3 9 10 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    1     14    yes    <-t-
    d9    WB    r4    0     --    no    
    d10   WB    r5    0     --    no    
    *d11  BR    --    0     11    yes    <-h-
    *d12  WB    r4    6     --    no    
    *d13  WB    r5    7     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    6     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    8     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    *d22  WB    r2    0     --    no    
    *d23  WB    r1    7     --    no    
  }
  rrf = {
    0 7 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
    *L    d9    d9    --    0     0     [0]   
    L     d10   d10   --    0     1     ??    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 414
instructions_executed = 273
instructions_per_cycle = 0.65942
(t415) {
  pc = 14
  ibuf = {
    0: nop
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    1     14    yes   
    d9    WB    r4    0     --    no     <-h- <-t-
    d10   WB    r5    0     --    no    
    d11   BR    --    0     7     yes   
    *d12  WB    r4    6     --    no    
    *d13  WB    r5    7     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    6     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    8     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    *d22  WB    r2    0     --    no    
    *d23  WB    r1    7     --    no    
  }
  rrf = {
    0 7 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 415
instructions_executed = 273
instructions_per_cycle = 0.657831
(t416) {
  pc = 15
  ibuf = {
    14: end
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    1     14    yes   
    d9    WB    r4    0     --    no     <-h- <-t-
    d10   WB    r5    0     --    no    
    d11   BR    --    0     7     yes   
    *d12  WB    r4    6     --    no    
    *d13  WB    r5    7     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    6     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    8     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    *d22  WB    r2    0     --    no    
    *d23  WB    r1    7     --    no    
  }
  rrf = {
    0 7 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 416
instructions_executed = 273
instructions_per_cycle = 0.65625
(t417) {
  pc = 16
  ibuf = {
    15: nop
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    1     14    yes   
    *d9   END   --    0     --    no     <-t-
    d10   WB    r5    0     --    no     <-h-
    d11   BR    --    0     7     yes   
    *d12  WB    r4    6     --    no    
    *d13  WB    r5    7     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    6     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    8     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    *d22  WB    r2    0     --    no    
    *d23  WB    r1    7     --    no    
  }
  rrf = {
    0 7 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 417
instructions_executed = 273
instructions_per_cycle = 0.654676
(t418) {
  pc = 17
  ibuf = {
    16: nop
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   tgt   spec  
    ------------------------------------
    *d8   BR    --    1     14    yes   
    *d9   END   --    0     --    no    
    d10   WB    r5    0     --    no     <-h- <-t-
    d11   BR    --    0     7     yes   
    *d12  WB    r4    6     --    no    
    *d13  WB    r5    7     --    no    
    *d14  BR    --    0     7     yes   
    *d15  WB    r2    6     --    no    
    *d16  BR    --    0     11    yes   
    *d17  WB    r4    7     --    no    
    *d18  WB    r5    8     --    no    
    *d19  BR    --    0     7     yes   
    *d20  WB    r2    7     --    no    
    *d21  BR    --    1     11    yes   
    *d22  WB    r2    0     --    no    
    *d23  WB    r1    7     --    no    
  }
  rrf = {
    0 7 0 7 7 8 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  lsq = {
    type  seq   dest  write base  off   addr  
    ------------------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  mu = {
    --- nop ---
  }
  dcache = {
    1 2 3 4 5 6 7 8 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 418
instructions_executed = 273
instructions_per_cycle = 0.65311
