/*
 * Copyright (c) 2014 Hanspeter Portner (dev@open-music-kontrollers.ch)
 * 
 * This software is provided 'as-is', without any express or implied
 * warranty. In no event will the authors be held liable for any damages
 * arising from the use of this software.
 * 
 * Permission is granted to anyone to use this software for any purpose,
 * including commercial applications, and to alter it and redistribute it
 * freely, subject to the following restrictions:
 * 
 *     1. The origin of this software must not be misrepresented; you must not
 *     claim that you wrote the original software. If you use this software
 *     in a product, an acknowledgment in the product documentation would be
 *     appreciated but is not required.
 * 
 *     2. Altered source versions must be plainly marked as such, and must not be
 *     misrepresented as being the original software.
 * 
 *     3. This notice may not be removed or altered from any source
 *     distribution.
 */

#include <string.h>

#if WIZ_CHIP == 5200
#	include "W5200_private.h"
#elif WIZ_CHIP == 5500
#	include "W5500_private.h"
#endif

#include <tube.h>
#include <netdef.h>
#include <chimutil.h>

#include <libmaple/dma.h>
#include <libmaple/spi.h>

Wiz_Job wiz_jobs [WIZ_MAX_JOB_NUM];
volatile uint_fast8_t wiz_jobs_todo = 0;
volatile uint_fast8_t wiz_jobs_done;

const uint8_t wiz_broadcast_ip [] = {0xff, 0xff, 0xff, 0xff};
const uint8_t wiz_nil_ip [] = {0x00, 0x00, 0x00, 0x00};
const uint8_t wiz_nil_mac [] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
const uint8_t wiz_broadcast_mac [] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff};

Wiz_Socket_State wiz_socket_state [WIZ_MAX_SOCK_NUM];

gpio_dev *ss_dev;
uint8_t ss_bit;

Wiz_IRQ_Cb irq_cb = NULL;
Wiz_IRQ_Cb irq_socket_cb [WIZ_MAX_SOCK_NUM];

uint16_t SSIZE [WIZ_MAX_SOCK_NUM];
uint16_t RSIZE [WIZ_MAX_SOCK_NUM];

uint16_t Sn_Tx_WR[WIZ_MAX_SOCK_NUM];
uint16_t Sn_Rx_RD[WIZ_MAX_SOCK_NUM];

uint8_t buf_o2 [WIZ_SEND_OFFSET + 6] __attribute__((aligned(4)));
uint8_t buf_i2 [WIZ_SEND_OFFSET + 6] __attribute__((aligned(4)));

inline __always_inline void
_dma_write(uint16_t addr, uint8_t cntrl, uint8_t *dat, uint16_t len)
{
	uint8_t *tmp_buf_o = buf_o2 + WIZ_SEND_OFFSET;
	
	memcpy(tmp_buf_o, dat, len);

	wiz_job_add(addr, len, tmp_buf_o, NULL, cntrl, WIZ_TX);

	wiz_job_run_nonblocking();
	wiz_job_run_block();
}

inline __always_inline void
_dma_read(uint16_t addr, uint8_t cntrl, uint8_t *dat, uint16_t len)
{
	uint8_t *tmp_buf_o = buf_o2 + WIZ_SEND_OFFSET;
	uint8_t *tmp_buf_i = buf_i2 + WIZ_SEND_OFFSET;
	
	// more efficient than WIZ_RX for such short reads
	wiz_job_add(addr, len, tmp_buf_o, tmp_buf_i, cntrl, WIZ_TXRX);

	wiz_job_run_nonblocking();
	wiz_job_run_block();

	memcpy(dat, tmp_buf_i, len);
}

inline __always_inline void
_dma_write_sock_16(uint8_t sock, uint16_t addr, uint16_t dat)
{
	uint16_t _dat = hton(dat);
	_dma_write_sock(sock, addr,(uint8_t *)&_dat, 2);
}

inline __always_inline void
_dma_read_sock_16(int8_t sock, uint16_t addr, uint16_t *dat)
{
	_dma_read_sock(sock, addr,(uint8_t*)dat, 2);
	*dat = ntoh(*dat);
}

static void __CCM_TEXT__
_wiz_rx_irq(void)
{
	Wiz_Job *job = &wiz_jobs[wiz_jobs_done];
	uint8_t isr_rx = dma_get_isr_bits(WIZ_SPI_RX_DMA_DEV, WIZ_SPI_RX_DMA_TUB);
	uint8_t isr_tx = dma_get_isr_bits(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB);
	uint8_t spi_sr = WIZ_SPI_BAS->SR;
	uint_fast8_t rx_err = 0;
	
	if(isr_rx == 0) //XXX why is this needed?
		isr_rx = DMA_ISR_TCIF;

	// check for errors in DMA and SPI status registers
	rx_err |= isr_rx & DMA_ISR_TEIF; // RX DMA transfer error
	rx_err |= isr_tx & DMA_ISR_TEIF; // TX DMA transfer error
	rx_err |= spi_sr & SPI_SR_OVR; // SPI overrun error
	rx_err |= spi_sr & SPI_SR_MODF; // SPI mode fault

	dma_clear_isr_bits(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB);
	dma_clear_isr_bits(WIZ_SPI_RX_DMA_DEV, WIZ_SPI_RX_DMA_TUB);

	dma_disable(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB); // Tx
	dma_disable(WIZ_SPI_RX_DMA_DEV, WIZ_SPI_RX_DMA_TUB); // Rx

	if( !rx_err && (isr_rx & DMA_ISR_TCIF) ) // no error and Rx DMA transfer complete
	{
		if( (job->rw & WIZ_TX) || job->rx_hdr_sent)
		{
			wiz_jobs_done++;
			resetSS();
		}
		else
			job->rx_hdr_sent = 1;
	}
	else
		resetSS();

	if(wiz_jobs_done < wiz_jobs_todo)
		wiz_job_run_single();
	else
		wiz_jobs_todo = 0;
}

static void __CCM_TEXT__
_wiz_tx_irq(void)
{
	uint8_t isr_tx = dma_get_isr_bits(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB);
	uint8_t spi_sr = WIZ_SPI_BAS->SR;
	uint_fast8_t tx_err = 0;
	
	if(isr_tx == 0) //XXX why is this needed?
		isr_tx = DMA_ISR_TCIF;

	// check for errors in DMA and SPI status registers
	tx_err |= isr_tx & DMA_ISR_TEIF; // Tx DMA transfer error
	tx_err |= spi_sr & SPI_SR_MODF; // SPI mode fault

	dma_clear_isr_bits(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB);
	dma_disable(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB); // Tx

	if( !tx_err && (isr_tx & DMA_ISR_TCIF) ) // no error and Tx DMA transfer complete
	{
		do {
			spi_sr = WIZ_SPI_BAS->SR;
		} while(spi_sr & SPI_SR_FTLVL); // TX FIFO not empty

		do {
			spi_sr = WIZ_SPI_BAS->SR;
		} while(spi_sr & SPI_SR_BSY); // wait for BSY==0

		do {
			//spi_sr = WIZ_SPI_BAS->DR;
			spi_sr = spi_rx_reg(WIZ_SPI_DEV);
			spi_sr = WIZ_SPI_BAS->SR;
		} while( (spi_sr & SPI_SR_FRLVL) || (spi_sr & SPI_SR_RXNE) || (spi_sr & SPI_SR_OVR) ); // empty buffer and clear OVR flag

		wiz_jobs_done++;
	}

	resetSS();

	if(wiz_jobs_done < wiz_jobs_todo)
		wiz_job_run_single();
	else
		wiz_jobs_todo = 0;
}

void __CCM_TEXT__
wiz_job_add(uint16_t addr, uint16_t len, uint8_t *tx, uint8_t *rx, uint8_t opmode, uint8_t rw)
{
	Wiz_Job *job = &wiz_jobs[wiz_jobs_todo];
	job->addr = addr;
	job->len = len;
	job->tx = tx;
	job->rx = rx;
	job->opmode = opmode;
	job->rw = rw;
	job->rx_hdr_sent = 0;

	wiz_jobs_todo++;
}

void __CCM_TEXT__
wiz_job_run_single(void)
{
	static uint8_t dummy_byte = 0xff;
	uint8_t *frm_rx = NULL;
	uint8_t *frm_tx = NULL;
	uint16_t len2;
	Wiz_Job *job = &wiz_jobs[wiz_jobs_done];

	switch(job->rw)
	{
		case WIZ_TX:
			dma_channel_regs(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB)->CCR |= DMA_CCR_TCIE | DMA_CCR_TEIE;
			dma_attach_interrupt(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB, _wiz_tx_irq);

			dma_channel_regs(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB)->CCR |= DMA_CCR_MINC;

			dma_detach_interrupt(WIZ_SPI_RX_DMA_DEV, WIZ_SPI_RX_DMA_TUB);
			
			spi_rx_dma_disable(WIZ_SPI_DEV); // disable RX DMA on WIZ_SPI_DEV

			wiz_job_set_frame();
			setSS();

			len2 = job->len + WIZ_SEND_OFFSET;

			frm_tx = job->tx - WIZ_SEND_OFFSET;
			spi_tx_dma_enable(WIZ_SPI_DEV); // enable TX DMA on WIZ_SPI_DEV
			spi_tx_tube.tube_src = frm_tx;
			dma_set_mem_addr(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB, spi_tx_tube.tube_src);
			dma_set_num_transfers(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB, len2); // Tx
			dma_enable(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB); // Tx

			break;

		case WIZ_RX:
			dma_channel_regs(WIZ_SPI_RX_DMA_DEV, WIZ_SPI_RX_DMA_TUB)->CCR |= DMA_CCR_TCIE | DMA_CCR_TEIE;
			dma_attach_interrupt(WIZ_SPI_RX_DMA_DEV, WIZ_SPI_RX_DMA_TUB, _wiz_rx_irq);
			
			dma_detach_interrupt(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB);

			if(!job->rx_hdr_sent)
			{
				wiz_job_set_frame();
				setSS();

				dma_channel_regs(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB)->CCR |= DMA_CCR_MINC;
				frm_tx = job->tx - WIZ_SEND_OFFSET;

				len2 = WIZ_SEND_OFFSET; // only send header
				frm_rx = job->rx - WIZ_SEND_OFFSET;
			}
			else // job->rx_hdr_sent
			{
				// frame is already set
				// SS is already set
				/*
				 * the STM32 only generates clocks for data when it actually sends something,
				 * we therefore send a dummy byte, so there's no chance for a race condition
				 * on a big Tx buffer for Rx mode
				 */
				dma_channel_regs(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB)->CCR &= ~DMA_CCR_MINC;
				frm_tx = &dummy_byte;

				len2 = job->len;
				frm_rx = job->rx;
			}

			spi_rx_dma_enable(WIZ_SPI_DEV); // enable RX DMA on WIZ_SPI_DEV
			spi_rx_tube.tube_dst = frm_rx;
			dma_set_mem_addr(WIZ_SPI_RX_DMA_DEV, WIZ_SPI_RX_DMA_TUB, spi_rx_tube.tube_dst);
			dma_set_num_transfers(WIZ_SPI_RX_DMA_DEV, WIZ_SPI_RX_DMA_TUB, len2); // Rx
			dma_enable(WIZ_SPI_RX_DMA_DEV, WIZ_SPI_RX_DMA_TUB); // Rx

			spi_tx_dma_enable(WIZ_SPI_DEV); // enable TX DMA on WIZ_SPI_DEV
			spi_tx_tube.tube_src = frm_tx;
			dma_set_mem_addr(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB, spi_tx_tube.tube_src);
			dma_set_num_transfers(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB, len2); // Tx
			dma_enable(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB); // Tx

			break;

		case WIZ_TXRX:
			dma_channel_regs(WIZ_SPI_RX_DMA_DEV, WIZ_SPI_RX_DMA_TUB)->CCR |= DMA_CCR_TCIE | DMA_CCR_TEIE;
			dma_attach_interrupt(WIZ_SPI_RX_DMA_DEV, WIZ_SPI_RX_DMA_TUB, _wiz_rx_irq);

			dma_channel_regs(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB)->CCR |= DMA_CCR_MINC;
			
			dma_detach_interrupt(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB);
			
			wiz_job_set_frame();
			setSS();

			len2 = job->len + WIZ_SEND_OFFSET;

			frm_rx = job->rx - WIZ_SEND_OFFSET;
			spi_rx_dma_enable(WIZ_SPI_DEV); // enable RX DMA on WIZ_SPI_DEV
			spi_rx_tube.tube_dst = frm_rx;
			dma_set_mem_addr(WIZ_SPI_RX_DMA_DEV, WIZ_SPI_RX_DMA_TUB, spi_rx_tube.tube_dst);
			dma_set_num_transfers(WIZ_SPI_RX_DMA_DEV, WIZ_SPI_RX_DMA_TUB, len2); // Rx
			dma_enable(WIZ_SPI_RX_DMA_DEV, WIZ_SPI_RX_DMA_TUB); // Rx

			frm_tx = job->tx - WIZ_SEND_OFFSET;
			spi_tx_dma_enable(WIZ_SPI_DEV); // enable TX DMA on WIZ_SPI_DEV
			spi_tx_tube.tube_src = frm_tx;
			dma_set_mem_addr(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB, spi_tx_tube.tube_src);
			dma_set_num_transfers(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB, len2); // Tx
			dma_enable(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB); // Tx

			break;
	}
}

inline __always_inline void
wiz_job_run_nonblocking(void)
{
	wiz_jobs_done = 0;
	if(wiz_jobs_done < wiz_jobs_todo)
		wiz_job_run_single();
}

inline __always_inline void
wiz_job_run_block(void)
{
	while(wiz_jobs_todo)
		; // wait until all jobs are done
}

void
wiz_init(gpio_dev *dev, uint8_t bit)
{
	int status;

	ss_dev = dev;
	ss_bit = bit;

	// set up dma for SPI RX
	spi_rx_tube.tube_dst = BUF_I_BASE(buf_i_ptr);
	status = dma_tube_cfg(WIZ_SPI_RX_DMA_DEV, WIZ_SPI_RX_DMA_TUB, &spi_rx_tube);
	ASSERT(status == DMA_TUBE_CFG_SUCCESS);
	dma_set_priority(WIZ_SPI_RX_DMA_DEV, WIZ_SPI_RX_DMA_TUB, DMA_PRIORITY_HIGH);
	//nvic_irq_set_priority(NVIC_DMA_CH4, SPI_RX_DMA_PRIORITY);

	// set up dma for SPI TX
	spi_tx_tube.tube_src = BUF_O_BASE(buf_o_ptr);
	status = dma_tube_cfg(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB, &spi_tx_tube);
	ASSERT(status == DMA_TUBE_CFG_SUCCESS);
	dma_set_priority(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB, DMA_PRIORITY_HIGH);
	//nvic_irq_set_priority(NVIC_DMA_CH5, SPI_TX_DMA_PRIORITY);

	// attach interrupt
	//dma_attach_interrupt(WIZ_SPI_TX_DMA_DEV, WIZ_SPI_TX_DMA_TUB, _wiz_tx_irq);
	//dma_attach_interrupt(WIZ_SPI_RX_DMA_DEV, WIZ_SPI_RX_DMA_TUB, _wiz_rx_irq);

	// init udp
	uint8_t flag;

	flag = WIZ_MR_RST;
	_dma_write(WIZ_MR, 0, &flag, 1);
	do {
		_dma_read(WIZ_MR, 0, &flag, 1);
	} while(flag & WIZ_MR_RST);
}

uint_fast8_t
wiz_link_up(void)
{
	uint8_t physr;
	_dma_read(WIZ_PHYCFGR, 0, &physr, 1);
	return((physr & WIZ_PHYCFGR_LNK) == WIZ_PHYCFGR_LNK);
}

void
wiz_mac_set(uint8_t *mac)
{
	_dma_write(WIZ_SHAR, 0, mac, 6);
}

void
wiz_ip_set(uint8_t *ip)
{
	_dma_write(WIZ_SIPR, 0, ip, 4);
}

void
wiz_gateway_set(uint8_t *gateway)
{
	_dma_write(WIZ_GAR, 0, gateway, 4);
}

void
wiz_subnet_set(uint8_t *subnet)
{
	_dma_write(WIZ_SUBR, 0, subnet, 4);
}

void
wiz_comm_set(uint8_t *mac, uint8_t *ip, uint8_t *gateway, uint8_t *subnet)
{
	wiz_mac_set(mac);
	wiz_ip_set(ip);
	wiz_gateway_set(gateway);
	wiz_subnet_set(subnet);
}

/*
 * UDP
 */

void
udp_end(uint8_t sock)
{
	uint8_t flag;

	// close socket
	flag = WIZ_Sn_CR_CLOSE;
	_dma_write_sock(sock, WIZ_Sn_CR, &flag, 1);
	do _dma_read_sock(sock, WIZ_Sn_SR, &flag, 1);
	while(flag != WIZ_Sn_SR_CLOSED);

	wiz_socket_state[sock] = WIZ_SOCKET_STATE_CLOSED;
}

void
udp_begin(uint8_t sock, uint16_t port, uint_fast8_t multicast)
{
	uint8_t flag;

	// first close socket
	udp_end(sock);

	// clear socket interrupt register
	_dma_write_sock(sock, WIZ_Sn_IR, &flag, 1);

	// set socket mode to UDP
	if(multicast)
		flag = WIZ_Sn_MR_UDP | WIZ_Sn_MR_MULTI;
	else
		flag = WIZ_Sn_MR_UDP;
	_dma_write_sock(sock, WIZ_Sn_MR, &flag, 1);

	// set outgoing port
	_dma_write_sock_16(sock, WIZ_Sn_PORT, port);

	// open socket
	flag = WIZ_Sn_CR_OPEN;
	_dma_write_sock(sock, WIZ_Sn_CR, &flag, 1);
	do
		_dma_read_sock(sock, WIZ_Sn_SR, &flag, 1);
	while(flag != WIZ_Sn_SR_UDP);
	
	wiz_socket_state[sock] = WIZ_SOCKET_STATE_OPEN;

	udp_update_read_write_pointers(sock);
}

inline __always_inline void
udp_update_read_write_pointers(uint8_t sock)
{
	// get write pointer
	_dma_read_sock_16(sock, WIZ_Sn_TX_WR, &Sn_Tx_WR[sock]);

	// get read pointer
	_dma_read_sock_16(sock, WIZ_Sn_RX_RD, &Sn_Rx_RD[sock]);
}

inline __always_inline void
udp_reset_read_write_pointers(uint8_t sock)
{
	_dma_read_sock_16(sock, WIZ_Sn_TX_RD, &Sn_Tx_WR[sock]);
	_dma_write_sock_16(sock, WIZ_Sn_TX_WR, Sn_Tx_WR[sock]);

	_dma_read_sock_16(sock, WIZ_Sn_RX_WR, &Sn_Rx_RD[sock]);
	_dma_write_sock_16(sock, WIZ_Sn_RX_RD, Sn_Rx_RD[sock]);
}

uint_fast8_t
wiz_is_broadcast(uint8_t *ip)
{
	uint32_t *ip32 =(uint32_t *)ip;
	return *ip32 == 0xffffffff;
}

uint_fast8_t
wiz_is_multicast(uint8_t *ip)
{
	return(ip[0] & 0b11110000) == 0b11100000; // is it of the form: 0b1110xxxx?
}

void
udp_set_remote(uint8_t sock, uint8_t *ip, uint16_t port)
{
	if(wiz_is_multicast(ip))
	{
		uint8_t multicast_mac [6];

		multicast_mac[0] = 0x01;
		multicast_mac[1] = 0x00;
		multicast_mac[2] = 0x5e;

		multicast_mac[3] = ip[1] & 0x7f;
		multicast_mac[4] = ip[2] & 0xff;
		multicast_mac[5] = ip[3] & 0xff;

		udp_set_remote_har(sock, multicast_mac);
	}

	// set remote ip
	_dma_write_sock(sock, WIZ_Sn_DIPR, ip, 4);

	// set remote port
	_dma_write_sock_16(sock, WIZ_Sn_DPORT, port);
}

void
udp_get_remote(uint8_t sock, uint8_t *ip, uint16_t *port)
{
	// get remote ip
	_dma_read_sock(sock, WIZ_Sn_DIPR, ip, 4);

	// get remote port
	_dma_read_sock_16(sock, WIZ_Sn_DPORT, port);
}

void 
udp_set_remote_har(uint8_t sock, uint8_t *har)
{
	// remote hardware address, e.g. needed for UDP multicast
	_dma_write_sock(sock, WIZ_Sn_DHAR, har, 6);
}

void __CCM_TEXT__
udp_receive_block(uint8_t sock)
{
	(void)sock;
	wiz_job_run_block();
}

void __CCM_TEXT__
udp_send_block(uint8_t sock)
{
	wiz_job_run_block();

	uint8_t ir;
	uint8_t flag;
	while(1)
	{
		_dma_read_sock(sock, WIZ_Sn_IR, &ir, 1);

		if(ir & WIZ_Sn_IR_SEND_OK)
		{
			flag = WIZ_Sn_IR_SEND_OK; // clear SEND_OK flag
			_dma_write_sock(sock, WIZ_Sn_IR, &flag, 1);
			break;
		}
		else if(ir & WIZ_Sn_IR_TIMEOUT)
		{
			// TODO should we not clear any IR flags here, as they need to be handled by the backend?
			flag = WIZ_Sn_IR_TIMEOUT; // clear timeout flag 
			_dma_write_sock(sock, WIZ_Sn_IR, &flag, 1);
			break;
		}
	}
}

inline __always_inline void
udp_send(uint8_t sock, uint8_t *o_buf, uint16_t len)
{
	if(udp_send_nonblocking(sock, o_buf, len))
		udp_send_block(sock);
}

inline __always_inline uint16_t
udp_available(uint8_t sock)
{
	uint16_t len;
	_dma_read_sock_16(sock, WIZ_Sn_RX_RSR, &len);
	return len;
}

inline __always_inline void
udp_receive(uint8_t sock, uint8_t *i_buf, uint16_t len)
{
	if(udp_receive_nonblocking(sock, i_buf, len))
		udp_receive_block(sock);
}

void __CCM_TEXT__
udp_dispatch(uint8_t sock, uint8_t *i_buf, Wiz_UDP_Dispatch_Cb cb)
{
	uint16_t len;

	while( (len = udp_available(sock)) )
	{
		// read UDP header
		udp_receive(sock, i_buf, 8);

		uint8_t *tmp_buf_i_ptr = i_buf + WIZ_SEND_OFFSET;

		uint8_t ip[4];
		memcpy(ip, tmp_buf_i_ptr, 4);
		uint16_t port =(tmp_buf_i_ptr[4] << 8) | tmp_buf_i_ptr[5];
		uint16_t size =(tmp_buf_i_ptr[6] << 8) | tmp_buf_i_ptr[7];

		// read UDP payload
		udp_receive(sock, i_buf, size);

		cb(ip, port, tmp_buf_i_ptr, size);
	}
}

/*
 * TCP
 */

void
tcp_begin(uint8_t sock, uint16_t port, uint_fast8_t server)
{
	uint8_t flag;

	// first close socket
	tcp_end(sock);

	// clear socket interrupt register
	_dma_write_sock(sock, WIZ_Sn_IR, &flag, 1);

	// set socket mode to UDP
	flag = WIZ_Sn_MR_TCP | WIZ_Sn_MR_ND; // TCP ACK with NoDelay
	_dma_write_sock(sock, WIZ_Sn_MR, &flag, 1);

	//flag = 20; // 1ms
	//_dma_write(WIZ_RTR, 0, &flag, 1);

	// set outgoing port
	_dma_write_sock_16(sock, WIZ_Sn_PORT, port);


	// open socket
	flag = WIZ_Sn_CR_OPEN;
	_dma_write_sock(sock, WIZ_Sn_CR, &flag, 1);
	do
		_dma_read_sock(sock, WIZ_Sn_SR, &flag, 1);
	while(flag != WIZ_Sn_SR_INIT);

	flag = server ? WIZ_Sn_CR_LISTEN : WIZ_Sn_CR_CONNECT;
	_dma_write_sock(sock, WIZ_Sn_CR, &flag, 1);
	
	wiz_socket_state[sock] = WIZ_SOCKET_STATE_CONNECT;

	/* use IRQ subsystem for state changes
	do 
		_dma_read_sock(sock, WIZ_Sn_SR, &flag, 1);
	while(flag != WIZ_Sn_SR_ESTABLISHED);

	udp_update_read_write_pointers(sock);
	*/
}

#include <debug.h>
void
tcp_end(uint8_t sock)
{
	uint8_t flag;

	// disconnect and close socket
	flag = WIZ_Sn_CR_DISCON;
	_dma_write_sock(sock, WIZ_Sn_CR, &flag, 1);
	do _dma_read_sock(sock, WIZ_Sn_SR, &flag, 1);
	while( (flag != WIZ_Sn_SR_CLOSED) && (flag != WIZ_Sn_SR_LISTEN) ); // after a client disconnect, server goes automatically to listening mode
	
	wiz_socket_state[sock] = WIZ_SOCKET_STATE_CLOSED;
}

inline __always_inline void
tcp_send(uint8_t sock, uint8_t *o_buf, uint16_t len)
{
	if(tcp_send_nonblocking(sock, o_buf, len))
		tcp_send_block(sock);
}

void __CCM_TEXT__
tcp_send_block(uint8_t sock)
{
	wiz_job_run_block();

	uint8_t ir;
	uint8_t flag;
	while(1)
	{
		_dma_read_sock(sock, WIZ_Sn_IR, &ir, 1);

		if(ir & WIZ_Sn_IR_SEND_OK)
		{
			flag = WIZ_Sn_IR_SEND_OK; // clear SEND_OK flag
			_dma_write_sock(sock, WIZ_Sn_IR, &flag, 1);
			break;
		}
		else if( (ir & WIZ_Sn_IR_TIMEOUT) || (ir & WIZ_Sn_IR_DISCON) )
		{
			// we do not clear any IR flags here, as they need to be handled by the backend
			break;
		}
	}
}

void //__CCM_TEXT__
tcp_dispatch(uint8_t sock, uint8_t *ip, uint16_t port, uint8_t *i_buf, Wiz_UDP_Dispatch_Cb cb, uint8_t slip)
{
	uint16_t len;

	if(!slip)
	{
		while( (len = tcp_available(sock)) )
		{
			// read OSC packet size
			tcp_receive(sock, i_buf, 4);

			uint8_t *tmp_buf_i_ptr = i_buf + WIZ_SEND_OFFSET;
			int32_t size = ref_ntohl(tmp_buf_i_ptr);

			if(len - 4 < size)
				while(tcp_available(sock) < size)
					; // wait for complete OSC packet

			// read TCP payload
			tcp_receive(sock, i_buf, size);

			cb(ip, port, tmp_buf_i_ptr, size);
		}
	}
	else // slip
	{
		while( (len = tcp_available(sock)) )
		{
			// peek all
			tcp_peek(sock, i_buf, len);

			uint8_t *tmp_buf_i_ptr = i_buf + WIZ_SEND_OFFSET;
			size_t size;
			size_t parsed = slip_decode(tmp_buf_i_ptr, len, &size);
			if(parsed > 0)
			{
				if(size > 0)
					cb(ip, port, tmp_buf_i_ptr, size);
				tcp_skip(sock, parsed);
			}
		}
	}
}

/*
 * OSC
 */
void
osc_send(OSC_Config *osc, uint8_t *o_buf, uint16_t len)
{
	if(osc->mode)
		tcp_send(osc->socket.sock, o_buf, len);
	else // !tcp
		udp_send(osc->socket.sock, o_buf, len);
}

uint_fast8_t
osc_send_nonblocking(OSC_Config *osc, uint8_t *o_buf, uint16_t len)
{
	if(osc->mode)
		return tcp_send_nonblocking(osc->socket.sock, o_buf, len);
	else // !tcp
		return udp_send_nonblocking(osc->socket.sock, o_buf, len);
}

void
osc_send_block(OSC_Config *osc)
{
	if(osc->mode)
		tcp_send_block(osc->socket.sock);
	else // !tcp
		udp_send_block(osc->socket.sock);
}

void __CCM_TEXT__
osc_dispatch(OSC_Config *osc, uint8_t *i_buf, Wiz_UDP_Dispatch_Cb cb)
{
	if(osc->mode)
		tcp_dispatch(osc->socket.sock, osc->socket.ip, osc->socket.port[DST_PORT],
			i_buf, cb, osc->mode == OSC_MODE_SLIP);
	else
		udp_dispatch(osc->socket.sock, i_buf, cb);
}

/*
 * MACRAW
 */

void
macraw_begin(uint8_t sock, uint_fast8_t mac_filter)
{
	uint8_t flag;

	// first close socket
	macraw_end(sock);

	// clear socket interrupt register
	_dma_write_sock(sock, WIZ_Sn_IR, &flag, 1);

	// set socket mode to MACRAW
	if(mac_filter) // only look for packages addressed to our MAC or broadcast
		flag = WIZ_Sn_MR_MACRAW | WIZ_Sn_MR_MF;
	else
		flag = WIZ_Sn_MR_MACRAW;
	_dma_write_sock(sock, WIZ_Sn_MR, &flag, 1);

	// open socket
	flag = WIZ_Sn_CR_OPEN;
	_dma_write_sock(sock, WIZ_Sn_CR, &flag, 1);
	do _dma_read_sock(sock, WIZ_Sn_SR, &flag, 1);
	while(flag != WIZ_Sn_SR_MACRAW)
		;
	
	wiz_socket_state[sock] = WIZ_SOCKET_STATE_OPEN;

	udp_update_read_write_pointers(sock);
}

void __CCM_TEXT__
macraw_dispatch(uint8_t sock, uint8_t *i_buf, Wiz_MACRAW_Dispatch_Cb cb, void *user_data)
{
	uint16_t len;

	while( (len = macraw_available(sock)) )
	{
		// receive packet MACRAW size
		macraw_receive(sock, i_buf, 2);
			
		uint8_t *tmp_buf_i_ptr = i_buf + WIZ_SEND_OFFSET;
		uint16_t size =(tmp_buf_i_ptr[0] << 8) | tmp_buf_i_ptr[1];

		// receive payload
		macraw_receive(sock, i_buf, size-2);
			
		cb(tmp_buf_i_ptr, size-2, user_data);
	}
}

void __CCM_TEXT__
wiz_irq_handle(void)
{
	uint8_t ir;
	uint8_t ir2;
	uint_fast8_t sock;

	// main interrupt
	if(irq_cb)
	{
		_dma_read(WIZ_IR, 0, &ir, 1);
		irq_cb(ir);
		_dma_write(WIZ_IR, 0, &ir, 1); // clear main IRQ flags
	}

	// socket interrupts
	_dma_read(WIZ_SIR, 0, &ir2, 1);
	for(sock=0; sock<WIZ_MAX_SOCK_NUM; sock++)
	{
		if( (1U << sock) & ir2) // there was an IRQ for this socket
		{
			if(irq_socket_cb[sock])
			{
				uint8_t sock_ir;
				_dma_read_sock(sock, WIZ_Sn_IR, &sock_ir, 1); // get socket IRQ
				irq_socket_cb[sock](sock_ir);
				_dma_write_sock(sock, WIZ_Sn_IR, &sock_ir, 1); // clear socket IRQ flags(this automatically clears WIZ_SIR[sock]
			}
		}
	}
}

void
wiz_irq_set(Wiz_IRQ_Cb cb, uint8_t mask)
{
	irq_cb = cb;

	_dma_write(WIZ_IMR, 0, &mask , 1); // set mask
}

void
wiz_irq_unset(void)
{
	irq_cb = NULL;

	uint8_t mask = 0;
	_dma_write(WIZ_IMR, 0, &mask , 1); // clear mask
}

void
wiz_socket_irq_set(uint8_t socket, Wiz_IRQ_Cb cb, uint8_t mask)
{
	irq_socket_cb[socket] = cb;

	uint8_t mask2;
	_dma_read(WIZ_SIMR, 0, &mask2, 1);
	mask2 |=(1U << socket); // enable socket IRQs
	_dma_write(WIZ_SIMR, 0, &mask2, 1);

	_dma_write_sock(socket, WIZ_Sn_IMR, &mask, 1); // set mask
}

void
wiz_socket_irq_unset(uint8_t socket)
{
	irq_socket_cb[socket] = NULL;

	uint8_t mask2;
	_dma_read(WIZ_SIMR, 0, &mask2, 1);
	mask2 &= ~(1U << socket); // disable socket IRQs
	_dma_write(WIZ_SIMR, 0, &mask2, 1);

	uint8_t mask = 0;
	_dma_write_sock(socket, WIZ_Sn_IMR, &mask, 1); // clear mask
}
