#include <ultra64.h>
#include "ramrom.h"
#include <macro.h>

/**
 * @file ramrom.c
 * This file contains code to handle reading and writing rom addresses.
 */


OSIoMesg memoryMesgMB;
OSMesg memoryMesg;
OSMesgQueue memoryMesgQueue;

/**
 * 6760	70005B60
 * external
 * romCreateMesgQueue
 * creates a message queue
 */
void romCreateMesgQueue(void)
{
    osCreateMesgQueue(&memoryMesgQueue, &memoryMesg, 1);
}

/**
 * 6790	70005B90
 * doRomCopy
 * invalidate cache and do pi dma
 */
void doRomCopy(void *target, void *source, u32 size)
{
    osInvalDCache(target, size);
#ifdef PORT
    /* PI device addresses are deliberate 32-bit cart tokens. */
    osPiStartDma(&memoryMesgMB, OS_MESG_PRI_NORMAL, OS_READ,
                 (u32)(uintptr_t)source, target, size, &memoryMesgQueue);
#else
    osPiStartDma(&memoryMesgMB, OS_MESG_PRI_NORMAL, OS_READ, source, target, size, &memoryMesgQueue);
#endif
}

/**
 * 67F0	70005BF0
 * romReceiveMesg
 * receives a message queue
 */
void romReceiveMesg(void)
{
    osRecvMesg(&memoryMesgQueue, NULL, OS_MESG_BLOCK);
}

/**
 * 681C	70005C1C
 * external
 * romCopy
 * copy from rom to ram
 */
void romCopy(void *target, void *source, u32 size)
{
    doRomCopy(target, source, size);
    romReceiveMesg();
}

/**
 * 6844	70005C44
 * external
 * romCopyAligned
 * aligns data, does a romCopy(), then returns aligned pointer to target
 */
#ifdef PORT
/* D66: the N64 build did all of this in s32 (every address fit). On PC the
 * targets live in .bss above 4 GiB, so `(s32)target` truncates (e.g.
 * 0x1401C6F00 -> 0x401C6F00) and romCopy DMA's into a wild address. Same
 * class as D53/D56: pointer-width reconciliation only — the arithmetic and
 * the returned (aligned + offset) value are unchanged, just 64-bit wide.
 * Callers assign the result straight to pointers, so it returns void* here
 * instead of s32. */
void *romCopyAligned(void *target, void *source, s32 length)
{
    uintptr_t target_u = (uintptr_t)target;
    uintptr_t source_u = (uintptr_t)source;
    uintptr_t source_aligned = align_addr_even(source_u);
    uintptr_t source_offset = source_u - source_aligned;
    uintptr_t target_aligned = ALIGN16_a(target_u);

    romCopy((void *)target_aligned, (void *)source_aligned,
            (s32)ALIGN16_a(source_offset + length));
    return (void *)(target_aligned + source_offset);
}
#else
s32 romCopyAligned(void *target, void *source, s32 length)
{
    s32 target_offset;
    s32 *target_aligned;
    s32 *source_aligned;
    s32 *source_offset;

    source_aligned = align_addr_even((s32)source);
    source_offset = (s32)source - (s32)source_aligned;
    target_aligned = ALIGN16_a((s32)target);
    target_offset = source_offset;
    romCopy(target_aligned, source_aligned, ALIGN16_a((s32)source_offset + length));
    return ((s32)target_aligned + target_offset);
}
#endif

/**
 * 68A8	70005CA8
 * doRomWrite
 * actually writes to rom (buffer on Indy)
 */
void doRomWrite(void *source, void *target, u32 size)
{
    osWritebackDCache(source, size);
#ifdef PORT
    osPiStartDma(&memoryMesgMB, OS_MESG_PRI_NORMAL, OS_WRITE,
                 (u32)(uintptr_t)target, source, size, &memoryMesgQueue);
#else
    osPiStartDma(&memoryMesgMB, OS_MESG_PRI_NORMAL, OS_WRITE, target, source, size, &memoryMesgQueue);
#endif
}

/**
 * 6908	70005D08
 * external
 * romWrite
 * let's write to the rom (buffer on Indy)
 */
void romWrite(void *source, void *target, u32 size)
{
    doRomWrite(source, target, size);
    romReceiveMesg();
}
