[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO CTS-0049] Characterization buffer is: CLKBUF_X3.
[INFO CTS-0039] Number of created patterns = 3960.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
1           4           1           12          1           11          
[WARNING CTS-0043] 528 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 3960.
[INFO CTS-0047]     Number of keys in characterization LUT: 488.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 151 sinks.
[INFO CTS-0010]  Clock net "clk2" has 150 sinks.
[INFO CTS-0008] TritonCTS found 2 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 151.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 10 and with maximum cluster diameter of 60.0 um.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 40000  dbu (20.0 um).
[INFO CTS-0021]  Distance between buffers: 2 units (200000 dbu).
[INFO CTS-0023]  Original sink region: [(8785, 6785), (197672, 95673)].
[INFO CTS-0024]  Normalized sink region: [(0.219625, 0.169625), (4.9418, 2.39183)].
[INFO CTS-0025]     Width:  4.7222.
[INFO CTS-0026]     Height: 2.2222.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 76
    Sub-region size: 2.3611 X 2.2222
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 11 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 38
    Sub-region size: 2.3611 X 1.1111
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 11 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 72 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 19
    Sub-region size: 1.1805 X 1.1111
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 11 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 35 sinks, 1 sinks closer to other cluster.
 Level 4
    Direction: Vertical
    Sinks per sub-region: 10
    Sub-region size: 1.1805 X 0.5556
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 11 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
 Out of 20 sinks, 5 sinks closer to other cluster.
 Out of 20 sinks, 3 sinks closer to other cluster.
 Out of 23 sinks, 2 sinks closer to other cluster.
 Out of 16 sinks, 2 sinks closer to other cluster.
 Out of 21 sinks, 4 sinks closer to other cluster.
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 151.
[INFO CTS-0027] Generating H-Tree topology for net clk2.
[INFO CTS-0028]  Total number of sinks: 150.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 10 and with maximum cluster diameter of 60.0 um.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 40000  dbu (20.0 um).
[INFO CTS-0021]  Distance between buffers: 2 units (200000 dbu).
[INFO CTS-0023]  Original sink region: [(8785, 95673), (197672, 184561)].
[INFO CTS-0024]  Normalized sink region: [(0.219625, 2.39183), (4.9418, 4.61402)].
[INFO CTS-0025]     Width:  4.7222.
[INFO CTS-0026]     Height: 2.2222.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 75
    Sub-region size: 2.3611 X 2.2222
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 11 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 38
    Sub-region size: 2.3611 X 1.1111
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 11 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 19
    Sub-region size: 1.1805 X 1.1111
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 11 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 32 sinks, 1 sinks closer to other cluster.
 Level 4
    Direction: Vertical
    Sinks per sub-region: 10
    Sub-region size: 1.1805 X 0.5555
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 11 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 21 sinks, 2 sinks closer to other cluster.
 Out of 22 sinks, 1 sinks closer to other cluster.
 Out of 18 sinks, 1 sinks closer to other cluster.
 Out of 18 sinks, 6 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 150.
[INFO CTS-0093] Fixing tree levels for max depth 5
Fixing from level 2 (parent=0 + current=2) to max 5 for driver clk
[INFO CTS-0018]     Created 65 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 5.
[INFO CTS-0015]     Created 65 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 7:3, 8:3, 9:4, 10:1, 11:1, 12:4..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0018]     Created 17 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 17 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 8:6, 9:2, 10:3, 11:1, 12:2, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 300
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 197.18 um
[INFO CTS-0102]  Path depth 5 - 5
[INFO CTS-0098] Clock net "clk2"
[INFO CTS-0099]  Sinks 150
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 85.19 um
[INFO CTS-0102]  Path depth 2 - 2
