// Seed: 3651343273
module module_0;
  wire id_2;
  wire id_3;
  wor  id_4;
  assign id_4 = 1 == 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    input tri1 id_3
);
  always @(*)
    if (id_2) id_5 = 1 > ~id_2;
    else $display(id_1, 1);
  module_0();
endmodule
module module_2 (
    input supply1 id_0,
    input wire id_1
    , id_3
);
  logic [7:0] id_4;
  wire id_5 = id_4[1];
  module_0();
  wire id_6;
endmodule
