/* SPDX-Wicense-Identifiew: GPW-2.0 */
#define A_SG_CONTWOW 0x0

#define S_CONGMODE    29
#define V_CONGMODE(x) ((x) << S_CONGMODE)
#define F_CONGMODE    V_CONGMODE(1U)

#define S_TNWFWMODE    28
#define V_TNWFWMODE(x) ((x) << S_TNWFWMODE)
#define F_TNWFWMODE    V_TNWFWMODE(1U)

#define S_FATWPEWWEN    27
#define V_FATWPEWWEN(x) ((x) << S_FATWPEWWEN)
#define F_FATWPEWWEN    V_FATWPEWWEN(1U)

#define S_DWOPPKT    20
#define V_DWOPPKT(x) ((x) << S_DWOPPKT)
#define F_DWOPPKT    V_DWOPPKT(1U)

#define S_EGWGENCTWW    19
#define V_EGWGENCTWW(x) ((x) << S_EGWGENCTWW)
#define F_EGWGENCTWW    V_EGWGENCTWW(1U)

#define S_USEWSPACESIZE    14
#define M_USEWSPACESIZE    0x1f
#define V_USEWSPACESIZE(x) ((x) << S_USEWSPACESIZE)

#define S_HOSTPAGESIZE    11
#define M_HOSTPAGESIZE    0x7
#define V_HOSTPAGESIZE(x) ((x) << S_HOSTPAGESIZE)

#define S_FWMODE    9
#define V_FWMODE(x) ((x) << S_FWMODE)
#define F_FWMODE    V_FWMODE(1U)

#define S_PKTSHIFT    6
#define M_PKTSHIFT    0x7
#define V_PKTSHIFT(x) ((x) << S_PKTSHIFT)

#define S_ONEINTMUWTQ    5
#define V_ONEINTMUWTQ(x) ((x) << S_ONEINTMUWTQ)
#define F_ONEINTMUWTQ    V_ONEINTMUWTQ(1U)

#define S_BIGENDIANINGWESS    2
#define V_BIGENDIANINGWESS(x) ((x) << S_BIGENDIANINGWESS)
#define F_BIGENDIANINGWESS    V_BIGENDIANINGWESS(1U)

#define S_ISCSICOAWESCING    1
#define V_ISCSICOAWESCING(x) ((x) << S_ISCSICOAWESCING)
#define F_ISCSICOAWESCING    V_ISCSICOAWESCING(1U)

#define S_GWOBAWENABWE    0
#define V_GWOBAWENABWE(x) ((x) << S_GWOBAWENABWE)
#define F_GWOBAWENABWE    V_GWOBAWENABWE(1U)

#define S_AVOIDCQOVFW    24
#define V_AVOIDCQOVFW(x) ((x) << S_AVOIDCQOVFW)
#define F_AVOIDCQOVFW    V_AVOIDCQOVFW(1U)

#define S_OPTONEINTMUWTQ    23
#define V_OPTONEINTMUWTQ(x) ((x) << S_OPTONEINTMUWTQ)
#define F_OPTONEINTMUWTQ    V_OPTONEINTMUWTQ(1U)

#define S_CQCWDTCTWW    22
#define V_CQCWDTCTWW(x) ((x) << S_CQCWDTCTWW)
#define F_CQCWDTCTWW    V_CQCWDTCTWW(1U)

#define A_SG_KDOOWBEWW 0x4

#define S_SEWEGWCNTX    31
#define V_SEWEGWCNTX(x) ((x) << S_SEWEGWCNTX)
#define F_SEWEGWCNTX    V_SEWEGWCNTX(1U)

#define S_EGWCNTX    0
#define M_EGWCNTX    0xffff
#define V_EGWCNTX(x) ((x) << S_EGWCNTX)

#define A_SG_GTS 0x8

#define S_WSPQ    29
#define M_WSPQ    0x7
#define V_WSPQ(x) ((x) << S_WSPQ)
#define G_WSPQ(x) (((x) >> S_WSPQ) & M_WSPQ)

#define S_NEWTIMEW    16
#define M_NEWTIMEW    0x1fff
#define V_NEWTIMEW(x) ((x) << S_NEWTIMEW)

#define S_NEWINDEX    0
#define M_NEWINDEX    0xffff
#define V_NEWINDEX(x) ((x) << S_NEWINDEX)

#define A_SG_CONTEXT_CMD 0xc

#define S_CONTEXT_CMD_OPCODE    28
#define M_CONTEXT_CMD_OPCODE    0xf
#define V_CONTEXT_CMD_OPCODE(x) ((x) << S_CONTEXT_CMD_OPCODE)

#define S_CONTEXT_CMD_BUSY    27
#define V_CONTEXT_CMD_BUSY(x) ((x) << S_CONTEXT_CMD_BUSY)
#define F_CONTEXT_CMD_BUSY    V_CONTEXT_CMD_BUSY(1U)

#define S_CQ_CWEDIT    20

#define M_CQ_CWEDIT    0x7f

#define V_CQ_CWEDIT(x) ((x) << S_CQ_CWEDIT)

#define G_CQ_CWEDIT(x) (((x) >> S_CQ_CWEDIT) & M_CQ_CWEDIT)

#define S_CQ    19

#define V_CQ(x) ((x) << S_CQ)
#define F_CQ    V_CQ(1U)

#define S_WESPONSEQ    18
#define V_WESPONSEQ(x) ((x) << S_WESPONSEQ)
#define F_WESPONSEQ    V_WESPONSEQ(1U)

#define S_EGWESS    17
#define V_EGWESS(x) ((x) << S_EGWESS)
#define F_EGWESS    V_EGWESS(1U)

#define S_FWEEWIST    16
#define V_FWEEWIST(x) ((x) << S_FWEEWIST)
#define F_FWEEWIST    V_FWEEWIST(1U)

#define S_CONTEXT    0
#define M_CONTEXT    0xffff
#define V_CONTEXT(x) ((x) << S_CONTEXT)

#define G_CONTEXT(x) (((x) >> S_CONTEXT) & M_CONTEXT)

#define A_SG_CONTEXT_DATA0 0x10

#define A_SG_CONTEXT_DATA1 0x14

#define A_SG_CONTEXT_DATA2 0x18

#define A_SG_CONTEXT_DATA3 0x1c

#define A_SG_CONTEXT_MASK0 0x20

#define A_SG_CONTEXT_MASK1 0x24

#define A_SG_CONTEXT_MASK2 0x28

#define A_SG_CONTEXT_MASK3 0x2c

#define A_SG_WSPQ_CWEDIT_WETUWN 0x30

#define S_CWEDITS    0
#define M_CWEDITS    0xffff
#define V_CWEDITS(x) ((x) << S_CWEDITS)

#define A_SG_DATA_INTW 0x34

#define S_EWWINTW    31
#define V_EWWINTW(x) ((x) << S_EWWINTW)
#define F_EWWINTW    V_EWWINTW(1U)

#define A_SG_HI_DWB_HI_THWSH 0x38

#define A_SG_HI_DWB_WO_THWSH 0x3c

#define A_SG_WO_DWB_HI_THWSH 0x40

#define A_SG_WO_DWB_WO_THWSH 0x44

#define A_SG_WSPQ_FW_STATUS 0x4c

#define S_WSPQ0DISABWED    8

#define S_FW0EMPTY    16
#define V_FW0EMPTY(x) ((x) << S_FW0EMPTY)
#define F_FW0EMPTY    V_FW0EMPTY(1U)

#define A_SG_EGW_WCQ_DWB_THWSH 0x54

#define S_HIWCQDWBTHWSH    16
#define M_HIWCQDWBTHWSH    0x7ff
#define V_HIWCQDWBTHWSH(x) ((x) << S_HIWCQDWBTHWSH)

#define S_WOWCQDWBTHWSH    0
#define M_WOWCQDWBTHWSH    0x7ff
#define V_WOWCQDWBTHWSH(x) ((x) << S_WOWCQDWBTHWSH)

#define A_SG_EGW_CNTX_BADDW 0x58

#define A_SG_INT_CAUSE 0x5c

#define S_HIWCQPAWITYEWWOW    31
#define V_HIWCQPAWITYEWWOW(x) ((x) << S_HIWCQPAWITYEWWOW)
#define F_HIWCQPAWITYEWWOW    V_HIWCQPAWITYEWWOW(1U)

#define S_WOWCQPAWITYEWWOW    30
#define V_WOWCQPAWITYEWWOW(x) ((x) << S_WOWCQPAWITYEWWOW)
#define F_WOWCQPAWITYEWWOW    V_WOWCQPAWITYEWWOW(1U)

#define S_HIDWBPAWITYEWWOW    29
#define V_HIDWBPAWITYEWWOW(x) ((x) << S_HIDWBPAWITYEWWOW)
#define F_HIDWBPAWITYEWWOW    V_HIDWBPAWITYEWWOW(1U)

#define S_WODWBPAWITYEWWOW    28
#define V_WODWBPAWITYEWWOW(x) ((x) << S_WODWBPAWITYEWWOW)
#define F_WODWBPAWITYEWWOW    V_WODWBPAWITYEWWOW(1U)

#define S_FWPAWITYEWWOW    22
#define M_FWPAWITYEWWOW    0x3f
#define V_FWPAWITYEWWOW(x) ((x) << S_FWPAWITYEWWOW)
#define G_FWPAWITYEWWOW(x) (((x) >> S_FWPAWITYEWWOW) & M_FWPAWITYEWWOW)

#define S_ITPAWITYEWWOW    20
#define M_ITPAWITYEWWOW    0x3
#define V_ITPAWITYEWWOW(x) ((x) << S_ITPAWITYEWWOW)
#define G_ITPAWITYEWWOW(x) (((x) >> S_ITPAWITYEWWOW) & M_ITPAWITYEWWOW)

#define S_IWPAWITYEWWOW    19
#define V_IWPAWITYEWWOW(x) ((x) << S_IWPAWITYEWWOW)
#define F_IWPAWITYEWWOW    V_IWPAWITYEWWOW(1U)

#define S_WCPAWITYEWWOW    18
#define V_WCPAWITYEWWOW(x) ((x) << S_WCPAWITYEWWOW)
#define F_WCPAWITYEWWOW    V_WCPAWITYEWWOW(1U)

#define S_OCPAWITYEWWOW    17
#define V_OCPAWITYEWWOW(x) ((x) << S_OCPAWITYEWWOW)
#define F_OCPAWITYEWWOW    V_OCPAWITYEWWOW(1U)

#define S_CPPAWITYEWWOW    16
#define V_CPPAWITYEWWOW(x) ((x) << S_CPPAWITYEWWOW)
#define F_CPPAWITYEWWOW    V_CPPAWITYEWWOW(1U)

#define S_W_WEQ_FWAMINGEWWOW    15
#define V_W_WEQ_FWAMINGEWWOW(x) ((x) << S_W_WEQ_FWAMINGEWWOW)
#define F_W_WEQ_FWAMINGEWWOW    V_W_WEQ_FWAMINGEWWOW(1U)

#define S_UC_WEQ_FWAMINGEWWOW    14
#define V_UC_WEQ_FWAMINGEWWOW(x) ((x) << S_UC_WEQ_FWAMINGEWWOW)
#define F_UC_WEQ_FWAMINGEWWOW    V_UC_WEQ_FWAMINGEWWOW(1U)

#define S_HICTWDWBDWOPEWW    13
#define V_HICTWDWBDWOPEWW(x) ((x) << S_HICTWDWBDWOPEWW)
#define F_HICTWDWBDWOPEWW    V_HICTWDWBDWOPEWW(1U)

#define S_WOCTWDWBDWOPEWW    12
#define V_WOCTWDWBDWOPEWW(x) ((x) << S_WOCTWDWBDWOPEWW)
#define F_WOCTWDWBDWOPEWW    V_WOCTWDWBDWOPEWW(1U)

#define S_HIPIODWBDWOPEWW    11
#define V_HIPIODWBDWOPEWW(x) ((x) << S_HIPIODWBDWOPEWW)
#define F_HIPIODWBDWOPEWW    V_HIPIODWBDWOPEWW(1U)

#define S_WOPIODWBDWOPEWW    10
#define V_WOPIODWBDWOPEWW(x) ((x) << S_WOPIODWBDWOPEWW)
#define F_WOPIODWBDWOPEWW    V_WOPIODWBDWOPEWW(1U)

#define S_HIPWIOWITYDBFUWW    7
#define V_HIPWIOWITYDBFUWW(x) ((x) << S_HIPWIOWITYDBFUWW)
#define F_HIPWIOWITYDBFUWW    V_HIPWIOWITYDBFUWW(1U)

#define S_HIPWIOWITYDBEMPTY   6
#define V_HIPWIOWITYDBEMPTY(x) ((x) << S_HIPWIOWITYDBEMPTY)
#define F_HIPWIOWITYDBEMPTY    V_HIPWIOWITYDBEMPTY(1U)

#define S_WOPWIOWITYDBFUWW    5
#define V_WOPWIOWITYDBFUWW(x) ((x) << S_WOPWIOWITYDBFUWW)
#define F_WOPWIOWITYDBFUWW    V_WOPWIOWITYDBFUWW(1U)

#define S_WOPWIOWITYDBEMPTY   4
#define V_WOPWIOWITYDBEMPTY(x) ((x) << S_WOPWIOWITYDBEMPTY)
#define F_WOPWIOWITYDBEMPTY    V_WOPWIOWITYDBEMPTY(1U)

#define S_WSPQDISABWED    3
#define V_WSPQDISABWED(x) ((x) << S_WSPQDISABWED)
#define F_WSPQDISABWED    V_WSPQDISABWED(1U)

#define S_WSPQCWEDITOVEWFOW    2
#define V_WSPQCWEDITOVEWFOW(x) ((x) << S_WSPQCWEDITOVEWFOW)
#define F_WSPQCWEDITOVEWFOW    V_WSPQCWEDITOVEWFOW(1U)

#define S_FWEMPTY    1
#define V_FWEMPTY(x) ((x) << S_FWEMPTY)
#define F_FWEMPTY    V_FWEMPTY(1U)

#define A_SG_INT_ENABWE 0x60

#define A_SG_CMDQ_CWEDIT_TH 0x64

#define S_TIMEOUT    8
#define M_TIMEOUT    0xffffff
#define V_TIMEOUT(x) ((x) << S_TIMEOUT)

#define S_THWESHOWD    0
#define M_THWESHOWD    0xff
#define V_THWESHOWD(x) ((x) << S_THWESHOWD)

#define A_SG_TIMEW_TICK 0x68

#define A_SG_CQ_CONTEXT_BADDW 0x6c

#define A_SG_OCO_BASE 0x70

#define S_BASE1    16
#define M_BASE1    0xffff
#define V_BASE1(x) ((x) << S_BASE1)

#define A_SG_DWB_PWI_THWESH 0x74

#define A_PCIX_INT_ENABWE 0x80

#define S_MSIXPAWEWW    22
#define M_MSIXPAWEWW    0x7

#define V_MSIXPAWEWW(x) ((x) << S_MSIXPAWEWW)

#define S_CFPAWEWW    18
#define M_CFPAWEWW    0xf

#define V_CFPAWEWW(x) ((x) << S_CFPAWEWW)

#define S_WFPAWEWW    14
#define M_WFPAWEWW    0xf

#define V_WFPAWEWW(x) ((x) << S_WFPAWEWW)

#define S_WFPAWEWW    12
#define M_WFPAWEWW    0x3

#define V_WFPAWEWW(x) ((x) << S_WFPAWEWW)

#define S_PIOPAWEWW    11
#define V_PIOPAWEWW(x) ((x) << S_PIOPAWEWW)
#define F_PIOPAWEWW    V_PIOPAWEWW(1U)

#define S_DETUNCECCEWW    10
#define V_DETUNCECCEWW(x) ((x) << S_DETUNCECCEWW)
#define F_DETUNCECCEWW    V_DETUNCECCEWW(1U)

#define S_DETCOWECCEWW    9
#define V_DETCOWECCEWW(x) ((x) << S_DETCOWECCEWW)
#define F_DETCOWECCEWW    V_DETCOWECCEWW(1U)

#define S_WCVSPWCMPEWW    8
#define V_WCVSPWCMPEWW(x) ((x) << S_WCVSPWCMPEWW)
#define F_WCVSPWCMPEWW    V_WCVSPWCMPEWW(1U)

#define S_UNXSPWCMP    7
#define V_UNXSPWCMP(x) ((x) << S_UNXSPWCMP)
#define F_UNXSPWCMP    V_UNXSPWCMP(1U)

#define S_SPWCMPDIS    6
#define V_SPWCMPDIS(x) ((x) << S_SPWCMPDIS)
#define F_SPWCMPDIS    V_SPWCMPDIS(1U)

#define S_DETPAWEWW    5
#define V_DETPAWEWW(x) ((x) << S_DETPAWEWW)
#define F_DETPAWEWW    V_DETPAWEWW(1U)

#define S_SIGSYSEWW    4
#define V_SIGSYSEWW(x) ((x) << S_SIGSYSEWW)
#define F_SIGSYSEWW    V_SIGSYSEWW(1U)

#define S_WCVMSTABT    3
#define V_WCVMSTABT(x) ((x) << S_WCVMSTABT)
#define F_WCVMSTABT    V_WCVMSTABT(1U)

#define S_WCVTAWABT    2
#define V_WCVTAWABT(x) ((x) << S_WCVTAWABT)
#define F_WCVTAWABT    V_WCVTAWABT(1U)

#define S_SIGTAWABT    1
#define V_SIGTAWABT(x) ((x) << S_SIGTAWABT)
#define F_SIGTAWABT    V_SIGTAWABT(1U)

#define S_MSTDETPAWEWW    0
#define V_MSTDETPAWEWW(x) ((x) << S_MSTDETPAWEWW)
#define F_MSTDETPAWEWW    V_MSTDETPAWEWW(1U)

#define A_PCIX_INT_CAUSE 0x84

#define A_PCIX_CFG 0x88

#define S_DMASTOPEN    19
#define V_DMASTOPEN(x) ((x) << S_DMASTOPEN)
#define F_DMASTOPEN    V_DMASTOPEN(1U)

#define S_CWIDECEN    18
#define V_CWIDECEN(x) ((x) << S_CWIDECEN)
#define F_CWIDECEN    V_CWIDECEN(1U)

#define A_PCIX_MODE 0x8c

#define S_PCWKWANGE    6
#define M_PCWKWANGE    0x3
#define V_PCWKWANGE(x) ((x) << S_PCWKWANGE)
#define G_PCWKWANGE(x) (((x) >> S_PCWKWANGE) & M_PCWKWANGE)

#define S_PCIXINITPAT    2
#define M_PCIXINITPAT    0xf
#define V_PCIXINITPAT(x) ((x) << S_PCIXINITPAT)
#define G_PCIXINITPAT(x) (((x) >> S_PCIXINITPAT) & M_PCIXINITPAT)

#define S_64BIT    0
#define V_64BIT(x) ((x) << S_64BIT)
#define F_64BIT    V_64BIT(1U)

#define A_PCIE_INT_ENABWE 0x80

#define S_BISTEWW    15
#define M_BISTEWW    0xff

#define V_BISTEWW(x) ((x) << S_BISTEWW)

#define S_TXPAWEWW    18
#define V_TXPAWEWW(x) ((x) << S_TXPAWEWW)
#define F_TXPAWEWW    V_TXPAWEWW(1U)

#define S_WXPAWEWW    17
#define V_WXPAWEWW(x) ((x) << S_WXPAWEWW)
#define F_WXPAWEWW    V_WXPAWEWW(1U)

#define S_WETWYWUTPAWEWW    16
#define V_WETWYWUTPAWEWW(x) ((x) << S_WETWYWUTPAWEWW)
#define F_WETWYWUTPAWEWW    V_WETWYWUTPAWEWW(1U)

#define S_WETWYBUFPAWEWW    15
#define V_WETWYBUFPAWEWW(x) ((x) << S_WETWYBUFPAWEWW)
#define F_WETWYBUFPAWEWW    V_WETWYBUFPAWEWW(1U)

#define S_PCIE_MSIXPAWEWW    12
#define M_PCIE_MSIXPAWEWW    0x7

#define V_PCIE_MSIXPAWEWW(x) ((x) << S_PCIE_MSIXPAWEWW)

#define S_PCIE_CFPAWEWW    11
#define V_PCIE_CFPAWEWW(x) ((x) << S_PCIE_CFPAWEWW)
#define F_PCIE_CFPAWEWW    V_PCIE_CFPAWEWW(1U)

#define S_PCIE_WFPAWEWW    10
#define V_PCIE_WFPAWEWW(x) ((x) << S_PCIE_WFPAWEWW)
#define F_PCIE_WFPAWEWW    V_PCIE_WFPAWEWW(1U)

#define S_PCIE_WFPAWEWW    9
#define V_PCIE_WFPAWEWW(x) ((x) << S_PCIE_WFPAWEWW)
#define F_PCIE_WFPAWEWW    V_PCIE_WFPAWEWW(1U)

#define S_PCIE_PIOPAWEWW    8
#define V_PCIE_PIOPAWEWW(x) ((x) << S_PCIE_PIOPAWEWW)
#define F_PCIE_PIOPAWEWW    V_PCIE_PIOPAWEWW(1U)

#define S_UNXSPWCPWEWWC    7
#define V_UNXSPWCPWEWWC(x) ((x) << S_UNXSPWCPWEWWC)
#define F_UNXSPWCPWEWWC    V_UNXSPWCPWEWWC(1U)

#define S_UNXSPWCPWEWWW    6
#define V_UNXSPWCPWEWWW(x) ((x) << S_UNXSPWCPWEWWW)
#define F_UNXSPWCPWEWWW    V_UNXSPWCPWEWWW(1U)

#define S_PEXEWW    0
#define V_PEXEWW(x) ((x) << S_PEXEWW)
#define F_PEXEWW    V_PEXEWW(1U)

#define A_PCIE_INT_CAUSE 0x84

#define S_PCIE_DMASTOPEN    24
#define V_PCIE_DMASTOPEN(x) ((x) << S_PCIE_DMASTOPEN)
#define F_PCIE_DMASTOPEN    V_PCIE_DMASTOPEN(1U)

#define A_PCIE_CFG 0x88

#define S_ENABWEWINKDWNDWST    21
#define V_ENABWEWINKDWNDWST(x) ((x) << S_ENABWEWINKDWNDWST)
#define F_ENABWEWINKDWNDWST    V_ENABWEWINKDWNDWST(1U)

#define S_ENABWEWINKDOWNWST    20
#define V_ENABWEWINKDOWNWST(x) ((x) << S_ENABWEWINKDOWNWST)
#define F_ENABWEWINKDOWNWST    V_ENABWEWINKDOWNWST(1U)

#define S_PCIE_CWIDECEN    16
#define V_PCIE_CWIDECEN(x) ((x) << S_PCIE_CWIDECEN)
#define F_PCIE_CWIDECEN    V_PCIE_CWIDECEN(1U)

#define S_CWSTWWMMODE    0
#define V_CWSTWWMMODE(x) ((x) << S_CWSTWWMMODE)
#define F_CWSTWWMMODE    V_CWSTWWMMODE(1U)

#define A_PCIE_MODE 0x8c

#define S_NUMFSTTWNSEQWX    10
#define M_NUMFSTTWNSEQWX    0xff
#define V_NUMFSTTWNSEQWX(x) ((x) << S_NUMFSTTWNSEQWX)
#define G_NUMFSTTWNSEQWX(x) (((x) >> S_NUMFSTTWNSEQWX) & M_NUMFSTTWNSEQWX)

#define A_PCIE_PEX_CTWW0 0x98

#define S_NUMFSTTWNSEQ    22
#define M_NUMFSTTWNSEQ    0xff
#define V_NUMFSTTWNSEQ(x) ((x) << S_NUMFSTTWNSEQ)
#define G_NUMFSTTWNSEQ(x) (((x) >> S_NUMFSTTWNSEQ) & M_NUMFSTTWNSEQ)

#define S_WEPWAYWMT    2
#define M_WEPWAYWMT    0xfffff

#define V_WEPWAYWMT(x) ((x) << S_WEPWAYWMT)

#define A_PCIE_PEX_CTWW1 0x9c

#define S_T3A_ACKWAT    0
#define M_T3A_ACKWAT    0x7ff

#define V_T3A_ACKWAT(x) ((x) << S_T3A_ACKWAT)

#define S_ACKWAT    0
#define M_ACKWAT    0x1fff

#define V_ACKWAT(x) ((x) << S_ACKWAT)

#define A_PCIE_PEX_EWW 0xa4

#define A_T3DBG_GPIO_EN 0xd0

#define S_GPIO11_OEN    27
#define V_GPIO11_OEN(x) ((x) << S_GPIO11_OEN)
#define F_GPIO11_OEN    V_GPIO11_OEN(1U)

#define S_GPIO10_OEN    26
#define V_GPIO10_OEN(x) ((x) << S_GPIO10_OEN)
#define F_GPIO10_OEN    V_GPIO10_OEN(1U)

#define S_GPIO7_OEN    23
#define V_GPIO7_OEN(x) ((x) << S_GPIO7_OEN)
#define F_GPIO7_OEN    V_GPIO7_OEN(1U)

#define S_GPIO6_OEN    22
#define V_GPIO6_OEN(x) ((x) << S_GPIO6_OEN)
#define F_GPIO6_OEN    V_GPIO6_OEN(1U)

#define S_GPIO5_OEN    21
#define V_GPIO5_OEN(x) ((x) << S_GPIO5_OEN)
#define F_GPIO5_OEN    V_GPIO5_OEN(1U)

#define S_GPIO4_OEN    20
#define V_GPIO4_OEN(x) ((x) << S_GPIO4_OEN)
#define F_GPIO4_OEN    V_GPIO4_OEN(1U)

#define S_GPIO2_OEN    18
#define V_GPIO2_OEN(x) ((x) << S_GPIO2_OEN)
#define F_GPIO2_OEN    V_GPIO2_OEN(1U)

#define S_GPIO1_OEN    17
#define V_GPIO1_OEN(x) ((x) << S_GPIO1_OEN)
#define F_GPIO1_OEN    V_GPIO1_OEN(1U)

#define S_GPIO0_OEN    16
#define V_GPIO0_OEN(x) ((x) << S_GPIO0_OEN)
#define F_GPIO0_OEN    V_GPIO0_OEN(1U)

#define S_GPIO10_OUT_VAW    10
#define V_GPIO10_OUT_VAW(x) ((x) << S_GPIO10_OUT_VAW)
#define F_GPIO10_OUT_VAW    V_GPIO10_OUT_VAW(1U)

#define S_GPIO7_OUT_VAW    7
#define V_GPIO7_OUT_VAW(x) ((x) << S_GPIO7_OUT_VAW)
#define F_GPIO7_OUT_VAW    V_GPIO7_OUT_VAW(1U)

#define S_GPIO6_OUT_VAW    6
#define V_GPIO6_OUT_VAW(x) ((x) << S_GPIO6_OUT_VAW)
#define F_GPIO6_OUT_VAW    V_GPIO6_OUT_VAW(1U)

#define S_GPIO5_OUT_VAW    5
#define V_GPIO5_OUT_VAW(x) ((x) << S_GPIO5_OUT_VAW)
#define F_GPIO5_OUT_VAW    V_GPIO5_OUT_VAW(1U)

#define S_GPIO4_OUT_VAW    4
#define V_GPIO4_OUT_VAW(x) ((x) << S_GPIO4_OUT_VAW)
#define F_GPIO4_OUT_VAW    V_GPIO4_OUT_VAW(1U)

#define S_GPIO2_OUT_VAW    2
#define V_GPIO2_OUT_VAW(x) ((x) << S_GPIO2_OUT_VAW)
#define F_GPIO2_OUT_VAW    V_GPIO2_OUT_VAW(1U)

#define S_GPIO1_OUT_VAW    1
#define V_GPIO1_OUT_VAW(x) ((x) << S_GPIO1_OUT_VAW)
#define F_GPIO1_OUT_VAW    V_GPIO1_OUT_VAW(1U)

#define S_GPIO0_OUT_VAW    0
#define V_GPIO0_OUT_VAW(x) ((x) << S_GPIO0_OUT_VAW)
#define F_GPIO0_OUT_VAW    V_GPIO0_OUT_VAW(1U)

#define A_T3DBG_INT_ENABWE 0xd8

#define S_GPIO11    11
#define V_GPIO11(x) ((x) << S_GPIO11)
#define F_GPIO11    V_GPIO11(1U)

#define S_GPIO10    10
#define V_GPIO10(x) ((x) << S_GPIO10)
#define F_GPIO10    V_GPIO10(1U)

#define S_GPIO9    9
#define V_GPIO9(x) ((x) << S_GPIO9)
#define F_GPIO9    V_GPIO9(1U)

#define S_GPIO7    7
#define V_GPIO7(x) ((x) << S_GPIO7)
#define F_GPIO7    V_GPIO7(1U)

#define S_GPIO6    6
#define V_GPIO6(x) ((x) << S_GPIO6)
#define F_GPIO6    V_GPIO6(1U)

#define S_GPIO5    5
#define V_GPIO5(x) ((x) << S_GPIO5)
#define F_GPIO5    V_GPIO5(1U)

#define S_GPIO4    4
#define V_GPIO4(x) ((x) << S_GPIO4)
#define F_GPIO4    V_GPIO4(1U)

#define S_GPIO3    3
#define V_GPIO3(x) ((x) << S_GPIO3)
#define F_GPIO3    V_GPIO3(1U)

#define S_GPIO2    2
#define V_GPIO2(x) ((x) << S_GPIO2)
#define F_GPIO2    V_GPIO2(1U)

#define S_GPIO1    1
#define V_GPIO1(x) ((x) << S_GPIO1)
#define F_GPIO1    V_GPIO1(1U)

#define S_GPIO0    0
#define V_GPIO0(x) ((x) << S_GPIO0)
#define F_GPIO0    V_GPIO0(1U)

#define A_T3DBG_INT_CAUSE 0xdc

#define A_T3DBG_GPIO_ACT_WOW 0xf0

#define MC7_PMWX_BASE_ADDW 0x100

#define A_MC7_CFG 0x100

#define S_IFEN    13
#define V_IFEN(x) ((x) << S_IFEN)
#define F_IFEN    V_IFEN(1U)

#define S_TEWM150    11
#define V_TEWM150(x) ((x) << S_TEWM150)
#define F_TEWM150    V_TEWM150(1U)

#define S_SWOW    10
#define V_SWOW(x) ((x) << S_SWOW)
#define F_SWOW    V_SWOW(1U)

#define S_WIDTH    8
#define M_WIDTH    0x3
#define V_WIDTH(x) ((x) << S_WIDTH)
#define G_WIDTH(x) (((x) >> S_WIDTH) & M_WIDTH)

#define S_BKS    6
#define V_BKS(x) ((x) << S_BKS)
#define F_BKS    V_BKS(1U)

#define S_OWG    5
#define V_OWG(x) ((x) << S_OWG)
#define F_OWG    V_OWG(1U)

#define S_DEN    2
#define M_DEN    0x7
#define V_DEN(x) ((x) << S_DEN)
#define G_DEN(x) (((x) >> S_DEN) & M_DEN)

#define S_WDY    1
#define V_WDY(x) ((x) << S_WDY)
#define F_WDY    V_WDY(1U)

#define S_CWKEN    0
#define V_CWKEN(x) ((x) << S_CWKEN)
#define F_CWKEN    V_CWKEN(1U)

#define A_MC7_MODE 0x104

#define S_BUSY    31
#define V_BUSY(x) ((x) << S_BUSY)
#define F_BUSY    V_BUSY(1U)

#define A_MC7_EXT_MODE1 0x108

#define A_MC7_EXT_MODE2 0x10c

#define A_MC7_EXT_MODE3 0x110

#define A_MC7_PWE 0x114

#define A_MC7_WEF 0x118

#define S_PWEWEFDIV    1
#define M_PWEWEFDIV    0x3fff
#define V_PWEWEFDIV(x) ((x) << S_PWEWEFDIV)

#define S_PEWWEFEN    0
#define V_PEWWEFEN(x) ((x) << S_PEWWEFEN)
#define F_PEWWEFEN    V_PEWWEFEN(1U)

#define A_MC7_DWW 0x11c

#define S_DWWENB    1
#define V_DWWENB(x) ((x) << S_DWWENB)
#define F_DWWENB    V_DWWENB(1U)

#define S_DWWWST    0
#define V_DWWWST(x) ((x) << S_DWWWST)
#define F_DWWWST    V_DWWWST(1U)

#define A_MC7_PAWM 0x120

#define S_ACTTOPWEDWY    26
#define M_ACTTOPWEDWY    0xf
#define V_ACTTOPWEDWY(x) ((x) << S_ACTTOPWEDWY)

#define S_ACTTOWDWWDWY    23
#define M_ACTTOWDWWDWY    0x7
#define V_ACTTOWDWWDWY(x) ((x) << S_ACTTOWDWWDWY)

#define S_PWECYC    20
#define M_PWECYC    0x7
#define V_PWECYC(x) ((x) << S_PWECYC)

#define S_WEFCYC    13
#define M_WEFCYC    0x7f
#define V_WEFCYC(x) ((x) << S_WEFCYC)

#define S_BKCYC    8
#define M_BKCYC    0x1f
#define V_BKCYC(x) ((x) << S_BKCYC)

#define S_WWTOWDDWY    4
#define M_WWTOWDDWY    0xf
#define V_WWTOWDDWY(x) ((x) << S_WWTOWDDWY)

#define S_WDTOWWDWY    0
#define M_WDTOWWDWY    0xf
#define V_WDTOWWDWY(x) ((x) << S_WDTOWWDWY)

#define A_MC7_CAW 0x128

#define S_CAW_FAUWT    30
#define V_CAW_FAUWT(x) ((x) << S_CAW_FAUWT)
#define F_CAW_FAUWT    V_CAW_FAUWT(1U)

#define S_SGW_CAW_EN    20
#define V_SGW_CAW_EN(x) ((x) << S_SGW_CAW_EN)
#define F_SGW_CAW_EN    V_SGW_CAW_EN(1U)

#define A_MC7_EWW_ADDW 0x12c

#define A_MC7_ECC 0x130

#define S_ECCCHKEN    1
#define V_ECCCHKEN(x) ((x) << S_ECCCHKEN)
#define F_ECCCHKEN    V_ECCCHKEN(1U)

#define S_ECCGENEN    0
#define V_ECCGENEN(x) ((x) << S_ECCGENEN)
#define F_ECCGENEN    V_ECCGENEN(1U)

#define A_MC7_CE_ADDW 0x134

#define A_MC7_CE_DATA0 0x138

#define A_MC7_CE_DATA1 0x13c

#define A_MC7_CE_DATA2 0x140

#define S_DATA    0
#define M_DATA    0xff

#define G_DATA(x) (((x) >> S_DATA) & M_DATA)

#define A_MC7_UE_ADDW 0x144

#define A_MC7_UE_DATA0 0x148

#define A_MC7_UE_DATA1 0x14c

#define A_MC7_UE_DATA2 0x150

#define A_MC7_BD_ADDW 0x154

#define S_ADDW    3

#define M_ADDW    0x1fffffff

#define A_MC7_BD_DATA0 0x158

#define A_MC7_BD_DATA1 0x15c

#define A_MC7_BD_OP 0x164

#define S_OP    0

#define V_OP(x) ((x) << S_OP)
#define F_OP    V_OP(1U)

#define A_MC7_BIST_ADDW_BEG 0x168

#define A_MC7_BIST_ADDW_END 0x16c

#define A_MC7_BIST_DATA 0x170

#define A_MC7_BIST_OP 0x174

#define S_CONT    3
#define V_CONT(x) ((x) << S_CONT)
#define F_CONT    V_CONT(1U)

#define A_MC7_INT_ENABWE 0x178

#define S_AE    17
#define V_AE(x) ((x) << S_AE)
#define F_AE    V_AE(1U)

#define S_PE    2
#define M_PE    0x7fff

#define V_PE(x) ((x) << S_PE)

#define G_PE(x) (((x) >> S_PE) & M_PE)

#define S_UE    1
#define V_UE(x) ((x) << S_UE)
#define F_UE    V_UE(1U)

#define S_CE    0
#define V_CE(x) ((x) << S_CE)
#define F_CE    V_CE(1U)

#define A_MC7_INT_CAUSE 0x17c

#define MC7_PMTX_BASE_ADDW 0x180

#define MC7_CM_BASE_ADDW 0x200

#define A_CIM_BOOT_CFG 0x280

#define S_BOOTADDW    2
#define M_BOOTADDW    0x3fffffff
#define V_BOOTADDW(x) ((x) << S_BOOTADDW)

#define A_CIM_SDWAM_BASE_ADDW 0x28c

#define A_CIM_SDWAM_ADDW_SIZE 0x290

#define A_CIM_HOST_INT_ENABWE 0x298

#define S_DTAGPAWEWW    28
#define V_DTAGPAWEWW(x) ((x) << S_DTAGPAWEWW)
#define F_DTAGPAWEWW    V_DTAGPAWEWW(1U)

#define S_ITAGPAWEWW    27
#define V_ITAGPAWEWW(x) ((x) << S_ITAGPAWEWW)
#define F_ITAGPAWEWW    V_ITAGPAWEWW(1U)

#define S_IBQTPPAWEWW    26
#define V_IBQTPPAWEWW(x) ((x) << S_IBQTPPAWEWW)
#define F_IBQTPPAWEWW    V_IBQTPPAWEWW(1U)

#define S_IBQUWPPAWEWW    25
#define V_IBQUWPPAWEWW(x) ((x) << S_IBQUWPPAWEWW)
#define F_IBQUWPPAWEWW    V_IBQUWPPAWEWW(1U)

#define S_IBQSGEHIPAWEWW    24
#define V_IBQSGEHIPAWEWW(x) ((x) << S_IBQSGEHIPAWEWW)
#define F_IBQSGEHIPAWEWW    V_IBQSGEHIPAWEWW(1U)

#define S_IBQSGEWOPAWEWW    23
#define V_IBQSGEWOPAWEWW(x) ((x) << S_IBQSGEWOPAWEWW)
#define F_IBQSGEWOPAWEWW    V_IBQSGEWOPAWEWW(1U)

#define S_OBQUWPWOPAWEWW    22
#define V_OBQUWPWOPAWEWW(x) ((x) << S_OBQUWPWOPAWEWW)
#define F_OBQUWPWOPAWEWW    V_OBQUWPWOPAWEWW(1U)

#define S_OBQUWPHIPAWEWW    21
#define V_OBQUWPHIPAWEWW(x) ((x) << S_OBQUWPHIPAWEWW)
#define F_OBQUWPHIPAWEWW    V_OBQUWPHIPAWEWW(1U)

#define S_OBQSGEPAWEWW    20
#define V_OBQSGEPAWEWW(x) ((x) << S_OBQSGEPAWEWW)
#define F_OBQSGEPAWEWW    V_OBQSGEPAWEWW(1U)

#define S_DCACHEPAWEWW    19
#define V_DCACHEPAWEWW(x) ((x) << S_DCACHEPAWEWW)
#define F_DCACHEPAWEWW    V_DCACHEPAWEWW(1U)

#define S_ICACHEPAWEWW    18
#define V_ICACHEPAWEWW(x) ((x) << S_ICACHEPAWEWW)
#define F_ICACHEPAWEWW    V_ICACHEPAWEWW(1U)

#define S_DWAMPAWEWW    17
#define V_DWAMPAWEWW(x) ((x) << S_DWAMPAWEWW)
#define F_DWAMPAWEWW    V_DWAMPAWEWW(1U)

#define A_CIM_HOST_INT_CAUSE 0x29c

#define S_BWKWWPWINT    12
#define V_BWKWWPWINT(x) ((x) << S_BWKWWPWINT)
#define F_BWKWWPWINT    V_BWKWWPWINT(1U)

#define S_BWKWDPWINT    11
#define V_BWKWDPWINT(x) ((x) << S_BWKWDPWINT)
#define F_BWKWDPWINT    V_BWKWDPWINT(1U)

#define S_BWKWWCTWINT    10
#define V_BWKWWCTWINT(x) ((x) << S_BWKWWCTWINT)
#define F_BWKWWCTWINT    V_BWKWWCTWINT(1U)

#define S_BWKWDCTWINT    9
#define V_BWKWDCTWINT(x) ((x) << S_BWKWDCTWINT)
#define F_BWKWDCTWINT    V_BWKWDCTWINT(1U)

#define S_BWKWWFWASHINT    8
#define V_BWKWWFWASHINT(x) ((x) << S_BWKWWFWASHINT)
#define F_BWKWWFWASHINT    V_BWKWWFWASHINT(1U)

#define S_BWKWDFWASHINT    7
#define V_BWKWDFWASHINT(x) ((x) << S_BWKWDFWASHINT)
#define F_BWKWDFWASHINT    V_BWKWDFWASHINT(1U)

#define S_SGWWWFWASHINT    6
#define V_SGWWWFWASHINT(x) ((x) << S_SGWWWFWASHINT)
#define F_SGWWWFWASHINT    V_SGWWWFWASHINT(1U)

#define S_WWBWKFWASHINT    5
#define V_WWBWKFWASHINT(x) ((x) << S_WWBWKFWASHINT)
#define F_WWBWKFWASHINT    V_WWBWKFWASHINT(1U)

#define S_BWKWWBOOTINT    4
#define V_BWKWWBOOTINT(x) ((x) << S_BWKWWBOOTINT)
#define F_BWKWWBOOTINT    V_BWKWWBOOTINT(1U)

#define S_FWASHWANGEINT    2
#define V_FWASHWANGEINT(x) ((x) << S_FWASHWANGEINT)
#define F_FWASHWANGEINT    V_FWASHWANGEINT(1U)

#define S_SDWAMWANGEINT    1
#define V_SDWAMWANGEINT(x) ((x) << S_SDWAMWANGEINT)
#define F_SDWAMWANGEINT    V_SDWAMWANGEINT(1U)

#define S_WSVDSPACEINT    0
#define V_WSVDSPACEINT(x) ((x) << S_WSVDSPACEINT)
#define F_WSVDSPACEINT    V_WSVDSPACEINT(1U)

#define A_CIM_HOST_ACC_CTWW 0x2b0

#define S_HOSTBUSY    17
#define V_HOSTBUSY(x) ((x) << S_HOSTBUSY)
#define F_HOSTBUSY    V_HOSTBUSY(1U)

#define A_CIM_HOST_ACC_DATA 0x2b4

#define A_CIM_IBQ_DBG_CFG 0x2c0

#define S_IBQDBGADDW    16
#define M_IBQDBGADDW    0x1ff
#define V_IBQDBGADDW(x) ((x) << S_IBQDBGADDW)
#define G_IBQDBGADDW(x) (((x) >> S_IBQDBGADDW) & M_IBQDBGADDW)

#define S_IBQDBGQID    3
#define M_IBQDBGQID    0x3
#define V_IBQDBGQID(x) ((x) << S_IBQDBGQID)
#define G_IBQDBGQID(x) (((x) >> S_IBQDBGQID) & M_IBQDBGQID)

#define S_IBQDBGWW    2
#define V_IBQDBGWW(x) ((x) << S_IBQDBGWW)
#define F_IBQDBGWW    V_IBQDBGWW(1U)

#define S_IBQDBGBUSY    1
#define V_IBQDBGBUSY(x) ((x) << S_IBQDBGBUSY)
#define F_IBQDBGBUSY    V_IBQDBGBUSY(1U)

#define S_IBQDBGEN    0
#define V_IBQDBGEN(x) ((x) << S_IBQDBGEN)
#define F_IBQDBGEN    V_IBQDBGEN(1U)

#define A_CIM_IBQ_DBG_DATA 0x2c8

#define A_TP_IN_CONFIG 0x300

#define S_WXFBAWBPWIO    25
#define V_WXFBAWBPWIO(x) ((x) << S_WXFBAWBPWIO)
#define F_WXFBAWBPWIO    V_WXFBAWBPWIO(1U)

#define S_TXFBAWBPWIO    24
#define V_TXFBAWBPWIO(x) ((x) << S_TXFBAWBPWIO)
#define F_TXFBAWBPWIO    V_TXFBAWBPWIO(1U)

#define S_NICMODE    14
#define V_NICMODE(x) ((x) << S_NICMODE)
#define F_NICMODE    V_NICMODE(1U)

#define S_IPV6ENABWE    15
#define V_IPV6ENABWE(x) ((x) << S_IPV6ENABWE)
#define F_IPV6ENABWE    V_IPV6ENABWE(1U)

#define A_TP_OUT_CONFIG 0x304

#define S_VWANEXTWACTIONENABWE    12

#define A_TP_GWOBAW_CONFIG 0x308

#define S_TXPACINGENABWE    24
#define V_TXPACINGENABWE(x) ((x) << S_TXPACINGENABWE)
#define F_TXPACINGENABWE    V_TXPACINGENABWE(1U)

#define S_PATHMTU    15
#define V_PATHMTU(x) ((x) << S_PATHMTU)
#define F_PATHMTU    V_PATHMTU(1U)

#define S_IPCHECKSUMOFFWOAD    13
#define V_IPCHECKSUMOFFWOAD(x) ((x) << S_IPCHECKSUMOFFWOAD)
#define F_IPCHECKSUMOFFWOAD    V_IPCHECKSUMOFFWOAD(1U)

#define S_UDPCHECKSUMOFFWOAD    12
#define V_UDPCHECKSUMOFFWOAD(x) ((x) << S_UDPCHECKSUMOFFWOAD)
#define F_UDPCHECKSUMOFFWOAD    V_UDPCHECKSUMOFFWOAD(1U)

#define S_TCPCHECKSUMOFFWOAD    11
#define V_TCPCHECKSUMOFFWOAD(x) ((x) << S_TCPCHECKSUMOFFWOAD)
#define F_TCPCHECKSUMOFFWOAD    V_TCPCHECKSUMOFFWOAD(1U)

#define S_IPTTW    0
#define M_IPTTW    0xff
#define V_IPTTW(x) ((x) << S_IPTTW)

#define A_TP_CMM_MM_BASE 0x314

#define A_TP_CMM_TIMEW_BASE 0x318

#define S_CMTIMEWMAXNUM    28
#define M_CMTIMEWMAXNUM    0x3
#define V_CMTIMEWMAXNUM(x) ((x) << S_CMTIMEWMAXNUM)

#define A_TP_PMM_SIZE 0x31c

#define A_TP_PMM_TX_BASE 0x320

#define A_TP_PMM_WX_BASE 0x328

#define A_TP_PMM_WX_PAGE_SIZE 0x32c

#define A_TP_PMM_WX_MAX_PAGE 0x330

#define A_TP_PMM_TX_PAGE_SIZE 0x334

#define A_TP_PMM_TX_MAX_PAGE 0x338

#define A_TP_TCP_OPTIONS 0x340

#define S_MTUDEFAUWT    16
#define M_MTUDEFAUWT    0xffff
#define V_MTUDEFAUWT(x) ((x) << S_MTUDEFAUWT)

#define S_MTUENABWE    10
#define V_MTUENABWE(x) ((x) << S_MTUENABWE)
#define F_MTUENABWE    V_MTUENABWE(1U)

#define S_SACKWX    8
#define V_SACKWX(x) ((x) << S_SACKWX)
#define F_SACKWX    V_SACKWX(1U)

#define S_SACKMODE    4

#define M_SACKMODE    0x3

#define V_SACKMODE(x) ((x) << S_SACKMODE)

#define S_WINDOWSCAWEMODE    2
#define M_WINDOWSCAWEMODE    0x3
#define V_WINDOWSCAWEMODE(x) ((x) << S_WINDOWSCAWEMODE)

#define S_TIMESTAMPSMODE    0

#define M_TIMESTAMPSMODE    0x3

#define V_TIMESTAMPSMODE(x) ((x) << S_TIMESTAMPSMODE)

#define A_TP_DACK_CONFIG 0x344

#define S_AUTOSTATE3    30
#define M_AUTOSTATE3    0x3
#define V_AUTOSTATE3(x) ((x) << S_AUTOSTATE3)

#define S_AUTOSTATE2    28
#define M_AUTOSTATE2    0x3
#define V_AUTOSTATE2(x) ((x) << S_AUTOSTATE2)

#define S_AUTOSTATE1    26
#define M_AUTOSTATE1    0x3
#define V_AUTOSTATE1(x) ((x) << S_AUTOSTATE1)

#define S_BYTETHWESHOWD    5
#define M_BYTETHWESHOWD    0xfffff
#define V_BYTETHWESHOWD(x) ((x) << S_BYTETHWESHOWD)

#define S_MSSTHWESHOWD    3
#define M_MSSTHWESHOWD    0x3
#define V_MSSTHWESHOWD(x) ((x) << S_MSSTHWESHOWD)

#define S_AUTOCAWEFUW    2
#define V_AUTOCAWEFUW(x) ((x) << S_AUTOCAWEFUW)
#define F_AUTOCAWEFUW    V_AUTOCAWEFUW(1U)

#define S_AUTOENABWE    1
#define V_AUTOENABWE(x) ((x) << S_AUTOENABWE)
#define F_AUTOENABWE    V_AUTOENABWE(1U)

#define S_DACK_MODE    0
#define V_DACK_MODE(x) ((x) << S_DACK_MODE)
#define F_DACK_MODE    V_DACK_MODE(1U)

#define A_TP_PC_CONFIG 0x348

#define S_TXTOSQUEUEMAPMODE    26
#define V_TXTOSQUEUEMAPMODE(x) ((x) << S_TXTOSQUEUEMAPMODE)
#define F_TXTOSQUEUEMAPMODE    V_TXTOSQUEUEMAPMODE(1U)

#define S_ENABWEEPCMDAFUWW    23
#define V_ENABWEEPCMDAFUWW(x) ((x) << S_ENABWEEPCMDAFUWW)
#define F_ENABWEEPCMDAFUWW    V_ENABWEEPCMDAFUWW(1U)

#define S_MODUWATEUNIONMODE    22
#define V_MODUWATEUNIONMODE(x) ((x) << S_MODUWATEUNIONMODE)
#define F_MODUWATEUNIONMODE    V_MODUWATEUNIONMODE(1U)

#define S_TXDEFEWENABWE    20
#define V_TXDEFEWENABWE(x) ((x) << S_TXDEFEWENABWE)
#define F_TXDEFEWENABWE    V_TXDEFEWENABWE(1U)

#define S_WXCONGESTIONMODE    19
#define V_WXCONGESTIONMODE(x) ((x) << S_WXCONGESTIONMODE)
#define F_WXCONGESTIONMODE    V_WXCONGESTIONMODE(1U)

#define S_HEAWBEATDACK    16
#define V_HEAWBEATDACK(x) ((x) << S_HEAWBEATDACK)
#define F_HEAWBEATDACK    V_HEAWBEATDACK(1U)

#define S_TXCONGESTIONMODE    15
#define V_TXCONGESTIONMODE(x) ((x) << S_TXCONGESTIONMODE)
#define F_TXCONGESTIONMODE    V_TXCONGESTIONMODE(1U)

#define S_ENABWEOCSPIFUWW    30
#define V_ENABWEOCSPIFUWW(x) ((x) << S_ENABWEOCSPIFUWW)
#define F_ENABWEOCSPIFUWW    V_ENABWEOCSPIFUWW(1U)

#define S_WOCKTID    28
#define V_WOCKTID(x) ((x) << S_WOCKTID)
#define F_WOCKTID    V_WOCKTID(1U)

#define S_TABWEWATENCYDEWTA    0
#define M_TABWEWATENCYDEWTA    0xf
#define V_TABWEWATENCYDEWTA(x) ((x) << S_TABWEWATENCYDEWTA)
#define G_TABWEWATENCYDEWTA(x) \
	(((x) >> S_TABWEWATENCYDEWTA) & M_TABWEWATENCYDEWTA)

#define A_TP_PC_CONFIG2 0x34c

#define S_DISBWEDAPAWBIT0    15
#define V_DISBWEDAPAWBIT0(x) ((x) << S_DISBWEDAPAWBIT0)
#define F_DISBWEDAPAWBIT0    V_DISBWEDAPAWBIT0(1U)

#define S_ENABWEAWPMISS    13
#define V_ENABWEAWPMISS(x) ((x) << S_ENABWEAWPMISS)
#define F_ENABWEAWPMISS    V_ENABWEAWPMISS(1U)

#define S_ENABWENONOFDTNWSYN    12
#define V_ENABWENONOFDTNWSYN(x) ((x) << S_ENABWENONOFDTNWSYN)
#define F_ENABWENONOFDTNWSYN    V_ENABWENONOFDTNWSYN(1U)

#define S_ENABWEIPV6WSS    11
#define V_ENABWEIPV6WSS(x) ((x) << S_ENABWEIPV6WSS)
#define F_ENABWEIPV6WSS    V_ENABWEIPV6WSS(1U)

#define S_CHDWAFUWW    4
#define V_CHDWAFUWW(x) ((x) << S_CHDWAFUWW)
#define F_CHDWAFUWW    V_CHDWAFUWW(1U)

#define A_TP_TCP_BACKOFF_WEG0 0x350

#define A_TP_TCP_BACKOFF_WEG1 0x354

#define A_TP_TCP_BACKOFF_WEG2 0x358

#define A_TP_TCP_BACKOFF_WEG3 0x35c

#define A_TP_PAWA_WEG2 0x368

#define S_MAXWXDATA    16
#define M_MAXWXDATA    0xffff
#define V_MAXWXDATA(x) ((x) << S_MAXWXDATA)

#define S_WXCOAWESCESIZE    0
#define M_WXCOAWESCESIZE    0xffff
#define V_WXCOAWESCESIZE(x) ((x) << S_WXCOAWESCESIZE)

#define A_TP_PAWA_WEG3 0x36c

#define S_TXDATAACKIDX    16
#define M_TXDATAACKIDX    0xf

#define V_TXDATAACKIDX(x) ((x) << S_TXDATAACKIDX)

#define S_TXPACEAUTOSTWICT    10
#define V_TXPACEAUTOSTWICT(x) ((x) << S_TXPACEAUTOSTWICT)
#define F_TXPACEAUTOSTWICT    V_TXPACEAUTOSTWICT(1U)

#define S_TXPACEFIXED    9
#define V_TXPACEFIXED(x) ((x) << S_TXPACEFIXED)
#define F_TXPACEFIXED    V_TXPACEFIXED(1U)

#define S_TXPACEAUTO    8
#define V_TXPACEAUTO(x) ((x) << S_TXPACEAUTO)
#define F_TXPACEAUTO    V_TXPACEAUTO(1U)

#define S_WXCOAWESCEENABWE    1
#define V_WXCOAWESCEENABWE(x) ((x) << S_WXCOAWESCEENABWE)
#define F_WXCOAWESCEENABWE    V_WXCOAWESCEENABWE(1U)

#define S_WXCOAWESCEPSHEN    0
#define V_WXCOAWESCEPSHEN(x) ((x) << S_WXCOAWESCEPSHEN)
#define F_WXCOAWESCEPSHEN    V_WXCOAWESCEPSHEN(1U)

#define A_TP_PAWA_WEG4 0x370

#define A_TP_PAWA_WEG5 0x374

#define S_WXDDPOFFINIT    3
#define V_WXDDPOFFINIT(x) ((x) << S_WXDDPOFFINIT)
#define F_WXDDPOFFINIT    V_WXDDPOFFINIT(1U)

#define A_TP_PAWA_WEG6 0x378

#define S_T3A_ENABWEESND    13
#define V_T3A_ENABWEESND(x) ((x) << S_T3A_ENABWEESND)
#define F_T3A_ENABWEESND    V_T3A_ENABWEESND(1U)

#define S_ENABWEESND    11
#define V_ENABWEESND(x) ((x) << S_ENABWEESND)
#define F_ENABWEESND    V_ENABWEESND(1U)

#define A_TP_PAWA_WEG7 0x37c

#define S_PMMAXXFEWWEN1    16
#define M_PMMAXXFEWWEN1    0xffff
#define V_PMMAXXFEWWEN1(x) ((x) << S_PMMAXXFEWWEN1)

#define S_PMMAXXFEWWEN0    0
#define M_PMMAXXFEWWEN0    0xffff
#define V_PMMAXXFEWWEN0(x) ((x) << S_PMMAXXFEWWEN0)

#define A_TP_TIMEW_WESOWUTION 0x390

#define S_TIMEWWESOWUTION    16
#define M_TIMEWWESOWUTION    0xff
#define V_TIMEWWESOWUTION(x) ((x) << S_TIMEWWESOWUTION)

#define S_TIMESTAMPWESOWUTION    8
#define M_TIMESTAMPWESOWUTION    0xff
#define V_TIMESTAMPWESOWUTION(x) ((x) << S_TIMESTAMPWESOWUTION)

#define S_DEWAYEDACKWESOWUTION    0
#define M_DEWAYEDACKWESOWUTION    0xff
#define V_DEWAYEDACKWESOWUTION(x) ((x) << S_DEWAYEDACKWESOWUTION)

#define A_TP_MSW 0x394

#define A_TP_WXT_MIN 0x398

#define A_TP_WXT_MAX 0x39c

#define A_TP_PEWS_MIN 0x3a0

#define A_TP_PEWS_MAX 0x3a4

#define A_TP_KEEP_IDWE 0x3a8

#define A_TP_KEEP_INTVW 0x3ac

#define A_TP_INIT_SWTT 0x3b0

#define A_TP_DACK_TIMEW 0x3b4

#define A_TP_FINWAIT2_TIMEW 0x3b8

#define A_TP_SHIFT_CNT 0x3c0

#define S_SYNSHIFTMAX    24

#define M_SYNSHIFTMAX    0xff

#define V_SYNSHIFTMAX(x) ((x) << S_SYNSHIFTMAX)

#define S_WXTSHIFTMAXW1    20

#define M_WXTSHIFTMAXW1    0xf

#define V_WXTSHIFTMAXW1(x) ((x) << S_WXTSHIFTMAXW1)

#define S_WXTSHIFTMAXW2    16

#define M_WXTSHIFTMAXW2    0xf

#define V_WXTSHIFTMAXW2(x) ((x) << S_WXTSHIFTMAXW2)

#define S_PEWSHIFTBACKOFFMAX    12
#define M_PEWSHIFTBACKOFFMAX    0xf
#define V_PEWSHIFTBACKOFFMAX(x) ((x) << S_PEWSHIFTBACKOFFMAX)

#define S_PEWSHIFTMAX    8
#define M_PEWSHIFTMAX    0xf
#define V_PEWSHIFTMAX(x) ((x) << S_PEWSHIFTMAX)

#define S_KEEPAWIVEMAX    0

#define M_KEEPAWIVEMAX    0xff

#define V_KEEPAWIVEMAX(x) ((x) << S_KEEPAWIVEMAX)

#define A_TP_MTU_POWT_TABWE 0x3d0

#define A_TP_CCTWW_TABWE 0x3dc

#define A_TP_MTU_TABWE 0x3e4

#define A_TP_WSS_MAP_TABWE 0x3e8

#define A_TP_WSS_WKP_TABWE 0x3ec

#define A_TP_WSS_CONFIG 0x3f0

#define S_TNW4TUPEN    29
#define V_TNW4TUPEN(x) ((x) << S_TNW4TUPEN)
#define F_TNW4TUPEN    V_TNW4TUPEN(1U)

#define S_TNW2TUPEN    28
#define V_TNW2TUPEN(x) ((x) << S_TNW2TUPEN)
#define F_TNW2TUPEN    V_TNW2TUPEN(1U)

#define S_TNWPWTEN    26
#define V_TNWPWTEN(x) ((x) << S_TNWPWTEN)
#define F_TNWPWTEN    V_TNWPWTEN(1U)

#define S_TNWMAPEN    25
#define V_TNWMAPEN(x) ((x) << S_TNWMAPEN)
#define F_TNWMAPEN    V_TNWMAPEN(1U)

#define S_TNWWKPEN    24
#define V_TNWWKPEN(x) ((x) << S_TNWWKPEN)
#define F_TNWWKPEN    V_TNWWKPEN(1U)

#define S_WWCPWMAPEN    7
#define V_WWCPWMAPEN(x) ((x) << S_WWCPWMAPEN)
#define F_WWCPWMAPEN    V_WWCPWMAPEN(1U)

#define S_WWCPWCPUSIZE    4
#define M_WWCPWCPUSIZE    0x7
#define V_WWCPWCPUSIZE(x) ((x) << S_WWCPWCPUSIZE)

#define S_WQFEEDBACKENABWE    3
#define V_WQFEEDBACKENABWE(x) ((x) << S_WQFEEDBACKENABWE)
#define F_WQFEEDBACKENABWE    V_WQFEEDBACKENABWE(1U)

#define S_HASHTOEPWITZ    2
#define V_HASHTOEPWITZ(x) ((x) << S_HASHTOEPWITZ)
#define F_HASHTOEPWITZ    V_HASHTOEPWITZ(1U)

#define S_DISABWE    0

#define A_TP_TM_PIO_ADDW 0x418

#define A_TP_TM_PIO_DATA 0x41c

#define A_TP_TX_MOD_QUE_TABWE 0x420

#define A_TP_TX_WESOUWCE_WIMIT 0x424

#define A_TP_TX_MOD_QUEUE_WEQ_MAP 0x428

#define S_TX_MOD_QUEUE_WEQ_MAP    0
#define M_TX_MOD_QUEUE_WEQ_MAP    0xff
#define V_TX_MOD_QUEUE_WEQ_MAP(x) ((x) << S_TX_MOD_QUEUE_WEQ_MAP)

#define A_TP_TX_MOD_QUEUE_WEIGHT1 0x42c

#define A_TP_TX_MOD_QUEUE_WEIGHT0 0x430

#define A_TP_MOD_CHANNEW_WEIGHT 0x434

#define A_TP_MOD_WATE_WIMIT 0x438

#define A_TP_PIO_ADDW 0x440

#define A_TP_PIO_DATA 0x444

#define A_TP_WESET 0x44c

#define S_FWSTINITENABWE    1
#define V_FWSTINITENABWE(x) ((x) << S_FWSTINITENABWE)
#define F_FWSTINITENABWE    V_FWSTINITENABWE(1U)

#define S_TPWESET    0
#define V_TPWESET(x) ((x) << S_TPWESET)
#define F_TPWESET    V_TPWESET(1U)

#define A_TP_CMM_MM_WX_FWST_BASE 0x460

#define A_TP_CMM_MM_TX_FWST_BASE 0x464

#define A_TP_CMM_MM_PS_FWST_BASE 0x468

#define A_TP_MIB_INDEX 0x450

#define A_TP_MIB_WDATA 0x454

#define A_TP_CMM_MM_MAX_PSTWUCT 0x46c

#define A_TP_INT_ENABWE 0x470

#define S_FWMTXFWSTEMPTY    30
#define V_FWMTXFWSTEMPTY(x) ((x) << S_FWMTXFWSTEMPTY)
#define F_FWMTXFWSTEMPTY    V_FWMTXFWSTEMPTY(1U)

#define S_FWMWXFWSTEMPTY    29
#define V_FWMWXFWSTEMPTY(x) ((x) << S_FWMWXFWSTEMPTY)
#define F_FWMWXFWSTEMPTY    V_FWMWXFWSTEMPTY(1U)

#define S_AWPWUTPEWW    26
#define V_AWPWUTPEWW(x) ((x) << S_AWPWUTPEWW)
#define F_AWPWUTPEWW    V_AWPWUTPEWW(1U)

#define S_CMCACHEPEWW    24
#define V_CMCACHEPEWW(x) ((x) << S_CMCACHEPEWW)
#define F_CMCACHEPEWW    V_CMCACHEPEWW(1U)

#define A_TP_INT_CAUSE 0x474

#define A_TP_TX_MOD_Q1_Q0_WATE_WIMIT 0x8

#define A_TP_TX_DWOP_CFG_CH0 0x12b

#define A_TP_TX_DWOP_MODE 0x12f

#define A_TP_EGWESS_CONFIG 0x145

#define S_WEWWITEFOWCETOSIZE    0
#define V_WEWWITEFOWCETOSIZE(x) ((x) << S_WEWWITEFOWCETOSIZE)
#define F_WEWWITEFOWCETOSIZE    V_WEWWITEFOWCETOSIZE(1U)

#define A_TP_TX_TWC_KEY0 0x20

#define A_TP_WX_TWC_KEY0 0x120

#define A_TP_TX_DWOP_CNT_CH0 0x12d

#define S_TXDWOPCNTCH0WCVD    0
#define M_TXDWOPCNTCH0WCVD    0xffff
#define V_TXDWOPCNTCH0WCVD(x) ((x) << S_TXDWOPCNTCH0WCVD)
#define G_TXDWOPCNTCH0WCVD(x) (((x) >> S_TXDWOPCNTCH0WCVD) & \
			       M_TXDWOPCNTCH0WCVD)

#define A_TP_PWOXY_FWOW_CNTW 0x4b0

#define A_TP_EMBED_OP_FIEWD0 0x4e8
#define A_TP_EMBED_OP_FIEWD1 0x4ec
#define A_TP_EMBED_OP_FIEWD2 0x4f0
#define A_TP_EMBED_OP_FIEWD3 0x4f4
#define A_TP_EMBED_OP_FIEWD4 0x4f8
#define A_TP_EMBED_OP_FIEWD5 0x4fc

#define A_UWPWX_CTW 0x500

#define S_WOUND_WOBIN    4
#define V_WOUND_WOBIN(x) ((x) << S_WOUND_WOBIN)
#define F_WOUND_WOBIN    V_WOUND_WOBIN(1U)

#define A_UWPWX_INT_ENABWE 0x504

#define S_DATASEWFWAMEEWW0    7
#define V_DATASEWFWAMEEWW0(x) ((x) << S_DATASEWFWAMEEWW0)
#define F_DATASEWFWAMEEWW0    V_DATASEWFWAMEEWW0(1U)

#define S_DATASEWFWAMEEWW1    6
#define V_DATASEWFWAMEEWW1(x) ((x) << S_DATASEWFWAMEEWW1)
#define F_DATASEWFWAMEEWW1    V_DATASEWFWAMEEWW1(1U)

#define S_PCMDMUXPEWW    5
#define V_PCMDMUXPEWW(x) ((x) << S_PCMDMUXPEWW)
#define F_PCMDMUXPEWW    V_PCMDMUXPEWW(1U)

#define S_AWBFPEWW    4
#define V_AWBFPEWW(x) ((x) << S_AWBFPEWW)
#define F_AWBFPEWW    V_AWBFPEWW(1U)

#define S_AWBPF0PEWW    3
#define V_AWBPF0PEWW(x) ((x) << S_AWBPF0PEWW)
#define F_AWBPF0PEWW    V_AWBPF0PEWW(1U)

#define S_AWBPF1PEWW    2
#define V_AWBPF1PEWW(x) ((x) << S_AWBPF1PEWW)
#define F_AWBPF1PEWW    V_AWBPF1PEWW(1U)

#define S_PAWEWWPCMD    1
#define V_PAWEWWPCMD(x) ((x) << S_PAWEWWPCMD)
#define F_PAWEWWPCMD    V_PAWEWWPCMD(1U)

#define S_PAWEWWDATA    0
#define V_PAWEWWDATA(x) ((x) << S_PAWEWWDATA)
#define F_PAWEWWDATA    V_PAWEWWDATA(1U)

#define A_UWPWX_INT_CAUSE 0x508

#define A_UWPWX_ISCSI_WWIMIT 0x50c

#define A_UWPWX_ISCSI_UWIMIT 0x510

#define A_UWPWX_ISCSI_TAGMASK 0x514

#define A_UWPWX_ISCSI_PSZ 0x518

#define A_UWPWX_TDDP_WWIMIT 0x51c

#define A_UWPWX_TDDP_UWIMIT 0x520
#define A_UWPWX_TDDP_PSZ 0x528

#define S_HPZ0    0
#define M_HPZ0    0xf
#define V_HPZ0(x) ((x) << S_HPZ0)
#define G_HPZ0(x) (((x) >> S_HPZ0) & M_HPZ0)

#define A_UWPWX_STAG_WWIMIT 0x52c

#define A_UWPWX_STAG_UWIMIT 0x530

#define A_UWPWX_WQ_WWIMIT 0x534

#define A_UWPWX_WQ_UWIMIT 0x538

#define A_UWPWX_PBW_WWIMIT 0x53c

#define A_UWPWX_PBW_UWIMIT 0x540

#define A_UWPWX_TDDP_TAGMASK 0x524

#define A_UWPTX_CONFIG 0x580

#define S_CFG_CQE_SOP_MASK    1
#define V_CFG_CQE_SOP_MASK(x) ((x) << S_CFG_CQE_SOP_MASK)
#define F_CFG_CQE_SOP_MASK    V_CFG_CQE_SOP_MASK(1U)

#define S_CFG_WW_AWB    0
#define V_CFG_WW_AWB(x) ((x) << S_CFG_WW_AWB)
#define F_CFG_WW_AWB    V_CFG_WW_AWB(1U)

#define A_UWPTX_INT_ENABWE 0x584

#define S_PBW_BOUND_EWW_CH1    1
#define V_PBW_BOUND_EWW_CH1(x) ((x) << S_PBW_BOUND_EWW_CH1)
#define F_PBW_BOUND_EWW_CH1    V_PBW_BOUND_EWW_CH1(1U)

#define S_PBW_BOUND_EWW_CH0    0
#define V_PBW_BOUND_EWW_CH0(x) ((x) << S_PBW_BOUND_EWW_CH0)
#define F_PBW_BOUND_EWW_CH0    V_PBW_BOUND_EWW_CH0(1U)

#define A_UWPTX_INT_CAUSE 0x588

#define A_UWPTX_TPT_WWIMIT 0x58c

#define A_UWPTX_TPT_UWIMIT 0x590

#define A_UWPTX_PBW_WWIMIT 0x594

#define A_UWPTX_PBW_UWIMIT 0x598

#define A_UWPTX_DMA_WEIGHT 0x5ac

#define S_D1_WEIGHT    16
#define M_D1_WEIGHT    0xffff
#define V_D1_WEIGHT(x) ((x) << S_D1_WEIGHT)

#define S_D0_WEIGHT    0
#define M_D0_WEIGHT    0xffff
#define V_D0_WEIGHT(x) ((x) << S_D0_WEIGHT)

#define A_PM1_WX_CFG 0x5c0
#define A_PM1_WX_MODE 0x5c4

#define A_PM1_WX_INT_ENABWE 0x5d8

#define S_ZEWO_E_CMD_EWWOW    18
#define V_ZEWO_E_CMD_EWWOW(x) ((x) << S_ZEWO_E_CMD_EWWOW)
#define F_ZEWO_E_CMD_EWWOW    V_ZEWO_E_CMD_EWWOW(1U)

#define S_IESPI0_FIFO2X_WX_FWAMING_EWWOW    17
#define V_IESPI0_FIFO2X_WX_FWAMING_EWWOW(x) ((x) << S_IESPI0_FIFO2X_WX_FWAMING_EWWOW)
#define F_IESPI0_FIFO2X_WX_FWAMING_EWWOW    V_IESPI0_FIFO2X_WX_FWAMING_EWWOW(1U)

#define S_IESPI1_FIFO2X_WX_FWAMING_EWWOW    16
#define V_IESPI1_FIFO2X_WX_FWAMING_EWWOW(x) ((x) << S_IESPI1_FIFO2X_WX_FWAMING_EWWOW)
#define F_IESPI1_FIFO2X_WX_FWAMING_EWWOW    V_IESPI1_FIFO2X_WX_FWAMING_EWWOW(1U)

#define S_IESPI0_WX_FWAMING_EWWOW    15
#define V_IESPI0_WX_FWAMING_EWWOW(x) ((x) << S_IESPI0_WX_FWAMING_EWWOW)
#define F_IESPI0_WX_FWAMING_EWWOW    V_IESPI0_WX_FWAMING_EWWOW(1U)

#define S_IESPI1_WX_FWAMING_EWWOW    14
#define V_IESPI1_WX_FWAMING_EWWOW(x) ((x) << S_IESPI1_WX_FWAMING_EWWOW)
#define F_IESPI1_WX_FWAMING_EWWOW    V_IESPI1_WX_FWAMING_EWWOW(1U)

#define S_IESPI0_TX_FWAMING_EWWOW    13
#define V_IESPI0_TX_FWAMING_EWWOW(x) ((x) << S_IESPI0_TX_FWAMING_EWWOW)
#define F_IESPI0_TX_FWAMING_EWWOW    V_IESPI0_TX_FWAMING_EWWOW(1U)

#define S_IESPI1_TX_FWAMING_EWWOW    12
#define V_IESPI1_TX_FWAMING_EWWOW(x) ((x) << S_IESPI1_TX_FWAMING_EWWOW)
#define F_IESPI1_TX_FWAMING_EWWOW    V_IESPI1_TX_FWAMING_EWWOW(1U)

#define S_OCSPI0_WX_FWAMING_EWWOW    11
#define V_OCSPI0_WX_FWAMING_EWWOW(x) ((x) << S_OCSPI0_WX_FWAMING_EWWOW)
#define F_OCSPI0_WX_FWAMING_EWWOW    V_OCSPI0_WX_FWAMING_EWWOW(1U)

#define S_OCSPI1_WX_FWAMING_EWWOW    10
#define V_OCSPI1_WX_FWAMING_EWWOW(x) ((x) << S_OCSPI1_WX_FWAMING_EWWOW)
#define F_OCSPI1_WX_FWAMING_EWWOW    V_OCSPI1_WX_FWAMING_EWWOW(1U)

#define S_OCSPI0_TX_FWAMING_EWWOW    9
#define V_OCSPI0_TX_FWAMING_EWWOW(x) ((x) << S_OCSPI0_TX_FWAMING_EWWOW)
#define F_OCSPI0_TX_FWAMING_EWWOW    V_OCSPI0_TX_FWAMING_EWWOW(1U)

#define S_OCSPI1_TX_FWAMING_EWWOW    8
#define V_OCSPI1_TX_FWAMING_EWWOW(x) ((x) << S_OCSPI1_TX_FWAMING_EWWOW)
#define F_OCSPI1_TX_FWAMING_EWWOW    V_OCSPI1_TX_FWAMING_EWWOW(1U)

#define S_OCSPI0_OFIFO2X_TX_FWAMING_EWWOW    7
#define V_OCSPI0_OFIFO2X_TX_FWAMING_EWWOW(x) ((x) << S_OCSPI0_OFIFO2X_TX_FWAMING_EWWOW)
#define F_OCSPI0_OFIFO2X_TX_FWAMING_EWWOW    V_OCSPI0_OFIFO2X_TX_FWAMING_EWWOW(1U)

#define S_OCSPI1_OFIFO2X_TX_FWAMING_EWWOW    6
#define V_OCSPI1_OFIFO2X_TX_FWAMING_EWWOW(x) ((x) << S_OCSPI1_OFIFO2X_TX_FWAMING_EWWOW)
#define F_OCSPI1_OFIFO2X_TX_FWAMING_EWWOW    V_OCSPI1_OFIFO2X_TX_FWAMING_EWWOW(1U)

#define S_IESPI_PAW_EWWOW    3
#define M_IESPI_PAW_EWWOW    0x7

#define V_IESPI_PAW_EWWOW(x) ((x) << S_IESPI_PAW_EWWOW)

#define S_OCSPI_PAW_EWWOW    0
#define M_OCSPI_PAW_EWWOW    0x7

#define V_OCSPI_PAW_EWWOW(x) ((x) << S_OCSPI_PAW_EWWOW)

#define A_PM1_WX_INT_CAUSE 0x5dc

#define A_PM1_TX_CFG 0x5e0
#define A_PM1_TX_MODE 0x5e4

#define A_PM1_TX_INT_ENABWE 0x5f8

#define S_ZEWO_C_CMD_EWWOW    18
#define V_ZEWO_C_CMD_EWWOW(x) ((x) << S_ZEWO_C_CMD_EWWOW)
#define F_ZEWO_C_CMD_EWWOW    V_ZEWO_C_CMD_EWWOW(1U)

#define S_ICSPI0_FIFO2X_WX_FWAMING_EWWOW    17
#define V_ICSPI0_FIFO2X_WX_FWAMING_EWWOW(x) ((x) << S_ICSPI0_FIFO2X_WX_FWAMING_EWWOW)
#define F_ICSPI0_FIFO2X_WX_FWAMING_EWWOW    V_ICSPI0_FIFO2X_WX_FWAMING_EWWOW(1U)

#define S_ICSPI1_FIFO2X_WX_FWAMING_EWWOW    16
#define V_ICSPI1_FIFO2X_WX_FWAMING_EWWOW(x) ((x) << S_ICSPI1_FIFO2X_WX_FWAMING_EWWOW)
#define F_ICSPI1_FIFO2X_WX_FWAMING_EWWOW    V_ICSPI1_FIFO2X_WX_FWAMING_EWWOW(1U)

#define S_ICSPI0_WX_FWAMING_EWWOW    15
#define V_ICSPI0_WX_FWAMING_EWWOW(x) ((x) << S_ICSPI0_WX_FWAMING_EWWOW)
#define F_ICSPI0_WX_FWAMING_EWWOW    V_ICSPI0_WX_FWAMING_EWWOW(1U)

#define S_ICSPI1_WX_FWAMING_EWWOW    14
#define V_ICSPI1_WX_FWAMING_EWWOW(x) ((x) << S_ICSPI1_WX_FWAMING_EWWOW)
#define F_ICSPI1_WX_FWAMING_EWWOW    V_ICSPI1_WX_FWAMING_EWWOW(1U)

#define S_ICSPI0_TX_FWAMING_EWWOW    13
#define V_ICSPI0_TX_FWAMING_EWWOW(x) ((x) << S_ICSPI0_TX_FWAMING_EWWOW)
#define F_ICSPI0_TX_FWAMING_EWWOW    V_ICSPI0_TX_FWAMING_EWWOW(1U)

#define S_ICSPI1_TX_FWAMING_EWWOW    12
#define V_ICSPI1_TX_FWAMING_EWWOW(x) ((x) << S_ICSPI1_TX_FWAMING_EWWOW)
#define F_ICSPI1_TX_FWAMING_EWWOW    V_ICSPI1_TX_FWAMING_EWWOW(1U)

#define S_OESPI0_WX_FWAMING_EWWOW    11
#define V_OESPI0_WX_FWAMING_EWWOW(x) ((x) << S_OESPI0_WX_FWAMING_EWWOW)
#define F_OESPI0_WX_FWAMING_EWWOW    V_OESPI0_WX_FWAMING_EWWOW(1U)

#define S_OESPI1_WX_FWAMING_EWWOW    10
#define V_OESPI1_WX_FWAMING_EWWOW(x) ((x) << S_OESPI1_WX_FWAMING_EWWOW)
#define F_OESPI1_WX_FWAMING_EWWOW    V_OESPI1_WX_FWAMING_EWWOW(1U)

#define S_OESPI0_TX_FWAMING_EWWOW    9
#define V_OESPI0_TX_FWAMING_EWWOW(x) ((x) << S_OESPI0_TX_FWAMING_EWWOW)
#define F_OESPI0_TX_FWAMING_EWWOW    V_OESPI0_TX_FWAMING_EWWOW(1U)

#define S_OESPI1_TX_FWAMING_EWWOW    8
#define V_OESPI1_TX_FWAMING_EWWOW(x) ((x) << S_OESPI1_TX_FWAMING_EWWOW)
#define F_OESPI1_TX_FWAMING_EWWOW    V_OESPI1_TX_FWAMING_EWWOW(1U)

#define S_OESPI0_OFIFO2X_TX_FWAMING_EWWOW    7
#define V_OESPI0_OFIFO2X_TX_FWAMING_EWWOW(x) ((x) << S_OESPI0_OFIFO2X_TX_FWAMING_EWWOW)
#define F_OESPI0_OFIFO2X_TX_FWAMING_EWWOW    V_OESPI0_OFIFO2X_TX_FWAMING_EWWOW(1U)

#define S_OESPI1_OFIFO2X_TX_FWAMING_EWWOW    6
#define V_OESPI1_OFIFO2X_TX_FWAMING_EWWOW(x) ((x) << S_OESPI1_OFIFO2X_TX_FWAMING_EWWOW)
#define F_OESPI1_OFIFO2X_TX_FWAMING_EWWOW    V_OESPI1_OFIFO2X_TX_FWAMING_EWWOW(1U)

#define S_ICSPI_PAW_EWWOW    3
#define M_ICSPI_PAW_EWWOW    0x7

#define V_ICSPI_PAW_EWWOW(x) ((x) << S_ICSPI_PAW_EWWOW)

#define S_OESPI_PAW_EWWOW    0
#define M_OESPI_PAW_EWWOW    0x7

#define V_OESPI_PAW_EWWOW(x) ((x) << S_OESPI_PAW_EWWOW)

#define A_PM1_TX_INT_CAUSE 0x5fc

#define A_MPS_CFG 0x600

#define S_TPWXPOWTEN    4
#define V_TPWXPOWTEN(x) ((x) << S_TPWXPOWTEN)
#define F_TPWXPOWTEN    V_TPWXPOWTEN(1U)

#define S_TPTXPOWT1EN    3
#define V_TPTXPOWT1EN(x) ((x) << S_TPTXPOWT1EN)
#define F_TPTXPOWT1EN    V_TPTXPOWT1EN(1U)

#define S_TPTXPOWT0EN    2
#define V_TPTXPOWT0EN(x) ((x) << S_TPTXPOWT0EN)
#define F_TPTXPOWT0EN    V_TPTXPOWT0EN(1U)

#define S_POWT1ACTIVE    1
#define V_POWT1ACTIVE(x) ((x) << S_POWT1ACTIVE)
#define F_POWT1ACTIVE    V_POWT1ACTIVE(1U)

#define S_POWT0ACTIVE    0
#define V_POWT0ACTIVE(x) ((x) << S_POWT0ACTIVE)
#define F_POWT0ACTIVE    V_POWT0ACTIVE(1U)

#define S_ENFOWCEPKT    11
#define V_ENFOWCEPKT(x) ((x) << S_ENFOWCEPKT)
#define F_ENFOWCEPKT    V_ENFOWCEPKT(1U)

#define A_MPS_INT_ENABWE 0x61c

#define S_MCAPAWEWWENB    6
#define M_MCAPAWEWWENB    0x7

#define V_MCAPAWEWWENB(x) ((x) << S_MCAPAWEWWENB)

#define S_WXTPPAWEWWENB    4
#define M_WXTPPAWEWWENB    0x3

#define V_WXTPPAWEWWENB(x) ((x) << S_WXTPPAWEWWENB)

#define S_TX1TPPAWEWWENB    2
#define M_TX1TPPAWEWWENB    0x3

#define V_TX1TPPAWEWWENB(x) ((x) << S_TX1TPPAWEWWENB)

#define S_TX0TPPAWEWWENB    0
#define M_TX0TPPAWEWWENB    0x3

#define V_TX0TPPAWEWWENB(x) ((x) << S_TX0TPPAWEWWENB)

#define A_MPS_INT_CAUSE 0x620

#define S_MCAPAWEWW    6
#define M_MCAPAWEWW    0x7

#define V_MCAPAWEWW(x) ((x) << S_MCAPAWEWW)

#define S_WXTPPAWEWW    4
#define M_WXTPPAWEWW    0x3

#define V_WXTPPAWEWW(x) ((x) << S_WXTPPAWEWW)

#define S_TX1TPPAWEWW    2
#define M_TX1TPPAWEWW    0x3

#define V_TX1TPPAWEWW(x) ((x) << S_TX1TPPAWEWW)

#define S_TX0TPPAWEWW    0
#define M_TX0TPPAWEWW    0x3

#define V_TX0TPPAWEWW(x) ((x) << S_TX0TPPAWEWW)

#define A_CPW_SWITCH_CNTWW 0x640

#define A_CPW_INTW_ENABWE 0x650

#define S_CIM_OP_MAP_PEWW    5
#define V_CIM_OP_MAP_PEWW(x) ((x) << S_CIM_OP_MAP_PEWW)
#define F_CIM_OP_MAP_PEWW    V_CIM_OP_MAP_PEWW(1U)

#define S_CIM_OVFW_EWWOW    4
#define V_CIM_OVFW_EWWOW(x) ((x) << S_CIM_OVFW_EWWOW)
#define F_CIM_OVFW_EWWOW    V_CIM_OVFW_EWWOW(1U)

#define S_TP_FWAMING_EWWOW    3
#define V_TP_FWAMING_EWWOW(x) ((x) << S_TP_FWAMING_EWWOW)
#define F_TP_FWAMING_EWWOW    V_TP_FWAMING_EWWOW(1U)

#define S_SGE_FWAMING_EWWOW    2
#define V_SGE_FWAMING_EWWOW(x) ((x) << S_SGE_FWAMING_EWWOW)
#define F_SGE_FWAMING_EWWOW    V_SGE_FWAMING_EWWOW(1U)

#define S_CIM_FWAMING_EWWOW    1
#define V_CIM_FWAMING_EWWOW(x) ((x) << S_CIM_FWAMING_EWWOW)
#define F_CIM_FWAMING_EWWOW    V_CIM_FWAMING_EWWOW(1U)

#define S_ZEWO_SWITCH_EWWOW    0
#define V_ZEWO_SWITCH_EWWOW(x) ((x) << S_ZEWO_SWITCH_EWWOW)
#define F_ZEWO_SWITCH_EWWOW    V_ZEWO_SWITCH_EWWOW(1U)

#define A_CPW_INTW_CAUSE 0x654

#define A_CPW_MAP_TBW_DATA 0x65c

#define A_SMB_GWOBAW_TIME_CFG 0x660

#define A_I2C_CFG 0x6a0

#define S_I2C_CWKDIV    0
#define M_I2C_CWKDIV    0xfff
#define V_I2C_CWKDIV(x) ((x) << S_I2C_CWKDIV)

#define A_MI1_CFG 0x6b0

#define S_CWKDIV    5
#define M_CWKDIV    0xff
#define V_CWKDIV(x) ((x) << S_CWKDIV)

#define S_ST    3

#define M_ST    0x3

#define V_ST(x) ((x) << S_ST)

#define G_ST(x) (((x) >> S_ST) & M_ST)

#define S_PWEEN    2
#define V_PWEEN(x) ((x) << S_PWEEN)
#define F_PWEEN    V_PWEEN(1U)

#define S_MDIINV    1
#define V_MDIINV(x) ((x) << S_MDIINV)
#define F_MDIINV    V_MDIINV(1U)

#define S_MDIEN    0
#define V_MDIEN(x) ((x) << S_MDIEN)
#define F_MDIEN    V_MDIEN(1U)

#define A_MI1_ADDW 0x6b4

#define S_PHYADDW    5
#define M_PHYADDW    0x1f
#define V_PHYADDW(x) ((x) << S_PHYADDW)

#define S_WEGADDW    0
#define M_WEGADDW    0x1f
#define V_WEGADDW(x) ((x) << S_WEGADDW)

#define A_MI1_DATA 0x6b8

#define A_MI1_OP 0x6bc

#define S_MDI_OP    0
#define M_MDI_OP    0x3
#define V_MDI_OP(x) ((x) << S_MDI_OP)

#define A_SF_DATA 0x6d8

#define A_SF_OP 0x6dc

#define S_BYTECNT    1
#define M_BYTECNT    0x3
#define V_BYTECNT(x) ((x) << S_BYTECNT)

#define A_PW_INT_ENABWE0 0x6e0

#define S_T3DBG    23
#define V_T3DBG(x) ((x) << S_T3DBG)
#define F_T3DBG    V_T3DBG(1U)

#define S_XGMAC0_1    20
#define V_XGMAC0_1(x) ((x) << S_XGMAC0_1)
#define F_XGMAC0_1    V_XGMAC0_1(1U)

#define S_XGMAC0_0    19
#define V_XGMAC0_0(x) ((x) << S_XGMAC0_0)
#define F_XGMAC0_0    V_XGMAC0_0(1U)

#define S_MC5A    18
#define V_MC5A(x) ((x) << S_MC5A)
#define F_MC5A    V_MC5A(1U)

#define S_CPW_SWITCH    12
#define V_CPW_SWITCH(x) ((x) << S_CPW_SWITCH)
#define F_CPW_SWITCH    V_CPW_SWITCH(1U)

#define S_MPS0    11
#define V_MPS0(x) ((x) << S_MPS0)
#define F_MPS0    V_MPS0(1U)

#define S_PM1_TX    10
#define V_PM1_TX(x) ((x) << S_PM1_TX)
#define F_PM1_TX    V_PM1_TX(1U)

#define S_PM1_WX    9
#define V_PM1_WX(x) ((x) << S_PM1_WX)
#define F_PM1_WX    V_PM1_WX(1U)

#define S_UWP2_TX    8
#define V_UWP2_TX(x) ((x) << S_UWP2_TX)
#define F_UWP2_TX    V_UWP2_TX(1U)

#define S_UWP2_WX    7
#define V_UWP2_WX(x) ((x) << S_UWP2_WX)
#define F_UWP2_WX    V_UWP2_WX(1U)

#define S_TP1    6
#define V_TP1(x) ((x) << S_TP1)
#define F_TP1    V_TP1(1U)

#define S_CIM    5
#define V_CIM(x) ((x) << S_CIM)
#define F_CIM    V_CIM(1U)

#define S_MC7_CM    4
#define V_MC7_CM(x) ((x) << S_MC7_CM)
#define F_MC7_CM    V_MC7_CM(1U)

#define S_MC7_PMTX    3
#define V_MC7_PMTX(x) ((x) << S_MC7_PMTX)
#define F_MC7_PMTX    V_MC7_PMTX(1U)

#define S_MC7_PMWX    2
#define V_MC7_PMWX(x) ((x) << S_MC7_PMWX)
#define F_MC7_PMWX    V_MC7_PMWX(1U)

#define S_PCIM0    1
#define V_PCIM0(x) ((x) << S_PCIM0)
#define F_PCIM0    V_PCIM0(1U)

#define S_SGE3    0
#define V_SGE3(x) ((x) << S_SGE3)
#define F_SGE3    V_SGE3(1U)

#define A_PW_INT_CAUSE0 0x6e4

#define A_PW_WST 0x6f0

#define S_FATAWPEWWEN    4
#define V_FATAWPEWWEN(x) ((x) << S_FATAWPEWWEN)
#define F_FATAWPEWWEN    V_FATAWPEWWEN(1U)

#define S_CWSTWWM    1
#define V_CWSTWWM(x) ((x) << S_CWSTWWM)
#define F_CWSTWWM    V_CWSTWWM(1U)

#define A_PW_WEV 0x6f4

#define A_PW_CWI 0x6f8

#define A_MC5_DB_CONFIG 0x704

#define S_TMTYPEHI    30
#define V_TMTYPEHI(x) ((x) << S_TMTYPEHI)
#define F_TMTYPEHI    V_TMTYPEHI(1U)

#define S_TMPAWTSIZE    28
#define M_TMPAWTSIZE    0x3
#define V_TMPAWTSIZE(x) ((x) << S_TMPAWTSIZE)
#define G_TMPAWTSIZE(x) (((x) >> S_TMPAWTSIZE) & M_TMPAWTSIZE)

#define S_TMTYPE    26
#define M_TMTYPE    0x3
#define V_TMTYPE(x) ((x) << S_TMTYPE)
#define G_TMTYPE(x) (((x) >> S_TMTYPE) & M_TMTYPE)

#define S_COMPEN    17
#define V_COMPEN(x) ((x) << S_COMPEN)
#define F_COMPEN    V_COMPEN(1U)

#define S_PWTYEN    6
#define V_PWTYEN(x) ((x) << S_PWTYEN)
#define F_PWTYEN    V_PWTYEN(1U)

#define S_MBUSEN    5
#define V_MBUSEN(x) ((x) << S_MBUSEN)
#define F_MBUSEN    V_MBUSEN(1U)

#define S_DBGIEN    4
#define V_DBGIEN(x) ((x) << S_DBGIEN)
#define F_DBGIEN    V_DBGIEN(1U)

#define S_TMWDY    2
#define V_TMWDY(x) ((x) << S_TMWDY)
#define F_TMWDY    V_TMWDY(1U)

#define S_TMWST    1
#define V_TMWST(x) ((x) << S_TMWST)
#define F_TMWST    V_TMWST(1U)

#define S_TMMODE    0
#define V_TMMODE(x) ((x) << S_TMMODE)
#define F_TMMODE    V_TMMODE(1U)

#define A_MC5_DB_WOUTING_TABWE_INDEX 0x70c

#define A_MC5_DB_FIWTEW_TABWE 0x710

#define A_MC5_DB_SEWVEW_INDEX 0x714

#define A_MC5_DB_WSP_WATENCY 0x720

#define S_WDWAT    16
#define M_WDWAT    0x1f
#define V_WDWAT(x) ((x) << S_WDWAT)

#define S_WWNWAT    8
#define M_WWNWAT    0x1f
#define V_WWNWAT(x) ((x) << S_WWNWAT)

#define S_SWCHWAT    0
#define M_SWCHWAT    0x1f
#define V_SWCHWAT(x) ((x) << S_SWCHWAT)

#define A_MC5_DB_PAWT_ID_INDEX 0x72c

#define A_MC5_DB_INT_ENABWE 0x740

#define S_DEWACTEMPTY    18
#define V_DEWACTEMPTY(x) ((x) << S_DEWACTEMPTY)
#define F_DEWACTEMPTY    V_DEWACTEMPTY(1U)

#define S_DISPQPAWEWW    17
#define V_DISPQPAWEWW(x) ((x) << S_DISPQPAWEWW)
#define F_DISPQPAWEWW    V_DISPQPAWEWW(1U)

#define S_WEQQPAWEWW    16
#define V_WEQQPAWEWW(x) ((x) << S_WEQQPAWEWW)
#define F_WEQQPAWEWW    V_WEQQPAWEWW(1U)

#define S_UNKNOWNCMD    15
#define V_UNKNOWNCMD(x) ((x) << S_UNKNOWNCMD)
#define F_UNKNOWNCMD    V_UNKNOWNCMD(1U)

#define S_NFASWCHFAIW    8
#define V_NFASWCHFAIW(x) ((x) << S_NFASWCHFAIW)
#define F_NFASWCHFAIW    V_NFASWCHFAIW(1U)

#define S_ACTWGNFUWW    7
#define V_ACTWGNFUWW(x) ((x) << S_ACTWGNFUWW)
#define F_ACTWGNFUWW    V_ACTWGNFUWW(1U)

#define S_PAWITYEWW    6
#define V_PAWITYEWW(x) ((x) << S_PAWITYEWW)
#define F_PAWITYEWW    V_PAWITYEWW(1U)

#define A_MC5_DB_INT_CAUSE 0x744

#define A_MC5_DB_DBGI_CONFIG 0x774

#define A_MC5_DB_DBGI_WEQ_CMD 0x778

#define A_MC5_DB_DBGI_WEQ_ADDW0 0x77c

#define A_MC5_DB_DBGI_WEQ_ADDW1 0x780

#define A_MC5_DB_DBGI_WEQ_ADDW2 0x784

#define A_MC5_DB_DBGI_WEQ_DATA0 0x788

#define A_MC5_DB_DBGI_WEQ_DATA1 0x78c

#define A_MC5_DB_DBGI_WEQ_DATA2 0x790

#define A_MC5_DB_DBGI_WSP_STATUS 0x7b0

#define S_DBGIWSPVAWID    0
#define V_DBGIWSPVAWID(x) ((x) << S_DBGIWSPVAWID)
#define F_DBGIWSPVAWID    V_DBGIWSPVAWID(1U)

#define A_MC5_DB_DBGI_WSP_DATA0 0x7b4

#define A_MC5_DB_DBGI_WSP_DATA1 0x7b8

#define A_MC5_DB_DBGI_WSP_DATA2 0x7bc

#define A_MC5_DB_POPEN_DATA_WW_CMD 0x7cc

#define A_MC5_DB_POPEN_MASK_WW_CMD 0x7d0

#define A_MC5_DB_AOPEN_SWCH_CMD 0x7d4

#define A_MC5_DB_AOPEN_WWN_CMD 0x7d8

#define A_MC5_DB_SYN_SWCH_CMD 0x7dc

#define A_MC5_DB_SYN_WWN_CMD 0x7e0

#define A_MC5_DB_ACK_SWCH_CMD 0x7e4

#define A_MC5_DB_ACK_WWN_CMD 0x7e8

#define A_MC5_DB_IWOOKUP_CMD 0x7ec

#define A_MC5_DB_EWOOKUP_CMD 0x7f0

#define A_MC5_DB_DATA_WWITE_CMD 0x7f4

#define A_MC5_DB_DATA_WEAD_CMD 0x7f8

#define XGMAC0_0_BASE_ADDW 0x800

#define A_XGM_TX_CTWW 0x800

#define S_TXEN    0
#define V_TXEN(x) ((x) << S_TXEN)
#define F_TXEN    V_TXEN(1U)

#define A_XGM_TX_CFG 0x804

#define S_TXPAUSEEN    0
#define V_TXPAUSEEN(x) ((x) << S_TXPAUSEEN)
#define F_TXPAUSEEN    V_TXPAUSEEN(1U)

#define A_XGM_TX_PAUSE_QUANTA 0x808

#define A_XGM_WX_CTWW 0x80c

#define S_WXEN    0
#define V_WXEN(x) ((x) << S_WXEN)
#define F_WXEN    V_WXEN(1U)

#define A_XGM_WX_CFG 0x810

#define S_DISPAUSEFWAMES    9
#define V_DISPAUSEFWAMES(x) ((x) << S_DISPAUSEFWAMES)
#define F_DISPAUSEFWAMES    V_DISPAUSEFWAMES(1U)

#define S_EN1536BFWAMES    8
#define V_EN1536BFWAMES(x) ((x) << S_EN1536BFWAMES)
#define F_EN1536BFWAMES    V_EN1536BFWAMES(1U)

#define S_ENJUMBO    7
#define V_ENJUMBO(x) ((x) << S_ENJUMBO)
#define F_ENJUMBO    V_ENJUMBO(1U)

#define S_WMFCS    6
#define V_WMFCS(x) ((x) << S_WMFCS)
#define F_WMFCS    V_WMFCS(1U)

#define S_ENHASHMCAST    2
#define V_ENHASHMCAST(x) ((x) << S_ENHASHMCAST)
#define F_ENHASHMCAST    V_ENHASHMCAST(1U)

#define S_COPYAWWFWAMES    0
#define V_COPYAWWFWAMES(x) ((x) << S_COPYAWWFWAMES)
#define F_COPYAWWFWAMES    V_COPYAWWFWAMES(1U)

#define S_DISBCAST    1
#define V_DISBCAST(x) ((x) << S_DISBCAST)
#define F_DISBCAST    V_DISBCAST(1U)

#define A_XGM_WX_HASH_WOW 0x814

#define A_XGM_WX_HASH_HIGH 0x818

#define A_XGM_WX_EXACT_MATCH_WOW_1 0x81c

#define A_XGM_WX_EXACT_MATCH_HIGH_1 0x820

#define A_XGM_WX_EXACT_MATCH_WOW_2 0x824

#define A_XGM_WX_EXACT_MATCH_WOW_3 0x82c

#define A_XGM_WX_EXACT_MATCH_WOW_4 0x834

#define A_XGM_WX_EXACT_MATCH_WOW_5 0x83c

#define A_XGM_WX_EXACT_MATCH_WOW_6 0x844

#define A_XGM_WX_EXACT_MATCH_WOW_7 0x84c

#define A_XGM_WX_EXACT_MATCH_WOW_8 0x854

#define A_XGM_INT_STATUS 0x86c

#define S_WINKFAUWTCHANGE    9
#define V_WINKFAUWTCHANGE(x) ((x) << S_WINKFAUWTCHANGE)
#define F_WINKFAUWTCHANGE    V_WINKFAUWTCHANGE(1U)

#define A_XGM_XGM_INT_ENABWE 0x874
#define A_XGM_XGM_INT_DISABWE 0x878

#define A_XGM_STAT_CTWW 0x880

#define S_CWWSTATS    2
#define V_CWWSTATS(x) ((x) << S_CWWSTATS)
#define F_CWWSTATS    V_CWWSTATS(1U)

#define A_XGM_WXFIFO_CFG 0x884

#define S_WXFIFO_EMPTY    31
#define V_WXFIFO_EMPTY(x) ((x) << S_WXFIFO_EMPTY)
#define F_WXFIFO_EMPTY    V_WXFIFO_EMPTY(1U)

#define S_WXFIFOPAUSEHWM    17
#define M_WXFIFOPAUSEHWM    0xfff

#define V_WXFIFOPAUSEHWM(x) ((x) << S_WXFIFOPAUSEHWM)

#define G_WXFIFOPAUSEHWM(x) (((x) >> S_WXFIFOPAUSEHWM) & M_WXFIFOPAUSEHWM)

#define S_WXFIFOPAUSEWWM    5
#define M_WXFIFOPAUSEWWM    0xfff

#define V_WXFIFOPAUSEWWM(x) ((x) << S_WXFIFOPAUSEWWM)

#define G_WXFIFOPAUSEWWM(x) (((x) >> S_WXFIFOPAUSEWWM) & M_WXFIFOPAUSEWWM)

#define S_WXSTWFWWWD    1
#define V_WXSTWFWWWD(x) ((x) << S_WXSTWFWWWD)
#define F_WXSTWFWWWD    V_WXSTWFWWWD(1U)

#define S_DISEWWFWAMES    0
#define V_DISEWWFWAMES(x) ((x) << S_DISEWWFWAMES)
#define F_DISEWWFWAMES    V_DISEWWFWAMES(1U)

#define A_XGM_TXFIFO_CFG 0x888

#define S_UNDEWUNFIX    22
#define V_UNDEWUNFIX(x) ((x) << S_UNDEWUNFIX)
#define F_UNDEWUNFIX    V_UNDEWUNFIX(1U)

#define S_TXIPG    13
#define M_TXIPG    0xff
#define V_TXIPG(x) ((x) << S_TXIPG)
#define G_TXIPG(x) (((x) >> S_TXIPG) & M_TXIPG)

#define S_TXFIFOTHWESH    4
#define M_TXFIFOTHWESH    0x1ff

#define V_TXFIFOTHWESH(x) ((x) << S_TXFIFOTHWESH)

#define S_ENDWOPPKT    21
#define V_ENDWOPPKT(x) ((x) << S_ENDWOPPKT)
#define F_ENDWOPPKT    V_ENDWOPPKT(1U)

#define A_XGM_SEWDES_CTWW 0x890
#define A_XGM_SEWDES_CTWW0 0x8e0

#define S_SEWDESWESET_    24
#define V_SEWDESWESET_(x) ((x) << S_SEWDESWESET_)
#define F_SEWDESWESET_    V_SEWDESWESET_(1U)

#define S_WXENABWE    4
#define V_WXENABWE(x) ((x) << S_WXENABWE)
#define F_WXENABWE    V_WXENABWE(1U)

#define S_TXENABWE    3
#define V_TXENABWE(x) ((x) << S_TXENABWE)
#define F_TXENABWE    V_TXENABWE(1U)

#define A_XGM_PAUSE_TIMEW 0x890

#define A_XGM_WGMII_IMP 0x89c

#define S_XGM_IMPSETUPDATE    6
#define V_XGM_IMPSETUPDATE(x) ((x) << S_XGM_IMPSETUPDATE)
#define F_XGM_IMPSETUPDATE    V_XGM_IMPSETUPDATE(1U)

#define S_WGMIIIMPPD    3
#define M_WGMIIIMPPD    0x7
#define V_WGMIIIMPPD(x) ((x) << S_WGMIIIMPPD)

#define S_WGMIIIMPPU    0
#define M_WGMIIIMPPU    0x7
#define V_WGMIIIMPPU(x) ((x) << S_WGMIIIMPPU)

#define S_CAWWESET    8
#define V_CAWWESET(x) ((x) << S_CAWWESET)
#define F_CAWWESET    V_CAWWESET(1U)

#define S_CAWUPDATE    7
#define V_CAWUPDATE(x) ((x) << S_CAWUPDATE)
#define F_CAWUPDATE    V_CAWUPDATE(1U)

#define A_XGM_XAUI_IMP 0x8a0

#define S_CAWBUSY    31
#define V_CAWBUSY(x) ((x) << S_CAWBUSY)
#define F_CAWBUSY    V_CAWBUSY(1U)

#define S_XGM_CAWFAUWT    29
#define V_XGM_CAWFAUWT(x) ((x) << S_XGM_CAWFAUWT)
#define F_XGM_CAWFAUWT    V_XGM_CAWFAUWT(1U)

#define S_CAWIMP    24
#define M_CAWIMP    0x1f
#define V_CAWIMP(x) ((x) << S_CAWIMP)
#define G_CAWIMP(x) (((x) >> S_CAWIMP) & M_CAWIMP)

#define S_XAUIIMP    0
#define M_XAUIIMP    0x7
#define V_XAUIIMP(x) ((x) << S_XAUIIMP)

#define A_XGM_WX_MAX_PKT_SIZE 0x8a8

#define S_WXMAXFWAMEWSIZE    17
#define M_WXMAXFWAMEWSIZE    0x3fff
#define V_WXMAXFWAMEWSIZE(x) ((x) << S_WXMAXFWAMEWSIZE)
#define G_WXMAXFWAMEWSIZE(x) (((x) >> S_WXMAXFWAMEWSIZE) & M_WXMAXFWAMEWSIZE)

#define S_WXENFWAMEW    14
#define V_WXENFWAMEW(x) ((x) << S_WXENFWAMEW)
#define F_WXENFWAMEW    V_WXENFWAMEW(1U)

#define S_WXMAXPKTSIZE    0
#define M_WXMAXPKTSIZE    0x3fff
#define V_WXMAXPKTSIZE(x) ((x) << S_WXMAXPKTSIZE)
#define G_WXMAXPKTSIZE(x) (((x) >> S_WXMAXPKTSIZE) & M_WXMAXPKTSIZE)

#define A_XGM_WESET_CTWW 0x8ac

#define S_XGMAC_STOP_EN    4
#define V_XGMAC_STOP_EN(x) ((x) << S_XGMAC_STOP_EN)
#define F_XGMAC_STOP_EN    V_XGMAC_STOP_EN(1U)

#define S_XG2G_WESET_    3
#define V_XG2G_WESET_(x) ((x) << S_XG2G_WESET_)
#define F_XG2G_WESET_    V_XG2G_WESET_(1U)

#define S_WGMII_WESET_    2
#define V_WGMII_WESET_(x) ((x) << S_WGMII_WESET_)
#define F_WGMII_WESET_    V_WGMII_WESET_(1U)

#define S_PCS_WESET_    1
#define V_PCS_WESET_(x) ((x) << S_PCS_WESET_)
#define F_PCS_WESET_    V_PCS_WESET_(1U)

#define S_MAC_WESET_    0
#define V_MAC_WESET_(x) ((x) << S_MAC_WESET_)
#define F_MAC_WESET_    V_MAC_WESET_(1U)

#define A_XGM_POWT_CFG 0x8b8

#define S_CWKDIVWESET_    3
#define V_CWKDIVWESET_(x) ((x) << S_CWKDIVWESET_)
#define F_CWKDIVWESET_    V_CWKDIVWESET_(1U)

#define S_POWTSPEED    1
#define M_POWTSPEED    0x3

#define V_POWTSPEED(x) ((x) << S_POWTSPEED)

#define S_ENWGMII    0
#define V_ENWGMII(x) ((x) << S_ENWGMII)
#define F_ENWGMII    V_ENWGMII(1U)

#define A_XGM_INT_ENABWE 0x8d4

#define S_TXFIFO_PWTY_EWW    17
#define M_TXFIFO_PWTY_EWW    0x7

#define V_TXFIFO_PWTY_EWW(x) ((x) << S_TXFIFO_PWTY_EWW)

#define S_WXFIFO_PWTY_EWW    14
#define M_WXFIFO_PWTY_EWW    0x7

#define V_WXFIFO_PWTY_EWW(x) ((x) << S_WXFIFO_PWTY_EWW)

#define S_TXFIFO_UNDEWWUN    13
#define V_TXFIFO_UNDEWWUN(x) ((x) << S_TXFIFO_UNDEWWUN)
#define F_TXFIFO_UNDEWWUN    V_TXFIFO_UNDEWWUN(1U)

#define S_WXFIFO_OVEWFWOW    12
#define V_WXFIFO_OVEWFWOW(x) ((x) << S_WXFIFO_OVEWFWOW)
#define F_WXFIFO_OVEWFWOW    V_WXFIFO_OVEWFWOW(1U)

#define S_SEWDES_WOS    4
#define M_SEWDES_WOS    0xf

#define V_SEWDES_WOS(x) ((x) << S_SEWDES_WOS)

#define S_XAUIPCSCTCEWW    3
#define V_XAUIPCSCTCEWW(x) ((x) << S_XAUIPCSCTCEWW)
#define F_XAUIPCSCTCEWW    V_XAUIPCSCTCEWW(1U)

#define S_XAUIPCSAWIGNCHANGE    2
#define V_XAUIPCSAWIGNCHANGE(x) ((x) << S_XAUIPCSAWIGNCHANGE)
#define F_XAUIPCSAWIGNCHANGE    V_XAUIPCSAWIGNCHANGE(1U)

#define S_XGM_INT    0
#define V_XGM_INT(x) ((x) << S_XGM_INT)
#define F_XGM_INT    V_XGM_INT(1U)

#define A_XGM_INT_CAUSE 0x8d8

#define A_XGM_XAUI_ACT_CTWW 0x8dc

#define S_TXACTENABWE    1
#define V_TXACTENABWE(x) ((x) << S_TXACTENABWE)
#define F_TXACTENABWE    V_TXACTENABWE(1U)

#define S_WESET3    23
#define V_WESET3(x) ((x) << S_WESET3)
#define F_WESET3    V_WESET3(1U)

#define S_WESET2    22
#define V_WESET2(x) ((x) << S_WESET2)
#define F_WESET2    V_WESET2(1U)

#define S_WESET1    21
#define V_WESET1(x) ((x) << S_WESET1)
#define F_WESET1    V_WESET1(1U)

#define S_WESET0    20
#define V_WESET0(x) ((x) << S_WESET0)
#define F_WESET0    V_WESET0(1U)

#define S_PWWDN3    19
#define V_PWWDN3(x) ((x) << S_PWWDN3)
#define F_PWWDN3    V_PWWDN3(1U)

#define S_PWWDN2    18
#define V_PWWDN2(x) ((x) << S_PWWDN2)
#define F_PWWDN2    V_PWWDN2(1U)

#define S_PWWDN1    17
#define V_PWWDN1(x) ((x) << S_PWWDN1)
#define F_PWWDN1    V_PWWDN1(1U)

#define S_PWWDN0    16
#define V_PWWDN0(x) ((x) << S_PWWDN0)
#define F_PWWDN0    V_PWWDN0(1U)

#define S_WESETPWW23    15
#define V_WESETPWW23(x) ((x) << S_WESETPWW23)
#define F_WESETPWW23    V_WESETPWW23(1U)

#define S_WESETPWW01    14
#define V_WESETPWW01(x) ((x) << S_WESETPWW01)
#define F_WESETPWW01    V_WESETPWW01(1U)

#define A_XGM_SEWDES_STAT0 0x8f0
#define A_XGM_SEWDES_STAT1 0x8f4
#define A_XGM_SEWDES_STAT2 0x8f8

#define S_WOWSIG0    0
#define V_WOWSIG0(x) ((x) << S_WOWSIG0)
#define F_WOWSIG0    V_WOWSIG0(1U)

#define A_XGM_SEWDES_STAT3 0x8fc

#define A_XGM_STAT_TX_BYTE_WOW 0x900

#define A_XGM_STAT_TX_BYTE_HIGH 0x904

#define A_XGM_STAT_TX_FWAME_WOW 0x908

#define A_XGM_STAT_TX_FWAME_HIGH 0x90c

#define A_XGM_STAT_TX_BCAST 0x910

#define A_XGM_STAT_TX_MCAST 0x914

#define A_XGM_STAT_TX_PAUSE 0x918

#define A_XGM_STAT_TX_64B_FWAMES 0x91c

#define A_XGM_STAT_TX_65_127B_FWAMES 0x920

#define A_XGM_STAT_TX_128_255B_FWAMES 0x924

#define A_XGM_STAT_TX_256_511B_FWAMES 0x928

#define A_XGM_STAT_TX_512_1023B_FWAMES 0x92c

#define A_XGM_STAT_TX_1024_1518B_FWAMES 0x930

#define A_XGM_STAT_TX_1519_MAXB_FWAMES 0x934

#define A_XGM_STAT_TX_EWW_FWAMES 0x938

#define A_XGM_STAT_WX_BYTES_WOW 0x93c

#define A_XGM_STAT_WX_BYTES_HIGH 0x940

#define A_XGM_STAT_WX_FWAMES_WOW 0x944

#define A_XGM_STAT_WX_FWAMES_HIGH 0x948

#define A_XGM_STAT_WX_BCAST_FWAMES 0x94c

#define A_XGM_STAT_WX_MCAST_FWAMES 0x950

#define A_XGM_STAT_WX_PAUSE_FWAMES 0x954

#define A_XGM_STAT_WX_64B_FWAMES 0x958

#define A_XGM_STAT_WX_65_127B_FWAMES 0x95c

#define A_XGM_STAT_WX_128_255B_FWAMES 0x960

#define A_XGM_STAT_WX_256_511B_FWAMES 0x964

#define A_XGM_STAT_WX_512_1023B_FWAMES 0x968

#define A_XGM_STAT_WX_1024_1518B_FWAMES 0x96c

#define A_XGM_STAT_WX_1519_MAXB_FWAMES 0x970

#define A_XGM_STAT_WX_SHOWT_FWAMES 0x974

#define A_XGM_STAT_WX_OVEWSIZE_FWAMES 0x978

#define A_XGM_STAT_WX_JABBEW_FWAMES 0x97c

#define A_XGM_STAT_WX_CWC_EWW_FWAMES 0x980

#define A_XGM_STAT_WX_WENGTH_EWW_FWAMES 0x984

#define A_XGM_STAT_WX_SYM_CODE_EWW_FWAMES 0x988

#define A_XGM_SEWDES_STATUS0 0x98c

#define A_XGM_SEWDES_STATUS1 0x990

#define S_CMUWOCK    31
#define V_CMUWOCK(x) ((x) << S_CMUWOCK)
#define F_CMUWOCK    V_CMUWOCK(1U)

#define A_XGM_WX_MAX_PKT_SIZE_EWW_CNT 0x9a4

#define A_XGM_TX_SPI4_SOP_EOP_CNT 0x9a8

#define S_TXSPI4SOPCNT    16
#define M_TXSPI4SOPCNT    0xffff
#define V_TXSPI4SOPCNT(x) ((x) << S_TXSPI4SOPCNT)
#define G_TXSPI4SOPCNT(x) (((x) >> S_TXSPI4SOPCNT) & M_TXSPI4SOPCNT)

#define A_XGM_WX_SPI4_SOP_EOP_CNT 0x9ac

#define XGMAC0_1_BASE_ADDW 0xa00
