[2025-09-16 22:56:47] START suite=qualcomm_srv trace=srv776_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv776_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 3098941 heartbeat IPC: 3.227 cumulative IPC: 3.227 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5809744 heartbeat IPC: 3.689 cumulative IPC: 3.442 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5809744 cumulative IPC: 3.442 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5809744 cumulative IPC: 3.442 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 28592385 heartbeat IPC: 0.4389 cumulative IPC: 0.4389 (Simulation time: 00 hr 03 min 49 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 39397201 heartbeat IPC: 0.9255 cumulative IPC: 0.5955 (Simulation time: 00 hr 05 min 06 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 47285545 heartbeat IPC: 1.268 cumulative IPC: 0.7233 (Simulation time: 00 hr 06 min 10 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 55661454 heartbeat IPC: 1.194 cumulative IPC: 0.8024 (Simulation time: 00 hr 07 min 21 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 64100222 heartbeat IPC: 1.185 cumulative IPC: 0.8578 (Simulation time: 00 hr 08 min 32 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 72184542 heartbeat IPC: 1.237 cumulative IPC: 0.904 (Simulation time: 00 hr 09 min 41 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 80341029 heartbeat IPC: 1.226 cumulative IPC: 0.9392 (Simulation time: 00 hr 10 min 51 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 88379970 heartbeat IPC: 1.244 cumulative IPC: 0.9689 (Simulation time: 00 hr 12 min 00 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv776_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000023 cycles: 95997580 heartbeat IPC: 1.313 cumulative IPC: 0.9979 (Simulation time: 00 hr 13 min 06 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 99992498 cumulative IPC: 1 (Simulation time: 00 hr 14 min 21 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 99992498 cumulative IPC: 1 (Simulation time: 00 hr 14 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv776_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1 instructions: 100000003 cycles: 99992498
CPU 0 Branch Prediction Accuracy: 95.62% MPKI: 7.867 Average ROB Occupancy at Mispredict: 72.65
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08158
BRANCH_INDIRECT: 0.1804
BRANCH_CONDITIONAL: 7.277
BRANCH_DIRECT_CALL: 0.1253
BRANCH_INDIRECT_CALL: 0.05324
BRANCH_RETURN: 0.1494


====Backend Stall Breakdown====
ROB_STALL: 7903806
LQ_STALL: 3158778
SQ_STALL: 1750049


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 391.19925
REPLAY_LOAD: 124.804565
NON_REPLAY_LOAD: 34.34394

== Total ==
ADDR_TRANS: 1560885
REPLAY_LOAD: 579218
NON_REPLAY_LOAD: 5763703

== Counts ==
ADDR_TRANS: 3990
REPLAY_LOAD: 4641
NON_REPLAY_LOAD: 167823

cpu0->cpu0_STLB TOTAL        ACCESS:    1878156 HIT:    1815018 MISS:      63138 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1878156 HIT:    1815018 MISS:      63138 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 240.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3923608 HIT:    3007411 MISS:     916197 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3198455 HIT:    2546407 MISS:     652048 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     202501 HIT:      58550 MISS:     143951 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     396061 HIT:     395292 MISS:        769 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     126591 HIT:       7162 MISS:     119429 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 92.12 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12276049 HIT:   10938947 MISS:    1337102 MSHR_MERGE:     395283
cpu0->cpu0_L1I LOAD         ACCESS:   12276049 HIT:   10938947 MISS:    1337102 MSHR_MERGE:     395283
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 28.17 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26212550 HIT:   22468591 MISS:    3743959 MSHR_MERGE:    1158226
cpu0->cpu0_L1D LOAD         ACCESS:   15925064 HIT:   13211140 MISS:    2713924 MSHR_MERGE:     457288
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   10145335 HIT:    9242865 MISS:     902470 MSHR_MERGE:     699964
cpu0->cpu0_L1D TRANSLATION  ACCESS:     142151 HIT:      14586 MISS:     127565 MSHR_MERGE:        974
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 38.32 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    9993555 HIT:    9592430 MISS:     401125 MSHR_MERGE:     217493
cpu0->cpu0_ITLB LOAD         ACCESS:    9993555 HIT:    9592430 MISS:     401125 MSHR_MERGE:     217493
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 21.56 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24903555 HIT:   22409044 MISS:    2494511 MSHR_MERGE:     799986
cpu0->cpu0_DTLB LOAD         ACCESS:   24903555 HIT:   22409044 MISS:    2494511 MSHR_MERGE:     799986
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 12.07 cycles
cpu0->LLC TOTAL        ACCESS:    1217111 HIT:     693510 MISS:     523601 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     652046 HIT:     334201 MISS:     317845 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     143951 HIT:      14469 MISS:     129482 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     301685 HIT:     301490 MISS:        195 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     119429 HIT:      43350 MISS:      76079 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      32887
  ROW_BUFFER_MISS:     490477
  AVG DBUS CONGESTED CYCLE: 6.76
Channel 0 WQ ROW_BUFFER_HIT:      44976
  ROW_BUFFER_MISS:     220999
  FULL:          0
Channel 0 REFRESHES ISSUED:       8332

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1186658      1071385        28678        14295
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          166          822         8259        13679
  STLB miss resolved @ L2C                0          229          806         4904         5085
  STLB miss resolved @ LLC                0          271         1695        20361        11245
  STLB miss resolved @ MEM                0          270         2465        18450        44894

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             175227        10404       118992        29757         6954
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           58          257         3014         2650
  STLB miss resolved @ L2C                0           24          230         1384          745
  STLB miss resolved @ LLC                0          100          618        12749         4244
  STLB miss resolved @ MEM                2          120          757        12061        12466
[2025-09-16 23:11:08] END   suite=qualcomm_srv trace=srv776_ap (rc=0)
