#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Sep  5 15:21:56 2020
# Process ID: 19152
# Current directory: D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9520 D:\MTM\semestr8\SDUP_BWT\BWT_3\BWT\Zynq_bwt_v2\zynq_bwt_v2\zynq_bwt_v2.xpr
# Log file: D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/vivado.log
# Journal file: D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.xpr
update_compile_order -fileset sources_1
file mkdir D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sim_1/new/bwt_top_tb.v w ]
add_files -fileset sim_1 D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sim_1/new/bwt_top_tb.v
update_compile_order -fileset sim_1
set_property file_type SystemVerilog [get_files  D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sim_1/new/bwt_top_tb.v]
launch_simulation -mode post-synthesis -type functional
source bwt_design_wrapper.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top bwt_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation -mode post-synthesis -type functional
launch_simulation -mode post-synthesis -type functional
close_sim
launch_simulation -mode post-synthesis -type functional
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/bwt_ip_2.0/src/sort2elem.sv D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/bwt_ip_2.0/src/fifo.sv D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/bwt_ip_2.0/src/sort_arrays.sv D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/bwt_ip_2.0/src/merge_sort_top.sv D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/bwt_ip_2.0/src/MM_top.sv D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/bwt_ip_2.0/src/bwt_top.sv}
update_compile_order -fileset sim_1
launch_simulation -mode post-synthesis -type functional
launch_simulation -mode post-synthesis -type functional
source bwt_top_tb.tcl
run all
current_wave_config {Untitled 2}
add_wave {{/bwt_top_tb/bwt_test/build_sa/state}} 
current_wave_config {Untitled 2}
add_wave {{/bwt_top_tb/bwt_test/build_sa/phase}} 
current_wave_config {Untitled 2}
add_wave {{/bwt_top_tb/bwt_test/build_sa/output_string}} 
restart
run all
save_wave_config {D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/bwt_top_tb_func_synth.wcfg}
add_files -fileset sim_1 -norecurse D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/bwt_top_tb_func_synth.wcfg
set_property xsim.view D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/bwt_top_tb_func_synth.wcfg [get_filesets sim_1]
close_sim
launch_simulation -mode post-synthesis -type functional
open_wave_config D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/bwt_top_tb_func_synth.wcfg
source bwt_top_tb.tcl
run all
restart
run all
current_wave_config {bwt_top_tb_func_synth.wcfg}
add_wave {{/bwt_top_tb/done}} 
save_wave_config {D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/bwt_top_tb_func_synth.wcfg}
launch_simulation
close_sim
launch_simulation -mode post-synthesis -type functional
open_wave_config D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/bwt_top_tb_func_synth.wcfg
source bwt_top_tb.tcl
run all
close_sim
launch_simulation -mode post-synthesis -type functional
open_wave_config D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/bwt_top_tb_func_synth.wcfg
source bwt_top_tb.tcl
run all
