{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631699397431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631699397441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 15 11:49:57 2021 " "Processing started: Wed Sep 15 11:49:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631699397441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631699397441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculette -c calculette " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculette -c calculette" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631699397441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631699397933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631699397934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds_7segs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds_7segs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-archi_seg7 " "Found design unit 1: seg7-archi_seg7" {  } { { "leds_7segs.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/leds_7segs.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631699408044 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "leds_7segs.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/leds_7segs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631699408044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631699408044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_4bit-archi_4bits " "Found design unit 1: add_4bit-archi_4bits" {  } { { "add_4bit.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/add_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631699408048 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_4bit " "Found entity 1: add_4bit" {  } { { "add_4bit.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/add_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631699408048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631699408048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_1bit-archi_1bit " "Found design unit 1: add_1bit-archi_1bit" {  } { { "add_1bit.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/add_1bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631699408052 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_1bit " "Found entity 1: add_1bit" {  } { { "add_1bit.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/add_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631699408052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631699408052 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "doble_7seg.vhd " "Can't analyze file -- file doble_7seg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631699408057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "separator_diz_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file separator_diz_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 separateur_diz_unit-archi_sep_diz_unit " "Found design unit 1: separateur_diz_unit-archi_sep_diz_unit" {  } { { "separator_diz_unit.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/separator_diz_unit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631699408061 ""} { "Info" "ISGN_ENTITY_NAME" "1 separateur_diz_unit " "Found entity 1: separateur_diz_unit" {  } { { "separator_diz_unit.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/separator_diz_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631699408061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631699408061 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test_affichage.vhd " "Can't analyze file -- file test_affichage.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631699408064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_unsigned-archi_affichage_test " "Found design unit 1: add_unsigned-archi_affichage_test" {  } { { "test_add.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/test_add.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631699408068 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_unsigned " "Found entity 1: add_unsigned" {  } { { "test_add.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/test_add.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631699408068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631699408068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculette.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculette.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculette-behavioral " "Found design unit 1: calculette-behavioral" {  } { { "calculette.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/calculette.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631699408073 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculette " "Found entity 1: calculette" {  } { { "calculette.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/calculette.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631699408073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631699408073 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculette " "Elaborating entity \"calculette\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631699408173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_unsigned add_unsigned:add_u0 " "Elaborating entity \"add_unsigned\" for hierarchy \"add_unsigned:add_u0\"" {  } { { "calculette.vhd" "add_u0" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/calculette.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631699408185 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "output\[3..0\] test_add.vhd(7) " "Using initial value X (don't care) for net \"output\[3..0\]\" at test_add.vhd(7)" {  } { { "test_add.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/test_add.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631699408186 "|calculette|add_unsigned:add_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "add_4bit add_unsigned:add_u0\|add_4bit:add11 A:archi_4bits " "Elaborating entity \"add_4bit\" using architecture \"A:archi_4bits\" for hierarchy \"add_unsigned:add_u0\|add_4bit:add11\"" {  } { { "test_add.vhd" "add11" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/test_add.vhd" 13 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631699408192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "add_1bit add_unsigned:add_u0\|add_4bit:add11\|add_1bit:f0 A:archi_1bit " "Elaborating entity \"add_1bit\" using architecture \"A:archi_1bit\" for hierarchy \"add_unsigned:add_u0\|add_4bit:add11\|add_1bit:f0\"" {  } { { "add_4bit.vhd" "f0" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/add_4bit.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631699408198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "separateur_diz_unit separateur_diz_unit:sep0 A:archi_sep_diz_unit " "Elaborating entity \"separateur_diz_unit\" using architecture \"A:archi_sep_diz_unit\" for hierarchy \"separateur_diz_unit:sep0\"" {  } { { "calculette.vhd" "sep0" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/calculette.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631699408206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "separateur_diz_unit separateur_diz_unit:sep1 " "Elaborating entity \"separateur_diz_unit\" for hierarchy \"separateur_diz_unit:sep1\"" {  } { { "calculette.vhd" "sep1" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/calculette.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631699408209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:seg0 " "Elaborating entity \"seg7\" for hierarchy \"seg7:seg0\"" {  } { { "calculette.vhd" "seg0" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/calculette.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631699408211 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "separateur_diz_unit:sep1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"separateur_diz_unit:sep1\|Div0\"" {  } { { "separator_diz_unit.vhd" "Div0" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/separator_diz_unit.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631699408392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "separateur_diz_unit:sep2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"separateur_diz_unit:sep2\|Div0\"" {  } { { "separator_diz_unit.vhd" "Div0" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/separator_diz_unit.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631699408392 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1631699408392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "separateur_diz_unit:sep1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"separateur_diz_unit:sep1\|lpm_divide:Div0\"" {  } { { "separator_diz_unit.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/separator_diz_unit.vhd" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631699408446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "separateur_diz_unit:sep1\|lpm_divide:Div0 " "Instantiated megafunction \"separateur_diz_unit:sep1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631699408446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631699408446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631699408446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631699408446 ""}  } { { "separator_diz_unit.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/separator_diz_unit.vhd" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631699408446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6sl " "Found entity 1: lpm_divide_6sl" {  } { { "db/lpm_divide_6sl.tdf" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/db/lpm_divide_6sl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631699408497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631699408497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631699408524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631699408524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/db/alt_u_div_qee.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631699408549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631699408549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631699408604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631699408604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631699408658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631699408658 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledsA0\[1\] GND " "Pin \"ledsA0\[1\]\" is stuck at GND" {  } { { "calculette.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/calculette.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631699408895 "|calculette|ledsA0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsA0\[2\] GND " "Pin \"ledsA0\[2\]\" is stuck at GND" {  } { { "calculette.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/calculette.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631699408895 "|calculette|ledsA0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsA0\[6\] VCC " "Pin \"ledsA0\[6\]\" is stuck at VCC" {  } { { "calculette.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/calculette.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631699408895 "|calculette|ledsA0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsB0\[1\] GND " "Pin \"ledsB0\[1\]\" is stuck at GND" {  } { { "calculette.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/calculette.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631699408895 "|calculette|ledsB0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsB0\[2\] GND " "Pin \"ledsB0\[2\]\" is stuck at GND" {  } { { "calculette.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/calculette.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631699408895 "|calculette|ledsB0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsB0\[6\] VCC " "Pin \"ledsB0\[6\]\" is stuck at VCC" {  } { { "calculette.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/calculette.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631699408895 "|calculette|ledsB0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsRes0\[1\] GND " "Pin \"ledsRes0\[1\]\" is stuck at GND" {  } { { "calculette.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/calculette.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631699408895 "|calculette|ledsRes0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsRes0\[2\] GND " "Pin \"ledsRes0\[2\]\" is stuck at GND" {  } { { "calculette.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/calculette.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631699408895 "|calculette|ledsRes0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsRes0\[6\] VCC " "Pin \"ledsRes0\[6\]\" is stuck at VCC" {  } { { "calculette.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/calculette.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631699408895 "|calculette|ledsRes0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsRes1\[0\] GND " "Pin \"ledsRes1\[0\]\" is stuck at GND" {  } { { "calculette.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/calculette.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631699408895 "|calculette|ledsRes1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsRes1\[2\] GND " "Pin \"ledsRes1\[2\]\" is stuck at GND" {  } { { "calculette.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/calculette.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631699408895 "|calculette|ledsRes1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsRes1\[3\] GND " "Pin \"ledsRes1\[3\]\" is stuck at GND" {  } { { "calculette.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/calculette.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631699408895 "|calculette|ledsRes1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsRes1\[4\] GND " "Pin \"ledsRes1\[4\]\" is stuck at GND" {  } { { "calculette.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/calculette.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631699408895 "|calculette|ledsRes1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsRes1\[5\] GND " "Pin \"ledsRes1\[5\]\" is stuck at GND" {  } { { "calculette.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet/calculette.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631699408895 "|calculette|ledsRes1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1631699408895 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1631699408952 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631699409396 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631699409396 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631699409429 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631699409429 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631699409429 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631699409429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631699409443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 15 11:50:09 2021 " "Processing ended: Wed Sep 15 11:50:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631699409443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631699409443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631699409443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631699409443 ""}
