# Seif ElAnsary

Computer Engineering @ AUC  
AI â€¢ Computer Architecture â€¢ EDA â€¢ Research

## ğŸ”¬ Current Focus
- Structured ASIC placement & optimization using ML (PPO, congestion-aware objectives)
- RISC-V CPU design & simulation
- AI systems for document understanding

## ğŸ§  Research & Engineering
- Undergraduate researcher in Structured ASIC optimization (placement, HPWL, congestion)
- Teaching Assistant: Computer Architecture & Robotics
- AI Intern: Handwritten historical document processing

## ğŸ› ï¸ Tech Stack
**Languages:** C++, Python, Verilog, TypeScript  
**AI/ML:** PyTorch, PPO, OpenCV, scikit-learn  
**Systems:** RISC-V, pipelining, timing analysis, EDA flows  
**Tools:** Git, Linux, Docker

## ğŸ“Œ Highlighted Projects
- ğŸ§  **Structured ASIC ML Placer** â€“ ML-driven placement & refinement under fabrication constraints  
- âš™ï¸ **RISC-V32IC Simulator** â€“ Cycle-accurate CPU simulator in C++  
- ğŸ“„ **Handwritten Document AI Pipeline** â€“ Metadata & time-series extraction

## ğŸ“« Contact
- LinkedIn: [https://linkedin.com/in/...](https://www.linkedin.com/in/seif-elansary-36329a282/)
- Email: seif_elansary@aucegypt.edu


