<!doctype html>
<html>
<head>
<title>PAXIC (SATA_AHCI_VENDOR) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___sata_ahci_vendor.html")>SATA_AHCI_VENDOR Module</a> &gt; PAXIC (SATA_AHCI_VENDOR) Register</p><h1>PAXIC (SATA_AHCI_VENDOR) Register</h1>
<h2>PAXIC (SATA_AHCI_VENDOR) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>PAXIC</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000020</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD0C00C0 (SATA_AHCI_VENDOR)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00410102</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Port AXICfg</td></tr>
</table>
<p>Controls the configuration of the AXI Bus operation for either Port 0 or Port 1. The Port configured is controlled by the value programmed into the Port Config Register.</p>
<h2>PAXIC (SATA_AHCI_VENDOR) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:29</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved</td></tr>
<tr valign=top><td>ENZP</td><td class="center">28</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable non zero 4MB PRD Entries (ENZP)</td></tr>
<tr valign=top><td>AXIPT</td><td class="center">27</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>AXI Parity Type (AXIPT):<br/>0: Even parity.<br/>1: Odd parity.</td></tr>
<tr valign=top><td>AXIPE</td><td class="center">26</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>AXI Parity Enable (AXIPE): Parity Checking is enabled in the Link layer. The Parity is generated and checked on each byte within the 128 bit data busses on the Master interface</td></tr>
<tr valign=top><td>AAO</td><td class="center">25</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Allow Address Overwrite (AAO): Command List Base Address<br/>[9:0] and FIS Base Address [7:0] to be overwritten</td></tr>
<tr valign=top><td>ECM</td><td class="center">24</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable the Context management (ECM): system in the memory</td></tr>
<tr valign=top><td>OTL</td><td class="center">23:20</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x4</td><td>Outstanding Transfer Limit (OTL):<br/>This limits the maximum number of outstanding transfers supported:<br/>a) for the 264 DWords Transport Layer implementation this can be programmed between 1 and 16<br/>b) for the 136 DWord Transport Layer implementation this can be programmed between 1 and 8<br/>c) for the 72 DWord Transport Layer implementation this can be programmed between 1 and 4<br/>0 = Transfers limited by the transport Layer FIFO space / fill level.</td></tr>
<tr valign=top><td>MARIDD</td><td class="center">19:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Memory Address Read ID (MARIDD): for data transfers</td></tr>
<tr valign=top><td>MARID</td><td class="center">15:12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Memory Address read ID (MARID): for non data transfers</td></tr>
<tr valign=top><td>MAWIDD</td><td class="center">11:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Memory Address write ID (MAWIDD): for data transfers</td></tr>
<tr valign=top><td>MAWID</td><td class="center"> 7:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Memory Address write ID (MAWID): for non data transfers</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 3:2</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved</td></tr>
<tr valign=top><td>ADBW</td><td class="center"> 1:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x2</td><td>AXI Data Bus Width (ADBW)<br/>0: BW32.<br/>1: BW64 (set to this value).<br/>2: BW128.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>