Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Practicas\E_Digital\Practica_1A\Sumador_Completo_2bits.vhf" into library work
Parsing entity <Sumador_Completo_2bits>.
Parsing architecture <BEHAVIORAL> of entity <sumador_completo_2bits>.
Parsing VHDL file "D:\Practicas\E_Digital\Practica_1A\remote_sources\_\practica0\BCD_2_7Seg.vhd" into library work
Parsing entity <BCD_2_7Seg>.
Parsing architecture <Behavioral> of entity <bcd_2_7seg>.
Parsing VHDL file "D:\Practicas\E_Digital\Practica_1A\Visualiza_Cuenta.vhf" into library work
Parsing entity <Visualiza_Cuenta>.
Parsing architecture <BEHAVIORAL> of entity <visualiza_cuenta>.
Parsing VHDL file "D:\Practicas\E_Digital\Practica_1A\Resultado_Votacion.vhf" into library work
Parsing entity <Resultado_Votacion>.
Parsing architecture <BEHAVIORAL> of entity <resultado_votacion>.
Parsing VHDL file "D:\Practicas\E_Digital\Practica_1A\Cuenta_Votos.vhf" into library work
Parsing entity <Sumador_Completo_2bits_MUSER_Cuenta_Votos>.
Parsing architecture <BEHAVIORAL> of entity <sumador_completo_2bits_muser_cuenta_votos>.
Parsing entity <Cuenta_Votos>.
Parsing architecture <BEHAVIORAL> of entity <cuenta_votos>.
Parsing VHDL file "D:\Practicas\E_Digital\Practica_1A\Votacion.vhf" into library work
Parsing entity <Resultado_Votacion_MUSER_Votacion>.
Parsing architecture <BEHAVIORAL> of entity <resultado_votacion_muser_votacion>.
Parsing entity <Visualiza_Cuenta_MUSER_Votacion>.
Parsing architecture <BEHAVIORAL> of entity <visualiza_cuenta_muser_votacion>.
Parsing entity <Sumador_Completo_2bits_MUSER_Votacion>.
Parsing architecture <BEHAVIORAL> of entity <sumador_completo_2bits_muser_votacion>.
Parsing entity <Cuenta_Votos_MUSER_Votacion>.
Parsing architecture <BEHAVIORAL> of entity <cuenta_votos_muser_votacion>.
Parsing entity <Votacion>.
Parsing architecture <BEHAVIORAL> of entity <votacion>.
Parsing VHDL file "D:\Practicas\E_Digital\Practica_1A\Remote_Lab.vhd" into library work
Parsing entity <Remote_Lab>.
Parsing architecture <Behavioral> of entity <remote_lab>.
Parsing VHDL file "D:\Practicas\E_Digital\Practica_1A\MyDesign.vhf" into library work
Parsing entity <Resultado_Votacion_MUSER_MyDesign>.
Parsing architecture <BEHAVIORAL> of entity <resultado_votacion_muser_mydesign>.
Parsing entity <Visualiza_Cuenta_MUSER_MyDesign>.
Parsing architecture <BEHAVIORAL> of entity <visualiza_cuenta_muser_mydesign>.
Parsing entity <Sumador_Completo_2bits_MUSER_MyDesign>.
Parsing architecture <BEHAVIORAL> of entity <sumador_completo_2bits_muser_mydesign>.
Parsing entity <Cuenta_Votos_MUSER_MyDesign>.
Parsing architecture <BEHAVIORAL> of entity <cuenta_votos_muser_mydesign>.
Parsing entity <Votacion_MUSER_MyDesign>.
Parsing architecture <BEHAVIORAL> of entity <votacion_muser_mydesign>.
Parsing entity <MyDesign>.
Parsing architecture <BEHAVIORAL> of entity <mydesign>.
Parsing VHDL file "D:\Practicas\E_Digital\Practica_1A\top.vhf" into library work
Parsing entity <Resultado_Votacion_MUSER_top>.
Parsing architecture <BEHAVIORAL> of entity <resultado_votacion_muser_top>.
Parsing entity <Visualiza_Cuenta_MUSER_top>.
Parsing architecture <BEHAVIORAL> of entity <visualiza_cuenta_muser_top>.
Parsing entity <Sumador_Completo_2bits_MUSER_top>.
Parsing architecture <BEHAVIORAL> of entity <sumador_completo_2bits_muser_top>.
Parsing entity <Cuenta_Votos_MUSER_top>.
Parsing architecture <BEHAVIORAL> of entity <cuenta_votos_muser_top>.
Parsing entity <Votacion_MUSER_top>.
Parsing architecture <BEHAVIORAL> of entity <votacion_muser_top>.
Parsing entity <MyDesign_MUSER_top>.
Parsing architecture <BEHAVIORAL> of entity <mydesign_muser_top>.
Parsing entity <top>.
Parsing architecture <BEHAVIORAL> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Remote_Lab> (architecture <Behavioral>) from library <work>.

Elaborating entity <MyDesign_MUSER_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Votacion_MUSER_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Cuenta_Votos_MUSER_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Sumador_Completo_2bits_MUSER_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Visualiza_Cuenta_MUSER_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <BCD_2_7Seg> (architecture <Behavioral>) from library <work>.

Elaborating entity <Resultado_Votacion_MUSER_top> (architecture <BEHAVIORAL>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\Practicas\E_Digital\Practica_1A\top.vhf".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <Remote_Lab>.
    Related source file is "D:\Practicas\E_Digital\Practica_1A\Remote_Lab.vhd".
    Found 8-bit register for signal <regEppAdr>.
    Found 8-bit register for signal <sw>.
    Found 8-bit register for signal <btn>.
    Found 17-bit register for signal <cnt>.
    Found 17-bit adder for signal <cnt[16]_GND_8_o_add_5_OUT> created at line 87.
    Found 4x4-bit Read Only RAM for signal <Anodes>
    Found 8-bit 4-to-1 multiplexer for signal <seg_int> created at line 93.
    Found 8-bit 8-to-1 multiplexer for signal <_n0084> created at line 118.
    Found 1-bit tristate buffer for signal <EppDB<7>> created at line 115
    Found 1-bit tristate buffer for signal <EppDB<6>> created at line 115
    Found 1-bit tristate buffer for signal <EppDB<5>> created at line 115
    Found 1-bit tristate buffer for signal <EppDB<4>> created at line 115
    Found 1-bit tristate buffer for signal <EppDB<3>> created at line 115
    Found 1-bit tristate buffer for signal <EppDB<2>> created at line 115
    Found 1-bit tristate buffer for signal <EppDB<1>> created at line 115
    Found 1-bit tristate buffer for signal <EppDB<0>> created at line 115
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <Remote_Lab> synthesized.

Synthesizing Unit <MyDesign_MUSER_top>.
    Related source file is "D:\Practicas\E_Digital\Practica_1A\top.vhf".
WARNING:Xst:647 - Input <btn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <MyDesign_MUSER_top> synthesized.

Synthesizing Unit <Votacion_MUSER_top>.
    Related source file is "D:\Practicas\E_Digital\Practica_1A\top.vhf".
    Summary:
	no macro.
Unit <Votacion_MUSER_top> synthesized.

Synthesizing Unit <Cuenta_Votos_MUSER_top>.
    Related source file is "D:\Practicas\E_Digital\Practica_1A\top.vhf".
    Summary:
	no macro.
Unit <Cuenta_Votos_MUSER_top> synthesized.

Synthesizing Unit <Sumador_Completo_2bits_MUSER_top>.
    Related source file is "D:\Practicas\E_Digital\Practica_1A\top.vhf".
    Summary:
	no macro.
Unit <Sumador_Completo_2bits_MUSER_top> synthesized.

Synthesizing Unit <Visualiza_Cuenta_MUSER_top>.
    Related source file is "D:\Practicas\E_Digital\Practica_1A\top.vhf".
    Summary:
	no macro.
Unit <Visualiza_Cuenta_MUSER_top> synthesized.

Synthesizing Unit <BCD_2_7Seg>.
    Related source file is "D:\Practicas\E_Digital\Practica_1A\remote_sources\_\practica0\BCD_2_7Seg.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <BCD_2_7Seg> synthesized.

Synthesizing Unit <Resultado_Votacion_MUSER_top>.
    Related source file is "D:\Practicas\E_Digital\Practica_1A\top.vhf".
    Summary:
	no macro.
Unit <Resultado_Votacion_MUSER_top> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 1
 17-bit adder                                          : 1
# Registers                                            : 4
 17-bit register                                       : 1
 8-bit register                                        : 3
# Multiplexers                                         : 7
 8-bit 2-to-1 multiplexer                              : 5
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Remote_Lab>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Anodes> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Anodes>        |          |
    -----------------------------------------------------------------------
Unit <Remote_Lab> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 24
 Flip-Flops                                            : 24
# Multiplexers                                         : 14
 1-bit 8-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 5
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Votacion_MUSER_top> ...

Optimizing unit <Resultado_Votacion_MUSER_top> ...

Optimizing unit <top> ...

Optimizing unit <Visualiza_Cuenta_MUSER_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 181
#      AND2                        : 24
#      AND3                        : 4
#      AND4                        : 2
#      BUF                         : 8
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 16
#      LUT2                        : 13
#      LUT4                        : 1
#      LUT5                        : 22
#      LUT6                        : 28
#      MUXCY                       : 16
#      MUXF7                       : 1
#      OR2                         : 7
#      VCC                         : 1
#      XOR2                        : 8
#      XORCY                       : 17
# FlipFlops/Latches                : 41
#      FD                          : 17
#      FDE                         : 24
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 41
#      IBUF                        : 11
#      IBUFG                       : 1
#      IOBUF                       : 8
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              41  out of  18224     0%  
 Number of Slice LUTs:                   92  out of   9112     1%  
    Number used as Logic:                92  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    104
   Number with an unused Flip Flop:      63  out of    104    60%  
   Number with an unused LUT:            12  out of    104    11%  
   Number of fully used LUT-FF pairs:    29  out of    104    27%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  41  out of    232    17%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUFG+BUFG             | 17    |
EppDSTB                            | IBUF+BUFG              | 16    |
EppASTB                            | IBUF+BUFG              | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.039ns (Maximum Frequency: 490.328MHz)
   Minimum input arrival time before clock: 3.990ns
   Maximum output required time after clock: 19.768ns
   Maximum combinational path delay: 20.608ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.039ns (frequency: 490.328MHz)
  Total number of paths / destination ports: 153 / 17
-------------------------------------------------------------------------
Delay:               2.039ns (Levels of Logic = 3)
  Source:            XLXI_240/cnt_15 (FF)
  Destination:       XLXI_240/cnt_16 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_240/cnt_15 to XLXI_240/cnt_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.447   0.933  XLXI_240/cnt_15 (XLXI_240/cnt_15)
     LUT1:I0->O            1   0.205   0.000  XLXI_240/Mcount_cnt_cy<15>_rt (XLXI_240/Mcount_cnt_cy<15>_rt)
     MUXCY:S->O            0   0.172   0.000  XLXI_240/Mcount_cnt_cy<15> (XLXI_240/Mcount_cnt_cy<15>)
     XORCY:CI->O           1   0.180   0.000  XLXI_240/Mcount_cnt_xor<16> (XLXI_240/Result<16>)
     FD:D                      0.102          XLXI_240/cnt_16
    ----------------------------------------
    Total                      2.039ns (1.106ns logic, 0.933ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EppDSTB'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.990ns (Levels of Logic = 3)
  Source:            EppWRITE (PAD)
  Destination:       XLXI_240/btn_7 (FF)
  Destination Clock: EppDSTB rising

  Data Path: EppWRITE to XLXI_240/btn_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.617  EppWRITE_IBUF (EppWRITE_IBUF)
     LUT4:I3->O            2   0.205   0.617  XLXI_240/_n0092_inv_SW0 (N2)
     LUT6:I5->O            8   0.205   0.802  XLXI_240/_n0092_inv (XLXI_240/_n0092_inv)
     FDE:CE                    0.322          XLXI_240/sw_0
    ----------------------------------------
    Total                      3.990ns (1.954ns logic, 2.036ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EppASTB'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.370ns (Levels of Logic = 2)
  Source:            EppWRITE (PAD)
  Destination:       XLXI_240/regEppAdr_7 (FF)
  Destination Clock: EppASTB rising

  Data Path: EppWRITE to XLXI_240/regEppAdr_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  EppWRITE_IBUF (EppWRITE_IBUF)
     INV:I->O             16   0.206   1.004  XLXI_240/EppWr_inv1_INV_0 (XLXI_240/EppWr_inv)
     FDE:CE                    0.322          XLXI_240/regEppAdr_0
    ----------------------------------------
    Total                      3.370ns (1.750ns logic, 1.620ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24 / 12
-------------------------------------------------------------------------
Offset:              5.097ns (Levels of Logic = 2)
  Source:            XLXI_240/cnt_15 (FF)
  Destination:       seg<7> (PAD)
  Source Clock:      clk rising

  Data Path: XLXI_240/cnt_15 to seg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.447   1.297  XLXI_240/cnt_15 (XLXI_240/cnt_15)
     LUT6:I0->O            1   0.203   0.579  XLXI_240/Segments<7>1 (seg_7_OBUF)
     OBUF:I->O                 2.571          seg_7_OBUF (seg<7>)
    ----------------------------------------
    Total                      5.097ns (3.221ns logic, 1.876ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EppDSTB'
  Total number of paths / destination ports: 3530 / 24
-------------------------------------------------------------------------
Offset:              19.768ns (Levels of Logic = 15)
  Source:            XLXI_240/sw_5 (FF)
  Destination:       DB<1> (PAD)
  Source Clock:      EppDSTB rising

  Data Path: XLXI_240/sw_5 to DB<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.617  XLXI_240/sw_5 (XLXI_240/sw_5)
     LUT2:I1->O            2   0.205   0.981  XLXI_240/SwOut<5>1 (sw_out<5>)
     XOR2:I0->O            2   0.203   0.961  XLXI_241/XLXI_1/XLXI_1/XLXI_2/XLXI_1 (XLXI_241/XLXI_1/XLXI_1/XLXI_2/XLXN_5)
     XOR2:I1->O            2   0.223   0.981  XLXI_241/XLXI_1/XLXI_1/XLXI_2/XLXI_2 (XLXI_241/XLXI_1/XLXI_1/XLXN_11)
     XOR2:I0->O            2   0.203   0.981  XLXI_241/XLXI_1/XLXI_1/XLXI_3/XLXI_1 (XLXI_241/XLXI_1/XLXI_1/XLXI_3/XLXN_5)
     AND2:I0->O            1   0.203   0.924  XLXI_241/XLXI_1/XLXI_1/XLXI_3/XLXI_4 (XLXI_241/XLXI_1/XLXI_1/XLXI_3/XLXN_6)
     OR2:I1->O             2   0.223   0.961  XLXI_241/XLXI_1/XLXI_1/XLXI_3/XLXI_5 (XLXI_241/XLXI_1/XLXI_1/XLXN_12)
     AND2:I1->O            1   0.223   0.924  XLXI_241/XLXI_1/XLXI_1/XLXI_4/XLXI_4 (XLXI_241/XLXI_1/XLXI_1/XLXI_4/XLXN_6)
     OR2:I1->O            14   0.223   0.957  XLXI_241/XLXI_1/XLXI_1/XLXI_4/XLXI_5 (XLXI_241/XLXI_1/XLXN_5<2>)
     INV:I->O              1   0.568   0.924  XLXI_241/XLXI_1/XLXI_3/XLXI_14 (XLXI_241/XLXI_1/XLXI_3/XLXN_9)
     AND3:I1->O            1   0.223   0.924  XLXI_241/XLXI_1/XLXI_3/XLXI_6 (XLXI_241/XLXI_1/XLXI_3/XLXN_17)
     OR2:I1->O             3   0.223   1.015  XLXI_241/XLXI_1/XLXI_3/XLXI_10 (XLXI_241/XLXI_1/XLXN_18)
     AND2:I0->O            2   0.203   0.864  XLXI_241/XLXI_1/XLXI_23 (LedsIn<1>)
     LUT5:I1->O            1   0.203   0.827  XLXI_240/Mmux_busEppInternal24 (XLXI_240/Mmux_busEppInternal23)
     LUT5:I1->O            1   0.203   0.579  XLXI_240/Mmux_busEppInternal25 (XLXI_240/busEppInternal<1>)
     IOBUF:I->IO               2.571          DB_1_IOBUF (DB<1>)
    ----------------------------------------
    Total                     19.768ns (6.347ns logic, 13.421ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EppASTB'
  Total number of paths / destination ports: 95 / 8
-------------------------------------------------------------------------
Offset:              6.266ns (Levels of Logic = 3)
  Source:            XLXI_240/regEppAdr_2 (FF)
  Destination:       DB<2> (PAD)
  Source Clock:      EppASTB rising

  Data Path: XLXI_240/regEppAdr_2 to DB<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.447   1.436  XLXI_240/regEppAdr_2 (XLXI_240/regEppAdr_2)
     LUT6:I0->O            1   0.203   0.827  XLXI_240/Mmux_busEppInternal31 (XLXI_240/Mmux_busEppInternal3)
     LUT5:I1->O            1   0.203   0.579  XLXI_240/Mmux_busEppInternal33 (XLXI_240/busEppInternal<2>)
     IOBUF:I->IO               2.571          DB_2_IOBUF (DB<2>)
    ----------------------------------------
    Total                      6.266ns (3.424ns logic, 2.842ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3534 / 25
-------------------------------------------------------------------------
Delay:               20.608ns (Levels of Logic = 16)
  Source:            sw<5> (PAD)
  Destination:       DB<1> (PAD)

  Data Path: sw<5> to DB<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.684  sw_5_IBUF (sw_5_IBUF)
     LUT2:I0->O            2   0.203   0.981  XLXI_240/SwOut<5>1 (sw_out<5>)
     XOR2:I0->O            2   0.203   0.961  XLXI_241/XLXI_1/XLXI_1/XLXI_2/XLXI_1 (XLXI_241/XLXI_1/XLXI_1/XLXI_2/XLXN_5)
     XOR2:I1->O            2   0.223   0.981  XLXI_241/XLXI_1/XLXI_1/XLXI_2/XLXI_2 (XLXI_241/XLXI_1/XLXI_1/XLXN_11)
     XOR2:I0->O            2   0.203   0.981  XLXI_241/XLXI_1/XLXI_1/XLXI_3/XLXI_1 (XLXI_241/XLXI_1/XLXI_1/XLXI_3/XLXN_5)
     AND2:I0->O            1   0.203   0.924  XLXI_241/XLXI_1/XLXI_1/XLXI_3/XLXI_4 (XLXI_241/XLXI_1/XLXI_1/XLXI_3/XLXN_6)
     OR2:I1->O             2   0.223   0.961  XLXI_241/XLXI_1/XLXI_1/XLXI_3/XLXI_5 (XLXI_241/XLXI_1/XLXI_1/XLXN_12)
     AND2:I1->O            1   0.223   0.924  XLXI_241/XLXI_1/XLXI_1/XLXI_4/XLXI_4 (XLXI_241/XLXI_1/XLXI_1/XLXI_4/XLXN_6)
     OR2:I1->O            14   0.223   0.957  XLXI_241/XLXI_1/XLXI_1/XLXI_4/XLXI_5 (XLXI_241/XLXI_1/XLXN_5<2>)
     INV:I->O              1   0.568   0.924  XLXI_241/XLXI_1/XLXI_3/XLXI_14 (XLXI_241/XLXI_1/XLXI_3/XLXN_9)
     AND3:I1->O            1   0.223   0.924  XLXI_241/XLXI_1/XLXI_3/XLXI_6 (XLXI_241/XLXI_1/XLXI_3/XLXN_17)
     OR2:I1->O             3   0.223   1.015  XLXI_241/XLXI_1/XLXI_3/XLXI_10 (XLXI_241/XLXI_1/XLXN_18)
     AND2:I0->O            2   0.203   0.864  XLXI_241/XLXI_1/XLXI_23 (LedsIn<1>)
     LUT5:I1->O            1   0.203   0.827  XLXI_240/Mmux_busEppInternal24 (XLXI_240/Mmux_busEppInternal23)
     LUT5:I1->O            1   0.203   0.579  XLXI_240/Mmux_busEppInternal25 (XLXI_240/busEppInternal<1>)
     IOBUF:I->IO               2.571          DB_1_IOBUF (DB<1>)
    ----------------------------------------
    Total                     20.608ns (7.120ns logic, 13.488ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock EppDSTB
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
EppASTB        |    3.494|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.039|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.25 secs
 
--> 

Total memory usage is 4519944 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

