// Seed: 1605576503
module module_0 (
    output tri1 id_0,
    input tri id_1,
    output supply1 id_2,
    input tri id_3
);
  wire id_5, id_6, id_7, id_8, id_9 = -1, id_10, id_11 = id_8 + 1, id_12, id_13;
  module_2 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input wire id_2
    , id_4
);
  assign id_0 = 1;
  wand \id_5 = 1'd0;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_2
  );
endmodule
module module_2 #(
    parameter id_5 = 32'd64
) (
    output supply0 id_0
    , id_3,
    output supply1 id_1
    , id_4
);
  wire  _id_5;
  logic id_6;
  wire  id_7;
  assign id_4 = -1;
  assign id_3 = id_5;
  wire  [  id_5  :  -1  ]  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ;
endmodule
