###############################################################
#  Generated by:      Cadence Tempus 20.20-p001_1
#  OS:                Linux x86_64(Host ID APL7.kletech.ac.in)
#  Generated on:      Sat Mar 22 10:31:43 2025
#  Design:            dtmf_recvr_core
#  Command:           report_timing -late   -max_paths 50 -nworst 1 -path_type full_clock -net  > ${reportDir}/worst_max_path.rpt
###############################################################
Path 1: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[31]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[31]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.259
- Setup                         1.298
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.561
- Arrival Time                 38.399
= Slack Time                  -30.838
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                                 Edge  Net                                                               Cell      Delay  Arrival  Required  
                                                                                                                                                                   Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                   ^     m_clk                                                             -         -      0.000    -30.838  
      m_clk__I10/A                                                        ^     m_clk                                                             BUF_X16   0.000  0.000    -30.838  
      m_clk__I10/Z                                                        ^     m_clk__N10                                                        BUF_X16   0.312  0.312    -30.526  
      m_clk__I9/A                                                         ^     m_clk__N10                                                        BUF_X16   0.000  0.312    -30.526  
      m_clk__I9/Z                                                         ^     m_clk__N9                                                         BUF_X16   0.141  0.453    -30.385  
      m_clk__I8/A                                                         ^     m_clk__N9                                                         BUF_X16   0.000  0.453    -30.385  
      m_clk__I8/Z                                                         ^     m_clk__N8                                                         BUF_X16   0.132  0.585    -30.254  
      m_clk__I7/A                                                         ^     m_clk__N8                                                         BUF_X16   0.000  0.585    -30.254  
      m_clk__I7/Z                                                         ^     m_clk__N7                                                         BUF_X16   0.119  0.704    -30.135  
      m_clk__I6/A                                                         ^     m_clk__N7                                                         BUF_X16   0.000  0.704    -30.135  
      m_clk__I6/Z                                                         ^     m_clk__N6                                                         BUF_X16   0.120  0.824    -30.014  
      m_clk__I5/A                                                         ^     m_clk__N6                                                         BUF_X16   0.000  0.824    -30.014  
      m_clk__I5/Z                                                         ^     m_clk__N5                                                         BUF_X16   0.114  0.938    -29.900  
      m_clk__I4/A                                                         ^     m_clk__N5                                                         BUF_X16   0.000  0.938    -29.900  
      m_clk__I4/Z                                                         ^     m_clk__N4                                                         BUF_X16   0.120  1.058    -29.780  
      m_clk__L1_I1/A                                                      ^     m_clk__N4                                                         BUF_X16   0.000  1.058    -29.780  
      m_clk__L1_I1/Z                                                      ^     m_clk__L1_N1                                                      BUF_X16   0.173  1.232    -29.607  
      m_clk__L2_I1/A                                                      ^     m_clk__L1_N1                                                      INV_X32   0.000  1.232    -29.607  
      m_clk__L2_I1/ZN                                                     v     m_clk__L2_N1                                                      INV_X32   0.108  1.340    -29.499  
      m_clk__L3_I1/A                                                      v     m_clk__L2_N1                                                      BUF_X32   0.001  1.340    -29.498  
      m_clk__L3_I1/Z                                                      v     m_clk__L3_N1                                                      BUF_X32   0.384  1.725    -29.114  
      m_clk__L4_I0/A                                                      v     m_clk__L3_N1                                                      BUF_X32   0.000  1.725    -29.114  
      m_clk__L4_I0/Z                                                      v     m_clk__L4_N0                                                      BUF_X32   0.404  2.129    -28.710  
      m_clk__L5_I0/A                                                      v     m_clk__L4_N0                                                      BUF_X32   0.001  2.130    -28.709  
      m_clk__L5_I0/Z                                                      v     m_clk__L5_N0                                                      BUF_X32   0.379  2.509    -28.329  
      m_clk__L6_I0/A                                                      v     m_clk__L5_N0                                                      BUF_X32   0.000  2.510    -28.329  
      m_clk__L6_I0/Z                                                      v     m_clk__L6_N0                                                      BUF_X32   0.399  2.909    -27.930  
      m_clk__L7_I0/A                                                      v     m_clk__L6_N0                                                      BUF_X32   0.001  2.910    -27.929  
      m_clk__L7_I0/Z                                                      v     m_clk__L7_N0                                                      BUF_X32   0.389  3.298    -27.540  
      m_clk__L8_I0/A                                                      v     m_clk__L7_N0                                                      BUF_X32   0.000  3.299    -27.540  
      m_clk__L8_I0/Z                                                      v     m_clk__L8_N0                                                      BUF_X32   0.379  3.678    -27.161  
      m_clk__L9_I0/A                                                      v     m_clk__L8_N0                                                      INV_X32   0.000  3.678    -27.160  
      m_clk__L9_I0/ZN                                                     ^     m_clk__L9_N0                                                      INV_X32   0.155  3.833    -27.005  
      m_clk__L10_I0/A                                                     ^     m_clk__L9_N0                                                      INV_X32   0.000  3.833    -27.005  
      m_clk__L10_I0/ZN                                                    v     m_clk__L10_N0                                                     INV_X32   0.109  3.942    -26.896  
      m_clk__L11_I0/A                                                     v     m_clk__L10_N0                                                     INV_X32   0.000  3.942    -26.896  
      m_clk__L11_I0/ZN                                                    ^     m_clk__L11_N0                                                     INV_X32   0.202  4.144    -26.695  
      m_clk__L12_I0/A                                                     ^     m_clk__L11_N0                                                     INV_X32   0.001  4.145    -26.693  
      m_clk__L12_I0/ZN                                                    v     m_clk__L12_N0                                                     INV_X32   0.140  4.285    -26.553  
      m_clk__L13_I0/A                                                     v     m_clk__L12_N0                                                     INV_X32   0.000  4.285    -26.553  
      m_clk__L13_I0/ZN                                                    ^     m_clk__L13_N0                                                     INV_X32   0.162  4.447    -26.391  
      m_clk__L14_I0/A                                                     ^     m_clk__L13_N0                                                     INV_X32   0.000  4.447    -26.391  
      m_clk__L14_I0/ZN                                                    v     m_clk__L14_N0                                                     INV_X32   0.104  4.551    -26.288  
      m_clk__L15_I0/A                                                     v     m_clk__L14_N0                                                     INV_X32   0.001  4.551    -26.287  
      m_clk__L15_I0/ZN                                                    ^     m_clk__L15_N0                                                     INV_X32   0.175  4.726    -26.112  
      m_clk__L16_I0/A                                                     ^     m_clk__L15_N0                                                     INV_X32   0.000  4.726    -26.112  
      m_clk__L16_I0/ZN                                                    v     m_clk__L16_N0                                                     INV_X32   0.146  4.873    -25.966  
      m_clk__L17_I1/A                                                     v     m_clk__L16_N0                                                     INV_X32   0.001  4.873    -25.965  
      m_clk__L17_I1/ZN                                                    ^     m_clk__L17_N1                                                     INV_X32   0.213  5.086    -25.752  
      m_clk__L18_I3/A                                                     ^     m_clk__L17_N1                                                     INV_X32   0.001  5.087    -25.752  
      m_clk__L18_I3/ZN                                                    v     m_clk__L18_N3                                                     INV_X32   0.101  5.188    -25.651  
      m_clk__L19_I6/A                                                     v     m_clk__L18_N3                                                     INV_X32   0.000  5.188    -25.651  
      m_clk__L19_I6/ZN                                                    ^     m_clk__L19_N6                                                     INV_X32   0.146  5.333    -25.505  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/CK                            ^     m_clk__L19_N6                                                     SDFFS_X2  0.000  5.334    -25.505  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q                             ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              SDFFS_X2  0.639  5.973    -24.866  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/A              ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              BUF_X16   0.000  5.973    -24.866  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/Z              ^     port_address[2]                                                   BUF_X16   1.475  7.448    -23.391  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/A         ^     port_address[2]                                                   INV_X4    0.044  7.492    -23.346  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/ZN        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 INV_X4    1.788  9.281    -21.558  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A2             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 AND2_X2   0.000  9.281    -21.557  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   1.170  10.451   -20.387  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   0.000  10.451   -20.387  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     AND2_X2   0.336  10.788   -20.051  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     BUF_X32   0.000  10.788   -20.051  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          BUF_X32   0.341  11.129   -19.710  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          NAND2_X4  0.000  11.129   -19.709  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           NAND2_X4  0.231  11.360   -19.479  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           AND3_X2   0.000  11.360   -19.479  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          AND3_X2   0.386  11.745   -19.093  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          NAND2_X4  0.000  11.745   -19.093  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                        v     TDSP_CORE_INST/opb[0]                                             NAND2_X4  0.417  12.162   -18.676  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/A                            v     TDSP_CORE_INST/opb[0]                                             INV_X32   0.000  12.163   -18.676  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/ZN                           ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   INV_X32   0.271  12.433   -18.405  
      TDSP_CORE_INST/MPY_32_INST/p0258A/A2                                ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   NAND2_X4  0.000  12.433   -18.405  
      TDSP_CORE_INST/MPY_32_INST/p0258A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   NAND2_X4  0.200  12.634   -18.205  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/A                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   INV_X8    0.000  12.634   -18.205  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/ZN                               ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   INV_X8    0.423  13.057   -17.782  
      TDSP_CORE_INST/MPY_32_INST/p0287A/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   NAND2_X1  0.000  13.057   -17.782  
      TDSP_CORE_INST/MPY_32_INST/p0287A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X1  0.261  13.318   -17.520  
      TDSP_CORE_INST/MPY_32_INST/p0073D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X4  0.000  13.318   -17.520  
      TDSP_CORE_INST/MPY_32_INST/p0073D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X4  0.320  13.638   -17.200  
      TDSP_CORE_INST/MPY_32_INST/p0137D/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X1  0.000  13.638   -17.200  
      TDSP_CORE_INST/MPY_32_INST/p0137D/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X1  0.215  13.854   -16.985  
      TDSP_CORE_INST/MPY_32_INST/p0041D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X4  0.000  13.854   -16.985  
      TDSP_CORE_INST/MPY_32_INST/p0041D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                NAND2_X4  1.206  15.060   -15.778  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/A           ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                INV_X32   0.002  15.062   -15.776  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/ZN          v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              INV_X32   0.709  15.771   -15.067  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              NAND2_X4  0.000  15.772   -15.067  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.546  16.317   -14.521  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.000  16.317   -14.521  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             NAND2_X4  0.290  16.608   -14.231  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/A      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             INV_X16   0.000  16.608   -14.231  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/ZN     ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             INV_X16   0.518  17.126   -13.712  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             NAND3_X4  0.000  17.126   -13.712  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             NAND3_X4  0.877  18.003   -12.835  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             OAI21_X1  0.004  18.008   -12.831  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             OAI21_X1  2.345  20.353   -10.485  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/A      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             INV_X2    0.001  20.354   -10.485  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/ZN     v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             INV_X2    0.409  20.763   -10.076  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/A1      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             NOR2_X4   0.000  20.763   -10.076  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NOR2_X4   0.670  21.432   -9.406  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/A2      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NAND2_X2  0.000  21.432   -9.406  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/ZN      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             NAND2_X2  0.308  21.740   -9.098  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             OAI21_X1  0.000  21.740   -9.098  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             OAI21_X1  0.725  22.466   -8.373  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             NAND2_X1  0.000  22.466   -8.373  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            NAND2_X1  0.344  22.809   -8.029  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            OAI21_X1  0.000  22.809   -8.029  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            OAI21_X1  0.440  23.249   -7.589  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            BUF_X16   0.000  23.249   -7.589  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  BUF_X16   0.407  23.656   -7.182  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  NAND2_X4  0.000  23.657   -7.182  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            NAND2_X4  0.122  23.778   -7.060  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            OAI21_X1  0.000  23.778   -7.060  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            OAI21_X1  0.552  24.330   -6.508  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            NAND2_X1  0.000  24.330   -6.508  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            NAND2_X1  0.271  24.601   -6.238  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            OAI21_X1  0.000  24.601   -6.238  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            OAI21_X1  0.556  25.156   -5.682  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            NAND2_X1  0.000  25.156   -5.682  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.320  25.476   -5.362  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.000  25.476   -5.362  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            NAND2_X1  0.500  25.976   -4.862  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/B            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            XOR2_X2   0.000  25.976   -4.862  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/Z            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            XOR2_X2   0.726  26.702   -4.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            NAND2_X1  0.000  26.702   -4.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.508  27.210   -3.628  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.000  27.210   -3.628  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.488  27.699   -3.140  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.000  27.699   -3.140  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X1  0.270  27.968   -2.870  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X4  0.000  27.968   -2.870  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            NAND2_X4  0.248  28.217   -2.622  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            AND3_X2   0.000  28.217   -2.622  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            AND3_X2   0.874  29.091   -1.747  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            NOR2_X4   0.002  29.093   -1.746  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1658            NOR2_X4   0.437  29.529   -1.309  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1658            NAND3_X1  0.000  29.529   -1.309  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1747            NAND3_X1  0.422  29.951   -0.887  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1747            AND3_X2   0.000  29.951   -0.887  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1670            AND3_X2   0.348  30.299   -0.539  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1670            BUF_X16   0.000  30.299   -0.539  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN514_n_1670  BUF_X16   0.322  30.621   -0.217  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A/B1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN514_n_1670  OAI21_X1  0.001  30.622   -0.216  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1683            OAI21_X1  0.316  30.938   0.100  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1683            OAI21_X2  0.000  30.938   0.100  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/ab_result[23]                          OAI21_X2  2.691  33.629   2.790  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A/A                                ^     TDSP_CORE_INST/MPY_32_INST/ab_result[23]                          INV_X4    0.002  33.630   2.792  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A/ZN                               v     TDSP_CORE_INST/MPY_32_INST/n_290                                  INV_X4    0.966  34.597   3.759  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0/A3            v     TDSP_CORE_INST/MPY_32_INST/n_290                                  AND3_X2   0.000  34.597   3.759  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0/ZN            v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_111                    AND3_X2   0.933  35.530   4.692  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1302_0/A1            v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_111                    AND3_X2   0.000  35.530   4.692  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1302_0/ZN            v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_118                    AND3_X2   0.292  35.822   4.983  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2008_0/A1            v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_118                    NAND3_X1  0.000  35.822   4.983  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2008_0/ZN            ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RN_1334_0             NAND3_X1  0.170  35.992   5.153  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2009_0/A             ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RN_1334_0             INV_X8    0.000  35.992   5.153  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2009_0/ZN            v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_125                    INV_X8    0.293  36.285   5.446  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2430A/A1                  v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_125                    NAND2_X1  0.000  36.285   5.446  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2430A/ZN                  ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_129                    NAND2_X1  0.333  36.618   5.779  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2364A/B1                  ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_129                    OAI21_X1  0.000  36.618   5.779  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2364A/ZN                  v     TDSP_CORE_INST/MPY_32_INST/n_241                                  OAI21_X1  0.263  36.880   6.042  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_1689_0/A1                          v     TDSP_CORE_INST/MPY_32_INST/n_241                                  NAND2_X4  0.000  36.880   6.042  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_1689_0/ZN                          ^     TDSP_CORE_INST/MPY_32_INST/FE_RN_1145_0                           NAND2_X4  0.270  37.150   6.312  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_1688_0/A1                          ^     TDSP_CORE_INST/MPY_32_INST/FE_RN_1145_0                           NAND2_X4  0.000  37.150   6.312  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_1688_0/ZN                          v     TDSP_CORE_INST/mpy_result[31]                                     NAND2_X4  0.178  37.328   6.489  
      TDSP_CORE_INST/EXECUTE_INST/n1456D/B1                               v     TDSP_CORE_INST/mpy_result[31]                                     AOI22_X1  0.000  37.328   6.489  
      TDSP_CORE_INST/EXECUTE_INST/n1456D/ZN                               ^     TDSP_CORE_INST/EXECUTE_INST/n_646                                 AOI22_X1  0.735  38.063   7.224  
      TDSP_CORE_INST/EXECUTE_INST/n1510D/A                                ^     TDSP_CORE_INST/EXECUTE_INST/n_646                                 INV_X8    0.000  38.063   7.224  
      TDSP_CORE_INST/EXECUTE_INST/n1510D/ZN                               v     TDSP_CORE_INST/EXECUTE_INST/n_680                                 INV_X8    0.337  38.399   7.561  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[31]/D                             v     TDSP_CORE_INST/EXECUTE_INST/n_680                                 SDFF_X2   0.000  38.399   7.561  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    30.838  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    30.838  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    31.151  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    31.151  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    31.292  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    31.292  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    31.423  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    31.423  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    31.542  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    31.542  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    31.662  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    31.662  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    31.777  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    31.777  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    31.897  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    31.897  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    32.070  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    32.070  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.105  1.337    32.175  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.338    32.176  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.381  1.719    32.557  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.719    32.557  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.379  2.097    32.936  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.000  2.098    32.936  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.477    33.316  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.477    33.316  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.876    33.715  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.000  2.877    33.715  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.266    34.104  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.266    34.104  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.645    34.483  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.645    34.483  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.800    34.639  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.800    34.639  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.884    34.722  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.884    34.722  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  3.999    34.838  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  3.999    34.838  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.110    34.948  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.112    34.950  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.291    35.129  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.000  4.291    35.129  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.159  4.450    35.289  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.453    35.291  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.211  4.663    35.502  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.663    35.502  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6   INV_X32  0.150  4.814    35.652  
      m_clk__L17_I10/A                          v     m_clk__L16_N6   INV_X32  0.000  4.814    35.652  
      m_clk__L17_I10/ZN                         ^     m_clk__L17_N10  INV_X32  0.188  5.002    35.840  
      m_clk__L18_I16/A                          ^     m_clk__L17_N10  INV_X32  0.000  5.002    35.840  
      m_clk__L18_I16/ZN                         v     m_clk__L18_N16  INV_X32  0.121  5.123    35.961  
      m_clk__L19_I25/A                          v     m_clk__L18_N16  INV_X32  0.000  5.123    35.961  
      m_clk__L19_I25/ZN                         ^     m_clk__L19_N25  INV_X32  0.137  5.259    36.098  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[31]/CK  ^     m_clk__L19_N25  SDFF_X2  0.000  5.259    36.098  
      -------------------------------------------------------------------------------------------------
Path 2: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[25]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[25]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.261
- Setup                         1.283
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.578
- Arrival Time                 38.400
= Slack Time                  -30.822
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                                 Edge  Net                                                               Cell      Delay  Arrival  Required  
                                                                                                                                                                   Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                   ^     m_clk                                                             -         -      0.000    -30.822  
      m_clk__I10/A                                                        ^     m_clk                                                             BUF_X16   0.000  0.000    -30.822  
      m_clk__I10/Z                                                        ^     m_clk__N10                                                        BUF_X16   0.312  0.312    -30.510  
      m_clk__I9/A                                                         ^     m_clk__N10                                                        BUF_X16   0.000  0.312    -30.510  
      m_clk__I9/Z                                                         ^     m_clk__N9                                                         BUF_X16   0.141  0.453    -30.369  
      m_clk__I8/A                                                         ^     m_clk__N9                                                         BUF_X16   0.000  0.453    -30.369  
      m_clk__I8/Z                                                         ^     m_clk__N8                                                         BUF_X16   0.132  0.585    -30.237  
      m_clk__I7/A                                                         ^     m_clk__N8                                                         BUF_X16   0.000  0.585    -30.237  
      m_clk__I7/Z                                                         ^     m_clk__N7                                                         BUF_X16   0.119  0.704    -30.118  
      m_clk__I6/A                                                         ^     m_clk__N7                                                         BUF_X16   0.000  0.704    -30.118  
      m_clk__I6/Z                                                         ^     m_clk__N6                                                         BUF_X16   0.120  0.824    -29.998  
      m_clk__I5/A                                                         ^     m_clk__N6                                                         BUF_X16   0.000  0.824    -29.998  
      m_clk__I5/Z                                                         ^     m_clk__N5                                                         BUF_X16   0.114  0.938    -29.884  
      m_clk__I4/A                                                         ^     m_clk__N5                                                         BUF_X16   0.000  0.938    -29.884  
      m_clk__I4/Z                                                         ^     m_clk__N4                                                         BUF_X16   0.120  1.058    -29.764  
      m_clk__L1_I1/A                                                      ^     m_clk__N4                                                         BUF_X16   0.000  1.058    -29.764  
      m_clk__L1_I1/Z                                                      ^     m_clk__L1_N1                                                      BUF_X16   0.173  1.232    -29.591  
      m_clk__L2_I1/A                                                      ^     m_clk__L1_N1                                                      INV_X32   0.000  1.232    -29.590  
      m_clk__L2_I1/ZN                                                     v     m_clk__L2_N1                                                      INV_X32   0.108  1.340    -29.483  
      m_clk__L3_I1/A                                                      v     m_clk__L2_N1                                                      BUF_X32   0.001  1.341    -29.482  
      m_clk__L3_I1/Z                                                      v     m_clk__L3_N1                                                      BUF_X32   0.384  1.725    -29.098  
      m_clk__L4_I0/A                                                      v     m_clk__L3_N1                                                      BUF_X32   0.000  1.725    -29.098  
      m_clk__L4_I0/Z                                                      v     m_clk__L4_N0                                                      BUF_X32   0.404  2.129    -28.694  
      m_clk__L5_I0/A                                                      v     m_clk__L4_N0                                                      BUF_X32   0.001  2.130    -28.693  
      m_clk__L5_I0/Z                                                      v     m_clk__L5_N0                                                      BUF_X32   0.379  2.509    -28.313  
      m_clk__L6_I0/A                                                      v     m_clk__L5_N0                                                      BUF_X32   0.000  2.510    -28.313  
      m_clk__L6_I0/Z                                                      v     m_clk__L6_N0                                                      BUF_X32   0.399  2.909    -27.914  
      m_clk__L7_I0/A                                                      v     m_clk__L6_N0                                                      BUF_X32   0.001  2.910    -27.913  
      m_clk__L7_I0/Z                                                      v     m_clk__L7_N0                                                      BUF_X32   0.389  3.298    -27.524  
      m_clk__L8_I0/A                                                      v     m_clk__L7_N0                                                      BUF_X32   0.000  3.299    -27.524  
      m_clk__L8_I0/Z                                                      v     m_clk__L8_N0                                                      BUF_X32   0.379  3.678    -27.144  
      m_clk__L9_I0/A                                                      v     m_clk__L8_N0                                                      INV_X32   0.000  3.678    -27.144  
      m_clk__L9_I0/ZN                                                     ^     m_clk__L9_N0                                                      INV_X32   0.155  3.833    -26.989  
      m_clk__L10_I0/A                                                     ^     m_clk__L9_N0                                                      INV_X32   0.000  3.833    -26.989  
      m_clk__L10_I0/ZN                                                    v     m_clk__L10_N0                                                     INV_X32   0.109  3.942    -26.880  
      m_clk__L11_I0/A                                                     v     m_clk__L10_N0                                                     INV_X32   0.000  3.942    -26.880  
      m_clk__L11_I0/ZN                                                    ^     m_clk__L11_N0                                                     INV_X32   0.202  4.144    -26.678  
      m_clk__L12_I0/A                                                     ^     m_clk__L11_N0                                                     INV_X32   0.001  4.145    -26.677  
      m_clk__L12_I0/ZN                                                    v     m_clk__L12_N0                                                     INV_X32   0.140  4.285    -26.537  
      m_clk__L13_I0/A                                                     v     m_clk__L12_N0                                                     INV_X32   0.000  4.285    -26.537  
      m_clk__L13_I0/ZN                                                    ^     m_clk__L13_N0                                                     INV_X32   0.162  4.447    -26.375  
      m_clk__L14_I0/A                                                     ^     m_clk__L13_N0                                                     INV_X32   0.000  4.447    -26.375  
      m_clk__L14_I0/ZN                                                    v     m_clk__L14_N0                                                     INV_X32   0.104  4.551    -26.272  
      m_clk__L15_I0/A                                                     v     m_clk__L14_N0                                                     INV_X32   0.001  4.551    -26.271  
      m_clk__L15_I0/ZN                                                    ^     m_clk__L15_N0                                                     INV_X32   0.175  4.726    -26.096  
      m_clk__L16_I0/A                                                     ^     m_clk__L15_N0                                                     INV_X32   0.000  4.726    -26.096  
      m_clk__L16_I0/ZN                                                    v     m_clk__L16_N0                                                     INV_X32   0.146  4.873    -25.950  
      m_clk__L17_I1/A                                                     v     m_clk__L16_N0                                                     INV_X32   0.001  4.873    -25.949  
      m_clk__L17_I1/ZN                                                    ^     m_clk__L17_N1                                                     INV_X32   0.213  5.086    -25.736  
      m_clk__L18_I3/A                                                     ^     m_clk__L17_N1                                                     INV_X32   0.001  5.087    -25.736  
      m_clk__L18_I3/ZN                                                    v     m_clk__L18_N3                                                     INV_X32   0.101  5.188    -25.635  
      m_clk__L19_I6/A                                                     v     m_clk__L18_N3                                                     INV_X32   0.000  5.188    -25.635  
      m_clk__L19_I6/ZN                                                    ^     m_clk__L19_N6                                                     INV_X32   0.146  5.333    -25.489  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/CK                            ^     m_clk__L19_N6                                                     SDFFS_X2  0.000  5.334    -25.489  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q                             ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              SDFFS_X2  0.639  5.973    -24.850  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/A              ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              BUF_X16   0.000  5.973    -24.850  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/Z              ^     port_address[2]                                                   BUF_X16   1.475  7.448    -23.374  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/A         ^     port_address[2]                                                   INV_X4    0.044  7.492    -23.330  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/ZN        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 INV_X4    1.788  9.281    -21.542  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A2             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 AND2_X2   0.000  9.281    -21.541  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   1.170  10.451   -20.371  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   0.000  10.451   -20.371  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     AND2_X2   0.336  10.788   -20.035  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     BUF_X32   0.000  10.788   -20.035  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          BUF_X32   0.341  11.129   -19.693  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          NAND2_X4  0.000  11.129   -19.693  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           NAND2_X4  0.231  11.360   -19.463  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           AND3_X2   0.000  11.360   -19.462  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          AND3_X2   0.386  11.745   -19.077  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          NAND2_X4  0.000  11.745   -19.077  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                        v     TDSP_CORE_INST/opb[0]                                             NAND2_X4  0.417  12.162   -18.660  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/A                            v     TDSP_CORE_INST/opb[0]                                             INV_X32   0.000  12.163   -18.660  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/ZN                           ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   INV_X32   0.271  12.433   -18.389  
      TDSP_CORE_INST/MPY_32_INST/p0258A/A2                                ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   NAND2_X4  0.000  12.433   -18.389  
      TDSP_CORE_INST/MPY_32_INST/p0258A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   NAND2_X4  0.200  12.634   -18.189  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/A                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   INV_X8    0.000  12.634   -18.189  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/ZN                               ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   INV_X8    0.423  13.057   -17.766  
      TDSP_CORE_INST/MPY_32_INST/p0287A/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   NAND2_X1  0.000  13.057   -17.766  
      TDSP_CORE_INST/MPY_32_INST/p0287A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X1  0.261  13.318   -17.504  
      TDSP_CORE_INST/MPY_32_INST/p0073D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X4  0.000  13.318   -17.504  
      TDSP_CORE_INST/MPY_32_INST/p0073D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X4  0.320  13.638   -17.184  
      TDSP_CORE_INST/MPY_32_INST/p0137D/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X1  0.000  13.638   -17.184  
      TDSP_CORE_INST/MPY_32_INST/p0137D/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X1  0.215  13.854   -16.969  
      TDSP_CORE_INST/MPY_32_INST/p0041D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X4  0.000  13.854   -16.969  
      TDSP_CORE_INST/MPY_32_INST/p0041D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                NAND2_X4  1.206  15.060   -15.762  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/A           ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                INV_X32   0.002  15.062   -15.760  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/ZN          v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              INV_X32   0.709  15.771   -15.051  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              NAND2_X4  0.000  15.772   -15.051  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.546  16.317   -14.505  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.000  16.317   -14.505  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             NAND2_X4  0.290  16.608   -14.215  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/A      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             INV_X16   0.000  16.608   -14.215  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/ZN     ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             INV_X16   0.518  17.126   -13.696  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             NAND3_X4  0.000  17.126   -13.696  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             NAND3_X4  0.877  18.003   -12.819  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             OAI21_X1  0.004  18.008   -12.815  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             OAI21_X1  2.345  20.353   -10.469  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/A      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             INV_X2    0.001  20.354   -10.469  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/ZN     v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             INV_X2    0.409  20.763   -10.059  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/A1      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             NOR2_X4   0.000  20.763   -10.059  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NOR2_X4   0.670  21.432   -9.390  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/A2      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NAND2_X2  0.000  21.432   -9.390  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/ZN      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             NAND2_X2  0.308  21.740   -9.082  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             OAI21_X1  0.000  21.740   -9.082  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             OAI21_X1  0.725  22.466   -8.357  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             NAND2_X1  0.000  22.466   -8.357  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            NAND2_X1  0.344  22.809   -8.013  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            OAI21_X1  0.000  22.809   -8.013  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            OAI21_X1  0.440  23.249   -7.573  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            BUF_X16   0.000  23.249   -7.573  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  BUF_X16   0.407  23.656   -7.166  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  NAND2_X4  0.000  23.657   -7.166  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            NAND2_X4  0.122  23.778   -7.044  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            OAI21_X1  0.000  23.778   -7.044  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            OAI21_X1  0.552  24.330   -6.492  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            NAND2_X1  0.000  24.330   -6.492  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            NAND2_X1  0.271  24.601   -6.222  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            OAI21_X1  0.000  24.601   -6.222  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            OAI21_X1  0.556  25.156   -5.666  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            NAND2_X1  0.000  25.156   -5.666  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.320  25.476   -5.346  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.000  25.476   -5.346  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            NAND2_X1  0.500  25.976   -4.846  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/B            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            XOR2_X2   0.000  25.976   -4.846  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/Z            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            XOR2_X2   0.726  26.702   -4.120  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            NAND2_X1  0.000  26.702   -4.120  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.508  27.210   -3.612  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.000  27.210   -3.612  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.488  27.699   -3.124  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.000  27.699   -3.124  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X1  0.270  27.968   -2.854  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X4  0.000  27.968   -2.854  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            NAND2_X4  0.248  28.217   -2.605  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            AND3_X2   0.000  28.217   -2.605  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            AND3_X2   0.874  29.091   -1.731  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            NOR2_X4   0.002  29.093   -1.730  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1658            NOR2_X4   0.437  29.529   -1.293  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1658            NAND3_X1  0.000  29.529   -1.293  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1747            NAND3_X1  0.422  29.951   -0.871  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1747            AND3_X2   0.000  29.951   -0.871  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1670            AND3_X2   0.348  30.299   -0.523  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1670            BUF_X16   0.000  30.299   -0.523  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN514_n_1670  BUF_X16   0.322  30.621   -0.201  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A/B1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN514_n_1670  OAI21_X1  0.001  30.622   -0.200  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1683            OAI21_X1  0.316  30.938   0.116  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1683            OAI21_X2  0.000  30.938   0.116  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/ab_result[23]                          OAI21_X2  2.691  33.629   2.807  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A/A                                ^     TDSP_CORE_INST/MPY_32_INST/ab_result[23]                          INV_X4    0.002  33.630   2.808  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A/ZN                               v     TDSP_CORE_INST/MPY_32_INST/n_290                                  INV_X4    0.966  34.597   3.775  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_491_0/A1             v     TDSP_CORE_INST/MPY_32_INST/n_290                                  NAND4_X1  0.000  34.597   3.775  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_491_0/ZN             ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_108                    NAND4_X1  1.007  35.604   4.782  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3404A/B1                  ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_108                    OAI21_X2  0.000  35.604   4.782  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3404A/ZN                  v     TDSP_CORE_INST/MPY_32_INST/n_248                                  OAI21_X2  0.380  35.984   5.162  
      TDSP_CORE_INST/MPY_32_INST/p3713A/B1                                v     TDSP_CORE_INST/MPY_32_INST/n_248                                  AOI22_X1  0.000  35.984   5.162  
      TDSP_CORE_INST/MPY_32_INST/p3713A/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_25                                   AOI22_X1  0.854  36.838   6.016  
      TDSP_CORE_INST/MPY_32_INST/Fp3832A/A                                ^     TDSP_CORE_INST/MPY_32_INST/n_25                                   INV_X4    0.000  36.838   6.016  
      TDSP_CORE_INST/MPY_32_INST/Fp3832A/ZN                               v     TDSP_CORE_INST/mpy_result[25]                                     INV_X4    0.420  37.258   6.436  
      TDSP_CORE_INST/EXECUTE_INST/p0136A/B1                               v     TDSP_CORE_INST/mpy_result[25]                                     AOI22_X1  0.000  37.258   6.436  
      TDSP_CORE_INST/EXECUTE_INST/p0136A/ZN                               ^     TDSP_CORE_INST/EXECUTE_INST/n_652                                 AOI22_X1  0.743  38.001   7.179  
      TDSP_CORE_INST/EXECUTE_INST/p0059A/A                                ^     TDSP_CORE_INST/EXECUTE_INST/n_652                                 INV_X4    0.000  38.001   7.179  
      TDSP_CORE_INST/EXECUTE_INST/p0059A/ZN                               v     TDSP_CORE_INST/EXECUTE_INST/n_686                                 INV_X4    0.399  38.400   7.578  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[25]/D                             v     TDSP_CORE_INST/EXECUTE_INST/n_686                                 SDFF_X2   0.000  38.400   7.578  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    30.822  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    30.822  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    31.134  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    31.134  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    31.276  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    31.276  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    31.407  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    31.407  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    31.526  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    31.526  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    31.646  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    31.646  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    31.761  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    31.761  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    31.881  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    31.881  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    32.054  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    32.054  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.105  1.337    32.159  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.338    32.160  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.381  1.719    32.541  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.719    32.541  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.379  2.097    32.920  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.000  2.098    32.920  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.477    33.299  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.477    33.300  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.876    33.699  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.000  2.877    33.699  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.266    34.088  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.266    34.088  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.645    34.467  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.645    34.467  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.800    34.623  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.800    34.623  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.884    34.706  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.884    34.706  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  3.999    34.821  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  3.999    34.822  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.110    34.932  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.112    34.934  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.291    35.113  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.000  4.291    35.113  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.159  4.450    35.272  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.453    35.275  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.211  4.663    35.485  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.663    35.485  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6   INV_X32  0.150  4.814    35.636  
      m_clk__L17_I10/A                          v     m_clk__L16_N6   INV_X32  0.000  4.814    35.636  
      m_clk__L17_I10/ZN                         ^     m_clk__L17_N10  INV_X32  0.188  5.002    35.824  
      m_clk__L18_I17/A                          ^     m_clk__L17_N10  INV_X32  0.000  5.002    35.824  
      m_clk__L18_I17/ZN                         v     m_clk__L18_N17  INV_X32  0.117  5.119    35.941  
      m_clk__L19_I28/A                          v     m_clk__L18_N17  INV_X32  0.000  5.119    35.941  
      m_clk__L19_I28/ZN                         ^     m_clk__L19_N28  INV_X32  0.142  5.261    36.083  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[25]/CK  ^     m_clk__L19_N28  SDFF_X2  0.000  5.261    36.083  
      -------------------------------------------------------------------------------------------------
Path 3: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[30]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[30]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.270
- Setup                         1.275
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.596
- Arrival Time                 38.319
= Slack Time                  -30.723
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                                 Edge  Net                                                               Cell      Delay  Arrival  Required  
                                                                                                                                                                   Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                   ^     m_clk                                                             -         -      0.000    -30.723  
      m_clk__I10/A                                                        ^     m_clk                                                             BUF_X16   0.000  0.000    -30.723  
      m_clk__I10/Z                                                        ^     m_clk__N10                                                        BUF_X16   0.312  0.312    -30.411  
      m_clk__I9/A                                                         ^     m_clk__N10                                                        BUF_X16   0.000  0.312    -30.411  
      m_clk__I9/Z                                                         ^     m_clk__N9                                                         BUF_X16   0.141  0.453    -30.270  
      m_clk__I8/A                                                         ^     m_clk__N9                                                         BUF_X16   0.000  0.453    -30.270  
      m_clk__I8/Z                                                         ^     m_clk__N8                                                         BUF_X16   0.132  0.585    -30.139  
      m_clk__I7/A                                                         ^     m_clk__N8                                                         BUF_X16   0.000  0.585    -30.139  
      m_clk__I7/Z                                                         ^     m_clk__N7                                                         BUF_X16   0.119  0.704    -30.020  
      m_clk__I6/A                                                         ^     m_clk__N7                                                         BUF_X16   0.000  0.704    -30.020  
      m_clk__I6/Z                                                         ^     m_clk__N6                                                         BUF_X16   0.120  0.824    -29.899  
      m_clk__I5/A                                                         ^     m_clk__N6                                                         BUF_X16   0.000  0.824    -29.899  
      m_clk__I5/Z                                                         ^     m_clk__N5                                                         BUF_X16   0.114  0.938    -29.785  
      m_clk__I4/A                                                         ^     m_clk__N5                                                         BUF_X16   0.000  0.938    -29.785  
      m_clk__I4/Z                                                         ^     m_clk__N4                                                         BUF_X16   0.120  1.058    -29.665  
      m_clk__L1_I1/A                                                      ^     m_clk__N4                                                         BUF_X16   0.000  1.058    -29.665  
      m_clk__L1_I1/Z                                                      ^     m_clk__L1_N1                                                      BUF_X16   0.173  1.232    -29.492  
      m_clk__L2_I1/A                                                      ^     m_clk__L1_N1                                                      INV_X32   0.000  1.232    -29.492  
      m_clk__L2_I1/ZN                                                     v     m_clk__L2_N1                                                      INV_X32   0.108  1.340    -29.384  
      m_clk__L3_I1/A                                                      v     m_clk__L2_N1                                                      BUF_X32   0.001  1.340    -29.383  
      m_clk__L3_I1/Z                                                      v     m_clk__L3_N1                                                      BUF_X32   0.384  1.725    -28.999  
      m_clk__L4_I0/A                                                      v     m_clk__L3_N1                                                      BUF_X32   0.000  1.725    -28.999  
      m_clk__L4_I0/Z                                                      v     m_clk__L4_N0                                                      BUF_X32   0.404  2.129    -28.595  
      m_clk__L5_I0/A                                                      v     m_clk__L4_N0                                                      BUF_X32   0.001  2.130    -28.594  
      m_clk__L5_I0/Z                                                      v     m_clk__L5_N0                                                      BUF_X32   0.379  2.509    -28.214  
      m_clk__L6_I0/A                                                      v     m_clk__L5_N0                                                      BUF_X32   0.000  2.510    -28.214  
      m_clk__L6_I0/Z                                                      v     m_clk__L6_N0                                                      BUF_X32   0.399  2.909    -27.815  
      m_clk__L7_I0/A                                                      v     m_clk__L6_N0                                                      BUF_X32   0.001  2.910    -27.814  
      m_clk__L7_I0/Z                                                      v     m_clk__L7_N0                                                      BUF_X32   0.389  3.298    -27.425  
      m_clk__L8_I0/A                                                      v     m_clk__L7_N0                                                      BUF_X32   0.000  3.299    -27.425  
      m_clk__L8_I0/Z                                                      v     m_clk__L8_N0                                                      BUF_X32   0.379  3.678    -27.046  
      m_clk__L9_I0/A                                                      v     m_clk__L8_N0                                                      INV_X32   0.000  3.678    -27.045  
      m_clk__L9_I0/ZN                                                     ^     m_clk__L9_N0                                                      INV_X32   0.155  3.833    -26.890  
      m_clk__L10_I0/A                                                     ^     m_clk__L9_N0                                                      INV_X32   0.000  3.833    -26.890  
      m_clk__L10_I0/ZN                                                    v     m_clk__L10_N0                                                     INV_X32   0.109  3.942    -26.781  
      m_clk__L11_I0/A                                                     v     m_clk__L10_N0                                                     INV_X32   0.000  3.942    -26.781  
      m_clk__L11_I0/ZN                                                    ^     m_clk__L11_N0                                                     INV_X32   0.202  4.144    -26.580  
      m_clk__L12_I0/A                                                     ^     m_clk__L11_N0                                                     INV_X32   0.001  4.145    -26.578  
      m_clk__L12_I0/ZN                                                    v     m_clk__L12_N0                                                     INV_X32   0.140  4.285    -26.438  
      m_clk__L13_I0/A                                                     v     m_clk__L12_N0                                                     INV_X32   0.000  4.285    -26.438  
      m_clk__L13_I0/ZN                                                    ^     m_clk__L13_N0                                                     INV_X32   0.162  4.447    -26.276  
      m_clk__L14_I0/A                                                     ^     m_clk__L13_N0                                                     INV_X32   0.000  4.447    -26.276  
      m_clk__L14_I0/ZN                                                    v     m_clk__L14_N0                                                     INV_X32   0.104  4.551    -26.173  
      m_clk__L15_I0/A                                                     v     m_clk__L14_N0                                                     INV_X32   0.001  4.551    -26.172  
      m_clk__L15_I0/ZN                                                    ^     m_clk__L15_N0                                                     INV_X32   0.175  4.726    -25.997  
      m_clk__L16_I0/A                                                     ^     m_clk__L15_N0                                                     INV_X32   0.000  4.726    -25.997  
      m_clk__L16_I0/ZN                                                    v     m_clk__L16_N0                                                     INV_X32   0.146  4.873    -25.851  
      m_clk__L17_I1/A                                                     v     m_clk__L16_N0                                                     INV_X32   0.001  4.873    -25.850  
      m_clk__L17_I1/ZN                                                    ^     m_clk__L17_N1                                                     INV_X32   0.213  5.086    -25.637  
      m_clk__L18_I3/A                                                     ^     m_clk__L17_N1                                                     INV_X32   0.001  5.087    -25.637  
      m_clk__L18_I3/ZN                                                    v     m_clk__L18_N3                                                     INV_X32   0.101  5.188    -25.536  
      m_clk__L19_I6/A                                                     v     m_clk__L18_N3                                                     INV_X32   0.000  5.188    -25.536  
      m_clk__L19_I6/ZN                                                    ^     m_clk__L19_N6                                                     INV_X32   0.146  5.333    -25.390  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/CK                            ^     m_clk__L19_N6                                                     SDFFS_X2  0.000  5.334    -25.390  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q                             ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              SDFFS_X2  0.639  5.973    -24.751  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/A              ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              BUF_X16   0.000  5.973    -24.751  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/Z              ^     port_address[2]                                                   BUF_X16   1.475  7.448    -23.276  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/A         ^     port_address[2]                                                   INV_X4    0.044  7.492    -23.231  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/ZN        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 INV_X4    1.788  9.281    -21.443  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A2             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 AND2_X2   0.000  9.281    -21.442  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   1.170  10.451   -20.272  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   0.000  10.451   -20.272  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     AND2_X2   0.336  10.788   -19.936  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     BUF_X32   0.000  10.788   -19.936  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          BUF_X32   0.341  11.129   -19.595  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          NAND2_X4  0.000  11.129   -19.594  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           NAND2_X4  0.231  11.360   -19.364  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           AND3_X2   0.000  11.360   -19.364  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          AND3_X2   0.386  11.745   -18.978  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          NAND2_X4  0.000  11.745   -18.978  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                        v     TDSP_CORE_INST/opb[0]                                             NAND2_X4  0.417  12.162   -18.561  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/A                            v     TDSP_CORE_INST/opb[0]                                             INV_X32   0.000  12.163   -18.561  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/ZN                           ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   INV_X32   0.271  12.433   -18.290  
      TDSP_CORE_INST/MPY_32_INST/p0258A/A2                                ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   NAND2_X4  0.000  12.433   -18.290  
      TDSP_CORE_INST/MPY_32_INST/p0258A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   NAND2_X4  0.200  12.634   -18.090  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/A                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   INV_X8    0.000  12.634   -18.090  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/ZN                               ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   INV_X8    0.423  13.057   -17.667  
      TDSP_CORE_INST/MPY_32_INST/p0287A/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   NAND2_X1  0.000  13.057   -17.667  
      TDSP_CORE_INST/MPY_32_INST/p0287A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X1  0.261  13.318   -17.405  
      TDSP_CORE_INST/MPY_32_INST/p0073D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X4  0.000  13.318   -17.405  
      TDSP_CORE_INST/MPY_32_INST/p0073D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X4  0.320  13.638   -17.085  
      TDSP_CORE_INST/MPY_32_INST/p0137D/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X1  0.000  13.638   -17.085  
      TDSP_CORE_INST/MPY_32_INST/p0137D/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X1  0.215  13.854   -16.870  
      TDSP_CORE_INST/MPY_32_INST/p0041D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X4  0.000  13.854   -16.870  
      TDSP_CORE_INST/MPY_32_INST/p0041D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                NAND2_X4  1.206  15.060   -15.663  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/A           ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                INV_X32   0.002  15.062   -15.662  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/ZN          v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              INV_X32   0.709  15.771   -14.952  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              NAND2_X4  0.000  15.772   -14.952  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.546  16.317   -14.406  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.000  16.317   -14.406  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             NAND2_X4  0.290  16.608   -14.116  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/A      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             INV_X16   0.000  16.608   -14.116  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/ZN     ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             INV_X16   0.518  17.126   -13.597  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             NAND3_X4  0.000  17.126   -13.597  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             NAND3_X4  0.877  18.003   -12.720  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             OAI21_X1  0.004  18.008   -12.716  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             OAI21_X1  2.345  20.353   -10.370  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/A      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             INV_X2    0.001  20.354   -10.370  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/ZN     v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             INV_X2    0.409  20.763   -9.961  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/A1      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             NOR2_X4   0.000  20.763   -9.961  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NOR2_X4   0.670  21.432   -9.291  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/A2      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NAND2_X2  0.000  21.432   -9.291  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/ZN      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             NAND2_X2  0.308  21.740   -8.983  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             OAI21_X1  0.000  21.740   -8.983  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             OAI21_X1  0.725  22.466   -8.258  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             NAND2_X1  0.000  22.466   -8.258  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            NAND2_X1  0.344  22.809   -7.914  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            OAI21_X1  0.000  22.809   -7.914  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            OAI21_X1  0.440  23.249   -7.474  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            BUF_X16   0.000  23.249   -7.474  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  BUF_X16   0.407  23.656   -7.067  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  NAND2_X4  0.000  23.657   -7.067  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            NAND2_X4  0.122  23.778   -6.945  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            OAI21_X1  0.000  23.778   -6.945  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            OAI21_X1  0.552  24.330   -6.393  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            NAND2_X1  0.000  24.330   -6.393  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            NAND2_X1  0.271  24.601   -6.123  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            OAI21_X1  0.000  24.601   -6.123  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            OAI21_X1  0.556  25.156   -5.567  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            NAND2_X1  0.000  25.156   -5.567  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.320  25.476   -5.247  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.000  25.476   -5.247  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            NAND2_X1  0.500  25.976   -4.747  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/B            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            XOR2_X2   0.000  25.976   -4.747  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/Z            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            XOR2_X2   0.726  26.702   -4.021  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            NAND2_X1  0.000  26.702   -4.021  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.508  27.210   -3.513  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.000  27.210   -3.513  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.488  27.699   -3.025  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.000  27.699   -3.025  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X1  0.270  27.968   -2.755  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X4  0.000  27.968   -2.755  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            NAND2_X4  0.248  28.217   -2.507  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            AND3_X2   0.000  28.217   -2.507  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            AND3_X2   0.874  29.091   -1.632  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            NOR2_X4   0.002  29.093   -1.631  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1658            NOR2_X4   0.437  29.529   -1.194  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1658            NAND3_X1  0.000  29.529   -1.194  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1747            NAND3_X1  0.422  29.951   -0.772  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1747            AND3_X2   0.000  29.951   -0.772  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1670            AND3_X2   0.348  30.299   -0.424  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1670            BUF_X16   0.000  30.299   -0.424  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN514_n_1670  BUF_X16   0.322  30.621   -0.102  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A/B1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN514_n_1670  OAI21_X1  0.001  30.622   -0.101  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1683            OAI21_X1  0.316  30.938   0.215  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1683            OAI21_X2  0.000  30.938   0.215  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/ab_result[23]                          OAI21_X2  2.691  33.629   2.905  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A/A                                ^     TDSP_CORE_INST/MPY_32_INST/ab_result[23]                          INV_X4    0.002  33.630   2.907  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A/ZN                               v     TDSP_CORE_INST/MPY_32_INST/n_290                                  INV_X4    0.966  34.597   3.874  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0/A3            v     TDSP_CORE_INST/MPY_32_INST/n_290                                  AND3_X2   0.000  34.597   3.874  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0/ZN            v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_111                    AND3_X2   0.933  35.530   4.807  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1302_0/A1            v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_111                    AND3_X2   0.000  35.530   4.807  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1302_0/ZN            v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_118                    AND3_X2   0.292  35.822   5.098  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2008_0/A1            v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_118                    NAND3_X1  0.000  35.822   5.098  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2008_0/ZN            ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RN_1334_0             NAND3_X1  0.170  35.992   5.268  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2009_0/A             ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RN_1334_0             INV_X8    0.000  35.992   5.268  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2009_0/ZN            v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_125                    INV_X8    0.293  36.285   5.561  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp2418A/A                  v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_125                    INV_X32   0.000  36.285   5.561  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp2418A/ZN                 ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_126                    INV_X32   0.179  36.463   5.740  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2531A/B1                  ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_126                    OAI21_X1  0.000  36.463   5.740  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2531A/ZN                  v     TDSP_CORE_INST/MPY_32_INST/n_242                                  OAI21_X1  0.142  36.606   5.882  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_2012_0/A1                          v     TDSP_CORE_INST/MPY_32_INST/n_242                                  AOI22_X1  0.000  36.606   5.882  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_2012_0/ZN                          ^     TDSP_CORE_INST/MPY_32_INST/n_32                                   AOI22_X1  0.423  37.028   6.305  
      TDSP_CORE_INST/MPY_32_INST/FE_PSC504_n_32/A                         ^     TDSP_CORE_INST/MPY_32_INST/n_32                                   BUF_X16   0.000  37.028   6.305  
      TDSP_CORE_INST/MPY_32_INST/FE_PSC504_n_32/Z                         ^     TDSP_CORE_INST/MPY_32_INST/FE_PSN504_n_32                         BUF_X16   0.404  37.432   6.709  
      TDSP_CORE_INST/MPY_32_INST/Fp3567A783/A                             ^     TDSP_CORE_INST/MPY_32_INST/FE_PSN504_n_32                         INV_X8    0.000  37.432   6.709  
      TDSP_CORE_INST/MPY_32_INST/Fp3567A783/ZN                            v     TDSP_CORE_INST/mpy_result[30]                                     INV_X8    0.078  37.510   6.787  
      TDSP_CORE_INST/EXECUTE_INST/n1403D/B1                               v     TDSP_CORE_INST/mpy_result[30]                                     AOI22_X1  0.000  37.510   6.787  
      TDSP_CORE_INST/EXECUTE_INST/n1403D/ZN                               ^     TDSP_CORE_INST/EXECUTE_INST/n_647                                 AOI22_X1  0.504  38.015   7.291  
      TDSP_CORE_INST/EXECUTE_INST/n1457D/A                                ^     TDSP_CORE_INST/EXECUTE_INST/n_647                                 INV_X8    0.000  38.015   7.291  
      TDSP_CORE_INST/EXECUTE_INST/n1457D/ZN                               v     TDSP_CORE_INST/EXECUTE_INST/n_681                                 INV_X8    0.304  38.319   7.596  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[30]/D                             v     TDSP_CORE_INST/EXECUTE_INST/n_681                                 SDFF_X2   0.000  38.319   7.596  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    30.723  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    30.723  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    31.036  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    31.036  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    31.177  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    31.177  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    31.308  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    31.308  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    31.427  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    31.427  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    31.547  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    31.547  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    31.662  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    31.662  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    31.782  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    31.782  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    31.955  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    31.955  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.105  1.337    32.060  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.338    32.061  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.381  1.719    32.442  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.719    32.442  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.379  2.097    32.821  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.000  2.098    32.821  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.477    33.201  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.477    33.201  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.876    33.600  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.000  2.877    33.600  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.266    33.989  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.266    33.989  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.645    34.368  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.645    34.368  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.800    34.524  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.800    34.524  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.883    34.607  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.883    34.607  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  3.999    34.723  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  3.999    34.723  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.110    34.833  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.112    34.835  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.291    35.014  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.000  4.291    35.014  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.159  4.450    35.174  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.452    35.176  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.211  4.663    35.387  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.663    35.387  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6   INV_X32  0.150  4.814    35.537  
      m_clk__L17_I10/A                          v     m_clk__L16_N6   INV_X32  0.000  4.814    35.537  
      m_clk__L17_I10/ZN                         ^     m_clk__L17_N10  INV_X32  0.188  5.002    35.725  
      m_clk__L18_I16/A                          ^     m_clk__L17_N10  INV_X32  0.000  5.002    35.725  
      m_clk__L18_I16/ZN                         v     m_clk__L18_N16  INV_X32  0.121  5.122    35.846  
      m_clk__L19_I26/A                          v     m_clk__L18_N16  INV_X32  0.000  5.122    35.846  
      m_clk__L19_I26/ZN                         ^     m_clk__L19_N26  INV_X32  0.148  5.270    35.994  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[30]/CK  ^     m_clk__L19_N26  SDFF_X2  0.000  5.270    35.994  
      -------------------------------------------------------------------------------------------------
Path 4: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[28]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[28]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.254
- Setup                         1.278
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.576
- Arrival Time                 38.262
= Slack Time                  -30.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                                 Edge  Net                                                               Cell      Delay  Arrival  Required  
                                                                                                                                                                   Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                   ^     m_clk                                                             -         -      0.000    -30.687  
      m_clk__I10/A                                                        ^     m_clk                                                             BUF_X16   0.000  0.000    -30.687  
      m_clk__I10/Z                                                        ^     m_clk__N10                                                        BUF_X16   0.312  0.312    -30.374  
      m_clk__I9/A                                                         ^     m_clk__N10                                                        BUF_X16   0.000  0.312    -30.374  
      m_clk__I9/Z                                                         ^     m_clk__N9                                                         BUF_X16   0.141  0.453    -30.233  
      m_clk__I8/A                                                         ^     m_clk__N9                                                         BUF_X16   0.000  0.453    -30.233  
      m_clk__I8/Z                                                         ^     m_clk__N8                                                         BUF_X16   0.132  0.585    -30.102  
      m_clk__I7/A                                                         ^     m_clk__N8                                                         BUF_X16   0.000  0.585    -30.102  
      m_clk__I7/Z                                                         ^     m_clk__N7                                                         BUF_X16   0.119  0.704    -29.983  
      m_clk__I6/A                                                         ^     m_clk__N7                                                         BUF_X16   0.000  0.704    -29.983  
      m_clk__I6/Z                                                         ^     m_clk__N6                                                         BUF_X16   0.120  0.824    -29.863  
      m_clk__I5/A                                                         ^     m_clk__N6                                                         BUF_X16   0.000  0.824    -29.863  
      m_clk__I5/Z                                                         ^     m_clk__N5                                                         BUF_X16   0.114  0.938    -29.748  
      m_clk__I4/A                                                         ^     m_clk__N5                                                         BUF_X16   0.000  0.938    -29.748  
      m_clk__I4/Z                                                         ^     m_clk__N4                                                         BUF_X16   0.120  1.058    -29.628  
      m_clk__L1_I1/A                                                      ^     m_clk__N4                                                         BUF_X16   0.000  1.058    -29.628  
      m_clk__L1_I1/Z                                                      ^     m_clk__L1_N1                                                      BUF_X16   0.173  1.232    -29.455  
      m_clk__L2_I1/A                                                      ^     m_clk__L1_N1                                                      INV_X32   0.000  1.232    -29.455  
      m_clk__L2_I1/ZN                                                     v     m_clk__L2_N1                                                      INV_X32   0.108  1.340    -29.347  
      m_clk__L3_I1/A                                                      v     m_clk__L2_N1                                                      BUF_X32   0.001  1.340    -29.346  
      m_clk__L3_I1/Z                                                      v     m_clk__L3_N1                                                      BUF_X32   0.384  1.725    -28.962  
      m_clk__L4_I0/A                                                      v     m_clk__L3_N1                                                      BUF_X32   0.000  1.725    -28.962  
      m_clk__L4_I0/Z                                                      v     m_clk__L4_N0                                                      BUF_X32   0.404  2.129    -28.558  
      m_clk__L5_I0/A                                                      v     m_clk__L4_N0                                                      BUF_X32   0.001  2.130    -28.557  
      m_clk__L5_I0/Z                                                      v     m_clk__L5_N0                                                      BUF_X32   0.379  2.509    -28.178  
      m_clk__L6_I0/A                                                      v     m_clk__L5_N0                                                      BUF_X32   0.000  2.510    -28.177  
      m_clk__L6_I0/Z                                                      v     m_clk__L6_N0                                                      BUF_X32   0.399  2.909    -27.778  
      m_clk__L7_I0/A                                                      v     m_clk__L6_N0                                                      BUF_X32   0.001  2.910    -27.777  
      m_clk__L7_I0/Z                                                      v     m_clk__L7_N0                                                      BUF_X32   0.389  3.298    -27.388  
      m_clk__L8_I0/A                                                      v     m_clk__L7_N0                                                      BUF_X32   0.000  3.299    -27.388  
      m_clk__L8_I0/Z                                                      v     m_clk__L8_N0                                                      BUF_X32   0.379  3.678    -27.009  
      m_clk__L9_I0/A                                                      v     m_clk__L8_N0                                                      INV_X32   0.000  3.678    -27.009  
      m_clk__L9_I0/ZN                                                     ^     m_clk__L9_N0                                                      INV_X32   0.155  3.833    -26.853  
      m_clk__L10_I0/A                                                     ^     m_clk__L9_N0                                                      INV_X32   0.000  3.833    -26.853  
      m_clk__L10_I0/ZN                                                    v     m_clk__L10_N0                                                     INV_X32   0.109  3.942    -26.745  
      m_clk__L11_I0/A                                                     v     m_clk__L10_N0                                                     INV_X32   0.000  3.942    -26.745  
      m_clk__L11_I0/ZN                                                    ^     m_clk__L11_N0                                                     INV_X32   0.202  4.144    -26.543  
      m_clk__L12_I0/A                                                     ^     m_clk__L11_N0                                                     INV_X32   0.001  4.145    -26.541  
      m_clk__L12_I0/ZN                                                    v     m_clk__L12_N0                                                     INV_X32   0.140  4.285    -26.402  
      m_clk__L13_I0/A                                                     v     m_clk__L12_N0                                                     INV_X32   0.000  4.285    -26.402  
      m_clk__L13_I0/ZN                                                    ^     m_clk__L13_N0                                                     INV_X32   0.162  4.447    -26.240  
      m_clk__L14_I0/A                                                     ^     m_clk__L13_N0                                                     INV_X32   0.000  4.447    -26.240  
      m_clk__L14_I0/ZN                                                    v     m_clk__L14_N0                                                     INV_X32   0.104  4.551    -26.136  
      m_clk__L15_I0/A                                                     v     m_clk__L14_N0                                                     INV_X32   0.001  4.551    -26.135  
      m_clk__L15_I0/ZN                                                    ^     m_clk__L15_N0                                                     INV_X32   0.175  4.726    -25.960  
      m_clk__L16_I0/A                                                     ^     m_clk__L15_N0                                                     INV_X32   0.000  4.726    -25.960  
      m_clk__L16_I0/ZN                                                    v     m_clk__L16_N0                                                     INV_X32   0.146  4.873    -25.814  
      m_clk__L17_I1/A                                                     v     m_clk__L16_N0                                                     INV_X32   0.001  4.873    -25.814  
      m_clk__L17_I1/ZN                                                    ^     m_clk__L17_N1                                                     INV_X32   0.213  5.086    -25.601  
      m_clk__L18_I3/A                                                     ^     m_clk__L17_N1                                                     INV_X32   0.001  5.087    -25.600  
      m_clk__L18_I3/ZN                                                    v     m_clk__L18_N3                                                     INV_X32   0.101  5.188    -25.499  
      m_clk__L19_I6/A                                                     v     m_clk__L18_N3                                                     INV_X32   0.000  5.188    -25.499  
      m_clk__L19_I6/ZN                                                    ^     m_clk__L19_N6                                                     INV_X32   0.146  5.333    -25.353  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/CK                            ^     m_clk__L19_N6                                                     SDFFS_X2  0.000  5.334    -25.353  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q                             ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              SDFFS_X2  0.639  5.973    -24.714  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/A              ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              BUF_X16   0.000  5.973    -24.714  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/Z              ^     port_address[2]                                                   BUF_X16   1.475  7.448    -23.239  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/A         ^     port_address[2]                                                   INV_X4    0.044  7.492    -23.195  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/ZN        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 INV_X4    1.788  9.281    -21.406  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A2             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 AND2_X2   0.000  9.281    -21.406  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   1.170  10.451   -20.235  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   0.000  10.451   -20.235  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     AND2_X2   0.336  10.788   -19.899  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     BUF_X32   0.000  10.788   -19.899  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          BUF_X32   0.341  11.129   -19.558  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          NAND2_X4  0.000  11.129   -19.558  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           NAND2_X4  0.231  11.360   -19.327  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           AND3_X2   0.000  11.360   -19.327  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          AND3_X2   0.386  11.745   -18.941  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          NAND2_X4  0.000  11.745   -18.941  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                        v     TDSP_CORE_INST/opb[0]                                             NAND2_X4  0.417  12.162   -18.524  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/A                            v     TDSP_CORE_INST/opb[0]                                             INV_X32   0.000  12.163   -18.524  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/ZN                           ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   INV_X32   0.271  12.433   -18.253  
      TDSP_CORE_INST/MPY_32_INST/p0258A/A2                                ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   NAND2_X4  0.000  12.433   -18.253  
      TDSP_CORE_INST/MPY_32_INST/p0258A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   NAND2_X4  0.200  12.634   -18.053  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/A                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   INV_X8    0.000  12.634   -18.053  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/ZN                               ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   INV_X8    0.423  13.057   -17.630  
      TDSP_CORE_INST/MPY_32_INST/p0287A/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   NAND2_X1  0.000  13.057   -17.630  
      TDSP_CORE_INST/MPY_32_INST/p0287A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X1  0.261  13.318   -17.369  
      TDSP_CORE_INST/MPY_32_INST/p0073D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X4  0.000  13.318   -17.369  
      TDSP_CORE_INST/MPY_32_INST/p0073D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X4  0.320  13.638   -17.048  
      TDSP_CORE_INST/MPY_32_INST/p0137D/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X1  0.000  13.638   -17.048  
      TDSP_CORE_INST/MPY_32_INST/p0137D/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X1  0.215  13.854   -16.833  
      TDSP_CORE_INST/MPY_32_INST/p0041D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X4  0.000  13.854   -16.833  
      TDSP_CORE_INST/MPY_32_INST/p0041D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                NAND2_X4  1.206  15.060   -15.627  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/A           ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                INV_X32   0.002  15.062   -15.625  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/ZN          v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              INV_X32   0.709  15.771   -14.916  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              NAND2_X4  0.000  15.772   -14.915  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.546  16.317   -14.369  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.000  16.317   -14.369  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             NAND2_X4  0.290  16.608   -14.079  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/A      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             INV_X16   0.000  16.608   -14.079  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/ZN     ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             INV_X16   0.518  17.126   -13.561  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             NAND3_X4  0.000  17.126   -13.560  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             NAND3_X4  0.877  18.003   -12.683  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             OAI21_X1  0.004  18.008   -12.679  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             OAI21_X1  2.345  20.353   -10.334  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/A      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             INV_X2    0.001  20.354   -10.333  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/ZN     v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             INV_X2    0.409  20.763   -9.924  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/A1      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             NOR2_X4   0.000  20.763   -9.924  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NOR2_X4   0.670  21.432   -9.254  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/A2      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NAND2_X2  0.000  21.432   -9.254  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/ZN      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             NAND2_X2  0.308  21.740   -8.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             OAI21_X1  0.000  21.740   -8.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             OAI21_X1  0.725  22.466   -8.221  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             NAND2_X1  0.000  22.466   -8.221  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            NAND2_X1  0.344  22.809   -7.878  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            OAI21_X1  0.000  22.809   -7.878  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            OAI21_X1  0.440  23.249   -7.437  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            BUF_X16   0.000  23.249   -7.437  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  BUF_X16   0.407  23.656   -7.030  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  NAND2_X4  0.000  23.657   -7.030  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            NAND2_X4  0.122  23.778   -6.909  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            OAI21_X1  0.000  23.778   -6.909  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            OAI21_X1  0.552  24.330   -6.357  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            NAND2_X1  0.000  24.330   -6.357  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            NAND2_X1  0.271  24.601   -6.086  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            OAI21_X1  0.000  24.601   -6.086  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            OAI21_X1  0.556  25.156   -5.530  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            NAND2_X1  0.000  25.156   -5.530  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.320  25.476   -5.210  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.000  25.476   -5.210  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            NAND2_X1  0.500  25.976   -4.711  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/B            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            XOR2_X2   0.000  25.976   -4.711  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/Z            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            XOR2_X2   0.726  26.702   -3.984  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            NAND2_X1  0.000  26.702   -3.984  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.508  27.210   -3.477  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.000  27.210   -3.477  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.488  27.699   -2.988  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.000  27.699   -2.988  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X1  0.270  27.968   -2.718  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X4  0.000  27.968   -2.718  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            NAND2_X4  0.248  28.217   -2.470  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            AND3_X2   0.000  28.217   -2.470  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            AND3_X2   0.874  29.091   -1.596  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            NOR2_X4   0.002  29.093   -1.594  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1658            NOR2_X4   0.437  29.529   -1.157  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1658            NAND3_X1  0.000  29.529   -1.157  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1747            NAND3_X1  0.422  29.951   -0.735  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1747            AND3_X2   0.000  29.951   -0.735  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1670            AND3_X2   0.348  30.299   -0.388  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1670            BUF_X16   0.000  30.299   -0.388  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN514_n_1670  BUF_X16   0.322  30.621   -0.066  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A/B1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN514_n_1670  OAI21_X1  0.001  30.622   -0.064  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1683            OAI21_X1  0.316  30.938   0.251  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1683            OAI21_X2  0.000  30.938   0.251  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/ab_result[23]                          OAI21_X2  2.691  33.629   2.942  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A/A                                ^     TDSP_CORE_INST/MPY_32_INST/ab_result[23]                          INV_X4    0.002  33.630   2.944  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A/ZN                               v     TDSP_CORE_INST/MPY_32_INST/n_290                                  INV_X4    0.966  34.597   3.910  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0/A3            v     TDSP_CORE_INST/MPY_32_INST/n_290                                  AND3_X2   0.000  34.597   3.910  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0/ZN            v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_111                    AND3_X2   0.933  35.530   4.843  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1302_0/A1            v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_111                    AND3_X2   0.000  35.530   4.843  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1302_0/ZN            v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_118                    AND3_X2   0.292  35.822   5.135  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp2238A/A                  v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_118                    INV_X1    0.000  35.822   5.135  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp2238A/ZN                 ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_119                    INV_X1    0.196  36.017   5.331  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2869A/B1                  ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_119                    OAI21_X1  0.000  36.017   5.331  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2869A/ZN                  v     TDSP_CORE_INST/MPY_32_INST/n_245                                  OAI21_X1  0.198  36.215   5.529  
      TDSP_CORE_INST/MPY_32_INST/p3441A/B1                                v     TDSP_CORE_INST/MPY_32_INST/n_245                                  AOI22_X1  0.000  36.215   5.529  
      TDSP_CORE_INST/MPY_32_INST/p3441A/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_20                                   AOI22_X1  0.773  36.988   6.301  
      TDSP_CORE_INST/MPY_32_INST/Fp3557A/A                                ^     TDSP_CORE_INST/MPY_32_INST/n_20                                   INV_X4    0.000  36.988   6.302  
      TDSP_CORE_INST/MPY_32_INST/Fp3557A/ZN                               v     TDSP_CORE_INST/mpy_result[28]                                     INV_X4    0.255  37.243   6.556  
      TDSP_CORE_INST/EXECUTE_INST/n0855D/B1                               v     TDSP_CORE_INST/mpy_result[28]                                     AOI22_X1  0.000  37.243   6.556  
      TDSP_CORE_INST/EXECUTE_INST/n0855D/ZN                               ^     TDSP_CORE_INST/EXECUTE_INST/n_649                                 AOI22_X1  0.715  37.958   7.271  
      TDSP_CORE_INST/EXECUTE_INST/n0909D/A                                ^     TDSP_CORE_INST/EXECUTE_INST/n_649                                 INV_X8    0.000  37.958   7.271  
      TDSP_CORE_INST/EXECUTE_INST/n0909D/ZN                               v     TDSP_CORE_INST/EXECUTE_INST/n_684                                 INV_X8    0.305  38.262   7.576  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[28]/D                             v     TDSP_CORE_INST/EXECUTE_INST/n_684                                 SDFF_X2   0.000  38.262   7.576  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    30.687  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    30.687  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    30.999  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    30.999  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    31.140  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    31.140  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    31.271  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    31.271  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    31.390  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    31.390  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    31.511  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    31.511  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    31.625  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    31.625  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    31.745  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    31.745  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    31.918  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    31.918  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.105  1.337    32.023  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.338    32.024  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.381  1.719    32.406  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.719    32.406  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.379  2.097    32.784  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.000  2.098    32.784  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.477    33.164  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.477    33.164  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.876    33.563  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.000  2.877    33.564  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.266    33.952  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.266    33.952  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.645    34.332  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.645    34.332  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.800    34.487  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.800    34.487  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.884    34.570  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.884    34.570  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  3.999    34.686  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  3.999    34.686  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.110    34.797  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.112    34.799  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.291    34.977  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.000  4.291    34.977  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.159  4.450    35.137  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.453    35.139  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.211  4.663    35.350  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.663    35.350  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6   INV_X32  0.150  4.814    35.500  
      m_clk__L17_I10/A                          v     m_clk__L16_N6   INV_X32  0.000  4.814    35.501  
      m_clk__L17_I10/ZN                         ^     m_clk__L17_N10  INV_X32  0.188  5.002    35.689  
      m_clk__L18_I17/A                          ^     m_clk__L17_N10  INV_X32  0.000  5.002    35.689  
      m_clk__L18_I17/ZN                         v     m_clk__L18_N17  INV_X32  0.117  5.119    35.805  
      m_clk__L19_I27/A                          v     m_clk__L18_N17  INV_X32  0.000  5.119    35.805  
      m_clk__L19_I27/ZN                         ^     m_clk__L19_N27  INV_X32  0.135  5.254    35.941  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[28]/CK  ^     m_clk__L19_N27  SDFF_X2  0.000  5.254    35.941  
      -------------------------------------------------------------------------------------------------
Path 5: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[29]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[29]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.254
- Setup                         1.288
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.566
- Arrival Time                 38.168
= Slack Time                  -30.603
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                                 Edge  Net                                                               Cell      Delay  Arrival  Required  
                                                                                                                                                                   Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                   ^     m_clk                                                             -         -      0.000    -30.603  
      m_clk__I10/A                                                        ^     m_clk                                                             BUF_X16   0.000  0.000    -30.602  
      m_clk__I10/Z                                                        ^     m_clk__N10                                                        BUF_X16   0.312  0.312    -30.290  
      m_clk__I9/A                                                         ^     m_clk__N10                                                        BUF_X16   0.000  0.312    -30.290  
      m_clk__I9/Z                                                         ^     m_clk__N9                                                         BUF_X16   0.141  0.453    -30.149  
      m_clk__I8/A                                                         ^     m_clk__N9                                                         BUF_X16   0.000  0.453    -30.149  
      m_clk__I8/Z                                                         ^     m_clk__N8                                                         BUF_X16   0.132  0.585    -30.018  
      m_clk__I7/A                                                         ^     m_clk__N8                                                         BUF_X16   0.000  0.585    -30.018  
      m_clk__I7/Z                                                         ^     m_clk__N7                                                         BUF_X16   0.119  0.704    -29.899  
      m_clk__I6/A                                                         ^     m_clk__N7                                                         BUF_X16   0.000  0.704    -29.899  
      m_clk__I6/Z                                                         ^     m_clk__N6                                                         BUF_X16   0.120  0.824    -29.778  
      m_clk__I5/A                                                         ^     m_clk__N6                                                         BUF_X16   0.000  0.824    -29.778  
      m_clk__I5/Z                                                         ^     m_clk__N5                                                         BUF_X16   0.114  0.938    -29.664  
      m_clk__I4/A                                                         ^     m_clk__N5                                                         BUF_X16   0.000  0.938    -29.664  
      m_clk__I4/Z                                                         ^     m_clk__N4                                                         BUF_X16   0.120  1.058    -29.544  
      m_clk__L1_I1/A                                                      ^     m_clk__N4                                                         BUF_X16   0.000  1.058    -29.544  
      m_clk__L1_I1/Z                                                      ^     m_clk__L1_N1                                                      BUF_X16   0.173  1.232    -29.371  
      m_clk__L2_I1/A                                                      ^     m_clk__L1_N1                                                      INV_X32   0.000  1.232    -29.371  
      m_clk__L2_I1/ZN                                                     v     m_clk__L2_N1                                                      INV_X32   0.108  1.340    -29.263  
      m_clk__L3_I1/A                                                      v     m_clk__L2_N1                                                      BUF_X32   0.001  1.340    -29.262  
      m_clk__L3_I1/Z                                                      v     m_clk__L3_N1                                                      BUF_X32   0.384  1.725    -28.878  
      m_clk__L4_I0/A                                                      v     m_clk__L3_N1                                                      BUF_X32   0.000  1.725    -28.878  
      m_clk__L4_I0/Z                                                      v     m_clk__L4_N0                                                      BUF_X32   0.404  2.129    -28.474  
      m_clk__L5_I0/A                                                      v     m_clk__L4_N0                                                      BUF_X32   0.001  2.130    -28.473  
      m_clk__L5_I0/Z                                                      v     m_clk__L5_N0                                                      BUF_X32   0.379  2.509    -28.093  
      m_clk__L6_I0/A                                                      v     m_clk__L5_N0                                                      BUF_X32   0.000  2.510    -28.093  
      m_clk__L6_I0/Z                                                      v     m_clk__L6_N0                                                      BUF_X32   0.399  2.909    -27.694  
      m_clk__L7_I0/A                                                      v     m_clk__L6_N0                                                      BUF_X32   0.001  2.910    -27.693  
      m_clk__L7_I0/Z                                                      v     m_clk__L7_N0                                                      BUF_X32   0.389  3.298    -27.304  
      m_clk__L8_I0/A                                                      v     m_clk__L7_N0                                                      BUF_X32   0.000  3.299    -27.304  
      m_clk__L8_I0/Z                                                      v     m_clk__L8_N0                                                      BUF_X32   0.379  3.678    -26.925  
      m_clk__L9_I0/A                                                      v     m_clk__L8_N0                                                      INV_X32   0.000  3.678    -26.925  
      m_clk__L9_I0/ZN                                                     ^     m_clk__L9_N0                                                      INV_X32   0.155  3.833    -26.769  
      m_clk__L10_I0/A                                                     ^     m_clk__L9_N0                                                      INV_X32   0.000  3.833    -26.769  
      m_clk__L10_I0/ZN                                                    v     m_clk__L10_N0                                                     INV_X32   0.109  3.942    -26.661  
      m_clk__L11_I0/A                                                     v     m_clk__L10_N0                                                     INV_X32   0.000  3.942    -26.661  
      m_clk__L11_I0/ZN                                                    ^     m_clk__L11_N0                                                     INV_X32   0.202  4.144    -26.459  
      m_clk__L12_I0/A                                                     ^     m_clk__L11_N0                                                     INV_X32   0.001  4.145    -26.457  
      m_clk__L12_I0/ZN                                                    v     m_clk__L12_N0                                                     INV_X32   0.140  4.285    -26.317  
      m_clk__L13_I0/A                                                     v     m_clk__L12_N0                                                     INV_X32   0.000  4.285    -26.317  
      m_clk__L13_I0/ZN                                                    ^     m_clk__L13_N0                                                     INV_X32   0.162  4.447    -26.155  
      m_clk__L14_I0/A                                                     ^     m_clk__L13_N0                                                     INV_X32   0.000  4.447    -26.155  
      m_clk__L14_I0/ZN                                                    v     m_clk__L14_N0                                                     INV_X32   0.104  4.551    -26.052  
      m_clk__L15_I0/A                                                     v     m_clk__L14_N0                                                     INV_X32   0.001  4.551    -26.051  
      m_clk__L15_I0/ZN                                                    ^     m_clk__L15_N0                                                     INV_X32   0.175  4.726    -25.876  
      m_clk__L16_I0/A                                                     ^     m_clk__L15_N0                                                     INV_X32   0.000  4.726    -25.876  
      m_clk__L16_I0/ZN                                                    v     m_clk__L16_N0                                                     INV_X32   0.146  4.873    -25.730  
      m_clk__L17_I1/A                                                     v     m_clk__L16_N0                                                     INV_X32   0.001  4.873    -25.729  
      m_clk__L17_I1/ZN                                                    ^     m_clk__L17_N1                                                     INV_X32   0.213  5.086    -25.516  
      m_clk__L18_I3/A                                                     ^     m_clk__L17_N1                                                     INV_X32   0.001  5.087    -25.516  
      m_clk__L18_I3/ZN                                                    v     m_clk__L18_N3                                                     INV_X32   0.101  5.188    -25.415  
      m_clk__L19_I6/A                                                     v     m_clk__L18_N3                                                     INV_X32   0.000  5.188    -25.415  
      m_clk__L19_I6/ZN                                                    ^     m_clk__L19_N6                                                     INV_X32   0.146  5.333    -25.269  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/CK                            ^     m_clk__L19_N6                                                     SDFFS_X2  0.000  5.334    -25.269  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q                             ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              SDFFS_X2  0.639  5.973    -24.630  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/A              ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              BUF_X16   0.000  5.973    -24.630  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/Z              ^     port_address[2]                                                   BUF_X16   1.475  7.448    -23.155  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/A         ^     port_address[2]                                                   INV_X4    0.044  7.492    -23.110  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/ZN        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 INV_X4    1.788  9.281    -21.322  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A2             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 AND2_X2   0.000  9.281    -21.321  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   1.170  10.451   -20.151  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   0.000  10.451   -20.151  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     AND2_X2   0.336  10.788   -19.815  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     BUF_X32   0.000  10.788   -19.815  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          BUF_X32   0.341  11.129   -19.474  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          NAND2_X4  0.000  11.129   -19.473  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           NAND2_X4  0.231  11.360   -19.243  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           AND3_X2   0.000  11.360   -19.243  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          AND3_X2   0.386  11.745   -18.857  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          NAND2_X4  0.000  11.745   -18.857  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                        v     TDSP_CORE_INST/opb[0]                                             NAND2_X4  0.417  12.162   -18.440  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/A                            v     TDSP_CORE_INST/opb[0]                                             INV_X32   0.000  12.163   -18.440  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/ZN                           ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   INV_X32   0.271  12.433   -18.169  
      TDSP_CORE_INST/MPY_32_INST/p0258A/A2                                ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   NAND2_X4  0.000  12.433   -18.169  
      TDSP_CORE_INST/MPY_32_INST/p0258A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   NAND2_X4  0.200  12.634   -17.969  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/A                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   INV_X8    0.000  12.634   -17.969  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/ZN                               ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   INV_X8    0.423  13.057   -17.546  
      TDSP_CORE_INST/MPY_32_INST/p0287A/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   NAND2_X1  0.000  13.057   -17.546  
      TDSP_CORE_INST/MPY_32_INST/p0287A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X1  0.261  13.318   -17.285  
      TDSP_CORE_INST/MPY_32_INST/p0073D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X4  0.000  13.318   -17.285  
      TDSP_CORE_INST/MPY_32_INST/p0073D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X4  0.320  13.638   -16.964  
      TDSP_CORE_INST/MPY_32_INST/p0137D/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X1  0.000  13.638   -16.964  
      TDSP_CORE_INST/MPY_32_INST/p0137D/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X1  0.215  13.854   -16.749  
      TDSP_CORE_INST/MPY_32_INST/p0041D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X4  0.000  13.854   -16.749  
      TDSP_CORE_INST/MPY_32_INST/p0041D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                NAND2_X4  1.206  15.060   -15.543  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/A           ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                INV_X32   0.002  15.062   -15.541  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/ZN          v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              INV_X32   0.709  15.771   -14.832  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              NAND2_X4  0.000  15.772   -14.831  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.546  16.317   -14.285  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.000  16.317   -14.285  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             NAND2_X4  0.290  16.608   -13.995  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/A      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             INV_X16   0.000  16.608   -13.995  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/ZN     ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             INV_X16   0.518  17.126   -13.477  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             NAND3_X4  0.000  17.126   -13.476  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             NAND3_X4  0.877  18.003   -12.599  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             OAI21_X1  0.004  18.008   -12.595  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             OAI21_X1  2.345  20.353   -10.249  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/A      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             INV_X2    0.001  20.354   -10.249  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/ZN     v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             INV_X2    0.409  20.763   -9.840  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/A1      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             NOR2_X4   0.000  20.763   -9.840  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NOR2_X4   0.670  21.432   -9.170  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/A2      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NAND2_X2  0.000  21.432   -9.170  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/ZN      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             NAND2_X2  0.308  21.740   -8.862  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             OAI21_X1  0.000  21.740   -8.862  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             OAI21_X1  0.725  22.466   -8.137  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             NAND2_X1  0.000  22.466   -8.137  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            NAND2_X1  0.344  22.809   -7.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            OAI21_X1  0.000  22.809   -7.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            OAI21_X1  0.440  23.249   -7.353  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            BUF_X16   0.000  23.249   -7.353  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  BUF_X16   0.407  23.656   -6.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  NAND2_X4  0.000  23.657   -6.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            NAND2_X4  0.122  23.778   -6.824  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            OAI21_X1  0.000  23.778   -6.824  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            OAI21_X1  0.552  24.330   -6.272  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            NAND2_X1  0.000  24.330   -6.272  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            NAND2_X1  0.271  24.601   -6.002  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            OAI21_X1  0.000  24.601   -6.002  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            OAI21_X1  0.556  25.156   -5.446  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            NAND2_X1  0.000  25.156   -5.446  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.320  25.476   -5.126  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.000  25.476   -5.126  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            NAND2_X1  0.500  25.976   -4.626  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/B            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            XOR2_X2   0.000  25.976   -4.626  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/Z            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            XOR2_X2   0.726  26.702   -3.900  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            NAND2_X1  0.000  26.702   -3.900  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.508  27.210   -3.392  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.000  27.210   -3.392  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.488  27.699   -2.904  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.000  27.699   -2.904  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X1  0.270  27.968   -2.634  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X4  0.000  27.968   -2.634  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            NAND2_X4  0.248  28.217   -2.386  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            AND3_X2   0.000  28.217   -2.386  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            AND3_X2   0.874  29.091   -1.511  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            NOR2_X4   0.002  29.093   -1.510  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1658            NOR2_X4   0.437  29.529   -1.073  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1658            NAND3_X1  0.000  29.529   -1.073  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1747            NAND3_X1  0.422  29.951   -0.651  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1747            AND3_X2   0.000  29.951   -0.651  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1670            AND3_X2   0.348  30.299   -0.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1670            BUF_X16   0.000  30.299   -0.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN514_n_1670  BUF_X16   0.322  30.621   0.019  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A/B1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN514_n_1670  OAI21_X1  0.001  30.622   0.020  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1683            OAI21_X1  0.316  30.938   0.335  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1683            OAI21_X2  0.000  30.938   0.335  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/ab_result[23]                          OAI21_X2  2.691  33.629   3.026  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A/A                                ^     TDSP_CORE_INST/MPY_32_INST/ab_result[23]                          INV_X4    0.002  33.630   3.028  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A/ZN                               v     TDSP_CORE_INST/MPY_32_INST/n_290                                  INV_X4    0.966  34.597   3.994  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0/A3            v     TDSP_CORE_INST/MPY_32_INST/n_290                                  AND3_X2   0.000  34.597   3.995  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0/ZN            v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_111                    AND3_X2   0.933  35.530   4.927  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSC556_n_111/A          v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_111                    BUF_X4    0.000  35.530   4.927  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSC556_n_111/Z          v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSN556_n_111          BUF_X4    0.220  35.750   5.148  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1301_0/A4            v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSN556_n_111          NAND4_X4  0.000  35.750   5.148  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1301_0/ZN            ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_122                    NAND4_X4  0.225  35.975   5.373  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2699A/B1                  ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_122                    OAI21_X1  0.000  35.975   5.373  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2699A/ZN                  v     TDSP_CORE_INST/MPY_32_INST/n_243                                  OAI21_X1  0.268  36.244   5.641  
      TDSP_CORE_INST/MPY_32_INST/p3450A786/B1                             v     TDSP_CORE_INST/MPY_32_INST/n_243                                  AOI22_X1  0.000  36.244   5.641  
      TDSP_CORE_INST/MPY_32_INST/p3450A786/ZN                             ^     TDSP_CORE_INST/MPY_32_INST/n_31                                   AOI22_X1  0.597  36.841   6.238  
      TDSP_CORE_INST/MPY_32_INST/Fp3567A785/A                             ^     TDSP_CORE_INST/MPY_32_INST/n_31                                   INV_X4    0.000  36.841   6.238  
      TDSP_CORE_INST/MPY_32_INST/Fp3567A785/ZN                            v     TDSP_CORE_INST/mpy_result[29]                                     INV_X4    0.268  37.109   6.506  
      TDSP_CORE_INST/EXECUTE_INST/n0933D/B1                               v     TDSP_CORE_INST/mpy_result[29]                                     AOI22_X1  0.000  37.109   6.506  
      TDSP_CORE_INST/EXECUTE_INST/n0933D/ZN                               ^     TDSP_CORE_INST/EXECUTE_INST/n_648                                 AOI22_X1  0.643  37.752   7.150  
      TDSP_CORE_INST/EXECUTE_INST/n0987D/A                                ^     TDSP_CORE_INST/EXECUTE_INST/n_648                                 INV_X4    0.000  37.752   7.150  
      TDSP_CORE_INST/EXECUTE_INST/n0987D/ZN                               v     TDSP_CORE_INST/EXECUTE_INST/n_683                                 INV_X4    0.416  38.168   7.566  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[29]/D                             v     TDSP_CORE_INST/EXECUTE_INST/n_683                                 SDFF_X2   0.000  38.168   7.566  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    30.603  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    30.603  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    30.915  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    30.915  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    31.056  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    31.056  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    31.187  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    31.187  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    31.306  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    31.306  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    31.426  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    31.426  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    31.541  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    31.541  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    31.661  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    31.661  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    31.834  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    31.834  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.105  1.337    31.939  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.338    31.940  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.381  1.719    32.321  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.719    32.321  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.379  2.097    32.700  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.000  2.098    32.700  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.477    33.080  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.477    33.080  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.876    33.479  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.000  2.877    33.479  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.266    33.868  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.266    33.868  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.645    34.248  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.645    34.248  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.800    34.403  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.800    34.403  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.884    34.486  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.884    34.486  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  3.999    34.602  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  3.999    34.602  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.110    34.713  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.112    34.714  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.291    34.893  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.000  4.291    34.893  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.159  4.450    35.053  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.453    35.055  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.211  4.663    35.266  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.663    35.266  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6   INV_X32  0.150  4.814    35.416  
      m_clk__L17_I10/A                          v     m_clk__L16_N6   INV_X32  0.000  4.814    35.416  
      m_clk__L17_I10/ZN                         ^     m_clk__L17_N10  INV_X32  0.188  5.002    35.604  
      m_clk__L18_I17/A                          ^     m_clk__L17_N10  INV_X32  0.000  5.002    35.605  
      m_clk__L18_I17/ZN                         v     m_clk__L18_N17  INV_X32  0.117  5.119    35.721  
      m_clk__L19_I27/A                          v     m_clk__L18_N17  INV_X32  0.000  5.119    35.721  
      m_clk__L19_I27/ZN                         ^     m_clk__L19_N27  INV_X32  0.135  5.254    35.856  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[29]/CK  ^     m_clk__L19_N27  SDFF_X2  0.000  5.254    35.856  
      -------------------------------------------------------------------------------------------------
Path 6: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[27]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[27]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.261
- Setup                         1.194
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.667
- Arrival Time                 38.269
= Slack Time                  -30.602
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                                 Edge  Net                                                               Cell      Delay  Arrival  Required  
                                                                                                                                                                   Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                   ^     m_clk                                                             -         -      0.000    -30.602  
      m_clk__I10/A                                                        ^     m_clk                                                             BUF_X16   0.000  0.000    -30.602  
      m_clk__I10/Z                                                        ^     m_clk__N10                                                        BUF_X16   0.312  0.312    -30.290  
      m_clk__I9/A                                                         ^     m_clk__N10                                                        BUF_X16   0.000  0.312    -30.290  
      m_clk__I9/Z                                                         ^     m_clk__N9                                                         BUF_X16   0.141  0.453    -30.149  
      m_clk__I8/A                                                         ^     m_clk__N9                                                         BUF_X16   0.000  0.453    -30.149  
      m_clk__I8/Z                                                         ^     m_clk__N8                                                         BUF_X16   0.132  0.585    -30.017  
      m_clk__I7/A                                                         ^     m_clk__N8                                                         BUF_X16   0.000  0.585    -30.017  
      m_clk__I7/Z                                                         ^     m_clk__N7                                                         BUF_X16   0.119  0.704    -29.898  
      m_clk__I6/A                                                         ^     m_clk__N7                                                         BUF_X16   0.000  0.704    -29.898  
      m_clk__I6/Z                                                         ^     m_clk__N6                                                         BUF_X16   0.120  0.824    -29.778  
      m_clk__I5/A                                                         ^     m_clk__N6                                                         BUF_X16   0.000  0.824    -29.778  
      m_clk__I5/Z                                                         ^     m_clk__N5                                                         BUF_X16   0.114  0.938    -29.664  
      m_clk__I4/A                                                         ^     m_clk__N5                                                         BUF_X16   0.000  0.938    -29.664  
      m_clk__I4/Z                                                         ^     m_clk__N4                                                         BUF_X16   0.120  1.058    -29.544  
      m_clk__L1_I1/A                                                      ^     m_clk__N4                                                         BUF_X16   0.000  1.058    -29.544  
      m_clk__L1_I1/Z                                                      ^     m_clk__L1_N1                                                      BUF_X16   0.173  1.232    -29.370  
      m_clk__L2_I1/A                                                      ^     m_clk__L1_N1                                                      INV_X32   0.000  1.232    -29.370  
      m_clk__L2_I1/ZN                                                     v     m_clk__L2_N1                                                      INV_X32   0.108  1.340    -29.262  
      m_clk__L3_I1/A                                                      v     m_clk__L2_N1                                                      BUF_X32   0.001  1.341    -29.261  
      m_clk__L3_I1/Z                                                      v     m_clk__L3_N1                                                      BUF_X32   0.384  1.725    -28.877  
      m_clk__L4_I0/A                                                      v     m_clk__L3_N1                                                      BUF_X32   0.000  1.725    -28.877  
      m_clk__L4_I0/Z                                                      v     m_clk__L4_N0                                                      BUF_X32   0.404  2.129    -28.473  
      m_clk__L5_I0/A                                                      v     m_clk__L4_N0                                                      BUF_X32   0.001  2.130    -28.472  
      m_clk__L5_I0/Z                                                      v     m_clk__L5_N0                                                      BUF_X32   0.379  2.509    -28.093  
      m_clk__L6_I0/A                                                      v     m_clk__L5_N0                                                      BUF_X32   0.000  2.510    -28.092  
      m_clk__L6_I0/Z                                                      v     m_clk__L6_N0                                                      BUF_X32   0.399  2.909    -27.693  
      m_clk__L7_I0/A                                                      v     m_clk__L6_N0                                                      BUF_X32   0.001  2.910    -27.692  
      m_clk__L7_I0/Z                                                      v     m_clk__L7_N0                                                      BUF_X32   0.389  3.298    -27.304  
      m_clk__L8_I0/A                                                      v     m_clk__L7_N0                                                      BUF_X32   0.000  3.299    -27.303  
      m_clk__L8_I0/Z                                                      v     m_clk__L8_N0                                                      BUF_X32   0.379  3.678    -26.924  
      m_clk__L9_I0/A                                                      v     m_clk__L8_N0                                                      INV_X32   0.000  3.678    -26.924  
      m_clk__L9_I0/ZN                                                     ^     m_clk__L9_N0                                                      INV_X32   0.155  3.833    -26.769  
      m_clk__L10_I0/A                                                     ^     m_clk__L9_N0                                                      INV_X32   0.000  3.833    -26.768  
      m_clk__L10_I0/ZN                                                    v     m_clk__L10_N0                                                     INV_X32   0.109  3.942    -26.660  
      m_clk__L11_I0/A                                                     v     m_clk__L10_N0                                                     INV_X32   0.000  3.942    -26.660  
      m_clk__L11_I0/ZN                                                    ^     m_clk__L11_N0                                                     INV_X32   0.202  4.144    -26.458  
      m_clk__L12_I0/A                                                     ^     m_clk__L11_N0                                                     INV_X32   0.001  4.145    -26.457  
      m_clk__L12_I0/ZN                                                    v     m_clk__L12_N0                                                     INV_X32   0.140  4.285    -26.317  
      m_clk__L13_I0/A                                                     v     m_clk__L12_N0                                                     INV_X32   0.000  4.285    -26.317  
      m_clk__L13_I0/ZN                                                    ^     m_clk__L13_N0                                                     INV_X32   0.162  4.447    -26.155  
      m_clk__L14_I0/A                                                     ^     m_clk__L13_N0                                                     INV_X32   0.000  4.447    -26.155  
      m_clk__L14_I0/ZN                                                    v     m_clk__L14_N0                                                     INV_X32   0.104  4.551    -26.051  
      m_clk__L15_I0/A                                                     v     m_clk__L14_N0                                                     INV_X32   0.001  4.551    -26.051  
      m_clk__L15_I0/ZN                                                    ^     m_clk__L15_N0                                                     INV_X32   0.175  4.726    -25.875  
      m_clk__L16_I0/A                                                     ^     m_clk__L15_N0                                                     INV_X32   0.000  4.726    -25.875  
      m_clk__L16_I0/ZN                                                    v     m_clk__L16_N0                                                     INV_X32   0.146  4.873    -25.729  
      m_clk__L17_I1/A                                                     v     m_clk__L16_N0                                                     INV_X32   0.001  4.873    -25.729  
      m_clk__L17_I1/ZN                                                    ^     m_clk__L17_N1                                                     INV_X32   0.213  5.086    -25.516  
      m_clk__L18_I3/A                                                     ^     m_clk__L17_N1                                                     INV_X32   0.001  5.087    -25.515  
      m_clk__L18_I3/ZN                                                    v     m_clk__L18_N3                                                     INV_X32   0.101  5.188    -25.414  
      m_clk__L19_I6/A                                                     v     m_clk__L18_N3                                                     INV_X32   0.000  5.188    -25.414  
      m_clk__L19_I6/ZN                                                    ^     m_clk__L19_N6                                                     INV_X32   0.146  5.333    -25.268  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/CK                            ^     m_clk__L19_N6                                                     SDFFS_X2  0.000  5.334    -25.268  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q                             ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              SDFFS_X2  0.639  5.973    -24.629  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/A              ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              BUF_X16   0.000  5.973    -24.629  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/Z              ^     port_address[2]                                                   BUF_X16   1.475  7.448    -23.154  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/A         ^     port_address[2]                                                   INV_X4    0.044  7.492    -23.110  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/ZN        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 INV_X4    1.788  9.281    -21.321  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A2             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 AND2_X2   0.000  9.281    -21.321  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   1.170  10.451   -20.151  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   0.000  10.451   -20.150  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     AND2_X2   0.336  10.788   -19.814  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     BUF_X32   0.000  10.788   -19.814  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          BUF_X32   0.341  11.129   -19.473  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          NAND2_X4  0.000  11.129   -19.473  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           NAND2_X4  0.231  11.360   -19.242  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           AND3_X2   0.000  11.360   -19.242  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          AND3_X2   0.386  11.745   -18.857  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          NAND2_X4  0.000  11.745   -18.857  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                        v     TDSP_CORE_INST/opb[0]                                             NAND2_X4  0.417  12.162   -18.440  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/A                            v     TDSP_CORE_INST/opb[0]                                             INV_X32   0.000  12.163   -18.439  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/ZN                           ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   INV_X32   0.271  12.433   -18.169  
      TDSP_CORE_INST/MPY_32_INST/p0258A/A2                                ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   NAND2_X4  0.000  12.433   -18.169  
      TDSP_CORE_INST/MPY_32_INST/p0258A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   NAND2_X4  0.200  12.634   -17.968  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/A                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   INV_X8    0.000  12.634   -17.968  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/ZN                               ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   INV_X8    0.423  13.057   -17.545  
      TDSP_CORE_INST/MPY_32_INST/p0287A/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   NAND2_X1  0.000  13.057   -17.545  
      TDSP_CORE_INST/MPY_32_INST/p0287A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X1  0.261  13.318   -17.284  
      TDSP_CORE_INST/MPY_32_INST/p0073D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X4  0.000  13.318   -17.284  
      TDSP_CORE_INST/MPY_32_INST/p0073D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X4  0.320  13.638   -16.964  
      TDSP_CORE_INST/MPY_32_INST/p0137D/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X1  0.000  13.638   -16.964  
      TDSP_CORE_INST/MPY_32_INST/p0137D/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X1  0.215  13.854   -16.748  
      TDSP_CORE_INST/MPY_32_INST/p0041D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X4  0.000  13.854   -16.748  
      TDSP_CORE_INST/MPY_32_INST/p0041D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                NAND2_X4  1.206  15.060   -15.542  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/A           ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                INV_X32   0.002  15.062   -15.540  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/ZN          v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              INV_X32   0.709  15.771   -14.831  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              NAND2_X4  0.000  15.772   -14.830  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.546  16.317   -14.285  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.000  16.317   -14.285  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             NAND2_X4  0.290  16.608   -13.994  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/A      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             INV_X16   0.000  16.608   -13.994  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/ZN     ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             INV_X16   0.518  17.126   -13.476  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             NAND3_X4  0.000  17.126   -13.476  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             NAND3_X4  0.877  18.003   -12.599  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             OAI21_X1  0.004  18.008   -12.594  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             OAI21_X1  2.345  20.353   -10.249  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/A      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             INV_X2    0.001  20.354   -10.248  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/ZN     v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             INV_X2    0.409  20.763   -9.839  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/A1      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             NOR2_X4   0.000  20.763   -9.839  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NOR2_X4   0.670  21.432   -9.170  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/A2      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NAND2_X2  0.000  21.432   -9.170  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/ZN      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             NAND2_X2  0.308  21.740   -8.862  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             OAI21_X1  0.000  21.740   -8.862  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             OAI21_X1  0.725  22.466   -8.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             NAND2_X1  0.000  22.466   -8.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            NAND2_X1  0.344  22.809   -7.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            OAI21_X1  0.000  22.809   -7.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            OAI21_X1  0.440  23.249   -7.353  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            BUF_X16   0.000  23.249   -7.353  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  BUF_X16   0.407  23.656   -6.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  NAND2_X4  0.000  23.657   -6.945  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            NAND2_X4  0.122  23.778   -6.824  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            OAI21_X1  0.000  23.778   -6.824  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            OAI21_X1  0.552  24.330   -6.272  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            NAND2_X1  0.000  24.330   -6.272  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            NAND2_X1  0.271  24.601   -6.001  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            OAI21_X1  0.000  24.601   -6.001  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            OAI21_X1  0.556  25.156   -5.446  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            NAND2_X1  0.000  25.156   -5.446  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.320  25.476   -5.126  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.000  25.476   -5.126  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            NAND2_X1  0.500  25.976   -4.626  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/B            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            XOR2_X2   0.000  25.976   -4.626  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/Z            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            XOR2_X2   0.726  26.702   -3.899  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            NAND2_X1  0.000  26.702   -3.899  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.508  27.210   -3.392  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.000  27.210   -3.392  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.488  27.699   -2.903  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.000  27.699   -2.903  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X1  0.270  27.968   -2.634  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X4  0.000  27.968   -2.633  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            NAND2_X4  0.248  28.217   -2.385  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            AND3_X2   0.000  28.217   -2.385  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            AND3_X2   0.874  29.091   -1.511  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            NOR2_X4   0.002  29.093   -1.509  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1658            NOR2_X4   0.437  29.529   -1.073  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1658            NAND3_X1  0.000  29.529   -1.073  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1747            NAND3_X1  0.422  29.951   -0.651  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1747            AND3_X2   0.000  29.951   -0.651  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1670            AND3_X2   0.348  30.299   -0.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1670            BUF_X16   0.000  30.299   -0.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN514_n_1670  BUF_X16   0.322  30.621   0.019  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A/B1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN514_n_1670  OAI21_X1  0.001  30.622   0.020  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1683            OAI21_X1  0.316  30.938   0.336  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1683            OAI21_X2  0.000  30.938   0.336  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/ab_result[23]                          OAI21_X2  2.691  33.629   3.027  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A/A                                ^     TDSP_CORE_INST/MPY_32_INST/ab_result[23]                          INV_X4    0.002  33.630   3.029  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A/ZN                               v     TDSP_CORE_INST/MPY_32_INST/n_290                                  INV_X4    0.966  34.597   3.995  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_486_0/A              v     TDSP_CORE_INST/MPY_32_INST/n_290                                  INV_X4    0.000  34.597   3.995  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_486_0/ZN             ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RN_340_0              INV_X4    0.668  35.265   4.663  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_484_0/A2             ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RN_340_0              NOR2_X4   0.000  35.265   4.663  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_484_0/ZN             v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RN_338_0              NOR2_X4   0.225  35.490   4.888  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_483_0/A1             v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RN_338_0              AND4_X2   0.000  35.490   4.888  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_483_0/ZN             v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RN_337_0              AND4_X2   0.391  35.880   5.278  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_482_0/A1             v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RN_337_0              NAND2_X4  0.000  35.880   5.278  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_482_0/ZN             ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_115                    NAND2_X4  0.177  36.057   5.455  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3059A/B1                  ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_115                    OAI21_X1  0.000  36.057   5.455  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3059A/ZN                  v     TDSP_CORE_INST/MPY_32_INST/n_246                                  OAI21_X1  0.192  36.249   5.647  
      TDSP_CORE_INST/MPY_32_INST/p3573A/B1                                v     TDSP_CORE_INST/MPY_32_INST/n_246                                  AOI22_X1  0.000  36.249   5.647  
      TDSP_CORE_INST/MPY_32_INST/p3573A/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_14                                   AOI22_X1  0.525  36.774   6.172  
      TDSP_CORE_INST/MPY_32_INST/FE_PSC492_n_14/A                         ^     TDSP_CORE_INST/MPY_32_INST/n_14                                   BUF_X16   0.000  36.774   6.172  
      TDSP_CORE_INST/MPY_32_INST/FE_PSC492_n_14/Z                         ^     TDSP_CORE_INST/MPY_32_INST/FE_PSN492_n_14                         BUF_X16   0.507  37.281   6.679  
      TDSP_CORE_INST/MPY_32_INST/Fp3690A/A                                ^     TDSP_CORE_INST/MPY_32_INST/FE_PSN492_n_14                         INV_X8    0.000  37.281   6.680  
      TDSP_CORE_INST/MPY_32_INST/Fp3690A/ZN                               v     TDSP_CORE_INST/mpy_result[27]                                     INV_X8    0.097  37.379   6.777  
      TDSP_CORE_INST/EXECUTE_INST/n0385D/B1                               v     TDSP_CORE_INST/mpy_result[27]                                     AOI22_X1  0.000  37.379   6.777  
      TDSP_CORE_INST/EXECUTE_INST/n0385D/ZN                               ^     TDSP_CORE_INST/EXECUTE_INST/n_650                                 AOI22_X1  0.417  37.796   7.194  
      TDSP_CORE_INST/EXECUTE_INST/FE_PSC520_n_650/A                       ^     TDSP_CORE_INST/EXECUTE_INST/n_650                                 BUF_X16   0.000  37.796   7.194  
      TDSP_CORE_INST/EXECUTE_INST/FE_PSC520_n_650/Z                       ^     TDSP_CORE_INST/EXECUTE_INST/FE_PSN520_n_650                       BUF_X16   0.379  38.175   7.573  
      TDSP_CORE_INST/EXECUTE_INST/n0439D/A                                ^     TDSP_CORE_INST/EXECUTE_INST/FE_PSN520_n_650                       INV_X8    0.000  38.175   7.573  
      TDSP_CORE_INST/EXECUTE_INST/n0439D/ZN                               v     TDSP_CORE_INST/EXECUTE_INST/n_685                                 INV_X8    0.094  38.269   7.667  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[27]/D                             v     TDSP_CORE_INST/EXECUTE_INST/n_685                                 SDFF_X2   0.000  38.269   7.667  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    30.602  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    30.602  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    30.914  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    30.914  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    31.055  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    31.055  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    31.187  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    31.187  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    31.306  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    31.306  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    31.426  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    31.426  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    31.540  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    31.540  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    31.660  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    31.660  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    31.833  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    31.834  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.105  1.337    31.939  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.338    31.939  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.381  1.719    32.321  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.719    32.321  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.379  2.097    32.699  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.000  2.098    32.700  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.477    33.079  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.477    33.079  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.876    33.478  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.000  2.877    33.479  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.266    33.867  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.266    33.868  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.645    34.247  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.645    34.247  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.800    34.402  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.800    34.402  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.884    34.485  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.884    34.485  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  3.999    34.601  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  3.999    34.601  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.110    34.712  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.112    34.714  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.291    34.893  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.000  4.291    34.893  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.159  4.450    35.052  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.453    35.054  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.211  4.663    35.265  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.663    35.265  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6   INV_X32  0.150  4.814    35.416  
      m_clk__L17_I10/A                          v     m_clk__L16_N6   INV_X32  0.000  4.814    35.416  
      m_clk__L17_I10/ZN                         ^     m_clk__L17_N10  INV_X32  0.188  5.002    35.604  
      m_clk__L18_I17/A                          ^     m_clk__L17_N10  INV_X32  0.000  5.002    35.604  
      m_clk__L18_I17/ZN                         v     m_clk__L18_N17  INV_X32  0.117  5.119    35.721  
      m_clk__L19_I28/A                          v     m_clk__L18_N17  INV_X32  0.000  5.119    35.721  
      m_clk__L19_I28/ZN                         ^     m_clk__L19_N28  INV_X32  0.142  5.261    35.863  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[27]/CK  ^     m_clk__L19_N28  SDFF_X2  0.000  5.261    35.863  
      -------------------------------------------------------------------------------------------------
Path 7: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[26]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[26]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.261
- Setup                         1.275
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.585
- Arrival Time                 37.980
= Slack Time                  -30.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                                 Edge  Net                                                               Cell      Delay  Arrival  Required  
                                                                                                                                                                   Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                   ^     m_clk                                                             -         -      0.000    -30.394  
      m_clk__I10/A                                                        ^     m_clk                                                             BUF_X16   0.000  0.000    -30.394  
      m_clk__I10/Z                                                        ^     m_clk__N10                                                        BUF_X16   0.312  0.312    -30.082  
      m_clk__I9/A                                                         ^     m_clk__N10                                                        BUF_X16   0.000  0.312    -30.082  
      m_clk__I9/Z                                                         ^     m_clk__N9                                                         BUF_X16   0.141  0.453    -29.941  
      m_clk__I8/A                                                         ^     m_clk__N9                                                         BUF_X16   0.000  0.453    -29.941  
      m_clk__I8/Z                                                         ^     m_clk__N8                                                         BUF_X16   0.132  0.585    -29.809  
      m_clk__I7/A                                                         ^     m_clk__N8                                                         BUF_X16   0.000  0.585    -29.809  
      m_clk__I7/Z                                                         ^     m_clk__N7                                                         BUF_X16   0.119  0.704    -29.690  
      m_clk__I6/A                                                         ^     m_clk__N7                                                         BUF_X16   0.000  0.704    -29.690  
      m_clk__I6/Z                                                         ^     m_clk__N6                                                         BUF_X16   0.120  0.824    -29.570  
      m_clk__I5/A                                                         ^     m_clk__N6                                                         BUF_X16   0.000  0.824    -29.570  
      m_clk__I5/Z                                                         ^     m_clk__N5                                                         BUF_X16   0.114  0.938    -29.456  
      m_clk__I4/A                                                         ^     m_clk__N5                                                         BUF_X16   0.000  0.938    -29.456  
      m_clk__I4/Z                                                         ^     m_clk__N4                                                         BUF_X16   0.120  1.058    -29.336  
      m_clk__L1_I1/A                                                      ^     m_clk__N4                                                         BUF_X16   0.000  1.058    -29.336  
      m_clk__L1_I1/Z                                                      ^     m_clk__L1_N1                                                      BUF_X16   0.173  1.232    -29.162  
      m_clk__L2_I1/A                                                      ^     m_clk__L1_N1                                                      INV_X32   0.000  1.232    -29.162  
      m_clk__L2_I1/ZN                                                     v     m_clk__L2_N1                                                      INV_X32   0.108  1.340    -29.055  
      m_clk__L3_I1/A                                                      v     m_clk__L2_N1                                                      BUF_X32   0.001  1.340    -29.054  
      m_clk__L3_I1/Z                                                      v     m_clk__L3_N1                                                      BUF_X32   0.384  1.725    -28.670  
      m_clk__L4_I0/A                                                      v     m_clk__L3_N1                                                      BUF_X32   0.000  1.725    -28.670  
      m_clk__L4_I0/Z                                                      v     m_clk__L4_N0                                                      BUF_X32   0.404  2.129    -28.265  
      m_clk__L5_I0/A                                                      v     m_clk__L4_N0                                                      BUF_X32   0.001  2.130    -28.264  
      m_clk__L5_I0/Z                                                      v     m_clk__L5_N0                                                      BUF_X32   0.379  2.509    -27.885  
      m_clk__L6_I0/A                                                      v     m_clk__L5_N0                                                      BUF_X32   0.000  2.510    -27.885  
      m_clk__L6_I0/Z                                                      v     m_clk__L6_N0                                                      BUF_X32   0.399  2.909    -27.486  
      m_clk__L7_I0/A                                                      v     m_clk__L6_N0                                                      BUF_X32   0.001  2.910    -27.485  
      m_clk__L7_I0/Z                                                      v     m_clk__L7_N0                                                      BUF_X32   0.389  3.298    -27.096  
      m_clk__L8_I0/A                                                      v     m_clk__L7_N0                                                      BUF_X32   0.000  3.299    -27.096  
      m_clk__L8_I0/Z                                                      v     m_clk__L8_N0                                                      BUF_X32   0.379  3.678    -26.716  
      m_clk__L9_I0/A                                                      v     m_clk__L8_N0                                                      INV_X32   0.000  3.678    -26.716  
      m_clk__L9_I0/ZN                                                     ^     m_clk__L9_N0                                                      INV_X32   0.155  3.833    -26.561  
      m_clk__L10_I0/A                                                     ^     m_clk__L9_N0                                                      INV_X32   0.000  3.833    -26.561  
      m_clk__L10_I0/ZN                                                    v     m_clk__L10_N0                                                     INV_X32   0.109  3.942    -26.452  
      m_clk__L11_I0/A                                                     v     m_clk__L10_N0                                                     INV_X32   0.000  3.942    -26.452  
      m_clk__L11_I0/ZN                                                    ^     m_clk__L11_N0                                                     INV_X32   0.202  4.144    -26.250  
      m_clk__L12_I0/A                                                     ^     m_clk__L11_N0                                                     INV_X32   0.001  4.145    -26.249  
      m_clk__L12_I0/ZN                                                    v     m_clk__L12_N0                                                     INV_X32   0.140  4.285    -26.109  
      m_clk__L13_I0/A                                                     v     m_clk__L12_N0                                                     INV_X32   0.000  4.285    -26.109  
      m_clk__L13_I0/ZN                                                    ^     m_clk__L13_N0                                                     INV_X32   0.162  4.447    -25.947  
      m_clk__L14_I0/A                                                     ^     m_clk__L13_N0                                                     INV_X32   0.000  4.447    -25.947  
      m_clk__L14_I0/ZN                                                    v     m_clk__L14_N0                                                     INV_X32   0.104  4.551    -25.843  
      m_clk__L15_I0/A                                                     v     m_clk__L14_N0                                                     INV_X32   0.001  4.551    -25.843  
      m_clk__L15_I0/ZN                                                    ^     m_clk__L15_N0                                                     INV_X32   0.175  4.726    -25.668  
      m_clk__L16_I0/A                                                     ^     m_clk__L15_N0                                                     INV_X32   0.000  4.726    -25.668  
      m_clk__L16_I0/ZN                                                    v     m_clk__L16_N0                                                     INV_X32   0.146  4.873    -25.522  
      m_clk__L17_I1/A                                                     v     m_clk__L16_N0                                                     INV_X32   0.001  4.873    -25.521  
      m_clk__L17_I1/ZN                                                    ^     m_clk__L17_N1                                                     INV_X32   0.213  5.086    -25.308  
      m_clk__L18_I3/A                                                     ^     m_clk__L17_N1                                                     INV_X32   0.001  5.087    -25.307  
      m_clk__L18_I3/ZN                                                    v     m_clk__L18_N3                                                     INV_X32   0.101  5.188    -25.206  
      m_clk__L19_I6/A                                                     v     m_clk__L18_N3                                                     INV_X32   0.000  5.188    -25.206  
      m_clk__L19_I6/ZN                                                    ^     m_clk__L19_N6                                                     INV_X32   0.146  5.333    -25.061  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/CK                            ^     m_clk__L19_N6                                                     SDFFS_X2  0.000  5.334    -25.061  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q                             ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              SDFFS_X2  0.639  5.973    -24.421  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/A              ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              BUF_X16   0.000  5.973    -24.421  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/Z              ^     port_address[2]                                                   BUF_X16   1.475  7.448    -22.946  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/A         ^     port_address[2]                                                   INV_X4    0.044  7.492    -22.902  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/ZN        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 INV_X4    1.788  9.281    -21.114  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A2             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 AND2_X2   0.000  9.281    -21.113  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   1.170  10.451   -19.943  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   0.000  10.451   -19.943  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     AND2_X2   0.336  10.788   -19.607  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     BUF_X32   0.000  10.788   -19.607  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          BUF_X32   0.341  11.129   -19.265  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          NAND2_X4  0.000  11.129   -19.265  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           NAND2_X4  0.231  11.360   -19.035  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           AND3_X2   0.000  11.360   -19.034  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          AND3_X2   0.386  11.745   -18.649  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          NAND2_X4  0.000  11.745   -18.649  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                        v     TDSP_CORE_INST/opb[0]                                             NAND2_X4  0.417  12.162   -18.232  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/A                            v     TDSP_CORE_INST/opb[0]                                             INV_X32   0.000  12.163   -18.231  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/ZN                           ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   INV_X32   0.271  12.433   -17.961  
      TDSP_CORE_INST/MPY_32_INST/p0258A/A2                                ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   NAND2_X4  0.000  12.433   -17.961  
      TDSP_CORE_INST/MPY_32_INST/p0258A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   NAND2_X4  0.200  12.634   -17.761  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/A                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   INV_X8    0.000  12.634   -17.760  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/ZN                               ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   INV_X8    0.423  13.057   -17.337  
      TDSP_CORE_INST/MPY_32_INST/p0287A/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   NAND2_X1  0.000  13.057   -17.337  
      TDSP_CORE_INST/MPY_32_INST/p0287A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X1  0.261  13.318   -17.076  
      TDSP_CORE_INST/MPY_32_INST/p0073D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X4  0.000  13.318   -17.076  
      TDSP_CORE_INST/MPY_32_INST/p0073D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X4  0.320  13.638   -16.756  
      TDSP_CORE_INST/MPY_32_INST/p0137D/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X1  0.000  13.638   -16.756  
      TDSP_CORE_INST/MPY_32_INST/p0137D/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X1  0.215  13.854   -16.540  
      TDSP_CORE_INST/MPY_32_INST/p0041D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X4  0.000  13.854   -16.540  
      TDSP_CORE_INST/MPY_32_INST/p0041D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                NAND2_X4  1.206  15.060   -15.334  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/A           ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                INV_X32   0.002  15.062   -15.332  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/ZN          v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              INV_X32   0.709  15.771   -14.623  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              NAND2_X4  0.000  15.772   -14.623  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.546  16.317   -14.077  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.000  16.317   -14.077  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             NAND2_X4  0.290  16.608   -13.786  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/A      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             INV_X16   0.000  16.608   -13.786  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/ZN     ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             INV_X16   0.518  17.126   -13.268  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             NAND3_X4  0.000  17.126   -13.268  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             NAND3_X4  0.877  18.003   -12.391  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             OAI21_X1  0.004  18.008   -12.386  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             OAI21_X1  2.345  20.353   -10.041  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/A      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             INV_X2    0.001  20.354   -10.040  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/ZN     v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             INV_X2    0.409  20.763   -9.631  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/A1      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             NOR2_X4   0.000  20.763   -9.631  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NOR2_X4   0.670  21.432   -8.962  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/A2      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NAND2_X2  0.000  21.432   -8.962  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/ZN      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             NAND2_X2  0.308  21.740   -8.654  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             OAI21_X1  0.000  21.740   -8.654  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             OAI21_X1  0.725  22.466   -7.929  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             NAND2_X1  0.000  22.466   -7.929  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            NAND2_X1  0.344  22.809   -7.585  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            OAI21_X1  0.000  22.809   -7.585  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            OAI21_X1  0.440  23.249   -7.145  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            BUF_X16   0.000  23.249   -7.145  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  BUF_X16   0.407  23.656   -6.738  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  NAND2_X4  0.000  23.657   -6.738  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            NAND2_X4  0.122  23.778   -6.616  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            OAI21_X1  0.000  23.778   -6.616  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            OAI21_X1  0.552  24.330   -6.064  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            NAND2_X1  0.000  24.330   -6.064  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            NAND2_X1  0.271  24.601   -5.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            OAI21_X1  0.000  24.601   -5.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            OAI21_X1  0.556  25.156   -5.238  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            NAND2_X1  0.000  25.156   -5.238  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.320  25.476   -4.918  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.000  25.476   -4.918  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            NAND2_X1  0.500  25.976   -4.418  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/B            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            XOR2_X2   0.000  25.976   -4.418  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/Z            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            XOR2_X2   0.726  26.702   -3.692  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            NAND2_X1  0.000  26.702   -3.692  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.508  27.210   -3.184  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.000  27.210   -3.184  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.488  27.699   -2.696  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.000  27.699   -2.696  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X1  0.270  27.968   -2.426  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X4  0.000  27.968   -2.426  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            NAND2_X4  0.248  28.217   -2.177  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            AND3_X2   0.000  28.217   -2.177  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            AND3_X2   0.874  29.091   -1.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            NOR2_X4   0.002  29.093   -1.302  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1658            NOR2_X4   0.437  29.529   -0.865  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1658            NAND3_X1  0.000  29.529   -0.865  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1747            NAND3_X1  0.422  29.951   -0.443  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1747            AND3_X2   0.000  29.951   -0.443  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1670            AND3_X2   0.348  30.299   -0.095  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1670            BUF_X16   0.000  30.299   -0.095  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN514_n_1670  BUF_X16   0.322  30.621   0.227  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A/B1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN514_n_1670  OAI21_X1  0.001  30.622   0.228  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1683            OAI21_X1  0.316  30.938   0.544  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1683            OAI21_X2  0.000  30.938   0.544  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/ab_result[23]                          OAI21_X2  2.691  33.629   3.235  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A/A                                ^     TDSP_CORE_INST/MPY_32_INST/ab_result[23]                          INV_X4    0.002  33.630   3.236  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A/ZN                               v     TDSP_CORE_INST/MPY_32_INST/n_290                                  INV_X4    0.966  34.597   4.203  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0/A3            v     TDSP_CORE_INST/MPY_32_INST/n_290                                  AND3_X2   0.000  34.597   4.203  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0/ZN            v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_111                    AND3_X2   0.933  35.530   5.136  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp2084A/A                  v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_111                    INV_X2    0.000  35.530   5.136  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp2084A/ZN                 ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_112                    INV_X2    0.219  35.749   5.355  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3240A/B1                  ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_112                    OAI21_X1  0.000  35.749   5.355  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3240A/ZN                  v     TDSP_CORE_INST/MPY_32_INST/n_247                                  OAI21_X1  0.181  35.930   5.536  
      TDSP_CORE_INST/MPY_32_INST/p3572A/B1                                v     TDSP_CORE_INST/MPY_32_INST/n_247                                  AOI22_X1  0.000  35.930   5.536  
      TDSP_CORE_INST/MPY_32_INST/p3572A/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_8                                    AOI22_X1  0.799  36.729   6.335  
      TDSP_CORE_INST/MPY_32_INST/Fp3689A/A                                ^     TDSP_CORE_INST/MPY_32_INST/n_8                                    INV_X8    0.000  36.730   6.336  
      TDSP_CORE_INST/MPY_32_INST/Fp3689A/ZN                               v     TDSP_CORE_INST/mpy_result[26]                                     INV_X8    0.209  36.939   6.544  
      TDSP_CORE_INST/EXECUTE_INST/n0307D/B1                               v     TDSP_CORE_INST/mpy_result[26]                                     AOI22_X1  0.000  36.939   6.544  
      TDSP_CORE_INST/EXECUTE_INST/n0307D/ZN                               ^     TDSP_CORE_INST/EXECUTE_INST/n_639                                 AOI22_X1  0.668  37.607   7.213  
      TDSP_CORE_INST/EXECUTE_INST/n0361D/A                                ^     TDSP_CORE_INST/EXECUTE_INST/n_639                                 INV_X4    0.000  37.607   7.213  
      TDSP_CORE_INST/EXECUTE_INST/n0361D/ZN                               v     TDSP_CORE_INST/EXECUTE_INST/n_674                                 INV_X4    0.373  37.980   7.585  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[26]/D                             v     TDSP_CORE_INST/EXECUTE_INST/n_674                                 SDFF_X2   0.000  37.980   7.585  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    30.394  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    30.394  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    30.706  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    30.706  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    30.847  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    30.847  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    30.979  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    30.979  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    31.098  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    31.098  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    31.218  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    31.218  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    31.332  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    31.332  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    31.452  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    31.452  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    31.626  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    31.626  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.105  1.337    31.731  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.338    31.732  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.381  1.719    32.113  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.719    32.113  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.379  2.097    32.492  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.000  2.098    32.492  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.477    32.871  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.477    32.871  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.876    33.271  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.000  2.877    33.271  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.266    33.660  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.266    33.660  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.645    34.039  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.645    34.039  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.800    34.195  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.800    34.195  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.884    34.278  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.884    34.278  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  3.999    34.393  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  3.999    34.393  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.110    34.504  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.112    34.506  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.291    34.685  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.000  4.291    34.685  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.159  4.450    34.844  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.453    34.847  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.211  4.663    35.057  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.663    35.057  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6   INV_X32  0.150  4.814    35.208  
      m_clk__L17_I10/A                          v     m_clk__L16_N6   INV_X32  0.000  4.814    35.208  
      m_clk__L17_I10/ZN                         ^     m_clk__L17_N10  INV_X32  0.188  5.002    35.396  
      m_clk__L18_I17/A                          ^     m_clk__L17_N10  INV_X32  0.000  5.002    35.396  
      m_clk__L18_I17/ZN                         v     m_clk__L18_N17  INV_X32  0.117  5.119    35.513  
      m_clk__L19_I28/A                          v     m_clk__L18_N17  INV_X32  0.000  5.119    35.513  
      m_clk__L19_I28/ZN                         ^     m_clk__L19_N28  INV_X32  0.142  5.261    35.655  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[26]/CK  ^     m_clk__L19_N28  SDFF_X2  0.000  5.261    35.655  
      -------------------------------------------------------------------------------------------------
Path 8: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[23]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[23]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.254
- Setup                         1.279
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.575
- Arrival Time                 37.917
= Slack Time                  -30.341
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                                 Edge  Net                                                               Cell      Delay  Arrival  Required  
                                                                                                                                                                   Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                   ^     m_clk                                                             -         -      0.000    -30.341  
      m_clk__I10/A                                                        ^     m_clk                                                             BUF_X16   0.000  0.000    -30.341  
      m_clk__I10/Z                                                        ^     m_clk__N10                                                        BUF_X16   0.312  0.312    -30.029  
      m_clk__I9/A                                                         ^     m_clk__N10                                                        BUF_X16   0.000  0.312    -30.029  
      m_clk__I9/Z                                                         ^     m_clk__N9                                                         BUF_X16   0.141  0.453    -29.888  
      m_clk__I8/A                                                         ^     m_clk__N9                                                         BUF_X16   0.000  0.453    -29.888  
      m_clk__I8/Z                                                         ^     m_clk__N8                                                         BUF_X16   0.132  0.585    -29.756  
      m_clk__I7/A                                                         ^     m_clk__N8                                                         BUF_X16   0.000  0.585    -29.756  
      m_clk__I7/Z                                                         ^     m_clk__N7                                                         BUF_X16   0.119  0.704    -29.637  
      m_clk__I6/A                                                         ^     m_clk__N7                                                         BUF_X16   0.000  0.704    -29.637  
      m_clk__I6/Z                                                         ^     m_clk__N6                                                         BUF_X16   0.120  0.824    -29.517  
      m_clk__I5/A                                                         ^     m_clk__N6                                                         BUF_X16   0.000  0.824    -29.517  
      m_clk__I5/Z                                                         ^     m_clk__N5                                                         BUF_X16   0.114  0.938    -29.403  
      m_clk__I4/A                                                         ^     m_clk__N5                                                         BUF_X16   0.000  0.938    -29.403  
      m_clk__I4/Z                                                         ^     m_clk__N4                                                         BUF_X16   0.120  1.058    -29.283  
      m_clk__L1_I1/A                                                      ^     m_clk__N4                                                         BUF_X16   0.000  1.058    -29.283  
      m_clk__L1_I1/Z                                                      ^     m_clk__L1_N1                                                      BUF_X16   0.173  1.232    -29.110  
      m_clk__L2_I1/A                                                      ^     m_clk__L1_N1                                                      INV_X32   0.000  1.232    -29.109  
      m_clk__L2_I1/ZN                                                     v     m_clk__L2_N1                                                      INV_X32   0.108  1.340    -29.002  
      m_clk__L3_I1/A                                                      v     m_clk__L2_N1                                                      BUF_X32   0.001  1.340    -29.001  
      m_clk__L3_I1/Z                                                      v     m_clk__L3_N1                                                      BUF_X32   0.384  1.725    -28.617  
      m_clk__L4_I0/A                                                      v     m_clk__L3_N1                                                      BUF_X32   0.000  1.725    -28.617  
      m_clk__L4_I0/Z                                                      v     m_clk__L4_N0                                                      BUF_X32   0.404  2.129    -28.213  
      m_clk__L5_I0/A                                                      v     m_clk__L4_N0                                                      BUF_X32   0.001  2.130    -28.212  
      m_clk__L5_I0/Z                                                      v     m_clk__L5_N0                                                      BUF_X32   0.379  2.509    -27.832  
      m_clk__L6_I0/A                                                      v     m_clk__L5_N0                                                      BUF_X32   0.000  2.510    -27.832  
      m_clk__L6_I0/Z                                                      v     m_clk__L6_N0                                                      BUF_X32   0.399  2.909    -27.433  
      m_clk__L7_I0/A                                                      v     m_clk__L6_N0                                                      BUF_X32   0.001  2.910    -27.432  
      m_clk__L7_I0/Z                                                      v     m_clk__L7_N0                                                      BUF_X32   0.389  3.298    -27.043  
      m_clk__L8_I0/A                                                      v     m_clk__L7_N0                                                      BUF_X32   0.000  3.299    -27.043  
      m_clk__L8_I0/Z                                                      v     m_clk__L8_N0                                                      BUF_X32   0.379  3.678    -26.663  
      m_clk__L9_I0/A                                                      v     m_clk__L8_N0                                                      INV_X32   0.000  3.678    -26.663  
      m_clk__L9_I0/ZN                                                     ^     m_clk__L9_N0                                                      INV_X32   0.155  3.833    -26.508  
      m_clk__L10_I0/A                                                     ^     m_clk__L9_N0                                                      INV_X32   0.000  3.833    -26.508  
      m_clk__L10_I0/ZN                                                    v     m_clk__L10_N0                                                     INV_X32   0.109  3.942    -26.399  
      m_clk__L11_I0/A                                                     v     m_clk__L10_N0                                                     INV_X32   0.000  3.942    -26.399  
      m_clk__L11_I0/ZN                                                    ^     m_clk__L11_N0                                                     INV_X32   0.202  4.144    -26.197  
      m_clk__L12_I0/A                                                     ^     m_clk__L11_N0                                                     INV_X32   0.001  4.145    -26.196  
      m_clk__L12_I0/ZN                                                    v     m_clk__L12_N0                                                     INV_X32   0.140  4.285    -26.056  
      m_clk__L13_I0/A                                                     v     m_clk__L12_N0                                                     INV_X32   0.000  4.285    -26.056  
      m_clk__L13_I0/ZN                                                    ^     m_clk__L13_N0                                                     INV_X32   0.162  4.447    -25.894  
      m_clk__L14_I0/A                                                     ^     m_clk__L13_N0                                                     INV_X32   0.000  4.447    -25.894  
      m_clk__L14_I0/ZN                                                    v     m_clk__L14_N0                                                     INV_X32   0.104  4.551    -25.791  
      m_clk__L15_I0/A                                                     v     m_clk__L14_N0                                                     INV_X32   0.001  4.551    -25.790  
      m_clk__L15_I0/ZN                                                    ^     m_clk__L15_N0                                                     INV_X32   0.175  4.726    -25.615  
      m_clk__L16_I0/A                                                     ^     m_clk__L15_N0                                                     INV_X32   0.000  4.726    -25.615  
      m_clk__L16_I0/ZN                                                    v     m_clk__L16_N0                                                     INV_X32   0.146  4.873    -25.469  
      m_clk__L17_I1/A                                                     v     m_clk__L16_N0                                                     INV_X32   0.001  4.873    -25.468  
      m_clk__L17_I1/ZN                                                    ^     m_clk__L17_N1                                                     INV_X32   0.213  5.086    -25.255  
      m_clk__L18_I3/A                                                     ^     m_clk__L17_N1                                                     INV_X32   0.001  5.087    -25.255  
      m_clk__L18_I3/ZN                                                    v     m_clk__L18_N3                                                     INV_X32   0.101  5.188    -25.154  
      m_clk__L19_I6/A                                                     v     m_clk__L18_N3                                                     INV_X32   0.000  5.188    -25.154  
      m_clk__L19_I6/ZN                                                    ^     m_clk__L19_N6                                                     INV_X32   0.146  5.333    -25.008  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/CK                            ^     m_clk__L19_N6                                                     SDFFS_X2  0.000  5.334    -25.008  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q                             ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              SDFFS_X2  0.639  5.973    -24.369  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/A              ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              BUF_X16   0.000  5.973    -24.369  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/Z              ^     port_address[2]                                                   BUF_X16   1.475  7.448    -22.893  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/A         ^     port_address[2]                                                   INV_X4    0.044  7.492    -22.849  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/ZN        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 INV_X4    1.788  9.281    -21.061  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A2             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 AND2_X2   0.000  9.281    -21.060  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   1.170  10.451   -19.890  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   0.000  10.451   -19.890  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     AND2_X2   0.336  10.788   -19.554  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     BUF_X32   0.000  10.788   -19.554  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          BUF_X32   0.341  11.129   -19.212  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          NAND2_X4  0.000  11.129   -19.212  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           NAND2_X4  0.231  11.360   -18.982  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           AND3_X2   0.000  11.360   -18.981  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          AND3_X2   0.386  11.745   -18.596  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          NAND2_X4  0.000  11.745   -18.596  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                        v     TDSP_CORE_INST/opb[0]                                             NAND2_X4  0.417  12.162   -18.179  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/A                            v     TDSP_CORE_INST/opb[0]                                             INV_X32   0.000  12.163   -18.179  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/ZN                           ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   INV_X32   0.271  12.433   -17.908  
      TDSP_CORE_INST/MPY_32_INST/p0258A/A2                                ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   NAND2_X4  0.000  12.433   -17.908  
      TDSP_CORE_INST/MPY_32_INST/p0258A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   NAND2_X4  0.200  12.634   -17.708  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/A                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   INV_X8    0.000  12.634   -17.708  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/ZN                               ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   INV_X8    0.423  13.057   -17.285  
      TDSP_CORE_INST/MPY_32_INST/p0287A/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   NAND2_X1  0.000  13.057   -17.285  
      TDSP_CORE_INST/MPY_32_INST/p0287A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X1  0.261  13.318   -17.023  
      TDSP_CORE_INST/MPY_32_INST/p0073D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X4  0.000  13.318   -17.023  
      TDSP_CORE_INST/MPY_32_INST/p0073D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X4  0.320  13.638   -16.703  
      TDSP_CORE_INST/MPY_32_INST/p0137D/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X1  0.000  13.638   -16.703  
      TDSP_CORE_INST/MPY_32_INST/p0137D/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X1  0.215  13.854   -16.488  
      TDSP_CORE_INST/MPY_32_INST/p0041D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X4  0.000  13.854   -16.488  
      TDSP_CORE_INST/MPY_32_INST/p0041D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                NAND2_X4  1.206  15.060   -15.281  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/A           ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                INV_X32   0.002  15.062   -15.279  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/ZN          v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              INV_X32   0.709  15.771   -14.570  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              NAND2_X4  0.000  15.772   -14.570  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.546  16.317   -14.024  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.000  16.317   -14.024  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             NAND2_X4  0.290  16.608   -13.734  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/A      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             INV_X16   0.000  16.608   -13.734  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/ZN     ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             INV_X16   0.518  17.126   -13.215  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             NAND3_X4  0.000  17.126   -13.215  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             NAND3_X4  0.877  18.003   -12.338  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             OAI21_X1  0.004  18.008   -12.334  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             OAI21_X1  2.345  20.353   -9.988  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/A      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             INV_X2    0.001  20.354   -9.988  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/ZN     v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             INV_X2    0.409  20.763   -9.578  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/A1      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             NOR2_X4   0.000  20.763   -9.578  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NOR2_X4   0.670  21.432   -8.909  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/A2      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NAND2_X2  0.000  21.432   -8.909  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/ZN      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             NAND2_X2  0.308  21.740   -8.601  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             OAI21_X1  0.000  21.740   -8.601  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             OAI21_X1  0.725  22.466   -7.876  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             NAND2_X1  0.000  22.466   -7.876  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            NAND2_X1  0.344  22.809   -7.532  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            OAI21_X1  0.000  22.809   -7.532  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            OAI21_X1  0.440  23.249   -7.092  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            BUF_X16   0.000  23.249   -7.092  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  BUF_X16   0.407  23.656   -6.685  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  NAND2_X4  0.000  23.657   -6.685  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            NAND2_X4  0.122  23.778   -6.563  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            OAI21_X1  0.000  23.778   -6.563  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            OAI21_X1  0.552  24.330   -6.011  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            NAND2_X1  0.000  24.330   -6.011  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            NAND2_X1  0.271  24.601   -5.741  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            OAI21_X1  0.000  24.601   -5.741  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            OAI21_X1  0.556  25.156   -5.185  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            NAND2_X1  0.000  25.156   -5.185  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.320  25.476   -4.865  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.000  25.476   -4.865  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            NAND2_X1  0.500  25.976   -4.365  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/B            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            XOR2_X2   0.000  25.976   -4.365  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/Z            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            XOR2_X2   0.726  26.702   -3.639  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            NAND2_X1  0.000  26.702   -3.639  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.508  27.210   -3.131  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.000  27.210   -3.131  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.488  27.699   -2.643  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.000  27.699   -2.643  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X1  0.270  27.968   -2.373  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X4  0.000  27.968   -2.373  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            NAND2_X4  0.248  28.217   -2.124  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            AND3_X2   0.000  28.217   -2.124  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            AND3_X2   0.874  29.091   -1.250  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            NOR2_X4   0.002  29.093   -1.249  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1658            NOR2_X4   0.437  29.529   -0.812  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1658            NAND3_X1  0.000  29.529   -0.812  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1747            NAND3_X1  0.422  29.951   -0.390  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1747            AND3_X2   0.000  29.951   -0.390  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1670            AND3_X2   0.348  30.299   -0.042  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1670            BUF_X16   0.000  30.299   -0.042  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN514_n_1670  BUF_X16   0.322  30.621   0.280  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A/B1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN514_n_1670  OAI21_X1  0.001  30.622   0.281  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1683            OAI21_X1  0.316  30.938   0.597  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1683            OAI21_X2  0.000  30.938   0.597  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/ab_result[23]                          OAI21_X2  2.691  33.629   3.288  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A/A                                ^     TDSP_CORE_INST/MPY_32_INST/ab_result[23]                          INV_X4    0.002  33.630   3.289  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A/ZN                               v     TDSP_CORE_INST/MPY_32_INST/n_290                                  INV_X4    0.966  34.597   4.256  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3803A/A2                  v     TDSP_CORE_INST/MPY_32_INST/n_290                                  NAND2_X1  0.000  34.597   4.256  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3803A/ZN                  ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_103                    NAND2_X1  0.699  35.296   4.954  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3767A/A                   ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_103                    OAI21_X1  0.000  35.296   4.954  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3767A/ZN                  v     TDSP_CORE_INST/MPY_32_INST/n_250                                  OAI21_X1  0.333  35.628   5.287  
      TDSP_CORE_INST/MPY_32_INST/p3945A/B1                                v     TDSP_CORE_INST/MPY_32_INST/n_250                                  AOI22_X1  0.000  35.628   5.287  
      TDSP_CORE_INST/MPY_32_INST/p3945A/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_16                                   AOI22_X1  0.925  36.553   6.212  
      TDSP_CORE_INST/MPY_32_INST/Fp4062A/A                                ^     TDSP_CORE_INST/MPY_32_INST/n_16                                   INV_X4    0.000  36.554   6.212  
      TDSP_CORE_INST/MPY_32_INST/Fp4062A/ZN                               v     TDSP_CORE_INST/mpy_result[23]                                     INV_X4    0.301  36.854   6.513  
      TDSP_CORE_INST/EXECUTE_INST/p0684A25786/B1                          v     TDSP_CORE_INST/mpy_result[23]                                     AOI22_X1  0.000  36.854   6.513  
      TDSP_CORE_INST/EXECUTE_INST/p0684A25786/ZN                          ^     TDSP_CORE_INST/EXECUTE_INST/n_653                                 AOI22_X1  0.697  37.551   7.210  
      TDSP_CORE_INST/EXECUTE_INST/p0606A/A                                ^     TDSP_CORE_INST/EXECUTE_INST/n_653                                 INV_X4    0.000  37.551   7.210  
      TDSP_CORE_INST/EXECUTE_INST/p0606A/ZN                               v     TDSP_CORE_INST/EXECUTE_INST/n_688                                 INV_X4    0.366  37.917   7.575  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[23]/D                             v     TDSP_CORE_INST/EXECUTE_INST/n_688                                 SDFF_X2   0.000  37.917   7.575  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    30.341  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    30.341  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    30.653  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    30.653  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    30.795  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    30.795  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    30.926  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    30.926  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    31.045  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    31.045  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    31.165  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    31.165  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    31.280  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    31.280  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    31.400  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    31.400  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    31.573  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    31.573  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.105  1.337    31.678  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.338    31.679  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.381  1.719    32.060  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.719    32.060  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.379  2.097    32.439  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.000  2.098    32.439  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.477    32.818  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.477    32.819  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.876    33.218  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.000  2.877    33.218  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.266    33.607  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.266    33.607  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.645    33.986  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.645    33.986  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.800    34.142  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.800    34.142  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.883    34.225  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.883    34.225  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  3.999    34.340  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  3.999    34.341  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.110    34.451  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.112    34.453  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.291    34.632  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.000  4.291    34.632  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.159  4.450    34.791  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.452    34.794  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.211  4.663    35.004  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.663    35.004  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6   INV_X32  0.150  4.814    35.155  
      m_clk__L17_I10/A                          v     m_clk__L16_N6   INV_X32  0.000  4.814    35.155  
      m_clk__L17_I10/ZN                         ^     m_clk__L17_N10  INV_X32  0.188  5.002    35.343  
      m_clk__L18_I17/A                          ^     m_clk__L17_N10  INV_X32  0.000  5.002    35.343  
      m_clk__L18_I17/ZN                         v     m_clk__L18_N17  INV_X32  0.117  5.119    35.460  
      m_clk__L19_I27/A                          v     m_clk__L18_N17  INV_X32  0.000  5.119    35.460  
      m_clk__L19_I27/ZN                         ^     m_clk__L19_N27  INV_X32  0.135  5.254    35.595  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[23]/CK  ^     m_clk__L19_N27  SDFF_X2  0.000  5.254    35.595  
      -------------------------------------------------------------------------------------------------
Path 9: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[24]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[24]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.261
- Setup                         1.280
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.581
- Arrival Time                 37.744
= Slack Time                  -30.163
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                                 Edge  Net                                                               Cell      Delay  Arrival  Required  
                                                                                                                                                                   Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                   ^     m_clk                                                             -         -      0.000    -30.163  
      m_clk__I10/A                                                        ^     m_clk                                                             BUF_X16   0.000  0.000    -30.163  
      m_clk__I10/Z                                                        ^     m_clk__N10                                                        BUF_X16   0.312  0.312    -29.851  
      m_clk__I9/A                                                         ^     m_clk__N10                                                        BUF_X16   0.000  0.312    -29.851  
      m_clk__I9/Z                                                         ^     m_clk__N9                                                         BUF_X16   0.141  0.453    -29.710  
      m_clk__I8/A                                                         ^     m_clk__N9                                                         BUF_X16   0.000  0.453    -29.710  
      m_clk__I8/Z                                                         ^     m_clk__N8                                                         BUF_X16   0.132  0.585    -29.578  
      m_clk__I7/A                                                         ^     m_clk__N8                                                         BUF_X16   0.000  0.585    -29.578  
      m_clk__I7/Z                                                         ^     m_clk__N7                                                         BUF_X16   0.119  0.704    -29.459  
      m_clk__I6/A                                                         ^     m_clk__N7                                                         BUF_X16   0.000  0.704    -29.459  
      m_clk__I6/Z                                                         ^     m_clk__N6                                                         BUF_X16   0.120  0.824    -29.339  
      m_clk__I5/A                                                         ^     m_clk__N6                                                         BUF_X16   0.000  0.824    -29.339  
      m_clk__I5/Z                                                         ^     m_clk__N5                                                         BUF_X16   0.114  0.938    -29.225  
      m_clk__I4/A                                                         ^     m_clk__N5                                                         BUF_X16   0.000  0.938    -29.225  
      m_clk__I4/Z                                                         ^     m_clk__N4                                                         BUF_X16   0.120  1.058    -29.105  
      m_clk__L1_I1/A                                                      ^     m_clk__N4                                                         BUF_X16   0.000  1.058    -29.105  
      m_clk__L1_I1/Z                                                      ^     m_clk__L1_N1                                                      BUF_X16   0.173  1.232    -28.931  
      m_clk__L2_I1/A                                                      ^     m_clk__L1_N1                                                      INV_X32   0.000  1.232    -28.931  
      m_clk__L2_I1/ZN                                                     v     m_clk__L2_N1                                                      INV_X32   0.108  1.340    -28.823  
      m_clk__L3_I1/A                                                      v     m_clk__L2_N1                                                      BUF_X32   0.001  1.340    -28.823  
      m_clk__L3_I1/Z                                                      v     m_clk__L3_N1                                                      BUF_X32   0.384  1.725    -28.439  
      m_clk__L4_I0/A                                                      v     m_clk__L3_N1                                                      BUF_X32   0.000  1.725    -28.439  
      m_clk__L4_I0/Z                                                      v     m_clk__L4_N0                                                      BUF_X32   0.404  2.129    -28.034  
      m_clk__L5_I0/A                                                      v     m_clk__L4_N0                                                      BUF_X32   0.001  2.130    -28.033  
      m_clk__L5_I0/Z                                                      v     m_clk__L5_N0                                                      BUF_X32   0.379  2.509    -27.654  
      m_clk__L6_I0/A                                                      v     m_clk__L5_N0                                                      BUF_X32   0.000  2.510    -27.654  
      m_clk__L6_I0/Z                                                      v     m_clk__L6_N0                                                      BUF_X32   0.399  2.909    -27.254  
      m_clk__L7_I0/A                                                      v     m_clk__L6_N0                                                      BUF_X32   0.001  2.910    -27.253  
      m_clk__L7_I0/Z                                                      v     m_clk__L7_N0                                                      BUF_X32   0.389  3.298    -26.865  
      m_clk__L8_I0/A                                                      v     m_clk__L7_N0                                                      BUF_X32   0.000  3.299    -26.864  
      m_clk__L8_I0/Z                                                      v     m_clk__L8_N0                                                      BUF_X32   0.379  3.678    -26.485  
      m_clk__L9_I0/A                                                      v     m_clk__L8_N0                                                      INV_X32   0.000  3.678    -26.485  
      m_clk__L9_I0/ZN                                                     ^     m_clk__L9_N0                                                      INV_X32   0.155  3.833    -26.330  
      m_clk__L10_I0/A                                                     ^     m_clk__L9_N0                                                      INV_X32   0.000  3.833    -26.330  
      m_clk__L10_I0/ZN                                                    v     m_clk__L10_N0                                                     INV_X32   0.109  3.942    -26.221  
      m_clk__L11_I0/A                                                     v     m_clk__L10_N0                                                     INV_X32   0.000  3.942    -26.221  
      m_clk__L11_I0/ZN                                                    ^     m_clk__L11_N0                                                     INV_X32   0.202  4.144    -26.019  
      m_clk__L12_I0/A                                                     ^     m_clk__L11_N0                                                     INV_X32   0.001  4.145    -26.018  
      m_clk__L12_I0/ZN                                                    v     m_clk__L12_N0                                                     INV_X32   0.140  4.285    -25.878  
      m_clk__L13_I0/A                                                     v     m_clk__L12_N0                                                     INV_X32   0.000  4.285    -25.878  
      m_clk__L13_I0/ZN                                                    ^     m_clk__L13_N0                                                     INV_X32   0.162  4.447    -25.716  
      m_clk__L14_I0/A                                                     ^     m_clk__L13_N0                                                     INV_X32   0.000  4.447    -25.716  
      m_clk__L14_I0/ZN                                                    v     m_clk__L14_N0                                                     INV_X32   0.104  4.551    -25.612  
      m_clk__L15_I0/A                                                     v     m_clk__L14_N0                                                     INV_X32   0.001  4.551    -25.612  
      m_clk__L15_I0/ZN                                                    ^     m_clk__L15_N0                                                     INV_X32   0.175  4.726    -25.437  
      m_clk__L16_I0/A                                                     ^     m_clk__L15_N0                                                     INV_X32   0.000  4.726    -25.437  
      m_clk__L16_I0/ZN                                                    v     m_clk__L16_N0                                                     INV_X32   0.146  4.873    -25.290  
      m_clk__L17_I1/A                                                     v     m_clk__L16_N0                                                     INV_X32   0.001  4.873    -25.290  
      m_clk__L17_I1/ZN                                                    ^     m_clk__L17_N1                                                     INV_X32   0.213  5.086    -25.077  
      m_clk__L18_I3/A                                                     ^     m_clk__L17_N1                                                     INV_X32   0.001  5.087    -25.076  
      m_clk__L18_I3/ZN                                                    v     m_clk__L18_N3                                                     INV_X32   0.101  5.188    -24.975  
      m_clk__L19_I6/A                                                     v     m_clk__L18_N3                                                     INV_X32   0.000  5.188    -24.975  
      m_clk__L19_I6/ZN                                                    ^     m_clk__L19_N6                                                     INV_X32   0.146  5.333    -24.830  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/CK                            ^     m_clk__L19_N6                                                     SDFFS_X2  0.000  5.334    -24.829  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q                             ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              SDFFS_X2  0.639  5.973    -24.190  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/A              ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              BUF_X16   0.000  5.973    -24.190  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/Z              ^     port_address[2]                                                   BUF_X16   1.475  7.448    -22.715  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/A         ^     port_address[2]                                                   INV_X4    0.044  7.492    -22.671  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/ZN        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 INV_X4    1.788  9.281    -20.882  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A2             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 AND2_X2   0.000  9.281    -20.882  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   1.170  10.451   -19.712  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   0.000  10.451   -19.712  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     AND2_X2   0.336  10.788   -19.375  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     BUF_X32   0.000  10.788   -19.375  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          BUF_X32   0.341  11.129   -19.034  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          NAND2_X4  0.000  11.129   -19.034  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           NAND2_X4  0.231  11.360   -18.803  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           AND3_X2   0.000  11.360   -18.803  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          AND3_X2   0.386  11.745   -18.418  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          NAND2_X4  0.000  11.745   -18.418  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                        v     TDSP_CORE_INST/opb[0]                                             NAND2_X4  0.417  12.162   -18.001  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/A                            v     TDSP_CORE_INST/opb[0]                                             INV_X32   0.000  12.163   -18.000  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/ZN                           ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   INV_X32   0.271  12.433   -17.730  
      TDSP_CORE_INST/MPY_32_INST/p0258A/A2                                ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   NAND2_X4  0.000  12.433   -17.730  
      TDSP_CORE_INST/MPY_32_INST/p0258A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   NAND2_X4  0.200  12.634   -17.529  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/A                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   INV_X8    0.000  12.634   -17.529  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/ZN                               ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   INV_X8    0.423  13.057   -17.106  
      TDSP_CORE_INST/MPY_32_INST/p0287A/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   NAND2_X1  0.000  13.057   -17.106  
      TDSP_CORE_INST/MPY_32_INST/p0287A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X1  0.261  13.318   -16.845  
      TDSP_CORE_INST/MPY_32_INST/p0073D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X4  0.000  13.318   -16.845  
      TDSP_CORE_INST/MPY_32_INST/p0073D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X4  0.320  13.638   -16.525  
      TDSP_CORE_INST/MPY_32_INST/p0137D/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X1  0.000  13.638   -16.525  
      TDSP_CORE_INST/MPY_32_INST/p0137D/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X1  0.215  13.854   -16.309  
      TDSP_CORE_INST/MPY_32_INST/p0041D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X4  0.000  13.854   -16.309  
      TDSP_CORE_INST/MPY_32_INST/p0041D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                NAND2_X4  1.206  15.060   -15.103  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/A           ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                INV_X32   0.002  15.062   -15.101  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/ZN          v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              INV_X32   0.709  15.771   -14.392  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              NAND2_X4  0.000  15.772   -14.392  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.546  16.317   -13.846  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.000  16.317   -13.846  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             NAND2_X4  0.290  16.608   -13.555  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/A      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             INV_X16   0.000  16.608   -13.555  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/ZN     ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             INV_X16   0.518  17.126   -13.037  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             NAND3_X4  0.000  17.126   -13.037  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             NAND3_X4  0.877  18.003   -12.160  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             OAI21_X1  0.004  18.008   -12.155  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             OAI21_X1  2.345  20.353   -9.810  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/A      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             INV_X2    0.001  20.354   -9.809  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/ZN     v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             INV_X2    0.409  20.763   -9.400  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/A1      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             NOR2_X4   0.000  20.763   -9.400  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NOR2_X4   0.670  21.432   -8.731  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/A2      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NAND2_X2  0.000  21.432   -8.731  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/ZN      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             NAND2_X2  0.308  21.740   -8.423  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             OAI21_X1  0.000  21.740   -8.423  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             OAI21_X1  0.725  22.466   -7.697  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             NAND2_X1  0.000  22.466   -7.697  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            NAND2_X1  0.344  22.809   -7.354  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            OAI21_X1  0.000  22.809   -7.354  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            OAI21_X1  0.440  23.249   -6.914  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            BUF_X16   0.000  23.249   -6.914  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  BUF_X16   0.407  23.656   -6.507  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  NAND2_X4  0.000  23.657   -6.507  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            NAND2_X4  0.122  23.778   -6.385  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            OAI21_X1  0.000  23.778   -6.385  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            OAI21_X1  0.552  24.330   -5.833  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            NAND2_X1  0.000  24.330   -5.833  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            NAND2_X1  0.271  24.601   -5.562  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            OAI21_X1  0.000  24.601   -5.562  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            OAI21_X1  0.556  25.156   -5.007  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            NAND2_X1  0.000  25.156   -5.007  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.320  25.476   -4.687  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.000  25.476   -4.687  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            NAND2_X1  0.500  25.976   -4.187  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/B            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            XOR2_X2   0.000  25.976   -4.187  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/Z            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            XOR2_X2   0.726  26.702   -3.461  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            NAND2_X1  0.000  26.702   -3.461  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.508  27.210   -2.953  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.000  27.210   -2.953  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.488  27.699   -2.464  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.000  27.699   -2.464  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X1  0.270  27.968   -2.195  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X4  0.000  27.968   -2.195  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            NAND2_X4  0.248  28.217   -1.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            AND3_X2   0.000  28.217   -1.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            AND3_X2   0.874  29.091   -1.072  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            NOR2_X4   0.002  29.093   -1.070  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1658            NOR2_X4   0.437  29.529   -0.634  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1658            NAND3_X1  0.000  29.529   -0.634  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1747            NAND3_X1  0.422  29.951   -0.212  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1747            AND3_X2   0.000  29.951   -0.212  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1670            AND3_X2   0.348  30.299   0.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1670            BUF_X16   0.000  30.299   0.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN514_n_1670  BUF_X16   0.322  30.621   0.458  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A/B1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN514_n_1670  OAI21_X1  0.001  30.622   0.459  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1683            OAI21_X1  0.316  30.938   0.775  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1683            OAI21_X2  0.000  30.938   0.775  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/ab_result[23]                          OAI21_X2  2.691  33.629   3.466  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A/A                                ^     TDSP_CORE_INST/MPY_32_INST/ab_result[23]                          INV_X4    0.002  33.630   3.467  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A/ZN                               v     TDSP_CORE_INST/MPY_32_INST/n_290                                  INV_X4    0.966  34.597   4.434  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_464_0/A1             v     TDSP_CORE_INST/MPY_32_INST/n_290                                  AND3_X2   0.000  34.597   4.434  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_464_0/ZN             v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_104                    AND3_X2   0.879  35.476   5.313  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1900A/A                  v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_104                    INV_X32   0.000  35.476   5.313  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1900A/ZN                 ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_105                    INV_X32   0.139  35.615   5.452  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3576A/B1                  ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_105                    OAI21_X2  0.000  35.615   5.452  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3576A/ZN                  v     TDSP_CORE_INST/MPY_32_INST/n_249                                  OAI21_X2  0.133  35.748   5.585  
      TDSP_CORE_INST/MPY_32_INST/p3748A/B1                                v     TDSP_CORE_INST/MPY_32_INST/n_249                                  AOI22_X1  0.000  35.748   5.585  
      TDSP_CORE_INST/MPY_32_INST/p3748A/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_19                                   AOI22_X1  0.563  36.311   6.148  
      TDSP_CORE_INST/MPY_32_INST/FE_PSC524_n_19/A                         ^     TDSP_CORE_INST/MPY_32_INST/n_19                                   BUF_X16   0.000  36.311   6.148  
      TDSP_CORE_INST/MPY_32_INST/FE_PSC524_n_19/Z                         ^     TDSP_CORE_INST/MPY_32_INST/FE_PSN524_n_19                         BUF_X16   0.493  36.804   6.641  
      TDSP_CORE_INST/MPY_32_INST/Fp3865A/A                                ^     TDSP_CORE_INST/MPY_32_INST/FE_PSN524_n_19                         INV_X8    0.000  36.804   6.641  
      TDSP_CORE_INST/MPY_32_INST/Fp3865A/ZN                               v     TDSP_CORE_INST/mpy_result[24]                                     INV_X8    0.094  36.899   6.736  
      TDSP_CORE_INST/EXECUTE_INST/p0215A/B1                               v     TDSP_CORE_INST/mpy_result[24]                                     AOI22_X1  0.000  36.899   6.736  
      TDSP_CORE_INST/EXECUTE_INST/p0215A/ZN                               ^     TDSP_CORE_INST/EXECUTE_INST/n_651                                 AOI22_X1  0.534  37.433   7.270  
      TDSP_CORE_INST/EXECUTE_INST/p0137A/A                                ^     TDSP_CORE_INST/EXECUTE_INST/n_651                                 INV_X8    0.000  37.433   7.270  
      TDSP_CORE_INST/EXECUTE_INST/p0137A/ZN                               v     TDSP_CORE_INST/EXECUTE_INST/n_687                                 INV_X8    0.311  37.744   7.581  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[24]/D                             v     TDSP_CORE_INST/EXECUTE_INST/n_687                                 SDFF_X2   0.000  37.744   7.581  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    30.163  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    30.163  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    30.475  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    30.475  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    30.616  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    30.616  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    30.748  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    30.748  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    30.867  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    30.867  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    30.987  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    30.987  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    31.101  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    31.101  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    31.221  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    31.221  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    31.395  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    31.395  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.105  1.337    31.500  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.338    31.501  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.381  1.719    31.882  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.719    31.882  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.379  2.097    32.260  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.000  2.098    32.261  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.477    32.640  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.477    32.640  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.876    33.039  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.000  2.877    33.040  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.266    33.429  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.266    33.429  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.645    33.808  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.645    33.808  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.800    33.963  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.800    33.963  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.884    34.047  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.884    34.047  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  3.999    34.162  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  3.999    34.162  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.110    34.273  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.112    34.275  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.291    34.454  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.000  4.291    34.454  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.159  4.450    34.613  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.453    34.616  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.211  4.663    34.826  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.663    34.826  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6   INV_X32  0.150  4.814    34.977  
      m_clk__L17_I10/A                          v     m_clk__L16_N6   INV_X32  0.000  4.814    34.977  
      m_clk__L17_I10/ZN                         ^     m_clk__L17_N10  INV_X32  0.188  5.002    35.165  
      m_clk__L18_I17/A                          ^     m_clk__L17_N10  INV_X32  0.000  5.002    35.165  
      m_clk__L18_I17/ZN                         v     m_clk__L18_N17  INV_X32  0.117  5.119    35.282  
      m_clk__L19_I28/A                          v     m_clk__L18_N17  INV_X32  0.000  5.119    35.282  
      m_clk__L19_I28/ZN                         ^     m_clk__L19_N28  INV_X32  0.142  5.261    35.424  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[24]/CK  ^     m_clk__L19_N28  SDFF_X2  0.000  5.261    35.424  
      -------------------------------------------------------------------------------------------------
Path 10: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[20]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[20]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.270
- Setup                         1.279
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.591
- Arrival Time                 36.974
= Slack Time                  -29.382
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                                 Edge  Net                                                               Cell      Delay  Arrival  Required  
                                                                                                                                                                   Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                   ^     m_clk                                                             -         -      0.000    -29.382  
      m_clk__I10/A                                                        ^     m_clk                                                             BUF_X16   0.000  0.000    -29.382  
      m_clk__I10/Z                                                        ^     m_clk__N10                                                        BUF_X16   0.312  0.312    -29.070  
      m_clk__I9/A                                                         ^     m_clk__N10                                                        BUF_X16   0.000  0.312    -29.070  
      m_clk__I9/Z                                                         ^     m_clk__N9                                                         BUF_X16   0.141  0.453    -28.929  
      m_clk__I8/A                                                         ^     m_clk__N9                                                         BUF_X16   0.000  0.453    -28.929  
      m_clk__I8/Z                                                         ^     m_clk__N8                                                         BUF_X16   0.132  0.585    -28.798  
      m_clk__I7/A                                                         ^     m_clk__N8                                                         BUF_X16   0.000  0.585    -28.798  
      m_clk__I7/Z                                                         ^     m_clk__N7                                                         BUF_X16   0.119  0.704    -28.679  
      m_clk__I6/A                                                         ^     m_clk__N7                                                         BUF_X16   0.000  0.704    -28.679  
      m_clk__I6/Z                                                         ^     m_clk__N6                                                         BUF_X16   0.120  0.824    -28.558  
      m_clk__I5/A                                                         ^     m_clk__N6                                                         BUF_X16   0.000  0.824    -28.558  
      m_clk__I5/Z                                                         ^     m_clk__N5                                                         BUF_X16   0.114  0.938    -28.444  
      m_clk__I4/A                                                         ^     m_clk__N5                                                         BUF_X16   0.000  0.938    -28.444  
      m_clk__I4/Z                                                         ^     m_clk__N4                                                         BUF_X16   0.120  1.058    -28.324  
      m_clk__L1_I1/A                                                      ^     m_clk__N4                                                         BUF_X16   0.000  1.058    -28.324  
      m_clk__L1_I1/Z                                                      ^     m_clk__L1_N1                                                      BUF_X16   0.173  1.232    -28.151  
      m_clk__L2_I1/A                                                      ^     m_clk__L1_N1                                                      INV_X32   0.000  1.232    -28.151  
      m_clk__L2_I1/ZN                                                     v     m_clk__L2_N1                                                      INV_X32   0.108  1.340    -28.043  
      m_clk__L3_I1/A                                                      v     m_clk__L2_N1                                                      BUF_X32   0.001  1.341    -28.042  
      m_clk__L3_I1/Z                                                      v     m_clk__L3_N1                                                      BUF_X32   0.384  1.725    -27.658  
      m_clk__L4_I0/A                                                      v     m_clk__L3_N1                                                      BUF_X32   0.000  1.725    -27.658  
      m_clk__L4_I0/Z                                                      v     m_clk__L4_N0                                                      BUF_X32   0.404  2.129    -27.254  
      m_clk__L5_I0/A                                                      v     m_clk__L4_N0                                                      BUF_X32   0.001  2.130    -27.253  
      m_clk__L5_I0/Z                                                      v     m_clk__L5_N0                                                      BUF_X32   0.379  2.509    -26.873  
      m_clk__L6_I0/A                                                      v     m_clk__L5_N0                                                      BUF_X32   0.000  2.510    -26.873  
      m_clk__L6_I0/Z                                                      v     m_clk__L6_N0                                                      BUF_X32   0.399  2.909    -26.474  
      m_clk__L7_I0/A                                                      v     m_clk__L6_N0                                                      BUF_X32   0.001  2.910    -26.473  
      m_clk__L7_I0/Z                                                      v     m_clk__L7_N0                                                      BUF_X32   0.389  3.298    -26.084  
      m_clk__L8_I0/A                                                      v     m_clk__L7_N0                                                      BUF_X32   0.000  3.299    -26.084  
      m_clk__L8_I0/Z                                                      v     m_clk__L8_N0                                                      BUF_X32   0.379  3.678    -25.705  
      m_clk__L9_I0/A                                                      v     m_clk__L8_N0                                                      INV_X32   0.000  3.678    -25.704  
      m_clk__L9_I0/ZN                                                     ^     m_clk__L9_N0                                                      INV_X32   0.155  3.833    -25.549  
      m_clk__L10_I0/A                                                     ^     m_clk__L9_N0                                                      INV_X32   0.000  3.833    -25.549  
      m_clk__L10_I0/ZN                                                    v     m_clk__L10_N0                                                     INV_X32   0.109  3.942    -25.440  
      m_clk__L11_I0/A                                                     v     m_clk__L10_N0                                                     INV_X32   0.000  3.942    -25.440  
      m_clk__L11_I0/ZN                                                    ^     m_clk__L11_N0                                                     INV_X32   0.202  4.144    -25.239  
      m_clk__L12_I0/A                                                     ^     m_clk__L11_N0                                                     INV_X32   0.001  4.145    -25.237  
      m_clk__L12_I0/ZN                                                    v     m_clk__L12_N0                                                     INV_X32   0.140  4.285    -25.097  
      m_clk__L13_I0/A                                                     v     m_clk__L12_N0                                                     INV_X32   0.000  4.285    -25.097  
      m_clk__L13_I0/ZN                                                    ^     m_clk__L13_N0                                                     INV_X32   0.162  4.447    -24.935  
      m_clk__L14_I0/A                                                     ^     m_clk__L13_N0                                                     INV_X32   0.000  4.447    -24.935  
      m_clk__L14_I0/ZN                                                    v     m_clk__L14_N0                                                     INV_X32   0.104  4.551    -24.832  
      m_clk__L15_I0/A                                                     v     m_clk__L14_N0                                                     INV_X32   0.001  4.551    -24.831  
      m_clk__L15_I0/ZN                                                    ^     m_clk__L15_N0                                                     INV_X32   0.175  4.726    -24.656  
      m_clk__L16_I0/A                                                     ^     m_clk__L15_N0                                                     INV_X32   0.000  4.726    -24.656  
      m_clk__L16_I0/ZN                                                    v     m_clk__L16_N0                                                     INV_X32   0.146  4.873    -24.510  
      m_clk__L17_I1/A                                                     v     m_clk__L16_N0                                                     INV_X32   0.001  4.873    -24.509  
      m_clk__L17_I1/ZN                                                    ^     m_clk__L17_N1                                                     INV_X32   0.213  5.086    -24.296  
      m_clk__L18_I3/A                                                     ^     m_clk__L17_N1                                                     INV_X32   0.001  5.087    -24.296  
      m_clk__L18_I3/ZN                                                    v     m_clk__L18_N3                                                     INV_X32   0.101  5.188    -24.195  
      m_clk__L19_I6/A                                                     v     m_clk__L18_N3                                                     INV_X32   0.000  5.188    -24.195  
      m_clk__L19_I6/ZN                                                    ^     m_clk__L19_N6                                                     INV_X32   0.146  5.333    -24.049  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/CK                            ^     m_clk__L19_N6                                                     SDFFS_X2  0.000  5.334    -24.049  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q                             ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              SDFFS_X2  0.639  5.973    -23.410  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/A              ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              BUF_X16   0.000  5.973    -23.410  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/Z              ^     port_address[2]                                                   BUF_X16   1.475  7.448    -21.935  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/A         ^     port_address[2]                                                   INV_X4    0.044  7.492    -21.890  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/ZN        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 INV_X4    1.788  9.281    -20.102  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A2             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 AND2_X2   0.000  9.281    -20.101  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   1.170  10.451   -18.931  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   0.000  10.451   -18.931  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     AND2_X2   0.336  10.788   -18.595  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     BUF_X32   0.000  10.788   -18.595  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          BUF_X32   0.341  11.129   -18.254  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          NAND2_X4  0.000  11.129   -18.253  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           NAND2_X4  0.231  11.360   -18.023  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           AND3_X2   0.000  11.360   -18.023  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          AND3_X2   0.386  11.745   -17.637  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          NAND2_X4  0.000  11.745   -17.637  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                        v     TDSP_CORE_INST/opb[0]                                             NAND2_X4  0.417  12.162   -17.220  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/A                            v     TDSP_CORE_INST/opb[0]                                             INV_X32   0.000  12.163   -17.220  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/ZN                           ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   INV_X32   0.271  12.433   -16.949  
      TDSP_CORE_INST/MPY_32_INST/p0258A/A2                                ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   NAND2_X4  0.000  12.433   -16.949  
      TDSP_CORE_INST/MPY_32_INST/p0258A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   NAND2_X4  0.200  12.634   -16.749  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/A                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   INV_X8    0.000  12.634   -16.749  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/ZN                               ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   INV_X8    0.423  13.057   -16.326  
      TDSP_CORE_INST/MPY_32_INST/p0287A/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   NAND2_X1  0.000  13.057   -16.326  
      TDSP_CORE_INST/MPY_32_INST/p0287A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X1  0.261  13.318   -16.064  
      TDSP_CORE_INST/MPY_32_INST/p0073D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X4  0.000  13.318   -16.064  
      TDSP_CORE_INST/MPY_32_INST/p0073D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X4  0.320  13.638   -15.744  
      TDSP_CORE_INST/MPY_32_INST/p0137D/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X1  0.000  13.638   -15.744  
      TDSP_CORE_INST/MPY_32_INST/p0137D/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X1  0.215  13.854   -15.529  
      TDSP_CORE_INST/MPY_32_INST/p0041D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X4  0.000  13.854   -15.529  
      TDSP_CORE_INST/MPY_32_INST/p0041D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                NAND2_X4  1.206  15.060   -14.322  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/A           ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                INV_X32   0.002  15.062   -14.321  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/ZN          v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              INV_X32   0.709  15.771   -13.611  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              NAND2_X4  0.000  15.772   -13.611  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.546  16.317   -13.065  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.000  16.317   -13.065  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             NAND2_X4  0.290  16.608   -12.775  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/A      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             INV_X16   0.000  16.608   -12.775  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/ZN     ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             INV_X16   0.518  17.126   -12.256  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             NAND3_X4  0.000  17.126   -12.256  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             NAND3_X4  0.877  18.003   -11.379  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             OAI21_X1  0.004  18.008   -11.375  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             OAI21_X1  2.345  20.353   -9.029  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/A      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             INV_X2    0.001  20.354   -9.029  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/ZN     v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             INV_X2    0.409  20.763   -8.620  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/A1      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             NOR2_X4   0.000  20.763   -8.620  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NOR2_X4   0.670  21.432   -7.950  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/A2      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NAND2_X2  0.000  21.432   -7.950  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/ZN      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             NAND2_X2  0.308  21.740   -7.642  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             OAI21_X1  0.000  21.740   -7.642  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             OAI21_X1  0.725  22.466   -6.917  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             NAND2_X1  0.000  22.466   -6.917  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            NAND2_X1  0.344  22.809   -6.573  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            OAI21_X1  0.000  22.809   -6.573  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            OAI21_X1  0.440  23.249   -6.133  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            BUF_X16   0.000  23.249   -6.133  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  BUF_X16   0.407  23.656   -5.726  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  NAND2_X4  0.000  23.657   -5.726  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            NAND2_X4  0.122  23.778   -5.604  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            OAI21_X1  0.000  23.778   -5.604  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            OAI21_X1  0.552  24.330   -5.052  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            NAND2_X1  0.000  24.330   -5.052  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            NAND2_X1  0.271  24.601   -4.782  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            OAI21_X1  0.000  24.601   -4.782  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            OAI21_X1  0.556  25.156   -4.226  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            NAND2_X1  0.000  25.156   -4.226  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.320  25.476   -3.906  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.000  25.476   -3.906  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            NAND2_X1  0.500  25.976   -3.406  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/B            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            XOR2_X2   0.000  25.976   -3.406  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/Z            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            XOR2_X2   0.726  26.702   -2.680  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            NAND2_X1  0.000  26.702   -2.680  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.508  27.210   -2.172  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.000  27.210   -2.172  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.488  27.699   -1.684  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.000  27.699   -1.684  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X1  0.270  27.968   -1.414  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X4  0.000  27.968   -1.414  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            NAND2_X4  0.248  28.217   -1.166  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            AND3_X2   0.000  28.217   -1.166  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            AND3_X2   0.874  29.091   -0.291  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A/B1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            OAI21_X1  0.002  29.093   -0.290  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1665            OAI21_X1  0.615  29.707   0.325  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1355A/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1665            NAND2_X1  0.000  29.707   0.325  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1355A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1671            NAND2_X1  0.524  30.232   0.849  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A/A            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1671            OAI21_X2  0.000  30.232   0.849  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A/ZN           v     TDSP_CORE_INST/MPY_32_INST/ab_result[17]                          OAI21_X2  0.655  30.886   1.504  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A/A                                v     TDSP_CORE_INST/MPY_32_INST/ab_result[17]                          INV_X4    0.002  30.888   1.506  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A/ZN                               ^     TDSP_CORE_INST/MPY_32_INST/n_296                                  INV_X4    0.779  31.667   2.285  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228/A               ^     TDSP_CORE_INST/MPY_32_INST/n_296                                  INV_X4    0.000  31.667   2.285  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228/ZN              v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_6                      INV_X4    0.275  31.942   2.560  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0/A2            v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_6                      NOR2_X2   0.000  31.942   2.560  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0/ZN            ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_83                     NOR2_X2   1.078  33.020   3.638  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_444_0/A              ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_83                     INV_X8    0.000  33.020   3.638  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_444_0/ZN             v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RN_318_0              INV_X8    0.423  33.443   4.061  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_443_0/A2             v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RN_318_0              NOR3_X1   0.000  33.443   4.061  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_443_0/ZN             ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_90                     NOR3_X1   0.762  34.205   4.822  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1562A/A                  ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_90                     INV_X2    0.000  34.205   4.822  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1562A/ZN                 v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_91                     INV_X2    0.289  34.494   5.112  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4345A/A1                  v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_91                     NAND2_X1  0.000  34.494   5.112  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4345A/ZN                  ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_93                     NAND2_X1  0.318  34.812   5.430  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4286A/A                   ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_93                     OAI21_X1  0.000  34.812   5.430  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4286A/ZN                  v     TDSP_CORE_INST/MPY_32_INST/n_253                                  OAI21_X1  0.216  35.028   5.646  
      TDSP_CORE_INST/MPY_32_INST/p4235A/B1                                v     TDSP_CORE_INST/MPY_32_INST/n_253                                  AOI22_X1  0.000  35.028   5.646  
      TDSP_CORE_INST/MPY_32_INST/p4235A/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_5                                    AOI22_X1  0.602  35.631   6.248  
      TDSP_CORE_INST/MPY_32_INST/Fp4351A/A                                ^     TDSP_CORE_INST/MPY_32_INST/n_5                                    INV_X8    0.000  35.631   6.248  
      TDSP_CORE_INST/MPY_32_INST/Fp4351A/ZN                               v     TDSP_CORE_INST/mpy_result[20]                                     INV_X8    0.281  35.912   6.530  
      TDSP_CORE_INST/EXECUTE_INST/p1310A/B1                               v     TDSP_CORE_INST/mpy_result[20]                                     AOI22_X1  0.000  35.912   6.530  
      TDSP_CORE_INST/EXECUTE_INST/p1310A/ZN                               ^     TDSP_CORE_INST/EXECUTE_INST/n_656                                 AOI22_X1  0.664  36.576   7.193  
      TDSP_CORE_INST/EXECUTE_INST/p1232A/A                                ^     TDSP_CORE_INST/EXECUTE_INST/n_656                                 INV_X4    0.000  36.576   7.193  
      TDSP_CORE_INST/EXECUTE_INST/p1232A/ZN                               v     TDSP_CORE_INST/EXECUTE_INST/n_691                                 INV_X4    0.398  36.974   7.591  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[20]/D                             v     TDSP_CORE_INST/EXECUTE_INST/n_691                                 SDFF_X2   0.000  36.974   7.591  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    29.382  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    29.382  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    29.695  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    29.695  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    29.836  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    29.836  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    29.967  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    29.967  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    30.086  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    30.086  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    30.206  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    30.206  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    30.321  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    30.321  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    30.441  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    30.441  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    30.614  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    30.614  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.105  1.337    30.719  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.338    30.720  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.381  1.719    31.101  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.719    31.101  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.379  2.097    31.480  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.000  2.098    31.480  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.477    31.860  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.477    31.860  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.876    32.259  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.000  2.877    32.259  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.266    32.648  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.266    32.648  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.645    33.027  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.645    33.027  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.800    33.183  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.800    33.183  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.884    33.266  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.884    33.266  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  3.999    33.382  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  3.999    33.382  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.110    33.492  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.112    33.494  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.291    33.673  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.000  4.291    33.673  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.159  4.450    33.833  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.453    33.835  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.211  4.663    34.046  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.663    34.046  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6   INV_X32  0.150  4.814    34.196  
      m_clk__L17_I10/A                          v     m_clk__L16_N6   INV_X32  0.000  4.814    34.196  
      m_clk__L17_I10/ZN                         ^     m_clk__L17_N10  INV_X32  0.188  5.002    34.384  
      m_clk__L18_I16/A                          ^     m_clk__L17_N10  INV_X32  0.000  5.002    34.384  
      m_clk__L18_I16/ZN                         v     m_clk__L18_N16  INV_X32  0.121  5.122    34.505  
      m_clk__L19_I26/A                          v     m_clk__L18_N16  INV_X32  0.000  5.122    34.505  
      m_clk__L19_I26/ZN                         ^     m_clk__L19_N26  INV_X32  0.148  5.270    34.653  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[20]/CK  ^     m_clk__L19_N26  SDFF_X2  0.000  5.270    34.653  
      -------------------------------------------------------------------------------------------------
Path 11: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[22]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[22]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.270
- Setup                         1.275
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.595
- Arrival Time                 36.838
= Slack Time                  -29.243
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                                 Edge  Net                                                               Cell      Delay  Arrival  Required  
                                                                                                                                                                   Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                   ^     m_clk                                                             -         -      0.000    -29.243  
      m_clk__I10/A                                                        ^     m_clk                                                             BUF_X16   0.000  0.000    -29.243  
      m_clk__I10/Z                                                        ^     m_clk__N10                                                        BUF_X16   0.312  0.312    -28.931  
      m_clk__I9/A                                                         ^     m_clk__N10                                                        BUF_X16   0.000  0.312    -28.931  
      m_clk__I9/Z                                                         ^     m_clk__N9                                                         BUF_X16   0.141  0.453    -28.790  
      m_clk__I8/A                                                         ^     m_clk__N9                                                         BUF_X16   0.000  0.453    -28.790  
      m_clk__I8/Z                                                         ^     m_clk__N8                                                         BUF_X16   0.132  0.585    -28.658  
      m_clk__I7/A                                                         ^     m_clk__N8                                                         BUF_X16   0.000  0.585    -28.658  
      m_clk__I7/Z                                                         ^     m_clk__N7                                                         BUF_X16   0.119  0.704    -28.539  
      m_clk__I6/A                                                         ^     m_clk__N7                                                         BUF_X16   0.000  0.704    -28.539  
      m_clk__I6/Z                                                         ^     m_clk__N6                                                         BUF_X16   0.120  0.824    -28.419  
      m_clk__I5/A                                                         ^     m_clk__N6                                                         BUF_X16   0.000  0.824    -28.419  
      m_clk__I5/Z                                                         ^     m_clk__N5                                                         BUF_X16   0.114  0.938    -28.305  
      m_clk__I4/A                                                         ^     m_clk__N5                                                         BUF_X16   0.000  0.938    -28.305  
      m_clk__I4/Z                                                         ^     m_clk__N4                                                         BUF_X16   0.120  1.058    -28.185  
      m_clk__L1_I1/A                                                      ^     m_clk__N4                                                         BUF_X16   0.000  1.058    -28.185  
      m_clk__L1_I1/Z                                                      ^     m_clk__L1_N1                                                      BUF_X16   0.173  1.232    -28.011  
      m_clk__L2_I1/A                                                      ^     m_clk__L1_N1                                                      INV_X32   0.000  1.232    -28.011  
      m_clk__L2_I1/ZN                                                     v     m_clk__L2_N1                                                      INV_X32   0.108  1.340    -27.903  
      m_clk__L3_I1/A                                                      v     m_clk__L2_N1                                                      BUF_X32   0.001  1.341    -27.903  
      m_clk__L3_I1/Z                                                      v     m_clk__L3_N1                                                      BUF_X32   0.384  1.725    -27.519  
      m_clk__L4_I0/A                                                      v     m_clk__L3_N1                                                      BUF_X32   0.000  1.725    -27.519  
      m_clk__L4_I0/Z                                                      v     m_clk__L4_N0                                                      BUF_X32   0.404  2.129    -27.114  
      m_clk__L5_I0/A                                                      v     m_clk__L4_N0                                                      BUF_X32   0.001  2.130    -27.113  
      m_clk__L5_I0/Z                                                      v     m_clk__L5_N0                                                      BUF_X32   0.379  2.509    -26.734  
      m_clk__L6_I0/A                                                      v     m_clk__L5_N0                                                      BUF_X32   0.000  2.510    -26.734  
      m_clk__L6_I0/Z                                                      v     m_clk__L6_N0                                                      BUF_X32   0.399  2.909    -26.334  
      m_clk__L7_I0/A                                                      v     m_clk__L6_N0                                                      BUF_X32   0.001  2.910    -26.333  
      m_clk__L7_I0/Z                                                      v     m_clk__L7_N0                                                      BUF_X32   0.389  3.298    -25.945  
      m_clk__L8_I0/A                                                      v     m_clk__L7_N0                                                      BUF_X32   0.000  3.299    -25.944  
      m_clk__L8_I0/Z                                                      v     m_clk__L8_N0                                                      BUF_X32   0.379  3.678    -25.565  
      m_clk__L9_I0/A                                                      v     m_clk__L8_N0                                                      INV_X32   0.000  3.678    -25.565  
      m_clk__L9_I0/ZN                                                     ^     m_clk__L9_N0                                                      INV_X32   0.155  3.833    -25.410  
      m_clk__L10_I0/A                                                     ^     m_clk__L9_N0                                                      INV_X32   0.000  3.833    -25.410  
      m_clk__L10_I0/ZN                                                    v     m_clk__L10_N0                                                     INV_X32   0.109  3.942    -25.301  
      m_clk__L11_I0/A                                                     v     m_clk__L10_N0                                                     INV_X32   0.000  3.942    -25.301  
      m_clk__L11_I0/ZN                                                    ^     m_clk__L11_N0                                                     INV_X32   0.202  4.144    -25.099  
      m_clk__L12_I0/A                                                     ^     m_clk__L11_N0                                                     INV_X32   0.001  4.145    -25.098  
      m_clk__L12_I0/ZN                                                    v     m_clk__L12_N0                                                     INV_X32   0.140  4.285    -24.958  
      m_clk__L13_I0/A                                                     v     m_clk__L12_N0                                                     INV_X32   0.000  4.285    -24.958  
      m_clk__L13_I0/ZN                                                    ^     m_clk__L13_N0                                                     INV_X32   0.162  4.447    -24.796  
      m_clk__L14_I0/A                                                     ^     m_clk__L13_N0                                                     INV_X32   0.000  4.447    -24.796  
      m_clk__L14_I0/ZN                                                    v     m_clk__L14_N0                                                     INV_X32   0.104  4.551    -24.692  
      m_clk__L15_I0/A                                                     v     m_clk__L14_N0                                                     INV_X32   0.001  4.551    -24.692  
      m_clk__L15_I0/ZN                                                    ^     m_clk__L15_N0                                                     INV_X32   0.175  4.726    -24.517  
      m_clk__L16_I0/A                                                     ^     m_clk__L15_N0                                                     INV_X32   0.000  4.726    -24.517  
      m_clk__L16_I0/ZN                                                    v     m_clk__L16_N0                                                     INV_X32   0.146  4.873    -24.370  
      m_clk__L17_I1/A                                                     v     m_clk__L16_N0                                                     INV_X32   0.001  4.873    -24.370  
      m_clk__L17_I1/ZN                                                    ^     m_clk__L17_N1                                                     INV_X32   0.213  5.086    -24.157  
      m_clk__L18_I3/A                                                     ^     m_clk__L17_N1                                                     INV_X32   0.001  5.087    -24.156  
      m_clk__L18_I3/ZN                                                    v     m_clk__L18_N3                                                     INV_X32   0.101  5.188    -24.055  
      m_clk__L19_I6/A                                                     v     m_clk__L18_N3                                                     INV_X32   0.000  5.188    -24.055  
      m_clk__L19_I6/ZN                                                    ^     m_clk__L19_N6                                                     INV_X32   0.146  5.333    -23.910  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/CK                            ^     m_clk__L19_N6                                                     SDFFS_X2  0.000  5.334    -23.910  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q                             ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              SDFFS_X2  0.639  5.973    -23.270  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/A              ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              BUF_X16   0.000  5.973    -23.270  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/Z              ^     port_address[2]                                                   BUF_X16   1.475  7.448    -21.795  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/A         ^     port_address[2]                                                   INV_X4    0.044  7.492    -21.751  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/ZN        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 INV_X4    1.788  9.281    -19.962  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A2             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 AND2_X2   0.000  9.281    -19.962  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   1.170  10.451   -18.792  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   0.000  10.451   -18.792  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     AND2_X2   0.336  10.788   -18.455  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     BUF_X32   0.000  10.788   -18.455  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          BUF_X32   0.341  11.129   -18.114  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          NAND2_X4  0.000  11.129   -18.114  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           NAND2_X4  0.231  11.360   -17.883  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           AND3_X2   0.000  11.360   -17.883  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          AND3_X2   0.386  11.745   -17.498  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          NAND2_X4  0.000  11.745   -17.498  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                        v     TDSP_CORE_INST/opb[0]                                             NAND2_X4  0.417  12.162   -17.081  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/A                            v     TDSP_CORE_INST/opb[0]                                             INV_X32   0.000  12.163   -17.080  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/ZN                           ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   INV_X32   0.271  12.433   -16.810  
      TDSP_CORE_INST/MPY_32_INST/p0258A/A2                                ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   NAND2_X4  0.000  12.433   -16.810  
      TDSP_CORE_INST/MPY_32_INST/p0258A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   NAND2_X4  0.200  12.634   -16.609  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/A                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   INV_X8    0.000  12.634   -16.609  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/ZN                               ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   INV_X8    0.423  13.057   -16.186  
      TDSP_CORE_INST/MPY_32_INST/p0287A/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   NAND2_X1  0.000  13.057   -16.186  
      TDSP_CORE_INST/MPY_32_INST/p0287A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X1  0.261  13.318   -15.925  
      TDSP_CORE_INST/MPY_32_INST/p0073D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X4  0.000  13.318   -15.925  
      TDSP_CORE_INST/MPY_32_INST/p0073D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X4  0.320  13.638   -15.605  
      TDSP_CORE_INST/MPY_32_INST/p0137D/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X1  0.000  13.638   -15.605  
      TDSP_CORE_INST/MPY_32_INST/p0137D/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X1  0.215  13.854   -15.389  
      TDSP_CORE_INST/MPY_32_INST/p0041D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X4  0.000  13.854   -15.389  
      TDSP_CORE_INST/MPY_32_INST/p0041D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                NAND2_X4  1.206  15.060   -14.183  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/A           ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                INV_X32   0.002  15.062   -14.181  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/ZN          v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              INV_X32   0.709  15.771   -13.472  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              NAND2_X4  0.000  15.772   -13.472  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.546  16.317   -12.926  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.000  16.317   -12.926  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             NAND2_X4  0.290  16.608   -12.635  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/A      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             INV_X16   0.000  16.608   -12.635  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/ZN     ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             INV_X16   0.518  17.126   -12.117  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             NAND3_X4  0.000  17.126   -12.117  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             NAND3_X4  0.877  18.003   -11.240  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             OAI21_X1  0.004  18.008   -11.235  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             OAI21_X1  2.345  20.353   -8.890  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/A      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             INV_X2    0.001  20.354   -8.889  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/ZN     v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             INV_X2    0.409  20.763   -8.480  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/A1      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             NOR2_X4   0.000  20.763   -8.480  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NOR2_X4   0.670  21.432   -7.811  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/A2      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NAND2_X2  0.000  21.432   -7.811  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/ZN      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             NAND2_X2  0.308  21.740   -7.503  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             OAI21_X1  0.000  21.740   -7.503  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             OAI21_X1  0.725  22.466   -6.777  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             NAND2_X1  0.000  22.466   -6.777  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            NAND2_X1  0.344  22.809   -6.434  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            OAI21_X1  0.000  22.809   -6.434  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            OAI21_X1  0.440  23.249   -5.994  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            BUF_X16   0.000  23.249   -5.994  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  BUF_X16   0.407  23.656   -5.587  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  NAND2_X4  0.000  23.657   -5.587  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            NAND2_X4  0.122  23.778   -5.465  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            OAI21_X1  0.000  23.778   -5.465  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            OAI21_X1  0.552  24.330   -4.913  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            NAND2_X1  0.000  24.330   -4.913  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            NAND2_X1  0.271  24.601   -4.642  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            OAI21_X1  0.000  24.601   -4.642  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            OAI21_X1  0.556  25.156   -4.087  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            NAND2_X1  0.000  25.156   -4.087  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.320  25.476   -3.767  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.000  25.476   -3.767  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            NAND2_X1  0.500  25.976   -3.267  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/B            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            XOR2_X2   0.000  25.976   -3.267  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/Z            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            XOR2_X2   0.726  26.702   -2.541  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            NAND2_X1  0.000  26.702   -2.541  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.508  27.210   -2.033  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.000  27.210   -2.033  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.488  27.699   -1.544  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.000  27.699   -1.544  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X1  0.270  27.968   -1.275  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X4  0.000  27.968   -1.275  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            NAND2_X4  0.248  28.217   -1.026  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            AND3_X2   0.000  28.217   -1.026  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            AND3_X2   0.874  29.091   -0.152  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A/B1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            OAI21_X1  0.002  29.093   -0.150  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1665            OAI21_X1  0.615  29.707   0.464  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1665            OAI21_X2  0.000  29.707   0.464  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/ab_result[17]                          OAI21_X2  2.191  31.898   2.655  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A/A                                ^     TDSP_CORE_INST/MPY_32_INST/ab_result[17]                          INV_X4    0.002  31.901   2.658  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A/ZN                               v     TDSP_CORE_INST/MPY_32_INST/n_296                                  INV_X4    0.706  32.607   3.364  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228/A               v     TDSP_CORE_INST/MPY_32_INST/n_296                                  INV_X4    0.000  32.607   3.364  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228/ZN              ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_6                      INV_X4    0.803  33.410   4.167  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0/A2            ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_6                      NOR2_X2   0.000  33.410   4.167  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0/ZN            v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_83                     NOR2_X2   0.466  33.876   4.633  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_455_0/A2             v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_83                     AND3_X2   0.000  33.876   4.633  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_455_0/ZN             v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_97                     AND3_X2   0.501  34.377   5.134  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1746A/A                  v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_97                     INV_X2    0.000  34.377   5.134  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1746A/ZN                 ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_98                     INV_X2    0.184  34.561   5.318  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3945A/B1                  ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_98                     OAI21_X2  0.000  34.561   5.318  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3945A/ZN                  v     TDSP_CORE_INST/MPY_32_INST/n_251                                  OAI21_X2  0.194  34.756   5.512  
      TDSP_CORE_INST/MPY_32_INST/p3943A/B1                                v     TDSP_CORE_INST/MPY_32_INST/n_251                                  AOI22_X1  0.000  34.756   5.512  
      TDSP_CORE_INST/MPY_32_INST/p3943A/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_13                                   AOI22_X1  0.580  35.335   6.092  
      TDSP_CORE_INST/MPY_32_INST/Fp4062A787/A                             ^     TDSP_CORE_INST/MPY_32_INST/n_13                                   INV_X2    0.000  35.335   6.092  
      TDSP_CORE_INST/MPY_32_INST/Fp4062A787/ZN                            v     TDSP_CORE_INST/mpy_result[22]                                     INV_X2    0.430  35.765   6.522  
      TDSP_CORE_INST/EXECUTE_INST/p0762A/B1                               v     TDSP_CORE_INST/mpy_result[22]                                     AOI22_X1  0.000  35.765   6.522  
      TDSP_CORE_INST/EXECUTE_INST/p0762A/ZN                               ^     TDSP_CORE_INST/EXECUTE_INST/n_654                                 AOI22_X1  0.695  36.460   7.217  
      TDSP_CORE_INST/EXECUTE_INST/p0684A/A                                ^     TDSP_CORE_INST/EXECUTE_INST/n_654                                 INV_X2    0.000  36.460   7.217  
      TDSP_CORE_INST/EXECUTE_INST/p0684A/ZN                               v     TDSP_CORE_INST/EXECUTE_INST/n_689                                 INV_X2    0.378  36.838   7.595  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[22]/D                             v     TDSP_CORE_INST/EXECUTE_INST/n_689                                 SDFF_X2   0.000  36.838   7.595  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    29.243  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    29.243  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    29.555  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    29.555  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    29.696  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    29.696  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    29.828  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    29.828  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    29.947  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    29.947  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    30.067  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    30.067  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    30.181  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    30.181  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    30.301  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    30.301  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    30.475  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    30.475  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.105  1.337    30.580  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.338    30.581  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.381  1.719    30.962  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.719    30.962  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.379  2.097    31.341  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.000  2.098    31.341  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.477    31.720  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.477    31.720  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.876    32.119  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.000  2.877    32.120  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.266    32.509  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.266    32.509  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.645    32.888  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.645    32.888  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.800    33.044  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.800    33.044  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.884    33.127  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.884    33.127  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  3.999    33.242  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  3.999    33.242  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.110    33.353  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.112    33.355  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.291    33.534  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.000  4.291    33.534  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.159  4.450    33.693  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.453    33.696  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.211  4.663    33.906  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.663    33.906  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6   INV_X32  0.150  4.814    34.057  
      m_clk__L17_I10/A                          v     m_clk__L16_N6   INV_X32  0.000  4.814    34.057  
      m_clk__L17_I10/ZN                         ^     m_clk__L17_N10  INV_X32  0.188  5.002    34.245  
      m_clk__L18_I16/A                          ^     m_clk__L17_N10  INV_X32  0.000  5.002    34.245  
      m_clk__L18_I16/ZN                         v     m_clk__L18_N16  INV_X32  0.121  5.123    34.366  
      m_clk__L19_I26/A                          v     m_clk__L18_N16  INV_X32  0.000  5.123    34.366  
      m_clk__L19_I26/ZN                         ^     m_clk__L19_N26  INV_X32  0.148  5.270    34.513  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[22]/CK  ^     m_clk__L19_N26  SDFF_X2  0.000  5.270    34.513  
      -------------------------------------------------------------------------------------------------
Path 12: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[21]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[21]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.270
- Setup                         1.278
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.592
- Arrival Time                 36.592
= Slack Time                  -29.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                                 Edge  Net                                                               Cell      Delay  Arrival  Required  
                                                                                                                                                                   Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                   ^     m_clk                                                             -         -      0.000    -29.001  
      m_clk__I10/A                                                        ^     m_clk                                                             BUF_X16   0.000  0.000    -29.000  
      m_clk__I10/Z                                                        ^     m_clk__N10                                                        BUF_X16   0.312  0.312    -28.688  
      m_clk__I9/A                                                         ^     m_clk__N10                                                        BUF_X16   0.000  0.312    -28.688  
      m_clk__I9/Z                                                         ^     m_clk__N9                                                         BUF_X16   0.141  0.453    -28.547  
      m_clk__I8/A                                                         ^     m_clk__N9                                                         BUF_X16   0.000  0.453    -28.547  
      m_clk__I8/Z                                                         ^     m_clk__N8                                                         BUF_X16   0.132  0.585    -28.416  
      m_clk__I7/A                                                         ^     m_clk__N8                                                         BUF_X16   0.000  0.585    -28.416  
      m_clk__I7/Z                                                         ^     m_clk__N7                                                         BUF_X16   0.119  0.704    -28.297  
      m_clk__I6/A                                                         ^     m_clk__N7                                                         BUF_X16   0.000  0.704    -28.297  
      m_clk__I6/Z                                                         ^     m_clk__N6                                                         BUF_X16   0.120  0.824    -28.176  
      m_clk__I5/A                                                         ^     m_clk__N6                                                         BUF_X16   0.000  0.824    -28.176  
      m_clk__I5/Z                                                         ^     m_clk__N5                                                         BUF_X16   0.114  0.938    -28.062  
      m_clk__I4/A                                                         ^     m_clk__N5                                                         BUF_X16   0.000  0.938    -28.062  
      m_clk__I4/Z                                                         ^     m_clk__N4                                                         BUF_X16   0.120  1.058    -27.942  
      m_clk__L1_I1/A                                                      ^     m_clk__N4                                                         BUF_X16   0.000  1.058    -27.942  
      m_clk__L1_I1/Z                                                      ^     m_clk__L1_N1                                                      BUF_X16   0.173  1.232    -27.769  
      m_clk__L2_I1/A                                                      ^     m_clk__L1_N1                                                      INV_X32   0.000  1.232    -27.769  
      m_clk__L2_I1/ZN                                                     v     m_clk__L2_N1                                                      INV_X32   0.108  1.340    -27.661  
      m_clk__L3_I1/A                                                      v     m_clk__L2_N1                                                      BUF_X32   0.001  1.341    -27.660  
      m_clk__L3_I1/Z                                                      v     m_clk__L3_N1                                                      BUF_X32   0.384  1.725    -27.276  
      m_clk__L4_I0/A                                                      v     m_clk__L3_N1                                                      BUF_X32   0.000  1.725    -27.276  
      m_clk__L4_I0/Z                                                      v     m_clk__L4_N0                                                      BUF_X32   0.404  2.129    -26.872  
      m_clk__L5_I0/A                                                      v     m_clk__L4_N0                                                      BUF_X32   0.001  2.130    -26.871  
      m_clk__L5_I0/Z                                                      v     m_clk__L5_N0                                                      BUF_X32   0.379  2.509    -26.491  
      m_clk__L6_I0/A                                                      v     m_clk__L5_N0                                                      BUF_X32   0.000  2.510    -26.491  
      m_clk__L6_I0/Z                                                      v     m_clk__L6_N0                                                      BUF_X32   0.399  2.909    -26.092  
      m_clk__L7_I0/A                                                      v     m_clk__L6_N0                                                      BUF_X32   0.001  2.910    -26.091  
      m_clk__L7_I0/Z                                                      v     m_clk__L7_N0                                                      BUF_X32   0.389  3.298    -25.702  
      m_clk__L8_I0/A                                                      v     m_clk__L7_N0                                                      BUF_X32   0.000  3.299    -25.702  
      m_clk__L8_I0/Z                                                      v     m_clk__L8_N0                                                      BUF_X32   0.379  3.678    -25.323  
      m_clk__L9_I0/A                                                      v     m_clk__L8_N0                                                      INV_X32   0.000  3.678    -25.323  
      m_clk__L9_I0/ZN                                                     ^     m_clk__L9_N0                                                      INV_X32   0.155  3.833    -25.167  
      m_clk__L10_I0/A                                                     ^     m_clk__L9_N0                                                      INV_X32   0.000  3.833    -25.167  
      m_clk__L10_I0/ZN                                                    v     m_clk__L10_N0                                                     INV_X32   0.109  3.942    -25.059  
      m_clk__L11_I0/A                                                     v     m_clk__L10_N0                                                     INV_X32   0.000  3.942    -25.059  
      m_clk__L11_I0/ZN                                                    ^     m_clk__L11_N0                                                     INV_X32   0.202  4.144    -24.857  
      m_clk__L12_I0/A                                                     ^     m_clk__L11_N0                                                     INV_X32   0.001  4.145    -24.855  
      m_clk__L12_I0/ZN                                                    v     m_clk__L12_N0                                                     INV_X32   0.140  4.285    -24.715  
      m_clk__L13_I0/A                                                     v     m_clk__L12_N0                                                     INV_X32   0.000  4.285    -24.715  
      m_clk__L13_I0/ZN                                                    ^     m_clk__L13_N0                                                     INV_X32   0.162  4.447    -24.553  
      m_clk__L14_I0/A                                                     ^     m_clk__L13_N0                                                     INV_X32   0.000  4.447    -24.553  
      m_clk__L14_I0/ZN                                                    v     m_clk__L14_N0                                                     INV_X32   0.104  4.551    -24.450  
      m_clk__L15_I0/A                                                     v     m_clk__L14_N0                                                     INV_X32   0.001  4.551    -24.449  
      m_clk__L15_I0/ZN                                                    ^     m_clk__L15_N0                                                     INV_X32   0.175  4.726    -24.274  
      m_clk__L16_I0/A                                                     ^     m_clk__L15_N0                                                     INV_X32   0.000  4.726    -24.274  
      m_clk__L16_I0/ZN                                                    v     m_clk__L16_N0                                                     INV_X32   0.146  4.873    -24.128  
      m_clk__L17_I1/A                                                     v     m_clk__L16_N0                                                     INV_X32   0.001  4.873    -24.127  
      m_clk__L17_I1/ZN                                                    ^     m_clk__L17_N1                                                     INV_X32   0.213  5.086    -23.914  
      m_clk__L18_I3/A                                                     ^     m_clk__L17_N1                                                     INV_X32   0.001  5.087    -23.914  
      m_clk__L18_I3/ZN                                                    v     m_clk__L18_N3                                                     INV_X32   0.101  5.188    -23.813  
      m_clk__L19_I6/A                                                     v     m_clk__L18_N3                                                     INV_X32   0.000  5.188    -23.813  
      m_clk__L19_I6/ZN                                                    ^     m_clk__L19_N6                                                     INV_X32   0.146  5.333    -23.667  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/CK                            ^     m_clk__L19_N6                                                     SDFFS_X2  0.000  5.334    -23.667  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q                             ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              SDFFS_X2  0.639  5.973    -23.028  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/A              ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              BUF_X16   0.000  5.973    -23.028  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/Z              ^     port_address[2]                                                   BUF_X16   1.475  7.448    -21.553  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/A         ^     port_address[2]                                                   INV_X4    0.044  7.492    -21.508  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/ZN        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 INV_X4    1.788  9.281    -19.720  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A2             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 AND2_X2   0.000  9.281    -19.719  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   1.170  10.451   -18.549  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   0.000  10.451   -18.549  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     AND2_X2   0.336  10.788   -18.213  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     BUF_X32   0.000  10.788   -18.213  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          BUF_X32   0.341  11.129   -17.872  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          NAND2_X4  0.000  11.129   -17.871  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           NAND2_X4  0.231  11.360   -17.641  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           AND3_X2   0.000  11.360   -17.641  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          AND3_X2   0.386  11.745   -17.255  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          NAND2_X4  0.000  11.745   -17.255  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                        v     TDSP_CORE_INST/opb[0]                                             NAND2_X4  0.417  12.162   -16.838  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/A                            v     TDSP_CORE_INST/opb[0]                                             INV_X32   0.000  12.163   -16.838  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/ZN                           ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   INV_X32   0.271  12.433   -16.567  
      TDSP_CORE_INST/MPY_32_INST/p0258A/A2                                ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   NAND2_X4  0.000  12.433   -16.567  
      TDSP_CORE_INST/MPY_32_INST/p0258A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   NAND2_X4  0.200  12.634   -16.367  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/A                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   INV_X8    0.000  12.634   -16.367  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/ZN                               ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   INV_X8    0.423  13.057   -15.944  
      TDSP_CORE_INST/MPY_32_INST/p0287A/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   NAND2_X1  0.000  13.057   -15.944  
      TDSP_CORE_INST/MPY_32_INST/p0287A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X1  0.261  13.318   -15.683  
      TDSP_CORE_INST/MPY_32_INST/p0073D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X4  0.000  13.318   -15.683  
      TDSP_CORE_INST/MPY_32_INST/p0073D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X4  0.320  13.638   -15.362  
      TDSP_CORE_INST/MPY_32_INST/p0137D/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X1  0.000  13.638   -15.362  
      TDSP_CORE_INST/MPY_32_INST/p0137D/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X1  0.215  13.854   -15.147  
      TDSP_CORE_INST/MPY_32_INST/p0041D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X4  0.000  13.854   -15.147  
      TDSP_CORE_INST/MPY_32_INST/p0041D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                NAND2_X4  1.206  15.060   -13.941  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/A           ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                INV_X32   0.002  15.062   -13.939  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/ZN          v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              INV_X32   0.709  15.771   -13.230  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              NAND2_X4  0.000  15.772   -13.229  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.546  16.317   -12.683  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.000  16.317   -12.683  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             NAND2_X4  0.290  16.608   -12.393  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/A      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             INV_X16   0.000  16.608   -12.393  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/ZN     ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             INV_X16   0.518  17.126   -11.875  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             NAND3_X4  0.000  17.126   -11.874  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             NAND3_X4  0.877  18.003   -10.997  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             OAI21_X1  0.004  18.008   -10.993  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             OAI21_X1  2.345  20.353   -8.647  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/A      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             INV_X2    0.001  20.354   -8.647  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/ZN     v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             INV_X2    0.409  20.763   -8.238  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/A1      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             NOR2_X4   0.000  20.763   -8.238  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NOR2_X4   0.670  21.432   -7.568  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/A2      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NAND2_X2  0.000  21.432   -7.568  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/ZN      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             NAND2_X2  0.308  21.740   -7.260  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             OAI21_X1  0.000  21.740   -7.260  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             OAI21_X1  0.725  22.466   -6.535  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             NAND2_X1  0.000  22.466   -6.535  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            NAND2_X1  0.344  22.809   -6.191  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            OAI21_X1  0.000  22.809   -6.191  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            OAI21_X1  0.440  23.249   -5.751  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            BUF_X16   0.000  23.249   -5.751  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  BUF_X16   0.407  23.656   -5.344  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  NAND2_X4  0.000  23.657   -5.344  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            NAND2_X4  0.122  23.778   -5.222  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            OAI21_X1  0.000  23.778   -5.222  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            OAI21_X1  0.552  24.330   -4.670  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            NAND2_X1  0.000  24.330   -4.670  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            NAND2_X1  0.271  24.601   -4.400  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            OAI21_X1  0.000  24.601   -4.400  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            OAI21_X1  0.556  25.156   -3.844  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            NAND2_X1  0.000  25.156   -3.844  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.320  25.476   -3.524  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.000  25.476   -3.524  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            NAND2_X1  0.500  25.976   -3.024  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/B            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            XOR2_X2   0.000  25.976   -3.024  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/Z            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            XOR2_X2   0.726  26.702   -2.298  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            NAND2_X1  0.000  26.702   -2.298  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.508  27.210   -1.790  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.000  27.210   -1.790  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.488  27.699   -1.302  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.000  27.699   -1.302  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X1  0.270  27.968   -1.032  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X4  0.000  27.968   -1.032  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            NAND2_X4  0.248  28.217   -0.784  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            AND3_X2   0.000  28.217   -0.784  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            AND3_X2   0.874  29.091   0.091  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A/B1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            OAI21_X1  0.002  29.093   0.092  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1665            OAI21_X1  0.615  29.707   0.707  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1665            OAI21_X2  0.000  29.707   0.707  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/ab_result[17]                          OAI21_X2  2.191  31.898   2.898  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A/A                                ^     TDSP_CORE_INST/MPY_32_INST/ab_result[17]                          INV_X4    0.002  31.901   2.900  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A/ZN                               v     TDSP_CORE_INST/MPY_32_INST/n_296                                  INV_X4    0.706  32.607   3.606  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228/A               v     TDSP_CORE_INST/MPY_32_INST/n_296                                  INV_X4    0.000  32.607   3.606  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228/ZN              ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_6                      INV_X4    0.803  33.410   4.409  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0/A2            ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_6                      NOR2_X2   0.000  33.410   4.409  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0/ZN            v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_83                     NOR2_X2   0.466  33.876   4.876  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_458_0/A2             v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_83                     NAND3_X1  0.000  33.876   4.876  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_458_0/ZN             ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_94                     NAND3_X1  0.510  34.386   5.386  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4114A/B1                  ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_94                     OAI21_X2  0.000  34.386   5.386  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4114A/ZN                  v     TDSP_CORE_INST/MPY_32_INST/n_252                                  OAI21_X2  0.250  34.636   5.635  
      TDSP_CORE_INST/MPY_32_INST/p4131A/B1                                v     TDSP_CORE_INST/MPY_32_INST/n_252                                  AOI22_X1  0.000  34.636   5.635  
      TDSP_CORE_INST/MPY_32_INST/p4131A/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_7                                    AOI22_X1  0.556  35.192   6.191  
      TDSP_CORE_INST/MPY_32_INST/Fp4248A/A                                ^     TDSP_CORE_INST/MPY_32_INST/n_7                                    INV_X4    0.000  35.192   6.191  
      TDSP_CORE_INST/MPY_32_INST/Fp4248A/ZN                               v     TDSP_CORE_INST/mpy_result[21]                                     INV_X4    0.348  35.540   6.539  
      TDSP_CORE_INST/EXECUTE_INST/p1208A/B1                               v     TDSP_CORE_INST/mpy_result[21]                                     AOI22_X1  0.000  35.540   6.539  
      TDSP_CORE_INST/EXECUTE_INST/p1208A/ZN                               ^     TDSP_CORE_INST/EXECUTE_INST/n_655                                 AOI22_X1  0.654  36.194   7.194  
      TDSP_CORE_INST/EXECUTE_INST/p1130A/A                                ^     TDSP_CORE_INST/EXECUTE_INST/n_655                                 INV_X4    0.000  36.194   7.194  
      TDSP_CORE_INST/EXECUTE_INST/p1130A/ZN                               v     TDSP_CORE_INST/EXECUTE_INST/n_690                                 INV_X4    0.398  36.592   7.592  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[21]/D                             v     TDSP_CORE_INST/EXECUTE_INST/n_690                                 SDFF_X2   0.000  36.592   7.592  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    29.001  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    29.001  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    29.313  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    29.313  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    29.454  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    29.454  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    29.585  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    29.585  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    29.704  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    29.704  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    29.825  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    29.825  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    29.939  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    29.939  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    30.059  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    30.059  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    30.232  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    30.232  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.105  1.337    30.337  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.338    30.338  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.381  1.719    30.719  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.719    30.719  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.379  2.097    31.098  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.000  2.098    31.098  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.477    31.478  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.477    31.478  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.876    31.877  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.000  2.877    31.877  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.266    32.266  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.266    32.266  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.645    32.646  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.645    32.646  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.800    32.801  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.800    32.801  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.884    32.884  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.884    32.884  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  3.999    33.000  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  3.999    33.000  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.110    33.111  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.112    33.112  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.291    33.291  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.000  4.291    33.291  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.159  4.450    33.451  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.453    33.453  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.211  4.663    33.664  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.663    33.664  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6   INV_X32  0.150  4.814    33.814  
      m_clk__L17_I10/A                          v     m_clk__L16_N6   INV_X32  0.000  4.814    33.814  
      m_clk__L17_I10/ZN                         ^     m_clk__L17_N10  INV_X32  0.188  5.002    34.002  
      m_clk__L18_I16/A                          ^     m_clk__L17_N10  INV_X32  0.000  5.002    34.003  
      m_clk__L18_I16/ZN                         v     m_clk__L18_N16  INV_X32  0.121  5.122    34.123  
      m_clk__L19_I26/A                          v     m_clk__L18_N16  INV_X32  0.000  5.122    34.123  
      m_clk__L19_I26/ZN                         ^     m_clk__L19_N26  INV_X32  0.148  5.270    34.271  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[21]/CK  ^     m_clk__L19_N26  SDFF_X2  0.000  5.270    34.271  
      -------------------------------------------------------------------------------------------------
Path 13: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[19]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[19]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.259
- Setup                         1.283
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.576
- Arrival Time                 36.502
= Slack Time                  -28.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                                 Edge  Net                                                               Cell      Delay  Arrival  Required  
                                                                                                                                                                   Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                   ^     m_clk                                                             -         -      0.000    -28.926  
      m_clk__I10/A                                                        ^     m_clk                                                             BUF_X16   0.000  0.000    -28.926  
      m_clk__I10/Z                                                        ^     m_clk__N10                                                        BUF_X16   0.312  0.312    -28.614  
      m_clk__I9/A                                                         ^     m_clk__N10                                                        BUF_X16   0.000  0.312    -28.614  
      m_clk__I9/Z                                                         ^     m_clk__N9                                                         BUF_X16   0.141  0.453    -28.473  
      m_clk__I8/A                                                         ^     m_clk__N9                                                         BUF_X16   0.000  0.453    -28.473  
      m_clk__I8/Z                                                         ^     m_clk__N8                                                         BUF_X16   0.132  0.585    -28.341  
      m_clk__I7/A                                                         ^     m_clk__N8                                                         BUF_X16   0.000  0.585    -28.341  
      m_clk__I7/Z                                                         ^     m_clk__N7                                                         BUF_X16   0.119  0.704    -28.222  
      m_clk__I6/A                                                         ^     m_clk__N7                                                         BUF_X16   0.000  0.704    -28.222  
      m_clk__I6/Z                                                         ^     m_clk__N6                                                         BUF_X16   0.120  0.824    -28.102  
      m_clk__I5/A                                                         ^     m_clk__N6                                                         BUF_X16   0.000  0.824    -28.102  
      m_clk__I5/Z                                                         ^     m_clk__N5                                                         BUF_X16   0.114  0.938    -27.988  
      m_clk__I4/A                                                         ^     m_clk__N5                                                         BUF_X16   0.000  0.938    -27.988  
      m_clk__I4/Z                                                         ^     m_clk__N4                                                         BUF_X16   0.120  1.058    -27.868  
      m_clk__L1_I1/A                                                      ^     m_clk__N4                                                         BUF_X16   0.000  1.058    -27.868  
      m_clk__L1_I1/Z                                                      ^     m_clk__L1_N1                                                      BUF_X16   0.173  1.232    -27.694  
      m_clk__L2_I1/A                                                      ^     m_clk__L1_N1                                                      INV_X32   0.000  1.232    -27.694  
      m_clk__L2_I1/ZN                                                     v     m_clk__L2_N1                                                      INV_X32   0.108  1.340    -27.586  
      m_clk__L3_I1/A                                                      v     m_clk__L2_N1                                                      BUF_X32   0.001  1.340    -27.585  
      m_clk__L3_I1/Z                                                      v     m_clk__L3_N1                                                      BUF_X32   0.384  1.725    -27.201  
      m_clk__L4_I0/A                                                      v     m_clk__L3_N1                                                      BUF_X32   0.000  1.725    -27.201  
      m_clk__L4_I0/Z                                                      v     m_clk__L4_N0                                                      BUF_X32   0.404  2.129    -26.797  
      m_clk__L5_I0/A                                                      v     m_clk__L4_N0                                                      BUF_X32   0.001  2.130    -26.796  
      m_clk__L5_I0/Z                                                      v     m_clk__L5_N0                                                      BUF_X32   0.379  2.509    -26.417  
      m_clk__L6_I0/A                                                      v     m_clk__L5_N0                                                      BUF_X32   0.000  2.510    -26.416  
      m_clk__L6_I0/Z                                                      v     m_clk__L6_N0                                                      BUF_X32   0.399  2.909    -26.017  
      m_clk__L7_I0/A                                                      v     m_clk__L6_N0                                                      BUF_X32   0.001  2.910    -26.016  
      m_clk__L7_I0/Z                                                      v     m_clk__L7_N0                                                      BUF_X32   0.389  3.298    -25.628  
      m_clk__L8_I0/A                                                      v     m_clk__L7_N0                                                      BUF_X32   0.000  3.299    -25.627  
      m_clk__L8_I0/Z                                                      v     m_clk__L8_N0                                                      BUF_X32   0.379  3.678    -25.248  
      m_clk__L9_I0/A                                                      v     m_clk__L8_N0                                                      INV_X32   0.000  3.678    -25.248  
      m_clk__L9_I0/ZN                                                     ^     m_clk__L9_N0                                                      INV_X32   0.155  3.833    -25.093  
      m_clk__L10_I0/A                                                     ^     m_clk__L9_N0                                                      INV_X32   0.000  3.833    -25.092  
      m_clk__L10_I0/ZN                                                    v     m_clk__L10_N0                                                     INV_X32   0.109  3.942    -24.984  
      m_clk__L11_I0/A                                                     v     m_clk__L10_N0                                                     INV_X32   0.000  3.942    -24.984  
      m_clk__L11_I0/ZN                                                    ^     m_clk__L11_N0                                                     INV_X32   0.202  4.144    -24.782  
      m_clk__L12_I0/A                                                     ^     m_clk__L11_N0                                                     INV_X32   0.001  4.145    -24.781  
      m_clk__L12_I0/ZN                                                    v     m_clk__L12_N0                                                     INV_X32   0.140  4.285    -24.641  
      m_clk__L13_I0/A                                                     v     m_clk__L12_N0                                                     INV_X32   0.000  4.285    -24.641  
      m_clk__L13_I0/ZN                                                    ^     m_clk__L13_N0                                                     INV_X32   0.162  4.447    -24.479  
      m_clk__L14_I0/A                                                     ^     m_clk__L13_N0                                                     INV_X32   0.000  4.447    -24.479  
      m_clk__L14_I0/ZN                                                    v     m_clk__L14_N0                                                     INV_X32   0.104  4.551    -24.375  
      m_clk__L15_I0/A                                                     v     m_clk__L14_N0                                                     INV_X32   0.001  4.551    -24.375  
      m_clk__L15_I0/ZN                                                    ^     m_clk__L15_N0                                                     INV_X32   0.175  4.726    -24.199  
      m_clk__L16_I0/A                                                     ^     m_clk__L15_N0                                                     INV_X32   0.000  4.726    -24.199  
      m_clk__L16_I0/ZN                                                    v     m_clk__L16_N0                                                     INV_X32   0.146  4.873    -24.053  
      m_clk__L17_I1/A                                                     v     m_clk__L16_N0                                                     INV_X32   0.001  4.873    -24.053  
      m_clk__L17_I1/ZN                                                    ^     m_clk__L17_N1                                                     INV_X32   0.213  5.086    -23.840  
      m_clk__L18_I3/A                                                     ^     m_clk__L17_N1                                                     INV_X32   0.001  5.087    -23.839  
      m_clk__L18_I3/ZN                                                    v     m_clk__L18_N3                                                     INV_X32   0.101  5.188    -23.738  
      m_clk__L19_I6/A                                                     v     m_clk__L18_N3                                                     INV_X32   0.000  5.188    -23.738  
      m_clk__L19_I6/ZN                                                    ^     m_clk__L19_N6                                                     INV_X32   0.146  5.333    -23.592  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/CK                            ^     m_clk__L19_N6                                                     SDFFS_X2  0.000  5.334    -23.592  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q                             ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              SDFFS_X2  0.639  5.973    -22.953  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/A              ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              BUF_X16   0.000  5.973    -22.953  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/Z              ^     port_address[2]                                                   BUF_X16   1.475  7.448    -21.478  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/A         ^     port_address[2]                                                   INV_X4    0.044  7.492    -21.434  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/ZN        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 INV_X4    1.788  9.281    -19.645  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A2             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 AND2_X2   0.000  9.281    -19.645  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   1.170  10.451   -18.475  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   0.000  10.451   -18.474  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     AND2_X2   0.336  10.788   -18.138  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     BUF_X32   0.000  10.788   -18.138  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          BUF_X32   0.341  11.129   -17.797  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          NAND2_X4  0.000  11.129   -17.797  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           NAND2_X4  0.231  11.360   -17.566  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           AND3_X2   0.000  11.360   -17.566  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          AND3_X2   0.386  11.745   -17.181  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          NAND2_X4  0.000  11.745   -17.181  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                        v     TDSP_CORE_INST/opb[0]                                             NAND2_X4  0.417  12.162   -16.764  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/A                            v     TDSP_CORE_INST/opb[0]                                             INV_X32   0.000  12.163   -16.763  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/ZN                           ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   INV_X32   0.271  12.433   -16.493  
      TDSP_CORE_INST/MPY_32_INST/p0258A/A2                                ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   NAND2_X4  0.000  12.433   -16.493  
      TDSP_CORE_INST/MPY_32_INST/p0258A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   NAND2_X4  0.200  12.634   -16.292  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/A                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   INV_X8    0.000  12.634   -16.292  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/ZN                               ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   INV_X8    0.423  13.057   -15.869  
      TDSP_CORE_INST/MPY_32_INST/p0287A/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   NAND2_X1  0.000  13.057   -15.869  
      TDSP_CORE_INST/MPY_32_INST/p0287A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X1  0.261  13.318   -15.608  
      TDSP_CORE_INST/MPY_32_INST/p0073D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X4  0.000  13.318   -15.608  
      TDSP_CORE_INST/MPY_32_INST/p0073D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X4  0.320  13.638   -15.288  
      TDSP_CORE_INST/MPY_32_INST/p0137D/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X1  0.000  13.638   -15.288  
      TDSP_CORE_INST/MPY_32_INST/p0137D/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X1  0.215  13.854   -15.072  
      TDSP_CORE_INST/MPY_32_INST/p0041D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X4  0.000  13.854   -15.072  
      TDSP_CORE_INST/MPY_32_INST/p0041D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                NAND2_X4  1.206  15.060   -13.866  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/A           ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                INV_X32   0.002  15.062   -13.864  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/ZN          v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              INV_X32   0.709  15.771   -13.155  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              NAND2_X4  0.000  15.772   -13.154  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.546  16.317   -12.609  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.000  16.317   -12.609  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             NAND2_X4  0.290  16.608   -12.318  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/A      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             INV_X16   0.000  16.608   -12.318  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/ZN     ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             INV_X16   0.518  17.126   -11.800  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             NAND3_X4  0.000  17.126   -11.800  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             NAND3_X4  0.877  18.003   -10.923  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             OAI21_X1  0.004  18.008   -10.918  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             OAI21_X1  2.345  20.353   -8.573  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/A      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             INV_X2    0.001  20.354   -8.572  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/ZN     v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             INV_X2    0.409  20.763   -8.163  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/A1      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             NOR2_X4   0.000  20.763   -8.163  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NOR2_X4   0.670  21.432   -7.494  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/A2      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NAND2_X2  0.000  21.432   -7.494  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/ZN      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             NAND2_X2  0.308  21.740   -7.186  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             OAI21_X1  0.000  21.740   -7.186  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             OAI21_X1  0.725  22.466   -6.460  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             NAND2_X1  0.000  22.466   -6.460  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            NAND2_X1  0.344  22.809   -6.117  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            OAI21_X1  0.000  22.809   -6.117  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            OAI21_X1  0.440  23.249   -5.677  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            BUF_X16   0.000  23.249   -5.677  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  BUF_X16   0.407  23.656   -5.270  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  NAND2_X4  0.000  23.657   -5.269  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            NAND2_X4  0.122  23.778   -5.148  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            OAI21_X1  0.000  23.778   -5.148  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            OAI21_X1  0.552  24.330   -4.596  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            NAND2_X1  0.000  24.330   -4.596  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            NAND2_X1  0.271  24.601   -4.325  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            OAI21_X1  0.000  24.601   -4.325  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            OAI21_X1  0.556  25.156   -3.770  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            NAND2_X1  0.000  25.156   -3.770  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.320  25.476   -3.450  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.000  25.476   -3.450  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            NAND2_X1  0.500  25.976   -2.950  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/B            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            XOR2_X2   0.000  25.976   -2.950  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/Z            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            XOR2_X2   0.726  26.702   -2.223  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            NAND2_X1  0.000  26.702   -2.223  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.508  27.210   -1.716  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.000  27.210   -1.716  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.488  27.699   -1.227  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.000  27.699   -1.227  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X1  0.270  27.968   -0.958  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X4  0.000  27.968   -0.957  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            NAND2_X4  0.248  28.217   -0.709  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            AND3_X2   0.000  28.217   -0.709  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            AND3_X2   0.874  29.091   0.165  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A/B1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            OAI21_X1  0.002  29.093   0.167  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1665            OAI21_X1  0.615  29.707   0.781  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1665            OAI21_X2  0.000  29.707   0.781  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/ab_result[17]                          OAI21_X2  2.191  31.898   2.973  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A/A                                ^     TDSP_CORE_INST/MPY_32_INST/ab_result[17]                          INV_X4    0.002  31.901   2.975  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A/ZN                               v     TDSP_CORE_INST/MPY_32_INST/n_296                                  INV_X4    0.706  32.607   3.681  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228/A               v     TDSP_CORE_INST/MPY_32_INST/n_296                                  INV_X4    0.000  32.607   3.681  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228/ZN              ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_6                      INV_X4    0.803  33.410   4.484  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0/A2            ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_6                      NOR2_X2   0.000  33.410   4.484  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0/ZN            v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_83                     NOR2_X2   0.466  33.876   4.950  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_446_0/A2             v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_83                     NAND2_X1  0.000  33.876   4.950  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_446_0/ZN             ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_87                     NAND2_X1  0.492  34.368   5.442  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4476A/B1                  ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_87                     OAI21_X1  0.000  34.368   5.442  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4476A/ZN                  v     TDSP_CORE_INST/MPY_32_INST/n_254                                  OAI21_X1  0.238  34.607   5.681  
      TDSP_CORE_INST/MPY_32_INST/p4432A/B1                                v     TDSP_CORE_INST/MPY_32_INST/n_254                                  AOI22_X1  0.000  34.607   5.681  
      TDSP_CORE_INST/MPY_32_INST/p4432A/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_30                                   AOI22_X1  0.575  35.182   6.256  
      TDSP_CORE_INST/MPY_32_INST/Fp4548A/A                                ^     TDSP_CORE_INST/MPY_32_INST/n_30                                   INV_X2    0.000  35.182   6.256  
      TDSP_CORE_INST/MPY_32_INST/Fp4548A/ZN                               v     TDSP_CORE_INST/mpy_result[19]                                     INV_X2    0.287  35.469   6.543  
      TDSP_CORE_INST/EXECUTE_INST/p1720A/B1                               v     TDSP_CORE_INST/mpy_result[19]                                     AOI22_X1  0.000  35.469   6.543  
      TDSP_CORE_INST/EXECUTE_INST/p1720A/ZN                               ^     TDSP_CORE_INST/EXECUTE_INST/n_658                                 AOI22_X1  0.629  36.098   7.172  
      TDSP_CORE_INST/EXECUTE_INST/p1642A/A                                ^     TDSP_CORE_INST/EXECUTE_INST/n_658                                 INV_X4    0.000  36.098   7.172  
      TDSP_CORE_INST/EXECUTE_INST/p1642A/ZN                               v     TDSP_CORE_INST/EXECUTE_INST/n_693                                 INV_X4    0.404  36.502   7.576  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[19]/D                             v     TDSP_CORE_INST/EXECUTE_INST/n_693                                 SDFF_X2   0.000  36.502   7.576  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    28.926  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    28.926  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    29.238  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    29.238  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    29.379  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    29.379  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    29.511  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    29.511  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    29.630  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    29.630  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    29.750  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    29.750  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    29.864  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    29.864  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    29.984  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    29.984  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    30.157  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    30.158  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.105  1.337    30.263  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.338    30.263  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.381  1.719    30.645  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.719    30.645  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.379  2.097    31.023  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.000  2.098    31.024  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.477    31.403  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.477    31.403  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.876    31.802  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.000  2.877    31.803  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.266    32.191  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.266    32.192  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.645    32.571  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.645    32.571  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.800    32.726  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.800    32.726  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.884    32.809  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.884    32.809  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  3.999    32.925  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  3.999    32.925  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.110    33.036  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.112    33.038  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.291    33.217  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.000  4.291    33.217  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.159  4.450    33.376  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.453    33.378  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.211  4.663    33.589  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.663    33.589  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6   INV_X32  0.150  4.814    33.740  
      m_clk__L17_I10/A                          v     m_clk__L16_N6   INV_X32  0.000  4.814    33.740  
      m_clk__L17_I10/ZN                         ^     m_clk__L17_N10  INV_X32  0.188  5.002    33.928  
      m_clk__L18_I16/A                          ^     m_clk__L17_N10  INV_X32  0.000  5.002    33.928  
      m_clk__L18_I16/ZN                         v     m_clk__L18_N16  INV_X32  0.121  5.123    34.048  
      m_clk__L19_I25/A                          v     m_clk__L18_N16  INV_X32  0.000  5.123    34.048  
      m_clk__L19_I25/ZN                         ^     m_clk__L19_N25  INV_X32  0.137  5.259    34.185  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[19]/CK  ^     m_clk__L19_N25  SDFF_X2  0.000  5.259    34.185  
      -------------------------------------------------------------------------------------------------
Path 14: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[18]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[18]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.259
- Setup                         1.281
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.578
- Arrival Time                 36.492
= Slack Time                  -28.914
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                                 Edge  Net                                                               Cell      Delay  Arrival  Required  
                                                                                                                                                                   Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                   ^     m_clk                                                             -         -      0.000    -28.914  
      m_clk__I10/A                                                        ^     m_clk                                                             BUF_X16   0.000  0.000    -28.914  
      m_clk__I10/Z                                                        ^     m_clk__N10                                                        BUF_X16   0.312  0.312    -28.602  
      m_clk__I9/A                                                         ^     m_clk__N10                                                        BUF_X16   0.000  0.312    -28.602  
      m_clk__I9/Z                                                         ^     m_clk__N9                                                         BUF_X16   0.141  0.453    -28.461  
      m_clk__I8/A                                                         ^     m_clk__N9                                                         BUF_X16   0.000  0.453    -28.461  
      m_clk__I8/Z                                                         ^     m_clk__N8                                                         BUF_X16   0.132  0.585    -28.329  
      m_clk__I7/A                                                         ^     m_clk__N8                                                         BUF_X16   0.000  0.585    -28.329  
      m_clk__I7/Z                                                         ^     m_clk__N7                                                         BUF_X16   0.119  0.704    -28.210  
      m_clk__I6/A                                                         ^     m_clk__N7                                                         BUF_X16   0.000  0.704    -28.210  
      m_clk__I6/Z                                                         ^     m_clk__N6                                                         BUF_X16   0.120  0.824    -28.090  
      m_clk__I5/A                                                         ^     m_clk__N6                                                         BUF_X16   0.000  0.824    -28.090  
      m_clk__I5/Z                                                         ^     m_clk__N5                                                         BUF_X16   0.114  0.938    -27.976  
      m_clk__I4/A                                                         ^     m_clk__N5                                                         BUF_X16   0.000  0.938    -27.976  
      m_clk__I4/Z                                                         ^     m_clk__N4                                                         BUF_X16   0.120  1.058    -27.856  
      m_clk__L1_I1/A                                                      ^     m_clk__N4                                                         BUF_X16   0.000  1.058    -27.856  
      m_clk__L1_I1/Z                                                      ^     m_clk__L1_N1                                                      BUF_X16   0.173  1.232    -27.683  
      m_clk__L2_I1/A                                                      ^     m_clk__L1_N1                                                      INV_X32   0.000  1.232    -27.682  
      m_clk__L2_I1/ZN                                                     v     m_clk__L2_N1                                                      INV_X32   0.108  1.340    -27.575  
      m_clk__L3_I1/A                                                      v     m_clk__L2_N1                                                      BUF_X32   0.001  1.340    -27.574  
      m_clk__L3_I1/Z                                                      v     m_clk__L3_N1                                                      BUF_X32   0.384  1.725    -27.190  
      m_clk__L4_I0/A                                                      v     m_clk__L3_N1                                                      BUF_X32   0.000  1.725    -27.190  
      m_clk__L4_I0/Z                                                      v     m_clk__L4_N0                                                      BUF_X32   0.404  2.129    -26.786  
      m_clk__L5_I0/A                                                      v     m_clk__L4_N0                                                      BUF_X32   0.001  2.130    -26.785  
      m_clk__L5_I0/Z                                                      v     m_clk__L5_N0                                                      BUF_X32   0.379  2.509    -26.405  
      m_clk__L6_I0/A                                                      v     m_clk__L5_N0                                                      BUF_X32   0.000  2.510    -26.405  
      m_clk__L6_I0/Z                                                      v     m_clk__L6_N0                                                      BUF_X32   0.399  2.909    -26.006  
      m_clk__L7_I0/A                                                      v     m_clk__L6_N0                                                      BUF_X32   0.001  2.910    -26.005  
      m_clk__L7_I0/Z                                                      v     m_clk__L7_N0                                                      BUF_X32   0.389  3.298    -25.616  
      m_clk__L8_I0/A                                                      v     m_clk__L7_N0                                                      BUF_X32   0.000  3.299    -25.616  
      m_clk__L8_I0/Z                                                      v     m_clk__L8_N0                                                      BUF_X32   0.379  3.678    -25.236  
      m_clk__L9_I0/A                                                      v     m_clk__L8_N0                                                      INV_X32   0.000  3.678    -25.236  
      m_clk__L9_I0/ZN                                                     ^     m_clk__L9_N0                                                      INV_X32   0.155  3.833    -25.081  
      m_clk__L10_I0/A                                                     ^     m_clk__L9_N0                                                      INV_X32   0.000  3.833    -25.081  
      m_clk__L10_I0/ZN                                                    v     m_clk__L10_N0                                                     INV_X32   0.109  3.942    -24.972  
      m_clk__L11_I0/A                                                     v     m_clk__L10_N0                                                     INV_X32   0.000  3.942    -24.972  
      m_clk__L11_I0/ZN                                                    ^     m_clk__L11_N0                                                     INV_X32   0.202  4.144    -24.770  
      m_clk__L12_I0/A                                                     ^     m_clk__L11_N0                                                     INV_X32   0.001  4.145    -24.769  
      m_clk__L12_I0/ZN                                                    v     m_clk__L12_N0                                                     INV_X32   0.140  4.285    -24.629  
      m_clk__L13_I0/A                                                     v     m_clk__L12_N0                                                     INV_X32   0.000  4.285    -24.629  
      m_clk__L13_I0/ZN                                                    ^     m_clk__L13_N0                                                     INV_X32   0.162  4.447    -24.467  
      m_clk__L14_I0/A                                                     ^     m_clk__L13_N0                                                     INV_X32   0.000  4.447    -24.467  
      m_clk__L14_I0/ZN                                                    v     m_clk__L14_N0                                                     INV_X32   0.104  4.551    -24.364  
      m_clk__L15_I0/A                                                     v     m_clk__L14_N0                                                     INV_X32   0.001  4.551    -24.363  
      m_clk__L15_I0/ZN                                                    ^     m_clk__L15_N0                                                     INV_X32   0.175  4.726    -24.188  
      m_clk__L16_I0/A                                                     ^     m_clk__L15_N0                                                     INV_X32   0.000  4.726    -24.188  
      m_clk__L16_I0/ZN                                                    v     m_clk__L16_N0                                                     INV_X32   0.146  4.873    -24.042  
      m_clk__L17_I1/A                                                     v     m_clk__L16_N0                                                     INV_X32   0.001  4.873    -24.041  
      m_clk__L17_I1/ZN                                                    ^     m_clk__L17_N1                                                     INV_X32   0.213  5.086    -23.828  
      m_clk__L18_I3/A                                                     ^     m_clk__L17_N1                                                     INV_X32   0.001  5.087    -23.828  
      m_clk__L18_I3/ZN                                                    v     m_clk__L18_N3                                                     INV_X32   0.101  5.188    -23.727  
      m_clk__L19_I6/A                                                     v     m_clk__L18_N3                                                     INV_X32   0.000  5.188    -23.727  
      m_clk__L19_I6/ZN                                                    ^     m_clk__L19_N6                                                     INV_X32   0.146  5.333    -23.581  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/CK                            ^     m_clk__L19_N6                                                     SDFFS_X2  0.000  5.334    -23.581  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q                             ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              SDFFS_X2  0.639  5.973    -22.942  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/A              ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              BUF_X16   0.000  5.973    -22.942  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/Z              ^     port_address[2]                                                   BUF_X16   1.475  7.448    -21.466  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/A         ^     port_address[2]                                                   INV_X4    0.044  7.492    -21.422  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/ZN        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 INV_X4    1.788  9.281    -19.634  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A2             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 AND2_X2   0.000  9.281    -19.633  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   1.170  10.451   -18.463  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   0.000  10.451   -18.463  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     AND2_X2   0.336  10.788   -18.127  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     BUF_X32   0.000  10.788   -18.127  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          BUF_X32   0.341  11.129   -17.785  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          NAND2_X4  0.000  11.129   -17.785  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           NAND2_X4  0.231  11.360   -17.555  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           AND3_X2   0.000  11.360   -17.554  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          AND3_X2   0.386  11.745   -17.169  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          NAND2_X4  0.000  11.745   -17.169  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                        v     TDSP_CORE_INST/opb[0]                                             NAND2_X4  0.417  12.162   -16.752  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/A                            v     TDSP_CORE_INST/opb[0]                                             INV_X32   0.000  12.163   -16.752  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/ZN                           ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   INV_X32   0.271  12.433   -16.481  
      TDSP_CORE_INST/MPY_32_INST/p0258A/A2                                ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   NAND2_X4  0.000  12.433   -16.481  
      TDSP_CORE_INST/MPY_32_INST/p0258A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   NAND2_X4  0.200  12.634   -16.281  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/A                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   INV_X8    0.000  12.634   -16.281  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/ZN                               ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   INV_X8    0.423  13.057   -15.858  
      TDSP_CORE_INST/MPY_32_INST/p0287A/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   NAND2_X1  0.000  13.057   -15.858  
      TDSP_CORE_INST/MPY_32_INST/p0287A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X1  0.261  13.318   -15.596  
      TDSP_CORE_INST/MPY_32_INST/p0073D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X4  0.000  13.318   -15.596  
      TDSP_CORE_INST/MPY_32_INST/p0073D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X4  0.320  13.638   -15.276  
      TDSP_CORE_INST/MPY_32_INST/p0137D/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X1  0.000  13.638   -15.276  
      TDSP_CORE_INST/MPY_32_INST/p0137D/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X1  0.215  13.854   -15.061  
      TDSP_CORE_INST/MPY_32_INST/p0041D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X4  0.000  13.854   -15.061  
      TDSP_CORE_INST/MPY_32_INST/p0041D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                NAND2_X4  1.206  15.060   -13.854  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/A           ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                INV_X32   0.002  15.062   -13.852  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/ZN          v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              INV_X32   0.709  15.771   -13.143  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              NAND2_X4  0.000  15.772   -13.143  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.546  16.317   -12.597  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.000  16.317   -12.597  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             NAND2_X4  0.290  16.608   -12.307  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/A      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             INV_X16   0.000  16.608   -12.307  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/ZN     ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             INV_X16   0.518  17.126   -11.788  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             NAND3_X4  0.000  17.126   -11.788  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             NAND3_X4  0.877  18.003   -10.911  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             OAI21_X1  0.004  18.008   -10.907  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             OAI21_X1  2.345  20.353   -8.561  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/A      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             INV_X2    0.001  20.354   -8.561  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/ZN     v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             INV_X2    0.409  20.763   -8.151  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/A1      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             NOR2_X4   0.000  20.763   -8.151  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NOR2_X4   0.670  21.432   -7.482  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/A2      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NAND2_X2  0.000  21.432   -7.482  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/ZN      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             NAND2_X2  0.308  21.740   -7.174  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             OAI21_X1  0.000  21.740   -7.174  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             OAI21_X1  0.725  22.466   -6.449  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             NAND2_X1  0.000  22.466   -6.449  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            NAND2_X1  0.344  22.809   -6.105  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            OAI21_X1  0.000  22.809   -6.105  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            OAI21_X1  0.440  23.249   -5.665  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            BUF_X16   0.000  23.249   -5.665  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  BUF_X16   0.407  23.656   -5.258  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  NAND2_X4  0.000  23.657   -5.258  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            NAND2_X4  0.122  23.778   -5.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            OAI21_X1  0.000  23.778   -5.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            OAI21_X1  0.552  24.330   -4.584  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            NAND2_X1  0.000  24.330   -4.584  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            NAND2_X1  0.271  24.601   -4.314  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            OAI21_X1  0.000  24.601   -4.314  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            OAI21_X1  0.556  25.156   -3.758  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            NAND2_X1  0.000  25.156   -3.758  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.320  25.476   -3.438  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.000  25.476   -3.438  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            NAND2_X1  0.500  25.976   -2.938  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/B            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            XOR2_X2   0.000  25.976   -2.938  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/Z            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            XOR2_X2   0.726  26.702   -2.212  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            NAND2_X1  0.000  26.702   -2.212  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.508  27.210   -1.704  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.000  27.210   -1.704  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.488  27.699   -1.216  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.000  27.699   -1.216  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X1  0.270  27.968   -0.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X4  0.000  27.968   -0.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            NAND2_X4  0.248  28.217   -0.697  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            AND3_X2   0.000  28.217   -0.697  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            AND3_X2   0.874  29.091   0.177  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A/B1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            OAI21_X1  0.002  29.093   0.178  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1665            OAI21_X1  0.615  29.707   0.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1665            OAI21_X2  0.000  29.707   0.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/ab_result[17]                          OAI21_X2  2.191  31.898   2.984  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A/A                                ^     TDSP_CORE_INST/MPY_32_INST/ab_result[17]                          INV_X4    0.002  31.901   2.986  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A/ZN                               v     TDSP_CORE_INST/MPY_32_INST/n_296                                  INV_X4    0.706  32.607   3.693  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228/A               v     TDSP_CORE_INST/MPY_32_INST/n_296                                  INV_X4    0.000  32.607   3.693  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228/ZN              ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_6                      INV_X4    0.803  33.410   4.495  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0/A2            ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_6                      NOR2_X2   0.000  33.410   4.495  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0/ZN            v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_83                     NOR2_X2   0.466  33.876   4.962  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_444_0/A              v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_83                     INV_X8    0.000  33.876   4.962  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_444_0/ZN             ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RN_318_0              INV_X8    0.442  34.318   5.403  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4656A/B1                  ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RN_318_0              OAI21_X1  0.000  34.318   5.403  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4656A/ZN                  v     TDSP_CORE_INST/MPY_32_INST/n_256                                  OAI21_X1  0.226  34.544   5.629  
      TDSP_CORE_INST/MPY_32_INST/p4615A/B1                                v     TDSP_CORE_INST/MPY_32_INST/n_256                                  AOI22_X1  0.000  34.544   5.629  
      TDSP_CORE_INST/MPY_32_INST/p4615A/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_28                                   AOI22_X1  0.581  35.125   6.211  
      TDSP_CORE_INST/MPY_32_INST/Fp4731A/A                                ^     TDSP_CORE_INST/MPY_32_INST/n_28                                   INV_X2    0.000  35.125   6.211  
      TDSP_CORE_INST/MPY_32_INST/Fp4731A/ZN                               v     TDSP_CORE_INST/mpy_result[18]                                     INV_X2    0.327  35.452   6.537  
      TDSP_CORE_INST/EXECUTE_INST/p1857A/B1                               v     TDSP_CORE_INST/mpy_result[18]                                     AOI22_X1  0.000  35.452   6.537  
      TDSP_CORE_INST/EXECUTE_INST/p1857A/ZN                               ^     TDSP_CORE_INST/EXECUTE_INST/n_637                                 AOI22_X1  0.663  36.115   7.200  
      TDSP_CORE_INST/EXECUTE_INST/p1780A/A                                ^     TDSP_CORE_INST/EXECUTE_INST/n_637                                 INV_X4    0.000  36.115   7.200  
      TDSP_CORE_INST/EXECUTE_INST/p1780A/ZN                               v     TDSP_CORE_INST/EXECUTE_INST/n_672                                 INV_X4    0.378  36.492   7.578  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[18]/D                             v     TDSP_CORE_INST/EXECUTE_INST/n_672                                 SDFF_X2   0.000  36.492   7.578  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    28.914  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    28.914  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    29.226  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    29.226  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    29.368  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    29.368  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    29.499  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    29.499  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    29.618  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    29.618  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    29.738  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    29.738  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    29.853  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    29.853  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    29.973  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    29.973  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    30.146  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    30.146  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.105  1.337    30.251  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.338    30.252  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.381  1.719    30.633  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.719    30.633  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.379  2.097    31.012  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.000  2.098    31.012  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.477    31.391  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.477    31.392  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.876    31.791  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.000  2.877    31.791  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.266    32.180  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.266    32.180  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.645    32.559  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.645    32.559  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.800    32.715  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.800    32.715  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.884    32.798  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.884    32.798  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  3.999    32.913  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  3.999    32.914  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.110    33.024  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.112    33.026  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.291    33.205  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.000  4.291    33.205  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.159  4.450    33.364  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.453    33.367  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.211  4.663    33.577  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.663    33.577  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6   INV_X32  0.150  4.814    33.728  
      m_clk__L17_I10/A                          v     m_clk__L16_N6   INV_X32  0.000  4.814    33.728  
      m_clk__L17_I10/ZN                         ^     m_clk__L17_N10  INV_X32  0.188  5.002    33.916  
      m_clk__L18_I16/A                          ^     m_clk__L17_N10  INV_X32  0.000  5.002    33.916  
      m_clk__L18_I16/ZN                         v     m_clk__L18_N16  INV_X32  0.121  5.123    34.037  
      m_clk__L19_I25/A                          v     m_clk__L18_N16  INV_X32  0.000  5.123    34.037  
      m_clk__L19_I25/ZN                         ^     m_clk__L19_N25  INV_X32  0.137  5.259    34.174  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[18]/CK  ^     m_clk__L19_N25  SDFF_X2  0.000  5.259    34.174  
      -------------------------------------------------------------------------------------------------
Path 15: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[17]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[17]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.148
- Setup                         1.294
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.454
- Arrival Time                 35.792
= Slack Time                  -28.339
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                                 Edge  Net                                                               Cell      Delay  Arrival  Required  
                                                                                                                                                                   Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                   ^     m_clk                                                             -         -      0.000    -28.339  
      m_clk__I10/A                                                        ^     m_clk                                                             BUF_X16   0.000  0.000    -28.339  
      m_clk__I10/Z                                                        ^     m_clk__N10                                                        BUF_X16   0.312  0.312    -28.026  
      m_clk__I9/A                                                         ^     m_clk__N10                                                        BUF_X16   0.000  0.312    -28.026  
      m_clk__I9/Z                                                         ^     m_clk__N9                                                         BUF_X16   0.141  0.453    -27.885  
      m_clk__I8/A                                                         ^     m_clk__N9                                                         BUF_X16   0.000  0.453    -27.885  
      m_clk__I8/Z                                                         ^     m_clk__N8                                                         BUF_X16   0.132  0.585    -27.754  
      m_clk__I7/A                                                         ^     m_clk__N8                                                         BUF_X16   0.000  0.585    -27.754  
      m_clk__I7/Z                                                         ^     m_clk__N7                                                         BUF_X16   0.119  0.704    -27.635  
      m_clk__I6/A                                                         ^     m_clk__N7                                                         BUF_X16   0.000  0.704    -27.635  
      m_clk__I6/Z                                                         ^     m_clk__N6                                                         BUF_X16   0.120  0.824    -27.515  
      m_clk__I5/A                                                         ^     m_clk__N6                                                         BUF_X16   0.000  0.824    -27.515  
      m_clk__I5/Z                                                         ^     m_clk__N5                                                         BUF_X16   0.114  0.938    -27.400  
      m_clk__I4/A                                                         ^     m_clk__N5                                                         BUF_X16   0.000  0.938    -27.400  
      m_clk__I4/Z                                                         ^     m_clk__N4                                                         BUF_X16   0.120  1.058    -27.280  
      m_clk__L1_I1/A                                                      ^     m_clk__N4                                                         BUF_X16   0.000  1.058    -27.280  
      m_clk__L1_I1/Z                                                      ^     m_clk__L1_N1                                                      BUF_X16   0.173  1.232    -27.107  
      m_clk__L2_I1/A                                                      ^     m_clk__L1_N1                                                      INV_X32   0.000  1.232    -27.107  
      m_clk__L2_I1/ZN                                                     v     m_clk__L2_N1                                                      INV_X32   0.108  1.340    -26.999  
      m_clk__L3_I1/A                                                      v     m_clk__L2_N1                                                      BUF_X32   0.001  1.341    -26.998  
      m_clk__L3_I1/Z                                                      v     m_clk__L3_N1                                                      BUF_X32   0.384  1.725    -26.614  
      m_clk__L4_I0/A                                                      v     m_clk__L3_N1                                                      BUF_X32   0.000  1.725    -26.614  
      m_clk__L4_I0/Z                                                      v     m_clk__L4_N0                                                      BUF_X32   0.404  2.129    -26.210  
      m_clk__L5_I0/A                                                      v     m_clk__L4_N0                                                      BUF_X32   0.001  2.130    -26.209  
      m_clk__L5_I0/Z                                                      v     m_clk__L5_N0                                                      BUF_X32   0.379  2.509    -25.829  
      m_clk__L6_I0/A                                                      v     m_clk__L5_N0                                                      BUF_X32   0.000  2.510    -25.829  
      m_clk__L6_I0/Z                                                      v     m_clk__L6_N0                                                      BUF_X32   0.399  2.909    -25.430  
      m_clk__L7_I0/A                                                      v     m_clk__L6_N0                                                      BUF_X32   0.001  2.910    -25.429  
      m_clk__L7_I0/Z                                                      v     m_clk__L7_N0                                                      BUF_X32   0.389  3.298    -25.040  
      m_clk__L8_I0/A                                                      v     m_clk__L7_N0                                                      BUF_X32   0.000  3.299    -25.040  
      m_clk__L8_I0/Z                                                      v     m_clk__L8_N0                                                      BUF_X32   0.379  3.678    -24.661  
      m_clk__L9_I0/A                                                      v     m_clk__L8_N0                                                      INV_X32   0.000  3.678    -24.661  
      m_clk__L9_I0/ZN                                                     ^     m_clk__L9_N0                                                      INV_X32   0.155  3.833    -24.505  
      m_clk__L10_I0/A                                                     ^     m_clk__L9_N0                                                      INV_X32   0.000  3.833    -24.505  
      m_clk__L10_I0/ZN                                                    v     m_clk__L10_N0                                                     INV_X32   0.109  3.942    -24.397  
      m_clk__L11_I0/A                                                     v     m_clk__L10_N0                                                     INV_X32   0.000  3.942    -24.397  
      m_clk__L11_I0/ZN                                                    ^     m_clk__L11_N0                                                     INV_X32   0.202  4.144    -24.195  
      m_clk__L12_I0/A                                                     ^     m_clk__L11_N0                                                     INV_X32   0.001  4.145    -24.193  
      m_clk__L12_I0/ZN                                                    v     m_clk__L12_N0                                                     INV_X32   0.140  4.285    -24.053  
      m_clk__L13_I0/A                                                     v     m_clk__L12_N0                                                     INV_X32   0.000  4.285    -24.053  
      m_clk__L13_I0/ZN                                                    ^     m_clk__L13_N0                                                     INV_X32   0.162  4.447    -23.891  
      m_clk__L14_I0/A                                                     ^     m_clk__L13_N0                                                     INV_X32   0.000  4.447    -23.891  
      m_clk__L14_I0/ZN                                                    v     m_clk__L14_N0                                                     INV_X32   0.104  4.551    -23.788  
      m_clk__L15_I0/A                                                     v     m_clk__L14_N0                                                     INV_X32   0.001  4.551    -23.787  
      m_clk__L15_I0/ZN                                                    ^     m_clk__L15_N0                                                     INV_X32   0.175  4.726    -23.612  
      m_clk__L16_I0/A                                                     ^     m_clk__L15_N0                                                     INV_X32   0.000  4.726    -23.612  
      m_clk__L16_I0/ZN                                                    v     m_clk__L16_N0                                                     INV_X32   0.146  4.873    -23.466  
      m_clk__L17_I1/A                                                     v     m_clk__L16_N0                                                     INV_X32   0.001  4.873    -23.465  
      m_clk__L17_I1/ZN                                                    ^     m_clk__L17_N1                                                     INV_X32   0.213  5.086    -23.253  
      m_clk__L18_I3/A                                                     ^     m_clk__L17_N1                                                     INV_X32   0.001  5.087    -23.252  
      m_clk__L18_I3/ZN                                                    v     m_clk__L18_N3                                                     INV_X32   0.101  5.188    -23.151  
      m_clk__L19_I6/A                                                     v     m_clk__L18_N3                                                     INV_X32   0.000  5.188    -23.151  
      m_clk__L19_I6/ZN                                                    ^     m_clk__L19_N6                                                     INV_X32   0.146  5.333    -23.005  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/CK                            ^     m_clk__L19_N6                                                     SDFFS_X2  0.000  5.334    -23.005  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q                             ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              SDFFS_X2  0.639  5.973    -22.366  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/A              ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_              BUF_X16   0.000  5.973    -22.366  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/Z              ^     port_address[2]                                                   BUF_X16   1.475  7.448    -20.891  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/A         ^     port_address[2]                                                   INV_X4    0.044  7.492    -20.846  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/ZN        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 INV_X4    1.788  9.281    -19.058  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A2             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3                 AND2_X2   0.000  9.281    -19.058  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN             v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   1.170  10.451   -17.887  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16                AND2_X2   0.000  10.451   -17.887  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN              v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     AND2_X2   0.336  10.788   -17.551  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661     BUF_X32   0.000  10.788   -17.551  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          BUF_X32   0.341  11.129   -17.210  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                        v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                          NAND2_X4  0.000  11.129   -17.210  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           NAND2_X4  0.231  11.360   -16.979  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                           AND3_X2   0.000  11.360   -16.979  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          AND3_X2   0.386  11.745   -16.593  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                        ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                          NAND2_X4  0.000  11.745   -16.593  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                        v     TDSP_CORE_INST/opb[0]                                             NAND2_X4  0.417  12.162   -16.176  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/A                            v     TDSP_CORE_INST/opb[0]                                             INV_X32   0.000  12.163   -16.176  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/ZN                           ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   INV_X32   0.271  12.433   -15.905  
      TDSP_CORE_INST/MPY_32_INST/p0258A/A2                                ^     TDSP_CORE_INST/MPY_32_INST/n_65                                   NAND2_X4  0.000  12.433   -15.905  
      TDSP_CORE_INST/MPY_32_INST/p0258A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   NAND2_X4  0.200  12.634   -15.705  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/A                                v     TDSP_CORE_INST/MPY_32_INST/n_79                                   INV_X8    0.000  12.634   -15.705  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/ZN                               ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   INV_X8    0.423  13.057   -15.282  
      TDSP_CORE_INST/MPY_32_INST/p0287A/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_78                                   NAND2_X1  0.000  13.057   -15.282  
      TDSP_CORE_INST/MPY_32_INST/p0287A/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X1  0.261  13.318   -15.021  
      TDSP_CORE_INST/MPY_32_INST/p0073D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_102                                  NAND2_X4  0.000  13.318   -15.021  
      TDSP_CORE_INST/MPY_32_INST/p0073D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X4  0.320  13.638   -14.700  
      TDSP_CORE_INST/MPY_32_INST/p0137D/A1                                ^     TDSP_CORE_INST/MPY_32_INST/n_109                                  NAND2_X1  0.000  13.638   -14.700  
      TDSP_CORE_INST/MPY_32_INST/p0137D/ZN                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X1  0.215  13.854   -14.485  
      TDSP_CORE_INST/MPY_32_INST/p0041D/A2                                v     TDSP_CORE_INST/MPY_32_INST/n_133                                  NAND2_X4  0.000  13.854   -14.485  
      TDSP_CORE_INST/MPY_32_INST/p0041D/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                NAND2_X4  1.206  15.060   -13.279  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/A           ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                                INV_X32   0.002  15.062   -13.277  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/ZN          v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              INV_X32   0.709  15.771   -12.568  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22              NAND2_X4  0.000  15.772   -12.567  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.546  16.317   -12.021  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159             NAND2_X4  0.000  16.317   -12.021  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             NAND2_X4  0.290  16.608   -11.731  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/A      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358             INV_X16   0.000  16.608   -11.731  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/ZN     ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             INV_X16   0.518  17.126   -11.213  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359             NAND3_X4  0.000  17.126   -11.212  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             NAND3_X4  0.877  18.003   -10.335  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378             OAI21_X1  0.004  18.008   -10.331  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             OAI21_X1  2.345  20.353   -7.986  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/A      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549             INV_X2    0.001  20.354   -7.985  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249/ZN     v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             INV_X2    0.409  20.763   -7.576  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/A1      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_550             NOR2_X4   0.000  20.763   -7.576  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NOR2_X4   0.670  21.432   -6.906  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/A2      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_800             NAND2_X2  0.000  21.432   -6.906  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090/ZN      v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             NAND2_X2  0.308  21.740   -6.598  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_960             OAI21_X1  0.000  21.740   -6.598  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             OAI21_X1  0.725  22.466   -5.873  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_979             NAND2_X1  0.000  22.466   -5.873  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            NAND2_X1  0.344  22.809   -5.530  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/A       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1151            OAI21_X1  0.000  22.809   -5.530  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036/ZN      ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            OAI21_X1  0.440  23.249   -5.089  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/A  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1178            BUF_X16   0.000  23.249   -5.089  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178/Z  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  BUF_X16   0.407  23.656   -4.682  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSN518_n_1178  NAND2_X4  0.000  23.657   -4.682  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            NAND2_X4  0.122  23.778   -4.560  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1281            OAI21_X1  0.000  23.778   -4.560  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            OAI21_X1  0.552  24.330   -4.008  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1299            NAND2_X1  0.000  24.330   -4.008  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            NAND2_X1  0.271  24.601   -3.738  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/A            v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1392            OAI21_X1  0.000  24.601   -3.738  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            OAI21_X1  0.556  25.156   -3.182  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1405            NAND2_X1  0.000  25.156   -3.182  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.320  25.476   -2.862  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1460            NAND2_X1  0.000  25.476   -2.862  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            NAND2_X1  0.500  25.976   -2.362  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/B            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1470            XOR2_X2   0.000  25.976   -2.362  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561/Z            ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            XOR2_X2   0.726  26.702   -1.636  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1749            NAND2_X1  0.000  26.702   -1.636  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.508  27.210   -1.128  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/A2           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1579            NAND2_X1  0.000  27.210   -1.128  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.488  27.699   -0.640  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/A1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1615            NAND2_X1  0.000  27.699   -0.640  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X1  0.270  27.968   -0.370  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/A1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1630            NAND2_X4  0.000  27.968   -0.370  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            NAND2_X4  0.248  28.217   -0.122  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/A2           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1645            AND3_X2   0.000  28.217   -0.122  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            AND3_X2   0.874  29.091   0.752  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A/B1           ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1649            OAI21_X1  0.002  29.093   0.754  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A/ZN           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1665            OAI21_X1  0.615  29.707   1.369  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A/B1           v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1665            OAI21_X2  0.000  29.707   1.369  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A/ZN           ^     TDSP_CORE_INST/MPY_32_INST/ab_result[17]                          OAI21_X2  2.191  31.898   3.560  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A/A                                ^     TDSP_CORE_INST/MPY_32_INST/ab_result[17]                          INV_X4    0.002  31.901   3.562  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A/ZN                               v     TDSP_CORE_INST/MPY_32_INST/n_296                                  INV_X4    0.706  32.607   4.268  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4882A/A2                  v     TDSP_CORE_INST/MPY_32_INST/n_296                                  NAND2_X1  0.000  32.607   4.268  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4882A/ZN                  ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_82                     NAND2_X1  0.750  33.357   5.018  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4823A/A                   ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_82                     OAI21_X1  0.000  33.357   5.018  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4823A/ZN                  v     TDSP_CORE_INST/MPY_32_INST/n_257                                  OAI21_X1  0.330  33.687   5.348  
      TDSP_CORE_INST/MPY_32_INST/p4782A/B1                                v     TDSP_CORE_INST/MPY_32_INST/n_257                                  AOI22_X1  0.000  33.687   5.348  
      TDSP_CORE_INST/MPY_32_INST/p4782A/ZN                                ^     TDSP_CORE_INST/MPY_32_INST/n_22                                   AOI22_X1  0.654  34.341   6.003  
      TDSP_CORE_INST/MPY_32_INST/Fp4899A/A                                ^     TDSP_CORE_INST/MPY_32_INST/n_22                                   INV_X2    0.000  34.341   6.003  
      TDSP_CORE_INST/MPY_32_INST/Fp4899A/ZN                               v     TDSP_CORE_INST/mpy_result[17]                                     INV_X2    0.323  34.664   6.325  
      TDSP_CORE_INST/EXECUTE_INST/p2177A/B1                               v     TDSP_CORE_INST/mpy_result[17]                                     AOI22_X1  0.000  34.664   6.325  
      TDSP_CORE_INST/EXECUTE_INST/p2177A/ZN                               ^     TDSP_CORE_INST/EXECUTE_INST/n_659                                 AOI22_X1  0.699  35.363   7.024  
      TDSP_CORE_INST/EXECUTE_INST/p2099A/A                                ^     TDSP_CORE_INST/EXECUTE_INST/n_659                                 INV_X1    0.000  35.363   7.024  
      TDSP_CORE_INST/EXECUTE_INST/p2099A/ZN                               v     TDSP_CORE_INST/EXECUTE_INST/n_694                                 INV_X1    0.430  35.792   7.453  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[17]/D                             v     TDSP_CORE_INST/EXECUTE_INST/n_694                                 SDFF_X2   0.000  35.792   7.454  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    28.339  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    28.339  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    28.651  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    28.651  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    28.792  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    28.792  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    28.923  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    28.923  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    29.042  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    29.042  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    29.163  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    29.163  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    29.277  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    29.277  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    29.397  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    29.397  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    29.570  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    29.570  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.105  1.337    29.675  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.338    29.676  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.381  1.719    30.058  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.719    30.058  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.379  2.097    30.436  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.000  2.098    30.436  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.477    30.816  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.477    30.816  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.876    31.215  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.000  2.877    31.215  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.266    31.604  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.266    31.604  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.645    31.984  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.645    31.984  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.800    32.139  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.800    32.139  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.884    32.222  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.884    32.222  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  3.999    32.338  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  3.999    32.338  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.110    32.449  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.112    32.450  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.291    32.629  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.000  4.291    32.629  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.159  4.450    32.789  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.453    32.791  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.211  4.663    33.002  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.663    33.002  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6   INV_X32  0.150  4.814    33.152  
      m_clk__L17_I11/A                          v     m_clk__L16_N6   INV_X32  0.000  4.814    33.152  
      m_clk__L17_I11/ZN                         ^     m_clk__L17_N11  INV_X32  0.143  4.957    33.296  
      m_clk__L18_I18/A                          ^     m_clk__L17_N11  INV_X32  0.000  4.957    33.296  
      m_clk__L18_I18/ZN                         v     m_clk__L18_N18  INV_X32  0.074  5.031    33.369  
      m_clk__L19_I29/A                          v     m_clk__L18_N18  INV_X32  0.000  5.031    33.369  
      m_clk__L19_I29/ZN                         ^     m_clk__L19_N29  INV_X32  0.117  5.148    33.486  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[17]/CK  ^     m_clk__L19_N29  SDFF_X2  0.000  5.148    33.487  
      -------------------------------------------------------------------------------------------------
Path 16: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[16]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[16]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.148
- Setup                         0.579
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.169
- Arrival Time                 36.008
= Slack Time                  -27.839
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell      Delay  Arrival  Required  
                                                                                                                                                             Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -         -      0.000    -27.839  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16   0.000  0.000    -27.839  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16   0.312  0.312    -27.527  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16   0.000  0.312    -27.527  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16   0.141  0.453    -27.386  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16   0.000  0.453    -27.386  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16   0.132  0.585    -27.254  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16   0.000  0.585    -27.254  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16   0.119  0.704    -27.135  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16   0.000  0.704    -27.135  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16   0.120  0.824    -27.015  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16   0.000  0.824    -27.015  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16   0.114  0.938    -26.901  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16   0.000  0.938    -26.901  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16   0.120  1.058    -26.781  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16   0.000  1.058    -26.781  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16   0.173  1.232    -26.607  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32   0.000  1.232    -26.607  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32   0.108  1.340    -26.500  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32   0.001  1.341    -26.499  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32   0.384  1.725    -26.115  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32   0.000  1.725    -26.115  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32   0.404  2.129    -25.710  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32   0.001  2.130    -25.709  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32   0.379  2.509    -25.330  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32   0.000  2.510    -25.330  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32   0.399  2.909    -24.931  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32   0.001  2.910    -24.930  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32   0.389  3.298    -24.541  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32   0.000  3.299    -24.541  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32   0.379  3.678    -24.161  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32   0.000  3.678    -24.161  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32   0.155  3.833    -24.006  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32   0.000  3.833    -24.006  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32   0.109  3.942    -23.897  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32   0.000  3.942    -23.897  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32   0.202  4.144    -23.695  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32   0.001  4.145    -23.694  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32   0.140  4.285    -23.554  
      m_clk__L13_I0/A                                                  v     m_clk__L12_N0                                                  INV_X32   0.000  4.285    -23.554  
      m_clk__L13_I0/ZN                                                 ^     m_clk__L13_N0                                                  INV_X32   0.162  4.447    -23.392  
      m_clk__L14_I0/A                                                  ^     m_clk__L13_N0                                                  INV_X32   0.000  4.447    -23.392  
      m_clk__L14_I0/ZN                                                 v     m_clk__L14_N0                                                  INV_X32   0.104  4.551    -23.288  
      m_clk__L15_I0/A                                                  v     m_clk__L14_N0                                                  INV_X32   0.001  4.551    -23.288  
      m_clk__L15_I0/ZN                                                 ^     m_clk__L15_N0                                                  INV_X32   0.175  4.726    -23.113  
      m_clk__L16_I0/A                                                  ^     m_clk__L15_N0                                                  INV_X32   0.000  4.726    -23.113  
      m_clk__L16_I0/ZN                                                 v     m_clk__L16_N0                                                  INV_X32   0.146  4.873    -22.967  
      m_clk__L17_I1/A                                                  v     m_clk__L16_N0                                                  INV_X32   0.001  4.873    -22.966  
      m_clk__L17_I1/ZN                                                 ^     m_clk__L17_N1                                                  INV_X32   0.213  5.086    -22.753  
      m_clk__L18_I3/A                                                  ^     m_clk__L17_N1                                                  INV_X32   0.001  5.087    -22.752  
      m_clk__L18_I3/ZN                                                 v     m_clk__L18_N3                                                  INV_X32   0.101  5.188    -22.651  
      m_clk__L19_I6/A                                                  v     m_clk__L18_N3                                                  INV_X32   0.000  5.188    -22.651  
      m_clk__L19_I6/ZN                                                 ^     m_clk__L19_N6                                                  INV_X32   0.146  5.333    -22.506  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/CK                         ^     m_clk__L19_N6                                                  SDFFS_X2  0.000  5.334    -22.506  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q                          ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_           SDFFS_X2  0.639  5.973    -21.866  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/A           ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_           BUF_X16   0.000  5.973    -21.866  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/Z           ^     port_address[2]                                                BUF_X16   1.475  7.448    -20.391  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/A      ^     port_address[2]                                                INV_X4    0.044  7.492    -20.347  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/ZN     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3              INV_X4    1.788  9.281    -18.559  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A2          v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3              AND2_X2   0.000  9.281    -18.558  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2   1.170  10.451   -17.388  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2   0.000  10.451   -17.388  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2   0.336  10.788   -17.052  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32   0.000  10.788   -17.052  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32   0.341  11.129   -16.710  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4  0.000  11.129   -16.710  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4  0.231  11.360   -16.480  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2   0.000  11.360   -16.479  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2   0.386  11.745   -16.094  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4  0.000  11.745   -16.094  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     v     TDSP_CORE_INST/opb[0]                                          NAND2_X4  0.417  12.162   -15.677  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/A                         v     TDSP_CORE_INST/opb[0]                                          INV_X32   0.000  12.163   -15.676  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/ZN                        ^     TDSP_CORE_INST/MPY_32_INST/n_65                                INV_X32   0.271  12.433   -15.406  
      TDSP_CORE_INST/MPY_32_INST/p0258A/A2                             ^     TDSP_CORE_INST/MPY_32_INST/n_65                                NAND2_X4  0.000  12.433   -15.406  
      TDSP_CORE_INST/MPY_32_INST/p0258A/ZN                             v     TDSP_CORE_INST/MPY_32_INST/n_79                                NAND2_X4  0.200  12.634   -15.206  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/A                             v     TDSP_CORE_INST/MPY_32_INST/n_79                                INV_X8    0.000  12.634   -15.205  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/ZN                            ^     TDSP_CORE_INST/MPY_32_INST/n_78                                INV_X8    0.423  13.057   -14.782  
      TDSP_CORE_INST/MPY_32_INST/p0287A/A1                             ^     TDSP_CORE_INST/MPY_32_INST/n_78                                NAND2_X1  0.000  13.057   -14.782  
      TDSP_CORE_INST/MPY_32_INST/p0287A/ZN                             v     TDSP_CORE_INST/MPY_32_INST/n_102                               NAND2_X1  0.261  13.318   -14.521  
      TDSP_CORE_INST/MPY_32_INST/p0073D/A2                             v     TDSP_CORE_INST/MPY_32_INST/n_102                               NAND2_X4  0.000  13.318   -14.521  
      TDSP_CORE_INST/MPY_32_INST/p0073D/ZN                             ^     TDSP_CORE_INST/MPY_32_INST/n_109                               NAND2_X4  0.320  13.638   -14.201  
      TDSP_CORE_INST/MPY_32_INST/p0137D/A1                             ^     TDSP_CORE_INST/MPY_32_INST/n_109                               NAND2_X1  0.000  13.638   -14.201  
      TDSP_CORE_INST/MPY_32_INST/p0137D/ZN                             v     TDSP_CORE_INST/MPY_32_INST/n_133                               NAND2_X1  0.215  13.854   -13.985  
      TDSP_CORE_INST/MPY_32_INST/p0041D/A2                             v     TDSP_CORE_INST/MPY_32_INST/n_133                               NAND2_X4  0.000  13.854   -13.985  
      TDSP_CORE_INST/MPY_32_INST/p0041D/ZN                             ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                             NAND2_X4  1.206  15.060   -12.779  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/A        ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                             INV_X32   0.002  15.062   -12.777  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/ZN       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22           INV_X32   0.709  15.771   -12.068  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/A1        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22           NAND2_X4  0.000  15.772   -12.068  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159          NAND2_X4  0.546  16.317   -11.522  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/A2        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159          NAND2_X4  0.000  16.317   -11.522  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358          NAND2_X4  0.290  16.608   -11.231  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/A   v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358          INV_X16   0.000  16.608   -11.231  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/ZN  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359          INV_X16   0.518  17.126   -10.713  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/A1        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359          NAND3_X4  0.000  17.126   -10.713  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378          NAND3_X4  0.877  18.003   -9.836  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/B1        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378          OAI21_X1  0.004  18.008   -9.831  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549          OAI21_X1  2.345  20.353   -7.486  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A/A2        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549          NAND2_X1  0.001  20.354   -7.485  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_807          NAND2_X1  0.434  20.788   -7.051  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A/A         v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_807          OAI21_X1  0.000  20.788   -7.051  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_896          OAI21_X1  0.748  21.536   -6.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A/A2        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_896          NAND2_X1  0.000  21.536   -6.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1074         NAND2_X1  0.394  21.930   -5.909  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053/A1   v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1074         NAND2_X1  0.000  21.930   -5.909  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053/ZN   ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1104         NAND2_X1  0.465  22.395   -5.444  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A/A1        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1104         NAND2_X1  0.000  22.395   -5.444  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1213         NAND2_X1  0.218  22.613   -5.226  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594/A         v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1213         OAI21_X1  0.000  22.613   -5.226  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1772         OAI21_X1  0.751  23.364   -4.475  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A/A1        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1772         NAND2_X1  0.000  23.365   -4.475  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1341         NAND2_X1  0.395  23.760   -4.079  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579/A         v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1341         OAI21_X1  0.000  23.760   -4.079  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1762         OAI21_X1  0.597  24.357   -3.482  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A/A1        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1762         NAND2_X1  0.000  24.357   -3.482  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1427         NAND2_X1  0.325  24.682   -3.157  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A/A         v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1427         OAI21_X2  0.000  24.682   -3.157  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1438         OAI21_X2  0.685  25.367   -2.472  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A/A2        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1438         NAND2_X1  0.000  25.367   -2.472  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1495         NAND2_X1  0.329  25.696   -2.143  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A/A         v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1495         OAI21_X1  0.000  25.696   -2.143  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1502         OAI21_X1  0.490  26.186   -1.653  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A/A2        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1502         NOR2_X4   0.000  26.186   -1.653  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1551         NOR2_X4   0.376  26.562   -1.278  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A/A2        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1551         NOR2_X2   0.000  26.562   -1.277  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1580         NOR2_X2   0.731  27.293   -0.546  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A/B1        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1580         AOI21_X1  0.000  27.293   -0.546  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1642         AOI21_X1  0.557  27.850   0.011  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A/B1        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1642         OAI21_X2  0.000  27.850   0.011  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/ab_result[14]                       OAI21_X2  2.492  30.342   2.503  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A/A                             ^     TDSP_CORE_INST/MPY_32_INST/ab_result[14]                       INV_X4    0.002  30.344   2.505  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A/ZN                            v     TDSP_CORE_INST/MPY_32_INST/n_300                               INV_X4    0.807  31.151   3.312  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1099A/A2               v     TDSP_CORE_INST/MPY_32_INST/n_300                               NAND2_X4  0.000  31.151   3.312  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1099A/ZN               ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_73                  NAND2_X4  1.057  32.208   4.369  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1070A/A2               ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_73                  NOR2_X4   0.000  32.208   4.369  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1070A/ZN               v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_76                  NOR2_X4   0.271  32.479   4.640  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSC532_n_76/A        v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_76                  BUF_X16   0.000  32.479   4.640  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSC532_n_76/Z        v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSN532_n_76        BUF_X16   0.422  32.901   5.062  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1230A/A               v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSN532_n_76        INV_X2    0.000  32.902   5.062  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1230A/ZN              ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_77                  INV_X2    0.208  33.110   5.270  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5050A/A1               ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_77                  NAND2_X1  0.000  33.110   5.270  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5050A/ZN               v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_79                  NAND2_X1  0.169  33.278   5.439  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4991A/A                v     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_79                  OAI21_X2  0.000  33.278   5.439  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4991A/ZN               ^     TDSP_CORE_INST/MPY_32_INST/n_258                               OAI21_X2  0.448  33.726   5.887  
      TDSP_CORE_INST/MPY_32_INST/p4960A/B1                             ^     TDSP_CORE_INST/MPY_32_INST/n_258                               AOI22_X1  0.000  33.726   5.887  
      TDSP_CORE_INST/MPY_32_INST/p4960A/ZN                             v     TDSP_CORE_INST/MPY_32_INST/n_18                                AOI22_X1  0.407  34.133   6.294  
      TDSP_CORE_INST/MPY_32_INST/Fp5079A/A                             v     TDSP_CORE_INST/MPY_32_INST/n_18                                INV_X2    0.000  34.133   6.294  
      TDSP_CORE_INST/MPY_32_INST/Fp5079A/ZN                            ^     TDSP_CORE_INST/mpy_result[16]                                  INV_X2    0.660  34.793   6.954  
      TDSP_CORE_INST/EXECUTE_INST/p2390A/B1                            ^     TDSP_CORE_INST/mpy_result[16]                                  AOI22_X1  0.000  34.793   6.954  
      TDSP_CORE_INST/EXECUTE_INST/p2390A/ZN                            v     TDSP_CORE_INST/EXECUTE_INST/n_661                              AOI22_X1  0.346  35.139   7.300  
      TDSP_CORE_INST/EXECUTE_INST/p2312A/A                             v     TDSP_CORE_INST/EXECUTE_INST/n_661                              INV_X4    0.000  35.139   7.300  
      TDSP_CORE_INST/EXECUTE_INST/p2312A/ZN                            ^     TDSP_CORE_INST/EXECUTE_INST/n_695                              INV_X4    0.869  36.008   8.169  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[16]/D                          ^     TDSP_CORE_INST/EXECUTE_INST/n_695                              SDFF_X2   0.000  36.008   8.169  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    27.839  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    27.839  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    28.151  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    28.151  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    28.292  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    28.292  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    28.424  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    28.424  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    28.543  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    28.543  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    28.663  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    28.663  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    28.777  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    28.777  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    28.897  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    28.897  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    29.071  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    29.071  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.105  1.337    29.176  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.338    29.177  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.381  1.719    29.558  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.719    29.558  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.379  2.097    29.937  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.000  2.098    29.937  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.477    30.316  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.477    30.316  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.876    30.715  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.000  2.877    30.716  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.266    31.105  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.266    31.105  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.645    31.484  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.645    31.484  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.800    31.640  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.800    31.640  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.884    31.723  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.884    31.723  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  3.999    31.838  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  3.999    31.838  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.110    31.949  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.112    31.951  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.291    32.130  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.000  4.291    32.130  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.159  4.450    32.289  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.453    32.292  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.211  4.663    32.502  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.663    32.502  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6   INV_X32  0.150  4.814    32.653  
      m_clk__L17_I11/A                          v     m_clk__L16_N6   INV_X32  0.000  4.814    32.653  
      m_clk__L17_I11/ZN                         ^     m_clk__L17_N11  INV_X32  0.143  4.957    32.796  
      m_clk__L18_I18/A                          ^     m_clk__L17_N11  INV_X32  0.000  4.957    32.796  
      m_clk__L18_I18/ZN                         v     m_clk__L18_N18  INV_X32  0.074  5.031    32.870  
      m_clk__L19_I29/A                          v     m_clk__L18_N18  INV_X32  0.000  5.031    32.870  
      m_clk__L19_I29/ZN                         ^     m_clk__L19_N29  INV_X32  0.117  5.148    32.987  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[16]/CK  ^     m_clk__L19_N29  SDFF_X2  0.000  5.148    32.987  
      -------------------------------------------------------------------------------------------------
Path 17: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[24]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[24]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.272
- Setup                         0.561
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.311
- Arrival Time                 36.130
= Slack Time                  -27.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -27.819  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -27.819  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -27.507  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -27.507  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -27.366  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -27.366  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -27.234  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -27.234  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -27.115  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -27.115  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -26.995  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -26.995  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -26.881  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -26.881  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -26.761  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -26.761  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -26.587  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -26.587  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -26.479  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -26.479  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -26.095  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -26.095  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -25.690  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -25.689  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -25.310  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -25.310  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -24.910  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -24.909  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -24.521  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -24.520  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -24.141  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -24.141  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -23.986  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -23.986  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -23.877  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -23.877  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -23.675  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -23.674  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -23.534  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -23.534  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -23.349  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -23.349  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -23.228  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -23.228  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -23.053  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -23.053  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -22.916  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -22.916  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -22.752  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -22.752  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -22.667  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -22.667  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -22.538  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -22.538  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -21.886  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -21.886  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -21.414  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -21.388  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -19.240  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -19.238  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -18.095  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -18.095  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -17.650  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -17.650  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -17.418  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -17.418  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -17.295  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -17.295  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -16.703  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -16.703  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -15.748  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -15.746  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -15.125  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -15.125  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -14.607  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -14.607  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -14.345  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -14.345  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -14.023  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -14.023  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -13.806  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -13.806  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -13.568  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -13.568  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -13.392  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -13.392  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -13.016  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -13.016  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -12.680  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -12.680  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -11.702  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -11.702  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -10.953  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -10.953  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -9.765  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -9.765  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -9.402  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -9.402  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -8.418  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -8.418  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -7.788  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -7.788  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -6.499  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -6.498  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -5.633  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -5.633  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -3.873  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -3.873  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -3.212  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -3.212  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -2.159  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -2.159  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -1.702  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -1.702  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   -0.543  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   -0.543  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   0.578  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   0.578  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   0.749  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   0.749  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   0.966  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   0.966  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   1.380  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   1.380  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   1.674  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A/A                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               INV_X2     0.000  29.493   1.674  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A/ZN                            v     TDSP_CORE_INST/ALU_32_INST/n_204                               INV_X2     0.205  29.698   1.879  
      TDSP_CORE_INST/ALU_32_INST/p7149A/A1                             v     TDSP_CORE_INST/ALU_32_INST/n_204                               NOR2_X4    0.000  29.698   1.879  
      TDSP_CORE_INST/ALU_32_INST/p7149A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_206                               NOR2_X4    1.477  31.175   3.356  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A/A                             ^     TDSP_CORE_INST/ALU_32_INST/n_206                               INV_X1     0.003  31.178   3.359  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A/ZN                            v     TDSP_CORE_INST/ALU_32_INST/n_207                               INV_X1     0.536  31.715   3.896  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207/A                     v     TDSP_CORE_INST/ALU_32_INST/n_207                               INV_X16    0.000  31.715   3.896  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207/ZN                    ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN275_n_207                     INV_X16    0.501  32.216   4.397  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207/A                     ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN275_n_207                     INV_X32    0.000  32.216   4.397  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207/ZN                    v     TDSP_CORE_INST/ALU_32_INST/FE_OFN277_n_207                     INV_X32    0.368  32.584   4.765  
      TDSP_CORE_INST/ALU_32_INST/p7458A7660/C1                         v     TDSP_CORE_INST/ALU_32_INST/FE_OFN277_n_207                     OAI211_X1  0.006  32.590   4.771  
      TDSP_CORE_INST/ALU_32_INST/p7458A7660/ZN                         ^     TDSP_CORE_INST/alu_result[24]                                  OAI211_X1  1.950  34.540   6.721  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25771/B1                       ^     TDSP_CORE_INST/alu_result[24]                                  AOI22_X1   0.000  34.540   6.721  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25771/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_716                              AOI22_X1   0.766  35.306   7.487  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25741/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_716                              INV_X4     0.000  35.306   7.487  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25741/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_751                              INV_X4     0.824  36.130   8.311  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[24]/D                        ^     TDSP_CORE_INST/EXECUTE_INST/n_751                              SDFF_X2    0.000  36.130   8.311  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    27.819  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    27.819  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    28.131  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    28.131  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    28.272  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    28.272  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    28.404  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    28.404  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    28.523  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    28.523  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    28.643  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    28.643  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    28.757  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    28.757  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    28.877  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    28.877  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    29.051  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    29.051  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.105  1.337    29.156  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.338    29.157  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.381  1.719    29.538  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.719    29.538  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.379  2.097    29.916  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.000  2.098    29.917  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.477    30.296  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.477    30.296  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.876    30.695  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.000  2.877    30.696  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.266    31.085  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.266    31.085  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.645    31.464  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.645    31.464  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.800    31.619  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.800    31.619  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.884    31.703  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.884    31.703  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  3.999    31.818  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  3.999    31.818  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.110    31.929  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.112    31.931  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.291    32.110  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.000  4.291    32.110  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.421    32.240  
      m_clk__L15_I5/A                             v     m_clk__L14_N3   INV_X32  0.000  4.421    32.240  
      m_clk__L15_I5/ZN                            ^     m_clk__L15_N5   INV_X32  0.186  4.607    32.426  
      m_clk__L16_I9/A                             ^     m_clk__L15_N5   INV_X32  0.000  4.607    32.426  
      m_clk__L16_I9/ZN                            v     m_clk__L16_N9   INV_X32  0.142  4.749    32.568  
      m_clk__L17_I15/A                            v     m_clk__L16_N9   INV_X32  0.000  4.749    32.568  
      m_clk__L17_I15/ZN                           ^     m_clk__L17_N15  INV_X32  0.200  4.949    32.768  
      m_clk__L18_I25/A                            ^     m_clk__L17_N15  INV_X32  0.001  4.949    32.768  
      m_clk__L18_I25/ZN                           v     m_clk__L18_N25  INV_X32  0.156  5.106    32.925  
      m_clk__L19_I43/A                            v     m_clk__L18_N25  INV_X32  0.000  5.106    32.925  
      m_clk__L19_I43/ZN                           ^     m_clk__L19_N43  INV_X32  0.167  5.272    33.091  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[24]/CK  ^     m_clk__L19_N43  SDFF_X2  0.000  5.272    33.091  
      ---------------------------------------------------------------------------------------------------
Path 18: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[14]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.190
- Setup                         1.294
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.495
- Arrival Time                 34.943
= Slack Time                  -27.448
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell      Delay  Arrival  Required  
                                                                                                                                                             Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -         -      0.000    -27.448  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16   0.000  0.000    -27.448  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16   0.312  0.312    -27.135  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16   0.000  0.312    -27.135  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16   0.141  0.453    -26.994  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16   0.000  0.453    -26.994  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16   0.132  0.585    -26.863  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16   0.000  0.585    -26.863  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16   0.119  0.704    -26.744  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16   0.000  0.704    -26.744  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16   0.120  0.824    -26.624  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16   0.000  0.824    -26.624  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16   0.114  0.938    -26.509  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16   0.000  0.938    -26.509  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16   0.120  1.058    -26.389  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16   0.000  1.058    -26.389  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16   0.173  1.232    -26.216  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32   0.000  1.232    -26.216  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32   0.108  1.340    -26.108  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32   0.001  1.340    -26.107  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32   0.384  1.725    -25.723  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32   0.000  1.725    -25.723  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32   0.404  2.129    -25.319  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32   0.001  2.130    -25.318  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32   0.379  2.509    -24.939  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32   0.000  2.510    -24.938  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32   0.399  2.909    -24.539  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32   0.001  2.910    -24.538  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32   0.389  3.298    -24.149  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32   0.000  3.299    -24.149  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32   0.379  3.678    -23.770  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32   0.000  3.678    -23.770  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32   0.155  3.833    -23.614  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32   0.000  3.833    -23.614  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32   0.109  3.942    -23.506  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32   0.000  3.942    -23.506  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32   0.202  4.144    -23.304  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32   0.001  4.145    -23.302  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32   0.140  4.285    -23.163  
      m_clk__L13_I0/A                                                  v     m_clk__L12_N0                                                  INV_X32   0.000  4.285    -23.163  
      m_clk__L13_I0/ZN                                                 ^     m_clk__L13_N0                                                  INV_X32   0.162  4.447    -23.001  
      m_clk__L14_I0/A                                                  ^     m_clk__L13_N0                                                  INV_X32   0.000  4.447    -23.001  
      m_clk__L14_I0/ZN                                                 v     m_clk__L14_N0                                                  INV_X32   0.104  4.551    -22.897  
      m_clk__L15_I0/A                                                  v     m_clk__L14_N0                                                  INV_X32   0.001  4.551    -22.896  
      m_clk__L15_I0/ZN                                                 ^     m_clk__L15_N0                                                  INV_X32   0.175  4.726    -22.721  
      m_clk__L16_I0/A                                                  ^     m_clk__L15_N0                                                  INV_X32   0.000  4.726    -22.721  
      m_clk__L16_I0/ZN                                                 v     m_clk__L16_N0                                                  INV_X32   0.146  4.873    -22.575  
      m_clk__L17_I1/A                                                  v     m_clk__L16_N0                                                  INV_X32   0.001  4.873    -22.575  
      m_clk__L17_I1/ZN                                                 ^     m_clk__L17_N1                                                  INV_X32   0.213  5.086    -22.362  
      m_clk__L18_I3/A                                                  ^     m_clk__L17_N1                                                  INV_X32   0.001  5.087    -22.361  
      m_clk__L18_I3/ZN                                                 v     m_clk__L18_N3                                                  INV_X32   0.101  5.188    -22.260  
      m_clk__L19_I6/A                                                  v     m_clk__L18_N3                                                  INV_X32   0.000  5.188    -22.260  
      m_clk__L19_I6/ZN                                                 ^     m_clk__L19_N6                                                  INV_X32   0.146  5.333    -22.114  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/CK                         ^     m_clk__L19_N6                                                  SDFFS_X2  0.000  5.334    -22.114  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q                          ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_           SDFFS_X2  0.639  5.973    -21.475  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/A           ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_           BUF_X16   0.000  5.973    -21.475  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/Z           ^     port_address[2]                                                BUF_X16   1.475  7.448    -20.000  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/A      ^     port_address[2]                                                INV_X4    0.044  7.492    -19.956  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/ZN     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3              INV_X4    1.788  9.281    -18.167  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A2          v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3              AND2_X2   0.000  9.281    -18.167  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2   1.170  10.451   -16.996  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2   0.000  10.451   -16.996  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2   0.336  10.788   -16.660  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32   0.000  10.788   -16.660  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32   0.341  11.129   -16.319  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4  0.000  11.129   -16.319  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4  0.231  11.360   -16.088  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2   0.000  11.360   -16.088  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2   0.386  11.745   -15.702  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4  0.000  11.745   -15.702  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     v     TDSP_CORE_INST/opb[0]                                          NAND2_X4  0.417  12.162   -15.285  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/A                         v     TDSP_CORE_INST/opb[0]                                          INV_X32   0.000  12.163   -15.285  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/ZN                        ^     TDSP_CORE_INST/MPY_32_INST/n_65                                INV_X32   0.271  12.433   -15.014  
      TDSP_CORE_INST/MPY_32_INST/p0258A/A2                             ^     TDSP_CORE_INST/MPY_32_INST/n_65                                NAND2_X4  0.000  12.433   -15.014  
      TDSP_CORE_INST/MPY_32_INST/p0258A/ZN                             v     TDSP_CORE_INST/MPY_32_INST/n_79                                NAND2_X4  0.200  12.634   -14.814  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/A                             v     TDSP_CORE_INST/MPY_32_INST/n_79                                INV_X8    0.000  12.634   -14.814  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/ZN                            ^     TDSP_CORE_INST/MPY_32_INST/n_78                                INV_X8    0.423  13.057   -14.391  
      TDSP_CORE_INST/MPY_32_INST/p0287A/A1                             ^     TDSP_CORE_INST/MPY_32_INST/n_78                                NAND2_X1  0.000  13.057   -14.391  
      TDSP_CORE_INST/MPY_32_INST/p0287A/ZN                             v     TDSP_CORE_INST/MPY_32_INST/n_102                               NAND2_X1  0.261  13.318   -14.130  
      TDSP_CORE_INST/MPY_32_INST/p0073D/A2                             v     TDSP_CORE_INST/MPY_32_INST/n_102                               NAND2_X4  0.000  13.318   -14.130  
      TDSP_CORE_INST/MPY_32_INST/p0073D/ZN                             ^     TDSP_CORE_INST/MPY_32_INST/n_109                               NAND2_X4  0.320  13.638   -13.809  
      TDSP_CORE_INST/MPY_32_INST/p0137D/A1                             ^     TDSP_CORE_INST/MPY_32_INST/n_109                               NAND2_X1  0.000  13.638   -13.809  
      TDSP_CORE_INST/MPY_32_INST/p0137D/ZN                             v     TDSP_CORE_INST/MPY_32_INST/n_133                               NAND2_X1  0.215  13.854   -13.594  
      TDSP_CORE_INST/MPY_32_INST/p0041D/A2                             v     TDSP_CORE_INST/MPY_32_INST/n_133                               NAND2_X4  0.000  13.854   -13.594  
      TDSP_CORE_INST/MPY_32_INST/p0041D/ZN                             ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                             NAND2_X4  1.206  15.060   -12.388  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/A        ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                             INV_X32   0.002  15.062   -12.386  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/ZN       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22           INV_X32   0.709  15.771   -11.677  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/A1        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22           NAND2_X4  0.000  15.772   -11.676  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159          NAND2_X4  0.546  16.317   -11.130  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/A2        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159          NAND2_X4  0.000  16.317   -11.130  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358          NAND2_X4  0.290  16.608   -10.840  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/A   v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358          INV_X16   0.000  16.608   -10.840  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/ZN  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359          INV_X16   0.518  17.126   -10.322  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/A1        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359          NAND3_X4  0.000  17.126   -10.321  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378          NAND3_X4  0.877  18.003   -9.444  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/B1        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378          OAI21_X1  0.004  18.008   -9.440  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549          OAI21_X1  2.345  20.353   -7.095  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A/A2        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549          NAND2_X1  0.001  20.354   -7.094  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_807          NAND2_X1  0.434  20.788   -6.660  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A/A         v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_807          OAI21_X1  0.000  20.788   -6.660  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_896          OAI21_X1  0.748  21.536   -5.912  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A/A2        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_896          NAND2_X1  0.000  21.536   -5.912  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1074         NAND2_X1  0.394  21.930   -5.518  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053/A1   v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1074         NAND2_X1  0.000  21.930   -5.518  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053/ZN   ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1104         NAND2_X1  0.465  22.395   -5.053  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A/A1        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1104         NAND2_X1  0.000  22.395   -5.053  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1213         NAND2_X1  0.218  22.613   -4.834  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594/A         v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1213         OAI21_X1  0.000  22.613   -4.834  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1772         OAI21_X1  0.751  23.364   -4.083  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A/A1        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1772         NAND2_X1  0.000  23.365   -4.083  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1341         NAND2_X1  0.395  23.760   -3.688  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579/A         v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1341         OAI21_X1  0.000  23.760   -3.688  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1762         OAI21_X1  0.597  24.357   -3.091  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A/A1        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1762         NAND2_X1  0.000  24.357   -3.091  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1427         NAND2_X1  0.325  24.682   -2.766  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A/A         v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1427         OAI21_X2  0.000  24.682   -2.766  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1438         OAI21_X2  0.685  25.367   -2.080  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A/A2        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1438         NAND2_X1  0.000  25.367   -2.080  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1495         NAND2_X1  0.329  25.696   -1.752  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A/A         v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1495         OAI21_X1  0.000  25.696   -1.752  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1502         OAI21_X1  0.490  26.186   -1.262  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A/A2        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1502         NOR2_X4   0.000  26.186   -1.262  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1551         NOR2_X4   0.376  26.562   -0.886  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A/A2        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1551         NOR2_X2   0.000  26.562   -0.886  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1580         NOR2_X2   0.731  27.293   -0.155  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A/B1        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1580         AOI21_X1  0.000  27.293   -0.155  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1642         AOI21_X1  0.557  27.850   0.402  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A/B1        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1642         OAI21_X2  0.000  27.850   0.402  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/ab_result[14]                       OAI21_X2  2.492  30.342   2.894  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A/A                             ^     TDSP_CORE_INST/MPY_32_INST/ab_result[14]                       INV_X4    0.002  30.344   2.896  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A/ZN                            v     TDSP_CORE_INST/MPY_32_INST/n_300                               INV_X4    0.807  31.151   3.704  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5422A/A2               v     TDSP_CORE_INST/MPY_32_INST/n_300                               NAND2_X1  0.000  31.151   3.704  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5422A/ZN               ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_72                  NAND2_X1  0.707  31.859   4.411  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5363A/A                ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_72                  OAI21_X1  0.000  31.859   4.411  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5363A/ZN               v     TDSP_CORE_INST/MPY_32_INST/n_260                               OAI21_X1  0.394  32.252   4.804  
      TDSP_CORE_INST/MPY_32_INST/p5274A/B1                             v     TDSP_CORE_INST/MPY_32_INST/n_260                               AOI22_X1  0.000  32.252   4.805  
      TDSP_CORE_INST/MPY_32_INST/p5274A/ZN                             ^     TDSP_CORE_INST/MPY_32_INST/n_15                                AOI22_X1  0.908  33.160   5.712  
      TDSP_CORE_INST/MPY_32_INST/Fp5391A/A                             ^     TDSP_CORE_INST/MPY_32_INST/n_15                                INV_X2    0.000  33.160   5.712  
      TDSP_CORE_INST/MPY_32_INST/Fp5391A/ZN                            v     TDSP_CORE_INST/mpy_result[14]                                  INV_X2    0.600  33.760   6.312  
      TDSP_CORE_INST/EXECUTE_INST/p2868A/B1                            v     TDSP_CORE_INST/mpy_result[14]                                  AOI22_X1  0.000  33.760   6.312  
      TDSP_CORE_INST/EXECUTE_INST/p2868A/ZN                            ^     TDSP_CORE_INST/EXECUTE_INST/n_664                              AOI22_X1  0.766  34.526   7.079  
      TDSP_CORE_INST/EXECUTE_INST/p2791A/A                             ^     TDSP_CORE_INST/EXECUTE_INST/n_664                              INV_X4    0.000  34.526   7.079  
      TDSP_CORE_INST/EXECUTE_INST/p2791A/ZN                            v     TDSP_CORE_INST/EXECUTE_INST/n_697                              INV_X4    0.416  34.943   7.495  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[14]/D                          v     TDSP_CORE_INST/EXECUTE_INST/n_697                              SDFF_X1   0.000  34.943   7.495  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    27.448  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    27.448  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    27.760  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    27.760  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    27.901  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    27.901  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    28.032  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    28.032  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    28.151  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    28.151  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    28.272  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    28.272  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    28.386  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    28.386  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    28.506  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    28.506  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    28.679  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    28.679  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.105  1.337    28.784  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.338    28.785  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.381  1.719    29.167  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.719    29.167  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.379  2.097    29.545  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.000  2.098    29.545  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.477    29.925  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.477    29.925  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.876    30.324  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.000  2.877    30.325  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.266    30.713  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.266    30.713  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.645    31.093  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.645    31.093  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.800    31.248  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.800    31.248  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.883    31.331  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.883    31.331  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  3.999    31.447  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  3.999    31.447  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.110    31.558  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.112    31.560  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.291    31.738  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.000  4.291    31.738  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.159  4.450    31.898  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.452    31.900  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.211  4.663    32.111  
      m_clk__L16_I7/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.663    32.111  
      m_clk__L16_I7/ZN                          v     m_clk__L16_N7   INV_X32  0.149  4.812    32.260  
      m_clk__L17_I12/A                          v     m_clk__L16_N7   INV_X32  0.000  4.812    32.260  
      m_clk__L17_I12/ZN                         ^     m_clk__L17_N12  INV_X32  0.174  4.986    32.434  
      m_clk__L18_I19/A                          ^     m_clk__L17_N12  INV_X32  0.000  4.986    32.434  
      m_clk__L18_I19/ZN                         v     m_clk__L18_N19  INV_X32  0.088  5.074    32.522  
      m_clk__L19_I30/A                          v     m_clk__L18_N19  INV_X32  0.000  5.074    32.522  
      m_clk__L19_I30/ZN                         ^     m_clk__L19_N30  INV_X32  0.116  5.190    32.637  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[14]/CK  ^     m_clk__L19_N30  SDFF_X1  0.000  5.190    32.637  
      -------------------------------------------------------------------------------------------------
Path 19: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[21]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[21]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.257
- Setup                         0.555
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.303
- Arrival Time                 35.548
= Slack Time                  -27.246
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -27.246  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -27.245  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.933  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.933  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -26.792  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -26.792  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -26.661  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -26.661  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -26.542  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -26.542  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -26.421  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -26.421  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -26.307  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -26.307  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -26.187  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -26.187  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -26.014  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -26.014  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -25.906  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -25.905  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -25.521  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -25.521  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -25.117  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -25.116  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -24.736  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -24.736  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -24.337  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -24.336  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.947  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.947  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -23.568  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -23.568  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -23.412  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -23.412  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -23.304  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -23.304  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -23.102  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -23.100  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.960  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.960  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -22.776  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -22.776  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -22.655  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -22.655  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -22.480  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -22.480  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -22.342  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -22.342  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -22.179  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -22.179  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -22.094  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -22.094  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.964  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.964  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -21.313  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -21.313  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -20.841  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -20.815  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -18.666  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -18.665  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -17.521  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -17.521  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -17.077  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -17.077  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -16.844  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -16.844  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -16.722  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -16.721  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -16.130  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -16.130  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -15.174  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -15.173  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -14.551  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -14.551  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -14.033  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -14.033  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -13.772  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -13.772  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -13.449  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -13.449  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -13.233  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -13.233  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.995  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.994  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -12.819  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -12.819  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -12.442  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -12.442  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -12.107  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -12.106  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -11.128  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -11.128  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -10.379  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -10.379  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -9.191  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -9.191  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -8.828  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -8.828  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -7.844  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -7.844  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -7.215  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -7.215  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -5.925  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -5.925  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -5.059  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -5.059  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -3.300  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -3.300  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -2.638  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -2.638  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -1.585  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -1.585  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -1.129  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -1.129  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.030  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.030  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   1.151  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   1.151  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   1.323  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   1.323  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   1.539  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   1.539  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   1.954  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   1.954  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   2.247  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A/A                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               INV_X2     0.000  29.493   2.247  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A/ZN                            v     TDSP_CORE_INST/ALU_32_INST/n_204                               INV_X2     0.205  29.698   2.452  
      TDSP_CORE_INST/ALU_32_INST/p7149A/A1                             v     TDSP_CORE_INST/ALU_32_INST/n_204                               NOR2_X4    0.000  29.698   2.452  
      TDSP_CORE_INST/ALU_32_INST/p7149A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_206                               NOR2_X4    1.477  31.175   3.930  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A/A                             ^     TDSP_CORE_INST/ALU_32_INST/n_206                               INV_X1     0.003  31.178   3.933  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A/ZN                            v     TDSP_CORE_INST/ALU_32_INST/n_207                               INV_X1     0.536  31.715   4.469  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207/A                     v     TDSP_CORE_INST/ALU_32_INST/n_207                               INV_X16    0.000  31.715   4.470  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207/ZN                    ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN275_n_207                     INV_X16    0.501  32.216   4.970  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207/A                     ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN275_n_207                     INV_X32    0.000  32.216   4.970  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207/ZN                    v     TDSP_CORE_INST/ALU_32_INST/FE_OFN277_n_207                     INV_X32    0.368  32.584   5.339  
      TDSP_CORE_INST/ALU_32_INST/p7458A7639/C1                         v     TDSP_CORE_INST/ALU_32_INST/FE_OFN277_n_207                     OAI211_X1  0.006  32.590   5.344  
      TDSP_CORE_INST/ALU_32_INST/p7458A7639/ZN                         ^     TDSP_CORE_INST/alu_result[21]                                  OAI211_X1  1.600  34.190   6.944  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25768/B1                       ^     TDSP_CORE_INST/alu_result[21]                                  AOI22_X1   0.001  34.190   6.945  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25768/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_719                              AOI22_X1   0.601  34.791   7.545  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25738/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_719                              INV_X4     0.000  34.791   7.545  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25738/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_754                              INV_X4     0.757  35.548   8.303  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[21]/D                        ^     TDSP_CORE_INST/EXECUTE_INST/n_754                              SDFF_X2    0.000  35.548   8.303  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    27.246  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    27.246  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    27.558  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    27.558  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    27.699  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    27.699  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    27.830  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    27.830  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    27.949  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    27.949  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    28.069  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    28.069  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    28.184  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    28.184  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    28.304  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    28.304  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    28.477  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    28.477  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.105  1.337    28.582  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.338    28.583  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.964  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.964  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.379  2.097    29.343  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.000  2.098    29.343  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.477    29.723  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.477    29.723  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.876    30.122  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.000  2.877    30.122  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.266    30.511  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.266    30.511  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.645    30.891  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.645    30.891  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.800    31.046  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.800    31.046  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.883    31.129  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.883    31.129  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  3.999    31.245  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  3.999    31.245  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.110    31.356  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.112    31.357  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.291    31.536  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.000  4.291    31.536  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.421    31.667  
      m_clk__L15_I5/A                             v     m_clk__L14_N3   INV_X32  0.000  4.421    31.667  
      m_clk__L15_I5/ZN                            ^     m_clk__L15_N5   INV_X32  0.186  4.607    31.853  
      m_clk__L16_I9/A                             ^     m_clk__L15_N5   INV_X32  0.000  4.607    31.853  
      m_clk__L16_I9/ZN                            v     m_clk__L16_N9   INV_X32  0.142  4.749    31.995  
      m_clk__L17_I15/A                            v     m_clk__L16_N9   INV_X32  0.000  4.749    31.995  
      m_clk__L17_I15/ZN                           ^     m_clk__L17_N15  INV_X32  0.200  4.949    32.194  
      m_clk__L18_I24/A                            ^     m_clk__L17_N15  INV_X32  0.000  4.949    32.195  
      m_clk__L18_I24/ZN                           v     m_clk__L18_N24  INV_X32  0.155  5.105    32.350  
      m_clk__L19_I41/A                            v     m_clk__L18_N24  INV_X32  0.000  5.105    32.350  
      m_clk__L19_I41/ZN                           ^     m_clk__L19_N41  INV_X32  0.153  5.257    32.503  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[21]/CK  ^     m_clk__L19_N41  SDFF_X2  0.000  5.257    32.503  
      ---------------------------------------------------------------------------------------------------
Path 20: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[20]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[20]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.257
- Setup                         0.567
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.290
- Arrival Time                 35.501
= Slack Time                  -27.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -27.211  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -27.210  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.898  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.898  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -26.757  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -26.757  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -26.626  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -26.626  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -26.507  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -26.507  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -26.386  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -26.386  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -26.272  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -26.272  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -26.152  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -26.152  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.979  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.979  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -25.871  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -25.870  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -25.486  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -25.486  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -25.082  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -25.081  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -24.701  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -24.701  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -24.302  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -24.301  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.912  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.912  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -23.533  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -23.533  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -23.377  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.833    -23.377  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -23.269  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -23.269  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -23.067  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -23.065  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.925  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.925  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -22.741  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -22.741  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -22.620  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -22.620  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -22.445  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -22.445  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -22.307  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -22.307  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -22.144  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -22.144  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -22.059  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -22.059  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.929  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.929  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -21.278  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -21.278  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -20.806  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -20.780  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -18.631  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -18.630  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -17.486  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -17.486  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -17.042  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -17.042  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -16.809  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -16.809  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -16.687  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -16.686  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -16.095  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -16.095  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -15.139  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -15.138  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -14.516  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -14.516  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.998  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.998  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -13.737  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -13.737  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -13.414  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -13.414  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -13.198  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -13.198  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.960  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.959  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -12.784  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -12.784  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -12.407  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -12.407  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -12.072  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -12.071  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -11.093  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -11.093  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -10.344  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -10.344  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -9.156  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -9.156  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -8.793  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -8.793  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -7.809  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -7.809  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -7.180  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -7.180  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -5.890  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -5.890  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -5.024  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -5.024  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -3.265  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -3.265  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -2.604  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -2.603  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -1.550  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -1.550  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -1.094  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -1.094  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.065  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.065  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   1.186  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   1.186  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   1.358  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   1.358  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   1.574  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   1.574  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   1.989  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   1.989  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   2.282  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   2.282  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   4.086  
      TDSP_CORE_INST/ALU_32_INST/FE_PSC568_n_208/A                     ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X4     0.002  31.299   4.088  
      TDSP_CORE_INST/ALU_32_INST/FE_PSC568_n_208/Z                     ^     TDSP_CORE_INST/ALU_32_INST/FE_PSN568_n_208                     BUF_X4     1.129  32.428   5.217  
      TDSP_CORE_INST/ALU_32_INST/p7191A7677/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_PSN568_n_208                     AOI21_X1   0.000  32.428   5.217  
      TDSP_CORE_INST/ALU_32_INST/p7191A7677/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_228                               AOI21_X1   0.394  32.821   5.611  
      TDSP_CORE_INST/ALU_32_INST/p7458A7644/A                          v     TDSP_CORE_INST/ALU_32_INST/n_228                               OAI211_X4  0.000  32.821   5.611  
      TDSP_CORE_INST/ALU_32_INST/p7458A7644/ZN                         ^     TDSP_CORE_INST/alu_result[20]                                  OAI211_X4  1.465  34.287   7.076  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25767/B1                       ^     TDSP_CORE_INST/alu_result[20]                                  AOI22_X1   0.000  34.287   7.076  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25767/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_720                              AOI22_X1   0.410  34.696   7.486  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25737/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_720                              INV_X4     0.000  34.696   7.486  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25737/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_755                              INV_X4     0.804  35.501   8.290  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[20]/D                        ^     TDSP_CORE_INST/EXECUTE_INST/n_755                              SDFF_X2    0.000  35.501   8.290  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    27.211  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    27.211  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    27.523  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    27.523  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    27.664  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    27.664  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    27.795  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    27.795  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    27.914  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    27.914  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    28.034  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    28.034  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    28.149  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    28.149  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    28.269  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    28.269  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    28.442  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    28.442  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.105  1.337    28.547  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.338    28.548  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.929  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.929  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.379  2.097    29.308  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.000  2.098    29.308  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.477    29.688  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.477    29.688  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.876    30.087  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.000  2.877    30.087  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.265    30.476  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.266    30.476  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.645    30.856  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.645    30.856  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.800    31.011  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.800    31.011  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.883    31.094  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.883    31.094  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  3.999    31.210  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  3.999    31.210  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.110    31.321  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.112    31.322  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.291    31.501  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.000  4.291    31.501  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.421    31.632  
      m_clk__L15_I5/A                             v     m_clk__L14_N3   INV_X32  0.000  4.421    31.632  
      m_clk__L15_I5/ZN                            ^     m_clk__L15_N5   INV_X32  0.186  4.607    31.818  
      m_clk__L16_I9/A                             ^     m_clk__L15_N5   INV_X32  0.000  4.607    31.818  
      m_clk__L16_I9/ZN                            v     m_clk__L16_N9   INV_X32  0.142  4.749    31.960  
      m_clk__L17_I15/A                            v     m_clk__L16_N9   INV_X32  0.000  4.749    31.960  
      m_clk__L17_I15/ZN                           ^     m_clk__L17_N15  INV_X32  0.200  4.949    32.159  
      m_clk__L18_I24/A                            ^     m_clk__L17_N15  INV_X32  0.000  4.949    32.160  
      m_clk__L18_I24/ZN                           v     m_clk__L18_N24  INV_X32  0.155  5.105    32.315  
      m_clk__L19_I41/A                            v     m_clk__L18_N24  INV_X32  0.000  5.105    32.315  
      m_clk__L19_I41/ZN                           ^     m_clk__L19_N41  INV_X32  0.153  5.257    32.468  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[20]/CK  ^     m_clk__L19_N41  SDFF_X2  0.000  5.257    32.468  
      ---------------------------------------------------------------------------------------------------
Path 21: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[15]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.190
- Setup                         1.306
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.483
- Arrival Time                 34.670
= Slack Time                  -27.186
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell      Delay  Arrival  Required  
                                                                                                                                                             Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -         -      0.000    -27.186  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16   0.000  0.000    -27.186  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16   0.312  0.312    -26.874  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16   0.000  0.312    -26.874  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16   0.141  0.453    -26.733  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16   0.000  0.453    -26.733  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16   0.132  0.585    -26.601  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16   0.000  0.585    -26.601  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16   0.119  0.704    -26.482  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16   0.000  0.704    -26.482  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16   0.120  0.824    -26.362  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16   0.000  0.824    -26.362  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16   0.114  0.938    -26.248  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16   0.000  0.938    -26.248  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16   0.120  1.058    -26.128  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16   0.000  1.058    -26.128  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16   0.173  1.232    -25.955  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32   0.000  1.232    -25.954  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32   0.108  1.340    -25.847  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32   0.001  1.341    -25.846  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32   0.384  1.725    -25.462  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32   0.000  1.725    -25.462  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32   0.404  2.129    -25.057  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32   0.001  2.130    -25.056  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32   0.379  2.509    -24.677  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32   0.000  2.510    -24.677  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32   0.399  2.909    -24.278  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32   0.001  2.910    -24.277  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32   0.389  3.298    -23.888  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32   0.000  3.299    -23.888  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32   0.379  3.678    -23.508  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32   0.000  3.678    -23.508  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32   0.155  3.833    -23.353  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32   0.000  3.833    -23.353  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32   0.109  3.942    -23.244  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32   0.000  3.942    -23.244  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32   0.202  4.144    -23.042  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32   0.001  4.145    -23.041  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32   0.140  4.285    -22.901  
      m_clk__L13_I0/A                                                  v     m_clk__L12_N0                                                  INV_X32   0.000  4.285    -22.901  
      m_clk__L13_I0/ZN                                                 ^     m_clk__L13_N0                                                  INV_X32   0.162  4.447    -22.739  
      m_clk__L14_I0/A                                                  ^     m_clk__L13_N0                                                  INV_X32   0.000  4.447    -22.739  
      m_clk__L14_I0/ZN                                                 v     m_clk__L14_N0                                                  INV_X32   0.104  4.551    -22.635  
      m_clk__L15_I0/A                                                  v     m_clk__L14_N0                                                  INV_X32   0.001  4.551    -22.635  
      m_clk__L15_I0/ZN                                                 ^     m_clk__L15_N0                                                  INV_X32   0.175  4.726    -22.460  
      m_clk__L16_I0/A                                                  ^     m_clk__L15_N0                                                  INV_X32   0.000  4.726    -22.460  
      m_clk__L16_I0/ZN                                                 v     m_clk__L16_N0                                                  INV_X32   0.146  4.873    -22.314  
      m_clk__L17_I1/A                                                  v     m_clk__L16_N0                                                  INV_X32   0.001  4.873    -22.313  
      m_clk__L17_I1/ZN                                                 ^     m_clk__L17_N1                                                  INV_X32   0.213  5.086    -22.100  
      m_clk__L18_I3/A                                                  ^     m_clk__L17_N1                                                  INV_X32   0.001  5.087    -22.099  
      m_clk__L18_I3/ZN                                                 v     m_clk__L18_N3                                                  INV_X32   0.101  5.188    -21.999  
      m_clk__L19_I6/A                                                  v     m_clk__L18_N3                                                  INV_X32   0.000  5.188    -21.999  
      m_clk__L19_I6/ZN                                                 ^     m_clk__L19_N6                                                  INV_X32   0.146  5.333    -21.853  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/CK                         ^     m_clk__L19_N6                                                  SDFFS_X2  0.000  5.334    -21.853  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q                          ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_           SDFFS_X2  0.639  5.973    -21.214  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/A           ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_           BUF_X16   0.000  5.973    -21.214  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/Z           ^     port_address[2]                                                BUF_X16   1.475  7.448    -19.738  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/A      ^     port_address[2]                                                INV_X4    0.044  7.492    -19.694  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/ZN     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3              INV_X4    1.788  9.281    -17.906  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A2          v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3              AND2_X2   0.000  9.281    -17.905  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2   1.170  10.451   -16.735  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2   0.000  10.451   -16.735  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2   0.336  10.788   -16.399  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32   0.000  10.788   -16.399  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32   0.341  11.129   -16.057  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4  0.000  11.129   -16.057  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4  0.231  11.360   -15.827  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2   0.000  11.360   -15.826  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2   0.386  11.745   -15.441  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4  0.000  11.745   -15.441  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     v     TDSP_CORE_INST/opb[0]                                          NAND2_X4  0.417  12.162   -15.024  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/A                         v     TDSP_CORE_INST/opb[0]                                          INV_X32   0.000  12.163   -15.024  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/ZN                        ^     TDSP_CORE_INST/MPY_32_INST/n_65                                INV_X32   0.271  12.433   -14.753  
      TDSP_CORE_INST/MPY_32_INST/p0258A/A2                             ^     TDSP_CORE_INST/MPY_32_INST/n_65                                NAND2_X4  0.000  12.433   -14.753  
      TDSP_CORE_INST/MPY_32_INST/p0258A/ZN                             v     TDSP_CORE_INST/MPY_32_INST/n_79                                NAND2_X4  0.200  12.634   -14.553  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/A                             v     TDSP_CORE_INST/MPY_32_INST/n_79                                INV_X8    0.000  12.634   -14.553  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/ZN                            ^     TDSP_CORE_INST/MPY_32_INST/n_78                                INV_X8    0.423  13.057   -14.129  
      TDSP_CORE_INST/MPY_32_INST/p0287A/A1                             ^     TDSP_CORE_INST/MPY_32_INST/n_78                                NAND2_X1  0.000  13.057   -14.129  
      TDSP_CORE_INST/MPY_32_INST/p0287A/ZN                             v     TDSP_CORE_INST/MPY_32_INST/n_102                               NAND2_X1  0.261  13.318   -13.868  
      TDSP_CORE_INST/MPY_32_INST/p0073D/A2                             v     TDSP_CORE_INST/MPY_32_INST/n_102                               NAND2_X4  0.000  13.318   -13.868  
      TDSP_CORE_INST/MPY_32_INST/p0073D/ZN                             ^     TDSP_CORE_INST/MPY_32_INST/n_109                               NAND2_X4  0.320  13.638   -13.548  
      TDSP_CORE_INST/MPY_32_INST/p0137D/A1                             ^     TDSP_CORE_INST/MPY_32_INST/n_109                               NAND2_X1  0.000  13.638   -13.548  
      TDSP_CORE_INST/MPY_32_INST/p0137D/ZN                             v     TDSP_CORE_INST/MPY_32_INST/n_133                               NAND2_X1  0.215  13.854   -13.333  
      TDSP_CORE_INST/MPY_32_INST/p0041D/A2                             v     TDSP_CORE_INST/MPY_32_INST/n_133                               NAND2_X4  0.000  13.854   -13.333  
      TDSP_CORE_INST/MPY_32_INST/p0041D/ZN                             ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                             NAND2_X4  1.206  15.060   -12.126  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/A        ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                             INV_X32   0.002  15.062   -12.124  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/ZN       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22           INV_X32   0.709  15.771   -11.415  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/A1        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22           NAND2_X4  0.000  15.772   -11.415  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159          NAND2_X4  0.546  16.317   -10.869  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/A2        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159          NAND2_X4  0.000  16.317   -10.869  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358          NAND2_X4  0.290  16.608   -10.579  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/A   v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358          INV_X16   0.000  16.608   -10.579  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/ZN  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359          INV_X16   0.518  17.126   -10.060  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/A1        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359          NAND3_X4  0.000  17.126   -10.060  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378          NAND3_X4  0.877  18.003   -9.183  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/B1        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378          OAI21_X1  0.004  18.008   -9.178  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549          OAI21_X1  2.345  20.353   -6.833  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A/A2        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549          NAND2_X1  0.001  20.354   -6.832  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_807          NAND2_X1  0.434  20.788   -6.398  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A/A         v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_807          OAI21_X1  0.000  20.788   -6.398  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_896          OAI21_X1  0.748  21.536   -5.650  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A/A2        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_896          NAND2_X1  0.000  21.536   -5.650  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1074         NAND2_X1  0.394  21.930   -5.257  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053/A1   v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1074         NAND2_X1  0.000  21.930   -5.257  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053/ZN   ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1104         NAND2_X1  0.465  22.395   -4.791  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A/A1        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1104         NAND2_X1  0.000  22.395   -4.791  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1213         NAND2_X1  0.218  22.613   -4.573  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594/A         v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1213         OAI21_X1  0.000  22.613   -4.573  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1772         OAI21_X1  0.751  23.364   -3.822  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A/A1        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1772         NAND2_X1  0.000  23.365   -3.822  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1341         NAND2_X1  0.395  23.760   -3.426  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579/A         v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1341         OAI21_X1  0.000  23.760   -3.426  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1762         OAI21_X1  0.597  24.357   -2.829  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A/A1        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1762         NAND2_X1  0.000  24.357   -2.829  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1427         NAND2_X1  0.325  24.682   -2.504  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A/A         v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1427         OAI21_X2  0.000  24.682   -2.504  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1438         OAI21_X2  0.685  25.367   -1.819  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A/A2        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1438         NAND2_X1  0.000  25.367   -1.819  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1495         NAND2_X1  0.329  25.696   -1.490  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A/A         v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1495         OAI21_X1  0.000  25.696   -1.490  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1502         OAI21_X1  0.490  26.186   -1.000  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A/A2        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1502         NOR2_X4   0.000  26.186   -1.000  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1551         NOR2_X4   0.376  26.562   -0.625  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A/A2        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1551         NOR2_X2   0.000  26.562   -0.625  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1580         NOR2_X2   0.731  27.293   0.107  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A/B1        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1580         AOI21_X1  0.000  27.293   0.107  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1642         AOI21_X1  0.557  27.850   0.664  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A/B1        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1642         OAI21_X2  0.000  27.850   0.664  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/ab_result[14]                       OAI21_X2  2.492  30.342   3.156  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A/A                             ^     TDSP_CORE_INST/MPY_32_INST/ab_result[14]                       INV_X4    0.002  30.344   3.158  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A/ZN                            v     TDSP_CORE_INST/MPY_32_INST/n_300                               INV_X4    0.807  31.151   3.965  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1099A/A2               v     TDSP_CORE_INST/MPY_32_INST/n_300                               NAND2_X4  0.000  31.151   3.965  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1099A/ZN               ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_73                  NAND2_X4  1.057  32.208   5.022  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5180A/B1               ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_73                  OAI21_X1  0.000  32.208   5.022  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5180A/ZN               v     TDSP_CORE_INST/MPY_32_INST/n_259                               OAI21_X1  0.345  32.553   5.367  
      TDSP_CORE_INST/MPY_32_INST/p5091A/B1                             v     TDSP_CORE_INST/MPY_32_INST/n_259                               AOI22_X1  0.000  32.553   5.367  
      TDSP_CORE_INST/MPY_32_INST/p5091A/ZN                             ^     TDSP_CORE_INST/MPY_32_INST/n_17                                AOI22_X1  0.634  33.187   6.001  
      TDSP_CORE_INST/MPY_32_INST/Fp5208A/A                             ^     TDSP_CORE_INST/MPY_32_INST/n_17                                INV_X2    0.000  33.187   6.001  
      TDSP_CORE_INST/MPY_32_INST/Fp5208A/ZN                            v     TDSP_CORE_INST/mpy_result[15]                                  INV_X2    0.343  33.530   6.344  
      TDSP_CORE_INST/EXECUTE_INST/p2771A/B1                            v     TDSP_CORE_INST/mpy_result[15]                                  AOI22_X1  0.000  33.530   6.344  
      TDSP_CORE_INST/EXECUTE_INST/p2771A/ZN                            ^     TDSP_CORE_INST/EXECUTE_INST/n_662                              AOI22_X1  0.699  34.229   7.043  
      TDSP_CORE_INST/EXECUTE_INST/p2693A/A                             ^     TDSP_CORE_INST/EXECUTE_INST/n_662                              INV_X1    0.000  34.229   7.043  
      TDSP_CORE_INST/EXECUTE_INST/p2693A/ZN                            v     TDSP_CORE_INST/EXECUTE_INST/n_696                              INV_X1    0.440  34.670   7.483  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[15]/D                          v     TDSP_CORE_INST/EXECUTE_INST/n_696                              SDFF_X1   0.000  34.670   7.483  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    27.186  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    27.186  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    27.498  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    27.498  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    27.639  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    27.639  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    27.771  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    27.771  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    27.890  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    27.890  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    28.010  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    28.010  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    28.124  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    28.124  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    28.244  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    28.244  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    28.418  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    28.418  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.105  1.337    28.523  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.338    28.524  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.905  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.905  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.379  2.097    29.284  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.000  2.098    29.284  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.477    29.663  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.477    29.663  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.876    30.063  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.000  2.877    30.063  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.266    30.452  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.266    30.452  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.645    30.831  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.645    30.831  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.987  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.987  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.884    31.070  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.884    31.070  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  3.999    31.185  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  3.999    31.185  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.110    31.296  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.112    31.298  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.291    31.477  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.000  4.291    31.477  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.159  4.450    31.636  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.452    31.639  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.211  4.663    31.849  
      m_clk__L16_I7/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.663    31.849  
      m_clk__L16_I7/ZN                          v     m_clk__L16_N7   INV_X32  0.149  4.812    31.998  
      m_clk__L17_I12/A                          v     m_clk__L16_N7   INV_X32  0.000  4.812    31.998  
      m_clk__L17_I12/ZN                         ^     m_clk__L17_N12  INV_X32  0.174  4.986    32.172  
      m_clk__L18_I19/A                          ^     m_clk__L17_N12  INV_X32  0.000  4.986    32.172  
      m_clk__L18_I19/ZN                         v     m_clk__L18_N19  INV_X32  0.088  5.074    32.260  
      m_clk__L19_I30/A                          v     m_clk__L18_N19  INV_X32  0.000  5.074    32.260  
      m_clk__L19_I30/ZN                         ^     m_clk__L19_N30  INV_X32  0.116  5.190    32.376  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[15]/CK  ^     m_clk__L19_N30  SDFF_X1  0.000  5.190    32.376  
      -------------------------------------------------------------------------------------------------
Path 22: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[2]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.300
- Setup                         0.585
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.315
- Arrival Time                 35.030
= Slack Time                  -26.715
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.715  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.715  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.403  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.403  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -26.262  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -26.262  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -26.130  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -26.130  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -26.011  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -26.011  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.891  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.891  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.777  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.777  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.657  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.657  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.483  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.483  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -25.375  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -25.374  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.990  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.990  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.586  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.585  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -24.206  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -24.205  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.806  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.805  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.417  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.416  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -23.037  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -23.037  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.882  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.881  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.773  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.773  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.571  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.570  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.430  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.430  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -22.245  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -22.245  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -22.124  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -22.124  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.949  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.949  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.812  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.812  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.648  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.648  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.563  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.563  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.434  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.434  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.782  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.782  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -20.310  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -20.284  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -18.136  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -18.134  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.991  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.991  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.546  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.546  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -16.314  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -16.313  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -16.191  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -16.191  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.599  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.599  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.644  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.642  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -14.021  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -14.021  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.502  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.502  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -13.241  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -13.241  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.919  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.919  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.702  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.702  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.464  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.464  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -12.288  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -12.288  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.912  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.912  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.576  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.576  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.598  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.597  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.849  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.849  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.661  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.661  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -8.297  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -8.297  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -7.314  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -7.314  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.684  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.684  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -5.394  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -5.394  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.529  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.529  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.769  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.769  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -2.108  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -2.108  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -1.055  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -1.055  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.598  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.598  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.561  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.561  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   1.682  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   1.682  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   1.853  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   1.853  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.070  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.070  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.484  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.484  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   2.778  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   2.778  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   4.582  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/A                      ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X32    0.003  31.300   4.585  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/Z                      ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      BUF_X32    1.166  32.466   5.751  
      TDSP_CORE_INST/ALU_32_INST/p7191A7678/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      AOI21_X1   0.006  32.472   5.757  
      TDSP_CORE_INST/ALU_32_INST/p7191A7678/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_227                               AOI21_X1   0.283  32.755   6.040  
      TDSP_CORE_INST/ALU_32_INST/p7458A7648/A                          v     TDSP_CORE_INST/ALU_32_INST/n_227                               OAI211_X1  0.000  32.755   6.040  
      TDSP_CORE_INST/ALU_32_INST/p7458A7648/ZN                         ^     TDSP_CORE_INST/alu_result[2]                                   OAI211_X1  0.856  33.611   6.897  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25775/B1                       ^     TDSP_CORE_INST/alu_result[2]                                   AOI22_X1   0.000  33.612   6.897  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25775/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_712                              AOI22_X1   0.509  34.121   7.406  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25753/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_712                              INV_X4     0.000  34.121   7.406  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25753/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_738                              INV_X4     0.909  35.030   8.315  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[2]/D                         ^     TDSP_CORE_INST/EXECUTE_INST/n_738                              SDFF_X2    0.000  35.030   8.315  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------
      Pin                                        Edge  Net             Cell     Delay  Arrival  Required  
                                                                                       Time     Time  
      --------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z          ^     m_clk           -        -      0.000    26.715  
      m_clk__I10/A                               ^     m_clk           BUF_X16  0.000  0.000    26.715  
      m_clk__I10/Z                               ^     m_clk__N10      BUF_X16  0.312  0.312    27.027  
      m_clk__I9/A                                ^     m_clk__N10      BUF_X16  0.000  0.312    27.027  
      m_clk__I9/Z                                ^     m_clk__N9       BUF_X16  0.141  0.453    27.168  
      m_clk__I8/A                                ^     m_clk__N9       BUF_X16  0.000  0.453    27.168  
      m_clk__I8/Z                                ^     m_clk__N8       BUF_X16  0.132  0.585    27.300  
      m_clk__I7/A                                ^     m_clk__N8       BUF_X16  0.000  0.585    27.300  
      m_clk__I7/Z                                ^     m_clk__N7       BUF_X16  0.119  0.704    27.419  
      m_clk__I6/A                                ^     m_clk__N7       BUF_X16  0.000  0.704    27.419  
      m_clk__I6/Z                                ^     m_clk__N6       BUF_X16  0.120  0.824    27.539  
      m_clk__I5/A                                ^     m_clk__N6       BUF_X16  0.000  0.824    27.539  
      m_clk__I5/Z                                ^     m_clk__N5       BUF_X16  0.114  0.938    27.653  
      m_clk__I4/A                                ^     m_clk__N5       BUF_X16  0.000  0.938    27.653  
      m_clk__I4/Z                                ^     m_clk__N4       BUF_X16  0.120  1.058    27.773  
      m_clk__L1_I1/A                             ^     m_clk__N4       BUF_X16  0.000  1.058    27.773  
      m_clk__L1_I1/Z                             ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.946  
      m_clk__L2_I1/A                             ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.947  
      m_clk__L2_I1/ZN                            v     m_clk__L2_N1    INV_X32  0.105  1.337    28.052  
      m_clk__L3_I1/A                             v     m_clk__L2_N1    BUF_X32  0.001  1.338    28.052  
      m_clk__L3_I1/Z                             v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.434  
      m_clk__L4_I0/A                             v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.434  
      m_clk__L4_I0/Z                             v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.812  
      m_clk__L5_I0/A                             v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.813  
      m_clk__L5_I0/Z                             v     m_clk__L5_N0    BUF_X32  0.379  2.477    29.192  
      m_clk__L6_I0/A                             v     m_clk__L5_N0    BUF_X32  0.000  2.477    29.192  
      m_clk__L6_I0/Z                             v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.591  
      m_clk__L7_I0/A                             v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.592  
      m_clk__L7_I0/Z                             v     m_clk__L7_N0    BUF_X32  0.389  3.266    29.980  
      m_clk__L8_I0/A                             v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.981  
      m_clk__L8_I0/Z                             v     m_clk__L8_N0    BUF_X32  0.379  3.645    30.360  
      m_clk__L9_I0/A                             v     m_clk__L8_N0    INV_X32  0.000  3.645    30.360  
      m_clk__L9_I0/ZN                            ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.515  
      m_clk__L10_I1/A                            ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.515  
      m_clk__L10_I1/ZN                           v     m_clk__L10_N1   INV_X32  0.083  3.883    30.598  
      m_clk__L11_I1/A                            v     m_clk__L10_N1   INV_X32  0.000  3.883    30.598  
      m_clk__L11_I1/ZN                           ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.714  
      m_clk__L12_I1/A                            ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.714  
      m_clk__L12_I1/ZN                           v     m_clk__L12_N1   INV_X32  0.111  4.110    30.825  
      m_clk__L13_I2/A                            v     m_clk__L12_N1   INV_X32  0.002  4.112    30.827  
      m_clk__L13_I2/ZN                           ^     m_clk__L13_N2   INV_X32  0.179  4.291    31.006  
      m_clk__L14_I3/A                            ^     m_clk__L13_N2   INV_X32  0.000  4.291    31.006  
      m_clk__L14_I3/ZN                           v     m_clk__L14_N3   INV_X32  0.130  4.421    31.136  
      m_clk__L15_I6/A                            v     m_clk__L14_N3   INV_X32  0.000  4.421    31.136  
      m_clk__L15_I6/ZN                           ^     m_clk__L15_N6   INV_X32  0.202  4.623    31.338  
      m_clk__L16_I12/A                           ^     m_clk__L15_N6   INV_X32  0.000  4.623    31.338  
      m_clk__L16_I12/ZN                          v     m_clk__L16_N12  INV_X32  0.137  4.760    31.475  
      m_clk__L17_I21/A                           v     m_clk__L16_N12  INV_X32  0.000  4.760    31.475  
      m_clk__L17_I21/ZN                          ^     m_clk__L17_N21  INV_X32  0.208  4.968    31.683  
      m_clk__L18_I35/A                           ^     m_clk__L17_N21  INV_X32  0.000  4.968    31.683  
      m_clk__L18_I35/ZN                          v     m_clk__L18_N35  INV_X32  0.158  5.126    31.841  
      m_clk__L19_I68/A                           v     m_clk__L18_N35  INV_X32  0.000  5.126    31.841  
      m_clk__L19_I68/ZN                          ^     m_clk__L19_N68  INV_X32  0.174  5.300    32.015  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[2]/CK  ^     m_clk__L19_N68  SDFF_X2  0.000  5.300    32.015  
      --------------------------------------------------------------------------------------------------
Path 23: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[26]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[26]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.270
- Setup                         0.549
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.321
- Arrival Time                 35.036
= Slack Time                  -26.715
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.715  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.715  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.402  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.402  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -26.261  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -26.261  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -26.130  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -26.130  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -26.011  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -26.011  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.891  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.891  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.776  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.776  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.656  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.656  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.483  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.483  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -25.375  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -25.374  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.990  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.990  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.586  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.585  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -24.205  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -24.205  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.806  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.805  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.416  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.416  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -23.037  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -23.037  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.881  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.881  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.773  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.773  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.571  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.569  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.429  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.429  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -22.245  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -22.245  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -22.124  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -22.124  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.949  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.949  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.811  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.811  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.648  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.648  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.563  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.563  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.433  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.433  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.782  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.782  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -20.310  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -20.284  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -18.135  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -18.134  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.990  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.990  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.546  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.546  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -16.313  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -16.313  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -16.191  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -16.191  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.599  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.599  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.643  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.642  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -14.020  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -14.020  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.502  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.502  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -13.241  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -13.241  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.918  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.918  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.702  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.702  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.464  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.464  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -12.288  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -12.288  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.911  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.911  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.576  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.576  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.597  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.597  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.849  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.848  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.660  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.660  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -8.297  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -8.297  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -7.313  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -7.313  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.684  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.684  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -5.394  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -5.394  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.529  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.528  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.769  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.769  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -2.108  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -2.107  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -1.054  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -1.054  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.598  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.598  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.561  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.561  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   1.682  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   1.682  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   1.854  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   1.854  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.070  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.070  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.485  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.485  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   2.778  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   2.778  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   4.582  
      TDSP_CORE_INST/ALU_32_INST/FE_PSC568_n_208/A                     ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X4     0.002  31.299   4.584  
      TDSP_CORE_INST/ALU_32_INST/FE_PSC568_n_208/Z                     ^     TDSP_CORE_INST/ALU_32_INST/FE_PSN568_n_208                     BUF_X4     1.129  32.428   5.713  
      TDSP_CORE_INST/ALU_32_INST/p7191A7685/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_PSN568_n_208                     AOI21_X1   0.000  32.428   5.713  
      TDSP_CORE_INST/ALU_32_INST/p7191A7685/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_220                               AOI21_X1   0.373  32.801   6.086  
      TDSP_CORE_INST/ALU_32_INST/p7458A7653/A                          v     TDSP_CORE_INST/ALU_32_INST/n_220                               OAI211_X1  0.000  32.801   6.086  
      TDSP_CORE_INST/ALU_32_INST/p7458A7653/ZN                         ^     TDSP_CORE_INST/alu_result[26]                                  OAI211_X1  0.930  33.730   7.016  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25773/B1                       ^     TDSP_CORE_INST/alu_result[26]                                  AOI22_X1   0.001  33.731   7.016  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25773/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_714                              AOI22_X1   0.548  34.279   7.564  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25743/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_714                              INV_X4     0.000  34.279   7.564  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25743/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_749                              INV_X4     0.757  35.036   8.321  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[26]/D                        ^     TDSP_CORE_INST/EXECUTE_INST/n_749                              SDFF_X2    0.000  35.036   8.321  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    26.715  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    26.715  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    27.027  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    27.027  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    27.168  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    27.168  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    27.299  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    27.299  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    27.418  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    27.418  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    27.539  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    27.539  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    27.653  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    27.653  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    27.773  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    27.773  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.946  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.946  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.105  1.337    28.051  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.338    28.052  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.434  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.434  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.812  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.812  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.477    29.192  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.477    29.192  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.591  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.591  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.266    29.980  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.980  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.645    30.360  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.645    30.360  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.515  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.515  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.883    30.598  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.883    30.598  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.714  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.714  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.110    30.825  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.112    30.826  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.291    31.005  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.000  4.291    31.005  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.421    31.136  
      m_clk__L15_I5/A                             v     m_clk__L14_N3   INV_X32  0.000  4.421    31.136  
      m_clk__L15_I5/ZN                            ^     m_clk__L15_N5   INV_X32  0.186  4.607    31.322  
      m_clk__L16_I9/A                             ^     m_clk__L15_N5   INV_X32  0.000  4.607    31.322  
      m_clk__L16_I9/ZN                            v     m_clk__L16_N9   INV_X32  0.142  4.749    31.464  
      m_clk__L17_I15/A                            v     m_clk__L16_N9   INV_X32  0.000  4.749    31.464  
      m_clk__L17_I15/ZN                           ^     m_clk__L17_N15  INV_X32  0.200  4.949    31.664  
      m_clk__L18_I24/A                            ^     m_clk__L17_N15  INV_X32  0.000  4.949    31.664  
      m_clk__L18_I24/ZN                           v     m_clk__L18_N24  INV_X32  0.155  5.105    31.819  
      m_clk__L19_I42/A                            v     m_clk__L18_N24  INV_X32  0.000  5.105    31.819  
      m_clk__L19_I42/ZN                           ^     m_clk__L19_N42  INV_X32  0.165  5.270    31.984  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[26]/CK  ^     m_clk__L19_N42  SDFF_X2  0.000  5.270    31.984  
      ---------------------------------------------------------------------------------------------------
Path 24: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[25]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[25]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.272
- Setup                         0.563
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.309
- Arrival Time                 34.949
= Slack Time                  -26.640
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.640  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.640  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.328  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.328  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -26.187  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -26.187  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -26.056  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -26.056  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.937  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.937  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.816  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.816  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.702  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.702  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.582  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.582  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.409  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.409  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -25.301  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -25.300  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.916  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.916  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.512  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.511  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -24.131  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -24.131  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.732  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.731  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.342  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.342  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.963  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.962  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.807  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.807  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.698  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.698  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.497  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.495  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.355  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.355  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -22.171  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -22.171  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -22.050  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -22.050  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.875  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.875  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.737  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.737  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.573  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.573  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.488  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.488  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.359  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.359  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.708  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.708  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -20.236  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -20.210  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -18.061  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -18.059  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.916  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.916  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.472  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.472  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -16.239  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -16.239  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -16.117  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -16.116  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.525  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.525  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.569  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.568  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.946  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.946  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.428  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.428  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -13.167  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -13.167  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.844  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.844  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.628  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.628  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.389  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.389  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -12.214  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -12.214  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.837  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.837  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.501  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.501  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.523  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.523  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.774  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.774  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.586  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.586  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -8.223  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -8.223  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -7.239  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -7.239  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.610  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.610  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -5.320  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -5.320  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.454  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.454  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.695  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.695  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -2.033  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -2.033  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.980  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.980  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.524  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.524  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.635  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.635  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   1.756  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   1.756  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   1.928  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   1.928  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.144  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.144  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.559  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.559  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   2.852  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   2.852  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   4.657  
      TDSP_CORE_INST/ALU_32_INST/FE_PSC568_n_208/A                     ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X4     0.002  31.299   4.659  
      TDSP_CORE_INST/ALU_32_INST/FE_PSC568_n_208/Z                     ^     TDSP_CORE_INST/ALU_32_INST/FE_PSN568_n_208                     BUF_X4     1.129  32.428   5.787  
      TDSP_CORE_INST/ALU_32_INST/p7191A7689/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_PSN568_n_208                     AOI21_X1   0.000  32.428   5.787  
      TDSP_CORE_INST/ALU_32_INST/p7191A7689/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_216                               AOI21_X1   0.355  32.783   6.142  
      TDSP_CORE_INST/ALU_32_INST/p7458A7658/A                          v     TDSP_CORE_INST/ALU_32_INST/n_216                               OAI211_X1  0.000  32.783   6.142  
      TDSP_CORE_INST/ALU_32_INST/p7458A7658/ZN                         ^     TDSP_CORE_INST/alu_result[25]                                  OAI211_X1  0.822  33.605   6.964  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25772/B1                       ^     TDSP_CORE_INST/alu_result[25]                                  AOI22_X1   0.000  33.605   6.964  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25772/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_715                              AOI22_X1   0.526  34.131   7.491  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25742/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_715                              INV_X4     0.000  34.131   7.491  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25742/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_750                              INV_X4     0.818  34.949   8.309  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[25]/D                        ^     TDSP_CORE_INST/EXECUTE_INST/n_750                              SDFF_X2    0.000  34.949   8.309  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    26.640  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    26.640  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    26.953  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    26.953  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    27.094  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    27.094  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    27.225  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    27.225  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    27.344  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    27.344  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    27.464  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    27.464  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    27.579  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    27.579  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    27.699  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    27.699  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.872  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.872  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.105  1.337    27.977  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.978  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.359  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.359  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.738  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.738  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.477    29.118  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.477    29.118  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.517  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.517  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.266    29.906  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.906  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.645    30.285  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.645    30.285  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.441  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.441  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.883    30.524  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.883    30.524  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.640  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.640  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.110    30.750  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.112    30.752  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.931  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.931  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.421    31.061  
      m_clk__L15_I5/A                             v     m_clk__L14_N3   INV_X32  0.000  4.421    31.062  
      m_clk__L15_I5/ZN                            ^     m_clk__L15_N5   INV_X32  0.186  4.607    31.248  
      m_clk__L16_I9/A                             ^     m_clk__L15_N5   INV_X32  0.000  4.607    31.248  
      m_clk__L16_I9/ZN                            v     m_clk__L16_N9   INV_X32  0.142  4.749    31.390  
      m_clk__L17_I15/A                            v     m_clk__L16_N9   INV_X32  0.000  4.749    31.390  
      m_clk__L17_I15/ZN                           ^     m_clk__L17_N15  INV_X32  0.200  4.949    31.589  
      m_clk__L18_I25/A                            ^     m_clk__L17_N15  INV_X32  0.001  4.949    31.590  
      m_clk__L18_I25/ZN                           v     m_clk__L18_N25  INV_X32  0.156  5.106    31.746  
      m_clk__L19_I43/A                            v     m_clk__L18_N25  INV_X32  0.000  5.106    31.746  
      m_clk__L19_I43/ZN                           ^     m_clk__L19_N43  INV_X32  0.167  5.272    31.913  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[25]/CK  ^     m_clk__L19_N43  SDFF_X2  0.000  5.272    31.913  
      ---------------------------------------------------------------------------------------------------
Path 25: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[29]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[29]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.267
- Setup                         0.554
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.312
- Arrival Time                 34.904
= Slack Time                  -26.592
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.592  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.592  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.279  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.279  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -26.138  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -26.138  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -26.007  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -26.007  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.888  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.888  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.768  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.768  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.653  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.653  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.533  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.533  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.360  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.360  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -25.252  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -25.251  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.867  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.867  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.463  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.462  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -24.083  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -24.082  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.683  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.682  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.293  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.293  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.914  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.914  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.758  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.833    -22.758  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.650  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.650  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.448  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.446  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.307  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.307  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -22.122  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -22.122  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -22.001  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -22.001  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.826  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.826  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.688  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.688  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.525  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.525  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.440  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.440  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.311  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.310  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.659  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.659  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -20.187  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -20.161  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -18.013  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -18.011  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.868  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.867  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.423  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.423  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -16.190  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -16.190  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -16.068  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -16.068  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.476  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.476  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.520  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.519  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.897  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.897  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.379  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.379  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -13.118  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -13.118  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.795  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.795  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.579  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.579  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.341  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.341  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -12.165  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -12.165  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.789  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.788  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.453  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.453  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.474  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.474  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.726  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.726  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.538  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.537  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -8.174  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -8.174  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -7.191  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -7.191  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.561  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.561  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -5.271  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -5.271  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.406  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.406  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.646  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.646  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.985  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.985  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.932  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.932  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.475  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.475  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.684  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.684  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   1.805  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   1.805  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   1.976  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   1.976  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.193  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.193  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.607  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.607  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   2.901  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A/A                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               INV_X2     0.000  29.493   2.901  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A/ZN                            v     TDSP_CORE_INST/ALU_32_INST/n_204                               INV_X2     0.205  29.698   3.106  
      TDSP_CORE_INST/ALU_32_INST/p7149A/A1                             v     TDSP_CORE_INST/ALU_32_INST/n_204                               NOR2_X4    0.000  29.698   3.106  
      TDSP_CORE_INST/ALU_32_INST/p7149A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_206                               NOR2_X4    1.477  31.175   4.583  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A/A                             ^     TDSP_CORE_INST/ALU_32_INST/n_206                               INV_X1     0.003  31.178   4.587  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A/ZN                            v     TDSP_CORE_INST/ALU_32_INST/n_207                               INV_X1     0.536  31.715   5.123  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207/A                     v     TDSP_CORE_INST/ALU_32_INST/n_207                               INV_X16    0.000  31.715   5.123  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207/ZN                    ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN275_n_207                     INV_X16    0.501  32.216   5.624  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207/A                     ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN275_n_207                     INV_X32    0.000  32.216   5.624  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207/ZN                    v     TDSP_CORE_INST/ALU_32_INST/FE_OFN277_n_207                     INV_X32    0.368  32.584   5.992  
      TDSP_CORE_INST/ALU_32_INST/p7458A7643/C1                         v     TDSP_CORE_INST/ALU_32_INST/FE_OFN277_n_207                     OAI211_X1  0.007  32.591   5.999  
      TDSP_CORE_INST/ALU_32_INST/p7458A7643/ZN                         ^     TDSP_CORE_INST/alu_result[29]                                  OAI211_X1  0.978  33.569   6.977  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25777/B1                       ^     TDSP_CORE_INST/alu_result[29]                                  AOI22_X1   0.000  33.570   6.978  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25777/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_710                              AOI22_X1   0.561  34.130   7.539  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25748/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_710                              INV_X4     0.000  34.130   7.539  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25748/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_744                              INV_X4     0.774  34.904   8.312  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[29]/D                        ^     TDSP_CORE_INST/EXECUTE_INST/n_744                              SDFF_X2    0.000  34.904   8.312  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    26.592  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    26.592  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    26.904  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    26.904  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    27.045  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    27.045  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    27.176  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    27.176  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    27.295  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    27.295  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    27.416  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    27.416  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    27.530  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    27.530  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    27.650  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    27.650  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.823  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.823  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.105  1.337    27.928  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.929  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.311  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.311  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.689  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.689  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.477    29.069  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.477    29.069  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.468  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.469  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.265    29.857  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.857  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.645    30.237  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.645    30.237  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.392  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.392  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.883    30.475  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.883    30.475  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.591  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.591  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.110    30.702  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.112    30.704  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.882  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.882  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.421    31.013  
      m_clk__L15_I5/A                             v     m_clk__L14_N3   INV_X32  0.000  4.421    31.013  
      m_clk__L15_I5/ZN                            ^     m_clk__L15_N5   INV_X32  0.186  4.607    31.199  
      m_clk__L16_I9/A                             ^     m_clk__L15_N5   INV_X32  0.000  4.607    31.199  
      m_clk__L16_I9/ZN                            v     m_clk__L16_N9   INV_X32  0.142  4.749    31.341  
      m_clk__L17_I15/A                            v     m_clk__L16_N9   INV_X32  0.000  4.749    31.341  
      m_clk__L17_I15/ZN                           ^     m_clk__L17_N15  INV_X32  0.200  4.949    31.541  
      m_clk__L18_I25/A                            ^     m_clk__L17_N15  INV_X32  0.001  4.949    31.541  
      m_clk__L18_I25/ZN                           v     m_clk__L18_N25  INV_X32  0.156  5.106    31.697  
      m_clk__L19_I44/A                            v     m_clk__L18_N25  INV_X32  0.000  5.106    31.697  
      m_clk__L19_I44/ZN                           ^     m_clk__L19_N44  INV_X32  0.161  5.267    31.858  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[29]/CK  ^     m_clk__L19_N44  SDFF_X2  0.000  5.267    31.858  
      ---------------------------------------------------------------------------------------------------
Path 26: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[8]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.121
- Setup                         0.530
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.191
- Arrival Time                 34.755
= Slack Time                  -26.565
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.565  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.564  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.252  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.252  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -26.111  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -26.111  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.980  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.980  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.861  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.861  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.740  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.740  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.626  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.626  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.506  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.506  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.333  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.333  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -25.225  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -25.224  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.840  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.840  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.436  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.435  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -24.055  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -24.055  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.656  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.655  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.266  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.266  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.887  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.887  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.731  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.731  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.623  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.623  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.421  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.419  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.279  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.279  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -22.095  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -22.095  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.974  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.974  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.799  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.799  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.661  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.661  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.498  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.498  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.413  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.413  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.283  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.283  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.632  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.632  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -20.160  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -20.134  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.985  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.984  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.840  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.840  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.396  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.396  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -16.163  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -16.163  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -16.041  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -16.040  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.449  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.449  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.493  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.492  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.870  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.870  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.352  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.352  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -13.091  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -13.091  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.768  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.768  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.552  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.552  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.314  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.313  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -12.138  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -12.138  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.761  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.761  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.426  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.425  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.447  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.447  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.698  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.698  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.510  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.510  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -8.147  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -8.147  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -7.163  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -7.163  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.534  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.534  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -5.244  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -5.244  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.378  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.378  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.619  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.619  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.957  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.957  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.904  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.904  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.448  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.448  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.711  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.711  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   1.832  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   1.832  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   2.004  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   2.004  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.220  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.220  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.635  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.635  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   2.928  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   2.928  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   4.732  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/A                      ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X32    0.003  31.300   4.735  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/Z                      ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      BUF_X32    1.166  32.466   5.901  
      TDSP_CORE_INST/ALU_32_INST/p7191A7668/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      AOI21_X1   0.005  32.471   5.906  
      TDSP_CORE_INST/ALU_32_INST/p7191A7668/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_236                               AOI21_X1   0.296  32.767   6.202  
      TDSP_CORE_INST/ALU_32_INST/p7458A7638/A                          v     TDSP_CORE_INST/ALU_32_INST/n_236                               OAI211_X1  0.000  32.767   6.202  
      TDSP_CORE_INST/ALU_32_INST/p7458A7638/ZN                         ^     TDSP_CORE_INST/alu_result[8]                                   OAI211_X1  0.796  33.563   6.998  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25784/B1                       ^     TDSP_CORE_INST/alu_result[8]                                   AOI22_X1   0.000  33.563   6.998  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25784/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_702                              AOI22_X1   0.500  34.063   7.498  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25754/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_702                              INV_X8     0.000  34.063   7.498  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25754/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_737                              INV_X8     0.692  34.755   8.191  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[8]/D                         ^     TDSP_CORE_INST/EXECUTE_INST/n_737                              SDFF_X2    0.000  34.755   8.191  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------
      Pin                                        Edge  Net             Cell     Delay  Arrival  Required  
                                                                                       Time     Time  
      --------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z          ^     m_clk           -        -      0.000    26.565  
      m_clk__I10/A                               ^     m_clk           BUF_X16  0.000  0.000    26.565  
      m_clk__I10/Z                               ^     m_clk__N10      BUF_X16  0.312  0.312    26.877  
      m_clk__I9/A                                ^     m_clk__N10      BUF_X16  0.000  0.312    26.877  
      m_clk__I9/Z                                ^     m_clk__N9       BUF_X16  0.141  0.453    27.018  
      m_clk__I8/A                                ^     m_clk__N9       BUF_X16  0.000  0.453    27.018  
      m_clk__I8/Z                                ^     m_clk__N8       BUF_X16  0.132  0.585    27.149  
      m_clk__I7/A                                ^     m_clk__N8       BUF_X16  0.000  0.585    27.149  
      m_clk__I7/Z                                ^     m_clk__N7       BUF_X16  0.119  0.704    27.268  
      m_clk__I6/A                                ^     m_clk__N7       BUF_X16  0.000  0.704    27.268  
      m_clk__I6/Z                                ^     m_clk__N6       BUF_X16  0.120  0.824    27.388  
      m_clk__I5/A                                ^     m_clk__N6       BUF_X16  0.000  0.824    27.388  
      m_clk__I5/Z                                ^     m_clk__N5       BUF_X16  0.114  0.938    27.503  
      m_clk__I4/A                                ^     m_clk__N5       BUF_X16  0.000  0.938    27.503  
      m_clk__I4/Z                                ^     m_clk__N4       BUF_X16  0.120  1.058    27.623  
      m_clk__L1_I1/A                             ^     m_clk__N4       BUF_X16  0.000  1.058    27.623  
      m_clk__L1_I1/Z                             ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.796  
      m_clk__L2_I1/A                             ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.796  
      m_clk__L2_I1/ZN                            v     m_clk__L2_N1    INV_X32  0.105  1.337    27.901  
      m_clk__L3_I1/A                             v     m_clk__L2_N1    BUF_X32  0.001  1.337    27.902  
      m_clk__L3_I1/Z                             v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.283  
      m_clk__L4_I0/A                             v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.283  
      m_clk__L4_I0/Z                             v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.662  
      m_clk__L5_I0/A                             v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.662  
      m_clk__L5_I0/Z                             v     m_clk__L5_N0    BUF_X32  0.379  2.477    29.042  
      m_clk__L6_I0/A                             v     m_clk__L5_N0    BUF_X32  0.000  2.477    29.042  
      m_clk__L6_I0/Z                             v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.441  
      m_clk__L7_I0/A                             v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.441  
      m_clk__L7_I0/Z                             v     m_clk__L7_N0    BUF_X32  0.389  3.265    29.830  
      m_clk__L8_I0/A                             v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.830  
      m_clk__L8_I0/Z                             v     m_clk__L8_N0    BUF_X32  0.379  3.645    30.210  
      m_clk__L9_I0/A                             v     m_clk__L8_N0    INV_X32  0.000  3.645    30.210  
      m_clk__L9_I0/ZN                            ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.365  
      m_clk__L10_I1/A                            ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.365  
      m_clk__L10_I1/ZN                           v     m_clk__L10_N1   INV_X32  0.083  3.883    30.448  
      m_clk__L11_I1/A                            v     m_clk__L10_N1   INV_X32  0.000  3.883    30.448  
      m_clk__L11_I1/ZN                           ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.564  
      m_clk__L12_I1/A                            ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.564  
      m_clk__L12_I1/ZN                           v     m_clk__L12_N1   INV_X32  0.111  4.110    30.675  
      m_clk__L13_I2/A                            v     m_clk__L12_N1   INV_X32  0.002  4.112    30.676  
      m_clk__L13_I2/ZN                           ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.855  
      m_clk__L14_I3/A                            ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.855  
      m_clk__L14_I3/ZN                           v     m_clk__L14_N3   INV_X32  0.130  4.421    30.986  
      m_clk__L15_I6/A                            v     m_clk__L14_N3   INV_X32  0.000  4.421    30.986  
      m_clk__L15_I6/ZN                           ^     m_clk__L15_N6   INV_X32  0.202  4.623    31.188  
      m_clk__L16_I11/A                           ^     m_clk__L15_N6   INV_X32  0.000  4.623    31.188  
      m_clk__L16_I11/ZN                          v     m_clk__L16_N11  INV_X32  0.132  4.756    31.320  
      m_clk__L17_I19/A                           v     m_clk__L16_N11  INV_X32  0.001  4.757    31.321  
      m_clk__L17_I19/ZN                          ^     m_clk__L17_N19  INV_X32  0.154  4.911    31.475  
      m_clk__L18_I32/A                           ^     m_clk__L17_N19  INV_X32  0.000  4.911    31.475  
      m_clk__L18_I32/ZN                          v     m_clk__L18_N32  INV_X32  0.078  4.989    31.554  
      m_clk__L19_I62/A                           v     m_clk__L18_N32  INV_X32  0.000  4.989    31.554  
      m_clk__L19_I62/ZN                          ^     m_clk__L19_N62  INV_X32  0.132  5.121    31.685  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[8]/CK  ^     m_clk__L19_N62  SDFF_X2  0.000  5.121    31.685  
      --------------------------------------------------------------------------------------------------
Path 27: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.175
- Setup                         0.524
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.251
- Arrival Time                 34.807
= Slack Time                  -26.556
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.556  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.556  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.244  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.244  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -26.103  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -26.103  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.972  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.972  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.853  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.853  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.732  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.732  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.618  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.618  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.498  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.498  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.325  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.325  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -25.217  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -25.216  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.832  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.832  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.428  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.427  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -24.047  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -24.047  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.648  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.647  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.258  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.258  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.879  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.878  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.723  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.723  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.614  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.614  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.413  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.411  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.271  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.271  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -22.087  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -22.087  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.966  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.966  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.791  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.791  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.653  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.653  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.489  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.489  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.404  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.404  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.275  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.275  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.624  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.624  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -20.152  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -20.126  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.977  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.975  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.832  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.832  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.388  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.388  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -16.155  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -16.155  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -16.033  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -16.032  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.441  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.441  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.485  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.484  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.862  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.862  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.344  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.344  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -13.083  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -13.083  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.760  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.760  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.544  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.544  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.305  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.305  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -12.130  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -12.130  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.753  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.753  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.417  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.417  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.439  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.439  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.690  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.690  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.502  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.502  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -8.139  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -8.139  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -7.155  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -7.155  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.526  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.526  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -5.236  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -5.236  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.370  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.370  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.611  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.611  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.949  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.949  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.896  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.896  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.440  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.440  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.719  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.719  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   1.840  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   1.840  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   2.012  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   2.012  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.228  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.228  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.643  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.643  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   2.936  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   2.936  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   4.741  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/A                      ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X32    0.003  31.300   4.743  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/Z                      ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      BUF_X32    1.166  32.466   5.909  
      TDSP_CORE_INST/ALU_32_INST/p7191A7676/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      AOI21_X1   0.006  32.472   5.915  
      TDSP_CORE_INST/ALU_32_INST/p7191A7676/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_229                               AOI21_X1   0.287  32.759   6.202  
      TDSP_CORE_INST/ALU_32_INST/p7458A7646/A                          v     TDSP_CORE_INST/ALU_32_INST/n_229                               OAI211_X1  0.000  32.759   6.202  
      TDSP_CORE_INST/ALU_32_INST/p7458A7646/ZN                         ^     TDSP_CORE_INST/alu_result[3]                                   OAI211_X1  0.852  33.611   7.054  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25779/B1                       ^     TDSP_CORE_INST/alu_result[3]                                   AOI22_X1   0.000  33.611   7.054  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25779/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_707                              AOI22_X1   0.525  34.136   7.580  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25749/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_707                              INV_X8     0.000  34.136   7.580  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25749/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_742                              INV_X8     0.671  34.807   8.250  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/D                         ^     TDSP_CORE_INST/EXECUTE_INST/n_742                              SDFF_X2    0.000  34.807   8.251  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------
      Pin                                        Edge  Net             Cell     Delay  Arrival  Required  
                                                                                       Time     Time  
      --------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z          ^     m_clk           -        -      0.000    26.556  
      m_clk__I10/A                               ^     m_clk           BUF_X16  0.000  0.000    26.556  
      m_clk__I10/Z                               ^     m_clk__N10      BUF_X16  0.312  0.312    26.869  
      m_clk__I9/A                                ^     m_clk__N10      BUF_X16  0.000  0.312    26.869  
      m_clk__I9/Z                                ^     m_clk__N9       BUF_X16  0.141  0.453    27.010  
      m_clk__I8/A                                ^     m_clk__N9       BUF_X16  0.000  0.453    27.010  
      m_clk__I8/Z                                ^     m_clk__N8       BUF_X16  0.132  0.585    27.141  
      m_clk__I7/A                                ^     m_clk__N8       BUF_X16  0.000  0.585    27.141  
      m_clk__I7/Z                                ^     m_clk__N7       BUF_X16  0.119  0.704    27.260  
      m_clk__I6/A                                ^     m_clk__N7       BUF_X16  0.000  0.704    27.260  
      m_clk__I6/Z                                ^     m_clk__N6       BUF_X16  0.120  0.824    27.380  
      m_clk__I5/A                                ^     m_clk__N6       BUF_X16  0.000  0.824    27.380  
      m_clk__I5/Z                                ^     m_clk__N5       BUF_X16  0.114  0.938    27.495  
      m_clk__I4/A                                ^     m_clk__N5       BUF_X16  0.000  0.938    27.495  
      m_clk__I4/Z                                ^     m_clk__N4       BUF_X16  0.120  1.058    27.615  
      m_clk__L1_I1/A                             ^     m_clk__N4       BUF_X16  0.000  1.058    27.615  
      m_clk__L1_I1/Z                             ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.788  
      m_clk__L2_I1/A                             ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.788  
      m_clk__L2_I1/ZN                            v     m_clk__L2_N1    INV_X32  0.105  1.337    27.893  
      m_clk__L3_I1/A                             v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.894  
      m_clk__L3_I1/Z                             v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.275  
      m_clk__L4_I0/A                             v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.275  
      m_clk__L4_I0/Z                             v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.654  
      m_clk__L5_I0/A                             v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.654  
      m_clk__L5_I0/Z                             v     m_clk__L5_N0    BUF_X32  0.379  2.477    29.034  
      m_clk__L6_I0/A                             v     m_clk__L5_N0    BUF_X32  0.000  2.477    29.034  
      m_clk__L6_I0/Z                             v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.433  
      m_clk__L7_I0/A                             v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.433  
      m_clk__L7_I0/Z                             v     m_clk__L7_N0    BUF_X32  0.389  3.266    29.822  
      m_clk__L8_I0/A                             v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.822  
      m_clk__L8_I0/Z                             v     m_clk__L8_N0    BUF_X32  0.379  3.645    30.201  
      m_clk__L9_I0/A                             v     m_clk__L8_N0    INV_X32  0.000  3.645    30.201  
      m_clk__L9_I0/ZN                            ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.357  
      m_clk__L10_I1/A                            ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.357  
      m_clk__L10_I1/ZN                           v     m_clk__L10_N1   INV_X32  0.083  3.883    30.440  
      m_clk__L11_I1/A                            v     m_clk__L10_N1   INV_X32  0.000  3.883    30.440  
      m_clk__L11_I1/ZN                           ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.556  
      m_clk__L12_I1/A                            ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.556  
      m_clk__L12_I1/ZN                           v     m_clk__L12_N1   INV_X32  0.111  4.110    30.666  
      m_clk__L13_I2/A                            v     m_clk__L12_N1   INV_X32  0.002  4.112    30.668  
      m_clk__L13_I2/ZN                           ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.847  
      m_clk__L14_I3/A                            ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.847  
      m_clk__L14_I3/ZN                           v     m_clk__L14_N3   INV_X32  0.130  4.421    30.977  
      m_clk__L15_I6/A                            v     m_clk__L14_N3   INV_X32  0.000  4.421    30.978  
      m_clk__L15_I6/ZN                           ^     m_clk__L15_N6   INV_X32  0.202  4.623    31.180  
      m_clk__L16_I11/A                           ^     m_clk__L15_N6   INV_X32  0.000  4.623    31.180  
      m_clk__L16_I11/ZN                          v     m_clk__L16_N11  INV_X32  0.132  4.756    31.312  
      m_clk__L17_I20/A                           v     m_clk__L16_N11  INV_X32  0.001  4.757    31.313  
      m_clk__L17_I20/ZN                          ^     m_clk__L17_N20  INV_X32  0.185  4.942    31.498  
      m_clk__L18_I33/A                           ^     m_clk__L17_N20  INV_X32  0.000  4.942    31.498  
      m_clk__L18_I33/ZN                          v     m_clk__L18_N33  INV_X32  0.090  5.032    31.588  
      m_clk__L19_I63/A                           v     m_clk__L18_N33  INV_X32  0.000  5.032    31.588  
      m_clk__L19_I63/ZN                          ^     m_clk__L19_N63  INV_X32  0.143  5.175    31.731  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/CK  ^     m_clk__L19_N63  SDFF_X2  0.000  5.175    31.731  
      --------------------------------------------------------------------------------------------------
Path 28: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[9]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[9]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.121
- Setup                         0.541
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.180
- Arrival Time                 34.726
= Slack Time                  -26.546
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.546  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.546  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.234  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.234  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -26.092  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -26.092  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.961  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.961  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.842  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.842  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.722  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.722  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.607  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.607  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.487  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.487  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.314  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.314  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -25.206  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -25.205  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.821  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.821  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.417  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.416  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -24.037  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -24.036  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.637  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.636  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.248  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.247  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.868  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.868  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.712  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.712  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.604  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.604  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.402  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.401  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.261  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.261  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -22.076  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -22.076  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.955  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.955  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.780  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.780  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.642  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.642  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.479  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.479  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.394  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.394  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.265  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.265  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.613  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.613  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -20.141  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -20.115  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.967  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.965  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.822  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.822  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.377  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.377  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -16.145  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -16.144  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -16.022  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -16.022  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.430  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.430  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.474  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.473  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.852  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.852  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.333  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.333  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -13.072  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -13.072  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.749  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.749  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.533  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.533  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.295  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.295  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -12.119  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -12.119  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.743  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.743  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.407  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.407  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.428  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.428  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.680  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.680  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.492  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.492  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -8.128  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -8.128  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -7.145  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -7.145  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.515  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.515  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -5.225  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -5.225  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.360  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.360  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.600  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.600  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.939  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.939  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.886  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.886  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.429  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.429  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.730  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.730  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   1.851  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   1.851  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   2.022  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   2.022  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.239  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.239  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.653  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.653  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   2.947  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   2.947  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   4.751  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/A                      ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X32    0.003  31.300   4.754  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/Z                      ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      BUF_X32    1.166  32.466   5.920  
      TDSP_CORE_INST/ALU_32_INST/p7191A7667/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      AOI21_X1   0.005  32.471   5.925  
      TDSP_CORE_INST/ALU_32_INST/p7191A7667/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_237                               AOI21_X1   0.286  32.756   6.211  
      TDSP_CORE_INST/ALU_32_INST/p7458A7637/A                          v     TDSP_CORE_INST/ALU_32_INST/n_237                               OAI211_X1  0.000  32.756   6.211  
      TDSP_CORE_INST/ALU_32_INST/p7458A7637/ZN                         ^     TDSP_CORE_INST/alu_result[9]                                   OAI211_X1  0.744  33.501   6.955  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25785/B1                       ^     TDSP_CORE_INST/alu_result[9]                                   AOI22_X1   0.000  33.501   6.955  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25785/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_701                              AOI22_X1   0.487  33.988   7.442  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25755/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_701                              INV_X8     0.000  33.988   7.442  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25755/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_736                              INV_X8     0.737  34.726   8.180  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[9]/D                         ^     TDSP_CORE_INST/EXECUTE_INST/n_736                              SDFF_X2    0.000  34.726   8.180  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------
      Pin                                        Edge  Net             Cell     Delay  Arrival  Required  
                                                                                       Time     Time  
      --------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z          ^     m_clk           -        -      0.000    26.546  
      m_clk__I10/A                               ^     m_clk           BUF_X16  0.000  0.000    26.546  
      m_clk__I10/Z                               ^     m_clk__N10      BUF_X16  0.312  0.312    26.858  
      m_clk__I9/A                                ^     m_clk__N10      BUF_X16  0.000  0.312    26.858  
      m_clk__I9/Z                                ^     m_clk__N9       BUF_X16  0.141  0.453    26.999  
      m_clk__I8/A                                ^     m_clk__N9       BUF_X16  0.000  0.453    26.999  
      m_clk__I8/Z                                ^     m_clk__N8       BUF_X16  0.132  0.585    27.131  
      m_clk__I7/A                                ^     m_clk__N8       BUF_X16  0.000  0.585    27.131  
      m_clk__I7/Z                                ^     m_clk__N7       BUF_X16  0.119  0.704    27.250  
      m_clk__I6/A                                ^     m_clk__N7       BUF_X16  0.000  0.704    27.250  
      m_clk__I6/Z                                ^     m_clk__N6       BUF_X16  0.120  0.824    27.370  
      m_clk__I5/A                                ^     m_clk__N6       BUF_X16  0.000  0.824    27.370  
      m_clk__I5/Z                                ^     m_clk__N5       BUF_X16  0.114  0.938    27.484  
      m_clk__I4/A                                ^     m_clk__N5       BUF_X16  0.000  0.938    27.484  
      m_clk__I4/Z                                ^     m_clk__N4       BUF_X16  0.120  1.058    27.604  
      m_clk__L1_I1/A                             ^     m_clk__N4       BUF_X16  0.000  1.058    27.604  
      m_clk__L1_I1/Z                             ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.777  
      m_clk__L2_I1/A                             ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.777  
      m_clk__L2_I1/ZN                            v     m_clk__L2_N1    INV_X32  0.105  1.337    27.882  
      m_clk__L3_I1/A                             v     m_clk__L2_N1    BUF_X32  0.001  1.337    27.883  
      m_clk__L3_I1/Z                             v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.265  
      m_clk__L4_I0/A                             v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.265  
      m_clk__L4_I0/Z                             v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.643  
      m_clk__L5_I0/A                             v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.644  
      m_clk__L5_I0/Z                             v     m_clk__L5_N0    BUF_X32  0.379  2.477    29.023  
      m_clk__L6_I0/A                             v     m_clk__L5_N0    BUF_X32  0.000  2.477    29.023  
      m_clk__L6_I0/Z                             v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.422  
      m_clk__L7_I0/A                             v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.423  
      m_clk__L7_I0/Z                             v     m_clk__L7_N0    BUF_X32  0.389  3.265    29.811  
      m_clk__L8_I0/A                             v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.812  
      m_clk__L8_I0/Z                             v     m_clk__L8_N0    BUF_X32  0.379  3.645    30.191  
      m_clk__L9_I0/A                             v     m_clk__L8_N0    INV_X32  0.000  3.645    30.191  
      m_clk__L9_I0/ZN                            ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.346  
      m_clk__L10_I1/A                            ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.346  
      m_clk__L10_I1/ZN                           v     m_clk__L10_N1   INV_X32  0.083  3.883    30.429  
      m_clk__L11_I1/A                            v     m_clk__L10_N1   INV_X32  0.000  3.883    30.429  
      m_clk__L11_I1/ZN                           ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.545  
      m_clk__L12_I1/A                            ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.545  
      m_clk__L12_I1/ZN                           v     m_clk__L12_N1   INV_X32  0.111  4.110    30.656  
      m_clk__L13_I2/A                            v     m_clk__L12_N1   INV_X32  0.002  4.112    30.658  
      m_clk__L13_I2/ZN                           ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.836  
      m_clk__L14_I3/A                            ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.837  
      m_clk__L14_I3/ZN                           v     m_clk__L14_N3   INV_X32  0.130  4.421    30.967  
      m_clk__L15_I6/A                            v     m_clk__L14_N3   INV_X32  0.000  4.421    30.967  
      m_clk__L15_I6/ZN                           ^     m_clk__L15_N6   INV_X32  0.202  4.623    31.169  
      m_clk__L16_I11/A                           ^     m_clk__L15_N6   INV_X32  0.000  4.623    31.169  
      m_clk__L16_I11/ZN                          v     m_clk__L16_N11  INV_X32  0.132  4.756    31.302  
      m_clk__L17_I19/A                           v     m_clk__L16_N11  INV_X32  0.001  4.757    31.302  
      m_clk__L17_I19/ZN                          ^     m_clk__L17_N19  INV_X32  0.154  4.911    31.457  
      m_clk__L18_I32/A                           ^     m_clk__L17_N19  INV_X32  0.000  4.911    31.457  
      m_clk__L18_I32/ZN                          v     m_clk__L18_N32  INV_X32  0.078  4.989    31.535  
      m_clk__L19_I62/A                           v     m_clk__L18_N32  INV_X32  0.000  4.989    31.535  
      m_clk__L19_I62/ZN                          ^     m_clk__L19_N62  INV_X32  0.132  5.121    31.667  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[9]/CK  ^     m_clk__L19_N62  SDFF_X2  0.000  5.121    31.667  
      --------------------------------------------------------------------------------------------------
Path 29: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[10]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[10]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.121
- Setup                         0.550
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.171
- Arrival Time                 34.668
= Slack Time                  -26.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.497  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.497  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.185  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.185  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -26.044  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -26.044  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.912  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.912  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.793  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.793  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.673  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.673  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.559  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.559  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.439  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.439  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.265  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.265  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -25.157  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -25.157  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.773  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.773  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.368  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.367  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -23.988  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -23.988  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.588  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.587  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.199  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.198  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.819  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.819  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.664  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.664  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.555  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.555  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.353  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.352  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.212  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.212  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -22.027  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -22.027  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.906  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.906  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.731  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.731  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.594  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.594  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.430  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.430  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.345  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.345  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.216  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.216  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.564  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.564  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -20.092  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -20.066  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.918  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.916  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.773  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.773  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.328  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.328  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -16.096  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -16.096  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -15.973  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -15.973  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.381  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.381  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.426  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.424  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.803  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.803  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.285  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.285  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -13.023  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -13.023  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.701  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.701  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.484  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.484  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.246  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.246  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -12.070  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -12.070  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.694  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.694  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.358  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.358  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.380  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.380  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.631  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.631  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.443  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.443  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -8.080  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -8.080  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -7.096  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -7.096  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.466  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.466  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -5.177  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -5.176  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.311  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.311  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.551  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.551  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.890  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.890  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.837  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.837  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.380  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.380  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.779  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.779  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   1.900  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   1.900  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   2.071  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   2.071  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.288  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.288  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.702  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.702  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   2.996  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   2.996  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   4.800  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/A                      ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X32    0.003  31.300   4.803  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/Z                      ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      BUF_X32    1.166  32.466   5.969  
      TDSP_CORE_INST/ALU_32_INST/p7191A7664/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      AOI21_X1   0.005  32.470   5.973  
      TDSP_CORE_INST/ALU_32_INST/p7191A7664/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_240                               AOI21_X1   0.300  32.771   6.274  
      TDSP_CORE_INST/ALU_32_INST/p7458A7636/A                          v     TDSP_CORE_INST/ALU_32_INST/n_240                               OAI211_X1  0.000  32.771   6.274  
      TDSP_CORE_INST/ALU_32_INST/p7458A7636/ZN                         ^     TDSP_CORE_INST/alu_result[10]                                  OAI211_X1  0.743  33.514   7.017  
      TDSP_CORE_INST/EXECUTE_INST/n1004D/B1                            ^     TDSP_CORE_INST/alu_result[10]                                  AOI22_X1   0.000  33.514   7.017  
      TDSP_CORE_INST/EXECUTE_INST/n1004D/ZN                            v     TDSP_CORE_INST/EXECUTE_INST/n_733                              AOI22_X1   0.389  33.903   7.406  
      TDSP_CORE_INST/EXECUTE_INST/n1020D/A                             v     TDSP_CORE_INST/EXECUTE_INST/n_733                              INV_X4     0.000  33.903   7.406  
      TDSP_CORE_INST/EXECUTE_INST/n1020D/ZN                            ^     TDSP_CORE_INST/EXECUTE_INST/n_766                              INV_X4     0.765  34.668   8.171  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[10]/D                        ^     TDSP_CORE_INST/EXECUTE_INST/n_766                              SDFF_X2    0.000  34.668   8.171  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    26.497  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    26.497  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    26.809  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    26.809  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    26.950  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    26.950  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    27.082  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    27.082  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    27.201  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    27.201  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    27.321  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    27.321  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    27.435  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    27.435  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    27.555  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    27.555  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.729  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.729  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.105  1.337    27.834  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.337    27.835  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.216  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.216  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.594  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.595  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.974  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.974  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.373  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.374  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.265    29.763  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.763  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.645    30.142  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.645    30.142  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.297  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.297  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.883    30.381  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.883    30.381  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.496  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.496  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.110    30.607  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.112    30.609  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.788  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.788  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.421    30.918  
      m_clk__L15_I6/A                             v     m_clk__L14_N3   INV_X32  0.000  4.421    30.918  
      m_clk__L15_I6/ZN                            ^     m_clk__L15_N6   INV_X32  0.202  4.623    31.120  
      m_clk__L16_I11/A                            ^     m_clk__L15_N6   INV_X32  0.000  4.623    31.120  
      m_clk__L16_I11/ZN                           v     m_clk__L16_N11  INV_X32  0.132  4.756    31.253  
      m_clk__L17_I19/A                            v     m_clk__L16_N11  INV_X32  0.001  4.757    31.254  
      m_clk__L17_I19/ZN                           ^     m_clk__L17_N19  INV_X32  0.154  4.911    31.408  
      m_clk__L18_I32/A                            ^     m_clk__L17_N19  INV_X32  0.000  4.911    31.408  
      m_clk__L18_I32/ZN                           v     m_clk__L18_N32  INV_X32  0.078  4.989    31.486  
      m_clk__L19_I62/A                            v     m_clk__L18_N32  INV_X32  0.000  4.989    31.486  
      m_clk__L19_I62/ZN                           ^     m_clk__L19_N62  INV_X32  0.132  5.121    31.618  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[10]/CK  ^     m_clk__L19_N62  SDFF_X2  0.000  5.121    31.618  
      ---------------------------------------------------------------------------------------------------
Path 30: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[23]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[23]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.272
- Setup                         0.555
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.317
- Arrival Time                 34.811
= Slack Time                  -26.494
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.494  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.494  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.182  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.182  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -26.041  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -26.041  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.909  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.909  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.790  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.790  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.670  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.670  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.556  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.556  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.436  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.436  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.262  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.262  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -25.155  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -25.154  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.770  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.770  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.365  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.364  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -23.985  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -23.985  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.586  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.585  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.196  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.196  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.816  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.816  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.661  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.661  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.552  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.552  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.350  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.349  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.209  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.209  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -22.024  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -22.024  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.904  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.904  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.728  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.728  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.591  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.591  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.427  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.427  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.342  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.342  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.213  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.213  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.561  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.561  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -20.089  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -20.063  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.915  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.913  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.770  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.770  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.325  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.325  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -16.093  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -16.093  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -15.970  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -15.970  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.378  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.378  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.423  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.421  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.800  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.800  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.282  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.282  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -13.021  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -13.021  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.698  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.698  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.481  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.481  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.243  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.243  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -12.068  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -12.068  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.691  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.691  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.355  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.355  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.377  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.377  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.628  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.628  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.440  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.440  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -8.077  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -8.077  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -7.093  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -7.093  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.464  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.463  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -5.174  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -5.173  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.308  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.308  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.548  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.548  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.887  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.887  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.834  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.834  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    ^     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.834  26.494   0.000  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.494   0.000  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  0.541  27.035   0.541  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              v     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.035   0.541  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.099  28.134   1.640  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         ^     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.134   1.640  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        v     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.182  28.316   1.822  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.316   1.822  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.767  29.083   2.589  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  29.083   2.589  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             ^     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.460  29.543   3.049  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             ^     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.543   3.049  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.186  29.729   3.235  
      TDSP_CORE_INST/ALU_32_INST/p6362A/A2                             v     TDSP_CORE_INST/ALU_32_INST/n_205                               OAI22_X1   0.000  29.729   3.235  
      TDSP_CORE_INST/ALU_32_INST/p6362A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_211                               OAI22_X1   0.883  30.611   4.117  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211/A                    ^     TDSP_CORE_INST/ALU_32_INST/n_211                               BUF_X16    0.000  30.611   4.117  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211/Z                    ^     TDSP_CORE_INST/ALU_32_INST/FE_OCPN336_n_211                    BUF_X16    1.361  31.973   5.479  
      TDSP_CORE_INST/ALU_32_INST/p7191A7666/A                          ^     TDSP_CORE_INST/ALU_32_INST/FE_OCPN336_n_211                    AOI21_X1   0.011  31.984   5.489  
      TDSP_CORE_INST/ALU_32_INST/p7191A7666/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_238                               AOI21_X1   0.509  32.492   5.998  
      TDSP_CORE_INST/ALU_32_INST/p7458A7634/A                          v     TDSP_CORE_INST/ALU_32_INST/n_238                               OAI211_X1  0.000  32.492   5.998  
      TDSP_CORE_INST/ALU_32_INST/p7458A7634/ZN                         ^     TDSP_CORE_INST/alu_result[23]                                  OAI211_X1  1.004  33.497   7.002  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25770/B1                       ^     TDSP_CORE_INST/alu_result[23]                                  AOI22_X1   0.000  33.497   7.003  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25770/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_717                              AOI22_X1   0.526  34.023   7.529  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25740/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_717                              INV_X4     0.000  34.023   7.529  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25740/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_752                              INV_X4     0.788  34.811   8.317  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[23]/D                        ^     TDSP_CORE_INST/EXECUTE_INST/n_752                              SDFF_X2    0.000  34.811   8.317  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    26.494  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    26.494  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    26.806  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    26.806  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    26.947  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    26.947  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    27.079  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    27.079  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    27.198  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    27.198  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    27.318  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    27.318  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    27.432  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    27.432  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    27.552  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    27.552  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.726  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.726  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.105  1.337    27.831  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.832  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.213  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.213  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.592  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.592  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.971  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.971  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.370  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.371  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.266    29.760  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.760  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.645    30.139  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.645    30.139  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.295  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.295  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.883    30.378  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.883    30.378  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.493  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.493  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.110    30.604  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.112    30.606  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.785  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.785  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.421    30.915  
      m_clk__L15_I5/A                             v     m_clk__L14_N3   INV_X32  0.000  4.421    30.915  
      m_clk__L15_I5/ZN                            ^     m_clk__L15_N5   INV_X32  0.186  4.607    31.101  
      m_clk__L16_I9/A                             ^     m_clk__L15_N5   INV_X32  0.000  4.607    31.101  
      m_clk__L16_I9/ZN                            v     m_clk__L16_N9   INV_X32  0.142  4.749    31.243  
      m_clk__L17_I15/A                            v     m_clk__L16_N9   INV_X32  0.000  4.749    31.244  
      m_clk__L17_I15/ZN                           ^     m_clk__L17_N15  INV_X32  0.200  4.949    31.443  
      m_clk__L18_I25/A                            ^     m_clk__L17_N15  INV_X32  0.001  4.949    31.444  
      m_clk__L18_I25/ZN                           v     m_clk__L18_N25  INV_X32  0.156  5.106    31.600  
      m_clk__L19_I43/A                            v     m_clk__L18_N25  INV_X32  0.000  5.106    31.600  
      m_clk__L19_I43/ZN                           ^     m_clk__L19_N43  INV_X32  0.167  5.272    31.766  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[23]/CK  ^     m_clk__L19_N43  SDFF_X2  0.000  5.272    31.766  
      ---------------------------------------------------------------------------------------------------
Path 31: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[19]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[19]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.257
- Setup                         0.528
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.329
- Arrival Time                 34.794
= Slack Time                  -26.465
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.465  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.465  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.153  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.153  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -26.012  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -26.012  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.880  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.880  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.761  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.761  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.641  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.641  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.527  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.527  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.407  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.407  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.234  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.233  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -25.126  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -25.125  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.741  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.741  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.337  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.336  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -23.956  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -23.956  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.557  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.556  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.167  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.167  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.787  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.787  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.632  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.632  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.523  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.523  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.321  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.320  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.180  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.180  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -21.995  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -21.995  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.875  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.875  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.700  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.700  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.562  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.562  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.398  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.398  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.313  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.313  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.184  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.184  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.533  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.533  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -20.060  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -20.035  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.886  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.884  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.741  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.741  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.297  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.297  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -16.064  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -16.064  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -15.942  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -15.941  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.350  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.350  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.394  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.393  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.771  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.771  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.253  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.253  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -12.992  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -12.992  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.669  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.669  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.453  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.453  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.214  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.214  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -12.039  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -12.039  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.662  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.662  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.326  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.326  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.348  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.348  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.599  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.599  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.411  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.411  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -8.048  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -8.048  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -7.064  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -7.064  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.435  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.435  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -5.145  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -5.145  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.279  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.279  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.519  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.519  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.858  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.858  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.805  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.805  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.349  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.349  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.811  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.811  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   1.931  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   1.931  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   2.103  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   2.103  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.319  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.319  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.734  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.734  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   3.027  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   3.027  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   4.832  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/A                      ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X32    0.003  31.300   4.834  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/Z                      ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      BUF_X32    1.166  32.466   6.000  
      TDSP_CORE_INST/ALU_32_INST/p7191A7679/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      AOI21_X1   0.000  32.466   6.001  
      TDSP_CORE_INST/ALU_32_INST/p7191A7679/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_226                               AOI21_X1   0.281  32.747   6.281  
      TDSP_CORE_INST/ALU_32_INST/p7458A7647/A                          v     TDSP_CORE_INST/ALU_32_INST/n_226                               OAI211_X1  0.000  32.747   6.281  
      TDSP_CORE_INST/ALU_32_INST/p7458A7647/ZN                         ^     TDSP_CORE_INST/alu_result[19]                                  OAI211_X1  0.828  33.575   7.109  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25765/B1                       ^     TDSP_CORE_INST/alu_result[19]                                  AOI22_X1   0.000  33.575   7.109  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25765/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_722                              AOI22_X1   0.562  34.137   7.671  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25735/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_722                              INV_X8     0.000  34.137   7.671  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25735/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_757                              INV_X8     0.658  34.794   8.329  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[19]/D                        ^     TDSP_CORE_INST/EXECUTE_INST/n_757                              SDFF_X2    0.000  34.794   8.329  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    26.465  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    26.465  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    26.777  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    26.777  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    26.919  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    26.919  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    27.050  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    27.050  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    27.169  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    27.169  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    27.289  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    27.289  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    27.404  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    27.404  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    27.524  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    27.524  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.697  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.697  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.105  1.337    27.802  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.803  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.184  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.184  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.563  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.563  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.942  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.943  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.342  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.342  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.266    29.731  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.731  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.645    30.110  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.645    30.110  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.266  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.266  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.883    30.349  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.883    30.349  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.464  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.465  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.110    30.575  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.112    30.577  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.756  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.756  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.421    30.886  
      m_clk__L15_I5/A                             v     m_clk__L14_N3   INV_X32  0.000  4.421    30.886  
      m_clk__L15_I5/ZN                            ^     m_clk__L15_N5   INV_X32  0.186  4.607    31.072  
      m_clk__L16_I9/A                             ^     m_clk__L15_N5   INV_X32  0.000  4.607    31.073  
      m_clk__L16_I9/ZN                            v     m_clk__L16_N9   INV_X32  0.142  4.749    31.215  
      m_clk__L17_I15/A                            v     m_clk__L16_N9   INV_X32  0.000  4.749    31.215  
      m_clk__L17_I15/ZN                           ^     m_clk__L17_N15  INV_X32  0.200  4.949    31.414  
      m_clk__L18_I24/A                            ^     m_clk__L17_N15  INV_X32  0.000  4.949    31.415  
      m_clk__L18_I24/ZN                           v     m_clk__L18_N24  INV_X32  0.155  5.105    31.570  
      m_clk__L19_I41/A                            v     m_clk__L18_N24  INV_X32  0.000  5.105    31.570  
      m_clk__L19_I41/ZN                           ^     m_clk__L19_N41  INV_X32  0.153  5.257    31.723  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[19]/CK  ^     m_clk__L19_N41  SDFF_X2  0.000  5.257    31.723  
      ---------------------------------------------------------------------------------------------------
Path 32: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[17]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[17]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.275
- Setup                         0.522
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.353
- Arrival Time                 34.747
= Slack Time                  -26.393
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.393  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.393  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.081  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.081  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -25.940  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -25.940  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.808  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.808  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.689  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.689  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.569  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.569  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.455  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.455  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.335  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.335  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.162  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.161  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -25.054  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -25.053  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.669  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.669  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.265  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.264  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -23.884  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -23.884  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.485  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.484  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.095  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.095  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.715  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.715  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.560  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.560  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.451  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.451  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.249  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.248  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.108  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.108  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -21.923  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -21.923  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.803  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.803  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.628  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.628  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.490  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.490  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.326  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.326  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.241  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.241  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.112  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.112  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.461  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.461  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -19.988  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -19.963  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.814  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.812  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.669  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.669  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.225  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.225  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -15.992  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -15.992  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -15.870  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -15.869  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.278  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.278  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.322  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.321  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.699  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.699  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.181  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.181  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -12.920  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -12.920  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.597  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.597  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.381  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.381  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.142  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.142  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -11.967  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -11.967  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.590  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.590  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.254  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.254  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.276  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.276  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.527  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.527  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.339  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.339  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -7.976  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -7.976  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -6.992  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -6.992  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.363  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.363  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -5.073  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -5.073  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.207  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.207  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.447  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.447  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.786  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.786  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.733  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.733  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.277  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.277  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.883  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.883  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   2.003  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   2.003  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   2.175  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   2.175  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.391  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.391  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.806  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.806  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   3.099  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   3.099  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   4.904  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/A                      ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X32    0.003  31.300   4.906  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/Z                      ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      BUF_X32    1.166  32.466   6.072  
      TDSP_CORE_INST/ALU_32_INST/p7191A7684/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      AOI21_X1   0.001  32.466   6.073  
      TDSP_CORE_INST/ALU_32_INST/p7191A7684/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_221                               AOI21_X1   0.297  32.763   6.370  
      TDSP_CORE_INST/ALU_32_INST/p7458A7654/A                          v     TDSP_CORE_INST/ALU_32_INST/n_221                               OAI211_X1  0.000  32.763   6.370  
      TDSP_CORE_INST/ALU_32_INST/p7458A7654/ZN                         ^     TDSP_CORE_INST/alu_result[17]                                  OAI211_X1  0.813  33.576   7.183  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25763/B1                       ^     TDSP_CORE_INST/alu_result[17]                                  AOI22_X1   0.000  33.577   7.183  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25763/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_724                              AOI22_X1   0.503  34.079   7.686  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25733/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_724                              INV_X8     0.000  34.079   7.686  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25733/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_759                              INV_X8     0.667  34.746   8.353  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[17]/D                        ^     TDSP_CORE_INST/EXECUTE_INST/n_759                              SDFF_X2    0.000  34.747   8.353  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    26.393  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    26.393  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    26.705  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    26.705  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    26.847  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    26.847  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    26.978  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    26.978  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    27.097  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    27.097  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    27.217  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    27.217  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    27.332  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    27.332  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    27.452  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    27.452  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.625  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.625  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.105  1.337    27.730  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.731  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.112  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.112  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.491  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.491  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.870  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.871  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.270  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.270  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.266    29.659  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.659  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.645    30.038  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.645    30.038  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.194  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.194  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.883    30.277  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.883    30.277  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.392  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.393  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.110    30.503  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.112    30.505  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.684  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.684  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.421    30.814  
      m_clk__L15_I5/A                             v     m_clk__L14_N3   INV_X32  0.000  4.421    30.814  
      m_clk__L15_I5/ZN                            ^     m_clk__L15_N5   INV_X32  0.186  4.607    31.000  
      m_clk__L16_I9/A                             ^     m_clk__L15_N5   INV_X32  0.000  4.607    31.001  
      m_clk__L16_I9/ZN                            v     m_clk__L16_N9   INV_X32  0.142  4.749    31.143  
      m_clk__L17_I15/A                            v     m_clk__L16_N9   INV_X32  0.000  4.749    31.143  
      m_clk__L17_I15/ZN                           ^     m_clk__L17_N15  INV_X32  0.200  4.949    31.342  
      m_clk__L18_I24/A                            ^     m_clk__L17_N15  INV_X32  0.000  4.949    31.343  
      m_clk__L18_I24/ZN                           v     m_clk__L18_N24  INV_X32  0.155  5.105    31.498  
      m_clk__L19_I40/A                            v     m_clk__L18_N24  INV_X32  0.000  5.105    31.498  
      m_clk__L19_I40/ZN                           ^     m_clk__L19_N40  INV_X32  0.170  5.275    31.668  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[17]/CK  ^     m_clk__L19_N40  SDFF_X2  0.000  5.275    31.668  
      ---------------------------------------------------------------------------------------------------
Path 33: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[1]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.298
- Setup                         0.549
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.349
- Arrival Time                 34.735
= Slack Time                  -26.386
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.386  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.386  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.074  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.074  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -25.933  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -25.933  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.801  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.801  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.682  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.682  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.562  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.562  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.448  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.448  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.328  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.328  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.154  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.154  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -25.047  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -25.046  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.662  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.662  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.257  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.256  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -23.877  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -23.877  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.478  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.477  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.088  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.088  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.708  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.708  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.553  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.553  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.444  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.444  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.242  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.241  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.101  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.101  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -21.916  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -21.916  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.796  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.796  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.620  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.620  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.483  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.483  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.319  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.319  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.234  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.234  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.105  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.105  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.453  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.453  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -19.981  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -19.955  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.807  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.805  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.662  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.662  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.217  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.217  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -15.985  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -15.985  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -15.862  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -15.862  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.270  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.270  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.315  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.313  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.692  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.692  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.174  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.174  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -12.913  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -12.913  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.590  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.590  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.373  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.373  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.135  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.135  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -11.960  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -11.960  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.583  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.583  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.247  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.247  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.269  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.269  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.520  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.520  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.332  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.332  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -7.969  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -7.969  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -6.985  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -6.985  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.356  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.355  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -5.066  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -5.065  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.200  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.200  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.440  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.440  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.779  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.779  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.726  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.726  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.270  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.270  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.890  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.890  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   2.011  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   2.011  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   2.182  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   2.182  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.398  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.398  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.813  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.813  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   3.107  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   3.107  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   4.911  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/A                      ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X32    0.003  31.300   4.913  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/Z                      ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      BUF_X32    1.166  32.466   6.080  
      TDSP_CORE_INST/ALU_32_INST/p7191A7680/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      AOI21_X1   0.006  32.472   6.086  
      TDSP_CORE_INST/ALU_32_INST/p7191A7680/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_225                               AOI21_X1   0.292  32.764   6.378  
      TDSP_CORE_INST/ALU_32_INST/p7458A7651/A                          v     TDSP_CORE_INST/ALU_32_INST/n_225                               OAI211_X1  0.000  32.764   6.378  
      TDSP_CORE_INST/ALU_32_INST/p7458A7651/ZN                         ^     TDSP_CORE_INST/alu_result[1]                                   OAI211_X1  0.767  33.531   7.145  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25766/B1                       ^     TDSP_CORE_INST/alu_result[1]                                   AOI22_X1   0.000  33.531   7.145  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25766/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_721                              AOI22_X1   0.426  33.957   7.571  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25736/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_721                              INV_X4     0.000  33.957   7.571  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25736/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_756                              INV_X4     0.778  34.735   8.349  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[1]/D                         ^     TDSP_CORE_INST/EXECUTE_INST/n_756                              SDFF_X2    0.000  34.735   8.349  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------
      Pin                                        Edge  Net             Cell     Delay  Arrival  Required  
                                                                                       Time     Time  
      --------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z          ^     m_clk           -        -      0.000    26.386  
      m_clk__I10/A                               ^     m_clk           BUF_X16  0.000  0.000    26.386  
      m_clk__I10/Z                               ^     m_clk__N10      BUF_X16  0.312  0.312    26.698  
      m_clk__I9/A                                ^     m_clk__N10      BUF_X16  0.000  0.312    26.698  
      m_clk__I9/Z                                ^     m_clk__N9       BUF_X16  0.141  0.453    26.839  
      m_clk__I8/A                                ^     m_clk__N9       BUF_X16  0.000  0.453    26.839  
      m_clk__I8/Z                                ^     m_clk__N8       BUF_X16  0.132  0.585    26.971  
      m_clk__I7/A                                ^     m_clk__N8       BUF_X16  0.000  0.585    26.971  
      m_clk__I7/Z                                ^     m_clk__N7       BUF_X16  0.119  0.704    27.090  
      m_clk__I6/A                                ^     m_clk__N7       BUF_X16  0.000  0.704    27.090  
      m_clk__I6/Z                                ^     m_clk__N6       BUF_X16  0.120  0.824    27.210  
      m_clk__I5/A                                ^     m_clk__N6       BUF_X16  0.000  0.824    27.210  
      m_clk__I5/Z                                ^     m_clk__N5       BUF_X16  0.114  0.938    27.324  
      m_clk__I4/A                                ^     m_clk__N5       BUF_X16  0.000  0.938    27.324  
      m_clk__I4/Z                                ^     m_clk__N4       BUF_X16  0.120  1.058    27.444  
      m_clk__L1_I1/A                             ^     m_clk__N4       BUF_X16  0.000  1.058    27.444  
      m_clk__L1_I1/Z                             ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.618  
      m_clk__L2_I1/A                             ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.618  
      m_clk__L2_I1/ZN                            v     m_clk__L2_N1    INV_X32  0.105  1.337    27.723  
      m_clk__L3_I1/A                             v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.724  
      m_clk__L3_I1/Z                             v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.105  
      m_clk__L4_I0/A                             v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.105  
      m_clk__L4_I0/Z                             v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.484  
      m_clk__L5_I0/A                             v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.484  
      m_clk__L5_I0/Z                             v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.863  
      m_clk__L6_I0/A                             v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.863  
      m_clk__L6_I0/Z                             v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.262  
      m_clk__L7_I0/A                             v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.263  
      m_clk__L7_I0/Z                             v     m_clk__L7_N0    BUF_X32  0.389  3.265    29.652  
      m_clk__L8_I0/A                             v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.652  
      m_clk__L8_I0/Z                             v     m_clk__L8_N0    BUF_X32  0.379  3.645    30.031  
      m_clk__L9_I0/A                             v     m_clk__L8_N0    INV_X32  0.000  3.645    30.031  
      m_clk__L9_I0/ZN                            ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.187  
      m_clk__L10_I1/A                            ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.187  
      m_clk__L10_I1/ZN                           v     m_clk__L10_N1   INV_X32  0.083  3.883    30.270  
      m_clk__L11_I1/A                            v     m_clk__L10_N1   INV_X32  0.000  3.883    30.270  
      m_clk__L11_I1/ZN                           ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.385  
      m_clk__L12_I1/A                            ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.385  
      m_clk__L12_I1/ZN                           v     m_clk__L12_N1   INV_X32  0.111  4.110    30.496  
      m_clk__L13_I2/A                            v     m_clk__L12_N1   INV_X32  0.002  4.112    30.498  
      m_clk__L13_I2/ZN                           ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.677  
      m_clk__L14_I3/A                            ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.677  
      m_clk__L14_I3/ZN                           v     m_clk__L14_N3   INV_X32  0.130  4.421    30.807  
      m_clk__L15_I6/A                            v     m_clk__L14_N3   INV_X32  0.000  4.421    30.807  
      m_clk__L15_I6/ZN                           ^     m_clk__L15_N6   INV_X32  0.202  4.623    31.009  
      m_clk__L16_I12/A                           ^     m_clk__L15_N6   INV_X32  0.000  4.623    31.009  
      m_clk__L16_I12/ZN                          v     m_clk__L16_N12  INV_X32  0.137  4.760    31.146  
      m_clk__L17_I21/A                           v     m_clk__L16_N12  INV_X32  0.000  4.760    31.146  
      m_clk__L17_I21/ZN                          ^     m_clk__L17_N21  INV_X32  0.208  4.968    31.354  
      m_clk__L18_I35/A                           ^     m_clk__L17_N21  INV_X32  0.000  4.968    31.354  
      m_clk__L18_I35/ZN                          v     m_clk__L18_N35  INV_X32  0.158  5.126    31.512  
      m_clk__L19_I69/A                           v     m_clk__L18_N35  INV_X32  0.000  5.126    31.513  
      m_clk__L19_I69/ZN                          ^     m_clk__L19_N69  INV_X32  0.172  5.298    31.684  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[1]/CK  ^     m_clk__L19_N69  SDFF_X2  0.000  5.298    31.684  
      --------------------------------------------------------------------------------------------------
Path 34: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[27]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[27]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.267
- Setup                         0.564
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.303
- Arrival Time                 34.686
= Slack Time                  -26.383
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.383  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.383  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.071  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.071  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -25.930  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -25.930  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.798  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.798  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.679  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.679  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.559  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.559  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.445  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.445  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.325  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.325  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.152  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.151  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -25.044  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -25.043  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.659  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.659  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.254  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.253  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -23.874  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -23.874  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.475  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.474  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.085  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.085  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.705  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.705  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.550  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.550  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.441  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.441  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.239  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.238  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.098  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.098  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -21.913  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -21.913  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.793  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.793  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.617  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.617  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.480  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.480  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.316  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.316  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.231  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.231  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.102  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.102  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.450  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.450  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -19.978  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -19.952  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.804  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.802  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.659  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.659  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.215  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.215  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -15.982  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -15.982  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -15.859  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -15.859  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.267  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.267  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.312  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.310  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.689  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.689  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.171  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.171  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -12.910  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -12.910  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.587  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.587  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.370  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.370  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.132  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.132  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -11.957  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -11.957  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.580  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.580  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.244  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.244  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.266  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.266  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.517  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.517  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.329  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.329  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -7.966  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -7.966  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -6.982  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -6.982  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.353  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.353  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -5.063  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -5.063  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.197  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.197  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.437  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.437  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.776  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.776  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.723  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.723  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    ^     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.834  26.494   0.111  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.494   0.111  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  0.541  27.035   0.652  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              v     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.035   0.652  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.099  28.134   1.751  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         ^     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.134   1.751  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        v     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.182  28.316   1.933  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.316   1.933  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.767  29.083   2.700  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  29.083   2.700  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             ^     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.460  29.543   3.160  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             ^     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.543   3.160  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.186  29.729   3.346  
      TDSP_CORE_INST/ALU_32_INST/p6362A/A2                             v     TDSP_CORE_INST/ALU_32_INST/n_205                               OAI22_X1   0.000  29.729   3.346  
      TDSP_CORE_INST/ALU_32_INST/p6362A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_211                               OAI22_X1   0.883  30.611   4.228  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211/A                    ^     TDSP_CORE_INST/ALU_32_INST/n_211                               BUF_X16    0.000  30.611   4.228  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211/Z                    ^     TDSP_CORE_INST/ALU_32_INST/FE_OCPN336_n_211                    BUF_X16    1.361  31.973   5.590  
      TDSP_CORE_INST/ALU_32_INST/p7191A7683/A                          ^     TDSP_CORE_INST/ALU_32_INST/FE_OCPN336_n_211                    AOI21_X1   0.000  31.973   5.590  
      TDSP_CORE_INST/ALU_32_INST/p7191A7683/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_222                               AOI21_X1   0.499  32.473   6.089  
      TDSP_CORE_INST/ALU_32_INST/p7458A7650/A                          v     TDSP_CORE_INST/ALU_32_INST/n_222                               OAI211_X1  0.000  32.473   6.089  
      TDSP_CORE_INST/ALU_32_INST/p7458A7650/ZN                         ^     TDSP_CORE_INST/alu_result[27]                                  OAI211_X1  0.880  33.352   6.969  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25774/B1                       ^     TDSP_CORE_INST/alu_result[27]                                  AOI22_X1   0.000  33.352   6.969  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25774/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_713                              AOI22_X1   0.520  33.872   7.489  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25744/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_713                              INV_X4     0.000  33.872   7.489  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25744/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_748                              INV_X4     0.814  34.686   8.303  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[27]/D                        ^     TDSP_CORE_INST/EXECUTE_INST/n_748                              SDFF_X2    0.000  34.686   8.303  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    26.383  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    26.383  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    26.695  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    26.695  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    26.836  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    26.836  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    26.968  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    26.968  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    27.087  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    27.087  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    27.207  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    27.207  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    27.321  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    27.321  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    27.441  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    27.441  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.615  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.615  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.105  1.337    27.720  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.721  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.102  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.102  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.481  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.481  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.860  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.860  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.260  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.260  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.265    29.649  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.649  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.645    30.028  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.645    30.028  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.184  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.184  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.883    30.267  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.883    30.267  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.382  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.382  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.110    30.493  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.112    30.495  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.674  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.674  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.421    30.804  
      m_clk__L15_I5/A                             v     m_clk__L14_N3   INV_X32  0.000  4.421    30.804  
      m_clk__L15_I5/ZN                            ^     m_clk__L15_N5   INV_X32  0.186  4.607    30.990  
      m_clk__L16_I9/A                             ^     m_clk__L15_N5   INV_X32  0.000  4.607    30.990  
      m_clk__L16_I9/ZN                            v     m_clk__L16_N9   INV_X32  0.142  4.749    31.132  
      m_clk__L17_I15/A                            v     m_clk__L16_N9   INV_X32  0.000  4.749    31.133  
      m_clk__L17_I15/ZN                           ^     m_clk__L17_N15  INV_X32  0.200  4.949    31.332  
      m_clk__L18_I25/A                            ^     m_clk__L17_N15  INV_X32  0.001  4.949    31.333  
      m_clk__L18_I25/ZN                           v     m_clk__L18_N25  INV_X32  0.156  5.106    31.489  
      m_clk__L19_I44/A                            v     m_clk__L18_N25  INV_X32  0.000  5.106    31.489  
      m_clk__L19_I44/ZN                           ^     m_clk__L19_N44  INV_X32  0.161  5.267    31.650  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[27]/CK  ^     m_clk__L19_N44  SDFF_X2  0.000  5.267    31.650  
      ---------------------------------------------------------------------------------------------------
Path 35: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[7]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[7]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.175
- Setup                         0.558
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.217
- Arrival Time                 34.594
= Slack Time                  -26.378
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.378  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.378  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.066  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.066  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -25.924  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -25.924  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.793  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.793  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.674  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.674  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.554  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.554  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.439  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.439  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.319  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.319  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.146  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.146  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -25.038  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -25.037  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.653  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.653  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.249  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.248  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -23.869  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -23.868  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.469  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.468  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.080  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.079  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.700  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.700  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.544  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.544  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.436  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.436  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.234  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.233  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.093  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.093  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -21.908  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -21.908  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.787  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.787  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.612  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.612  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.474  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.474  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.311  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.311  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.226  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.226  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.097  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.097  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.445  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.445  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -19.973  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -19.947  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.799  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.797  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.654  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.654  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.209  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.209  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -15.977  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -15.976  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -15.854  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -15.854  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.262  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.262  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.306  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.305  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.684  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.684  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.165  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.165  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -12.904  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -12.904  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.581  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.581  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.365  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.365  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.127  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.127  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -11.951  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -11.951  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.575  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.575  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.239  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.239  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.260  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.260  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.512  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.512  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.324  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.324  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -7.960  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -7.960  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -6.977  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -6.977  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.347  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.347  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -5.057  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -5.057  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.192  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.192  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.432  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.432  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.771  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.771  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.718  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.718  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.261  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.261  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.898  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.898  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   2.019  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   2.019  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   2.190  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   2.190  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.407  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.407  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.821  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.821  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   3.115  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   3.115  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   4.919  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/A                      ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X32    0.003  31.300   4.922  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/Z                      ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      BUF_X32    1.166  32.466   6.088  
      TDSP_CORE_INST/ALU_32_INST/p7191A7669/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      AOI21_X1   0.005  32.471   6.093  
      TDSP_CORE_INST/ALU_32_INST/p7191A7669/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_235                               AOI21_X1   0.274  32.746   6.368  
      TDSP_CORE_INST/ALU_32_INST/p7458A7640/A                          v     TDSP_CORE_INST/ALU_32_INST/n_235                               OAI211_X1  0.000  32.746   6.368  
      TDSP_CORE_INST/ALU_32_INST/p7458A7640/ZN                         ^     TDSP_CORE_INST/alu_result[7]                                   OAI211_X1  0.691  33.437   7.059  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25783/B1                       ^     TDSP_CORE_INST/alu_result[7]                                   AOI22_X1   0.000  33.437   7.059  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25783/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_703                              AOI22_X1   0.359  33.795   7.418  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25756/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_703                              INV_X4     0.000  33.795   7.418  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25756/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_735                              INV_X4     0.799  34.594   8.216  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[7]/D                         ^     TDSP_CORE_INST/EXECUTE_INST/n_735                              SDFF_X2    0.000  34.594   8.217  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------
      Pin                                        Edge  Net             Cell     Delay  Arrival  Required  
                                                                                       Time     Time  
      --------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z          ^     m_clk           -        -      0.000    26.378  
      m_clk__I10/A                               ^     m_clk           BUF_X16  0.000  0.000    26.378  
      m_clk__I10/Z                               ^     m_clk__N10      BUF_X16  0.312  0.312    26.690  
      m_clk__I9/A                                ^     m_clk__N10      BUF_X16  0.000  0.312    26.690  
      m_clk__I9/Z                                ^     m_clk__N9       BUF_X16  0.141  0.453    26.831  
      m_clk__I8/A                                ^     m_clk__N9       BUF_X16  0.000  0.453    26.831  
      m_clk__I8/Z                                ^     m_clk__N8       BUF_X16  0.132  0.585    26.963  
      m_clk__I7/A                                ^     m_clk__N8       BUF_X16  0.000  0.585    26.963  
      m_clk__I7/Z                                ^     m_clk__N7       BUF_X16  0.119  0.704    27.082  
      m_clk__I6/A                                ^     m_clk__N7       BUF_X16  0.000  0.704    27.082  
      m_clk__I6/Z                                ^     m_clk__N6       BUF_X16  0.120  0.824    27.202  
      m_clk__I5/A                                ^     m_clk__N6       BUF_X16  0.000  0.824    27.202  
      m_clk__I5/Z                                ^     m_clk__N5       BUF_X16  0.114  0.938    27.316  
      m_clk__I4/A                                ^     m_clk__N5       BUF_X16  0.000  0.938    27.316  
      m_clk__I4/Z                                ^     m_clk__N4       BUF_X16  0.120  1.058    27.436  
      m_clk__L1_I1/A                             ^     m_clk__N4       BUF_X16  0.000  1.058    27.436  
      m_clk__L1_I1/Z                             ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.609  
      m_clk__L2_I1/A                             ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.609  
      m_clk__L2_I1/ZN                            v     m_clk__L2_N1    INV_X32  0.105  1.337    27.714  
      m_clk__L3_I1/A                             v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.715  
      m_clk__L3_I1/Z                             v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.097  
      m_clk__L4_I0/A                             v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.097  
      m_clk__L4_I0/Z                             v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.475  
      m_clk__L5_I0/A                             v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.476  
      m_clk__L5_I0/Z                             v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.855  
      m_clk__L6_I0/A                             v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.855  
      m_clk__L6_I0/Z                             v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.254  
      m_clk__L7_I0/A                             v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.255  
      m_clk__L7_I0/Z                             v     m_clk__L7_N0    BUF_X32  0.389  3.266    29.643  
      m_clk__L8_I0/A                             v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.644  
      m_clk__L8_I0/Z                             v     m_clk__L8_N0    BUF_X32  0.379  3.645    30.023  
      m_clk__L9_I0/A                             v     m_clk__L8_N0    INV_X32  0.000  3.645    30.023  
      m_clk__L9_I0/ZN                            ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.178  
      m_clk__L10_I1/A                            ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.178  
      m_clk__L10_I1/ZN                           v     m_clk__L10_N1   INV_X32  0.083  3.883    30.261  
      m_clk__L11_I1/A                            v     m_clk__L10_N1   INV_X32  0.000  3.883    30.261  
      m_clk__L11_I1/ZN                           ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.377  
      m_clk__L12_I1/A                            ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.377  
      m_clk__L12_I1/ZN                           v     m_clk__L12_N1   INV_X32  0.111  4.110    30.488  
      m_clk__L13_I2/A                            v     m_clk__L12_N1   INV_X32  0.002  4.112    30.490  
      m_clk__L13_I2/ZN                           ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.668  
      m_clk__L14_I3/A                            ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.669  
      m_clk__L14_I3/ZN                           v     m_clk__L14_N3   INV_X32  0.130  4.421    30.799  
      m_clk__L15_I6/A                            v     m_clk__L14_N3   INV_X32  0.000  4.421    30.799  
      m_clk__L15_I6/ZN                           ^     m_clk__L15_N6   INV_X32  0.202  4.623    31.001  
      m_clk__L16_I11/A                           ^     m_clk__L15_N6   INV_X32  0.000  4.623    31.001  
      m_clk__L16_I11/ZN                          v     m_clk__L16_N11  INV_X32  0.132  4.756    31.134  
      m_clk__L17_I20/A                           v     m_clk__L16_N11  INV_X32  0.001  4.757    31.134  
      m_clk__L17_I20/ZN                          ^     m_clk__L17_N20  INV_X32  0.185  4.942    31.319  
      m_clk__L18_I33/A                           ^     m_clk__L17_N20  INV_X32  0.000  4.942    31.319  
      m_clk__L18_I33/ZN                          v     m_clk__L18_N33  INV_X32  0.090  5.032    31.410  
      m_clk__L19_I63/A                           v     m_clk__L18_N33  INV_X32  0.000  5.032    31.410  
      m_clk__L19_I63/ZN                          ^     m_clk__L19_N63  INV_X32  0.143  5.175    31.553  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[7]/CK  ^     m_clk__L19_N63  SDFF_X2  0.000  5.175    31.553  
      --------------------------------------------------------------------------------------------------
Path 36: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[6]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.252
- Setup                         0.536
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.315
- Arrival Time                 34.685
= Slack Time                  -26.370
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.370  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.369  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.057  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.057  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -25.916  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -25.916  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.785  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.785  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.666  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.666  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.545  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.545  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.431  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.431  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.311  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.311  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.138  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.138  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -25.030  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -25.029  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.645  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.645  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.241  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.240  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -23.860  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -23.860  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.461  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.460  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.071  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.071  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.692  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.692  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.536  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.536  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.428  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.428  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.226  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.224  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.084  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.084  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -21.900  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -21.900  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.779  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.779  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.604  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.604  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.466  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.466  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.303  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.303  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.218  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.218  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.088  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.088  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.437  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.437  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -19.965  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -19.939  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.790  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.789  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.645  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.645  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.201  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.201  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -15.968  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -15.968  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -15.846  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -15.845  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.254  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.254  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.298  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.297  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.675  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.675  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.157  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.157  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -12.896  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -12.896  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.573  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.573  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.357  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.357  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.119  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.118  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -11.943  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -11.943  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.566  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.566  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.231  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.230  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.252  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.252  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.503  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.503  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.315  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.315  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -7.952  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -7.952  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -6.968  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -6.968  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.339  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.339  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -5.049  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -5.049  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.183  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.183  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.424  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.424  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.762  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.762  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.709  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.709  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.253  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.253  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.906  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.906  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   2.027  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   2.027  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   2.199  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   2.199  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.415  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.415  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.830  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.830  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   3.123  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   3.123  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   4.927  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/A                      ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X32    0.003  31.300   4.930  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/Z                      ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      BUF_X32    1.166  32.466   6.096  
      TDSP_CORE_INST/ALU_32_INST/p7191A7670/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      AOI21_X1   0.006  32.471   6.102  
      TDSP_CORE_INST/ALU_32_INST/p7191A7670/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_234                               AOI21_X1   0.291  32.762   6.392  
      TDSP_CORE_INST/ALU_32_INST/p7458A7641/A                          v     TDSP_CORE_INST/ALU_32_INST/n_234                               OAI211_X1  0.000  32.762   6.392  
      TDSP_CORE_INST/ALU_32_INST/p7458A7641/ZN                         ^     TDSP_CORE_INST/alu_result[6]                                   OAI211_X1  0.778  33.540   7.171  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25782/B1                       ^     TDSP_CORE_INST/alu_result[6]                                   AOI22_X1   0.000  33.540   7.171  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25782/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_704                              AOI22_X1   0.465  34.005   7.635  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25752/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_704                              INV_X8     0.000  34.005   7.635  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25752/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_739                              INV_X8     0.680  34.685   8.315  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[6]/D                         ^     TDSP_CORE_INST/EXECUTE_INST/n_739                              SDFF_X2    0.000  34.685   8.315  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------
      Pin                                        Edge  Net             Cell     Delay  Arrival  Required  
                                                                                       Time     Time  
      --------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z          ^     m_clk           -        -      0.000    26.370  
      m_clk__I10/A                               ^     m_clk           BUF_X16  0.000  0.000    26.370  
      m_clk__I10/Z                               ^     m_clk__N10      BUF_X16  0.312  0.312    26.682  
      m_clk__I9/A                                ^     m_clk__N10      BUF_X16  0.000  0.312    26.682  
      m_clk__I9/Z                                ^     m_clk__N9       BUF_X16  0.141  0.453    26.823  
      m_clk__I8/A                                ^     m_clk__N9       BUF_X16  0.000  0.453    26.823  
      m_clk__I8/Z                                ^     m_clk__N8       BUF_X16  0.132  0.585    26.954  
      m_clk__I7/A                                ^     m_clk__N8       BUF_X16  0.000  0.585    26.954  
      m_clk__I7/Z                                ^     m_clk__N7       BUF_X16  0.119  0.704    27.073  
      m_clk__I6/A                                ^     m_clk__N7       BUF_X16  0.000  0.704    27.073  
      m_clk__I6/Z                                ^     m_clk__N6       BUF_X16  0.120  0.824    27.193  
      m_clk__I5/A                                ^     m_clk__N6       BUF_X16  0.000  0.824    27.193  
      m_clk__I5/Z                                ^     m_clk__N5       BUF_X16  0.114  0.938    27.308  
      m_clk__I4/A                                ^     m_clk__N5       BUF_X16  0.000  0.938    27.308  
      m_clk__I4/Z                                ^     m_clk__N4       BUF_X16  0.120  1.058    27.428  
      m_clk__L1_I1/A                             ^     m_clk__N4       BUF_X16  0.000  1.058    27.428  
      m_clk__L1_I1/Z                             ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.601  
      m_clk__L2_I1/A                             ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.601  
      m_clk__L2_I1/ZN                            v     m_clk__L2_N1    INV_X32  0.105  1.337    27.706  
      m_clk__L3_I1/A                             v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.707  
      m_clk__L3_I1/Z                             v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.088  
      m_clk__L4_I0/A                             v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.088  
      m_clk__L4_I0/Z                             v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.467  
      m_clk__L5_I0/A                             v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.467  
      m_clk__L5_I0/Z                             v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.847  
      m_clk__L6_I0/A                             v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.847  
      m_clk__L6_I0/Z                             v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.246  
      m_clk__L7_I0/A                             v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.246  
      m_clk__L7_I0/Z                             v     m_clk__L7_N0    BUF_X32  0.389  3.266    29.635  
      m_clk__L8_I0/A                             v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.635  
      m_clk__L8_I0/Z                             v     m_clk__L8_N0    BUF_X32  0.379  3.645    30.015  
      m_clk__L9_I0/A                             v     m_clk__L8_N0    INV_X32  0.000  3.645    30.015  
      m_clk__L9_I0/ZN                            ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.170  
      m_clk__L10_I1/A                            ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.170  
      m_clk__L10_I1/ZN                           v     m_clk__L10_N1   INV_X32  0.083  3.884    30.253  
      m_clk__L11_I1/A                            v     m_clk__L10_N1   INV_X32  0.000  3.884    30.253  
      m_clk__L11_I1/ZN                           ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.369  
      m_clk__L12_I1/A                            ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.369  
      m_clk__L12_I1/ZN                           v     m_clk__L12_N1   INV_X32  0.111  4.110    30.480  
      m_clk__L13_I2/A                            v     m_clk__L12_N1   INV_X32  0.002  4.112    30.481  
      m_clk__L13_I2/ZN                           ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.660  
      m_clk__L14_I3/A                            ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.660  
      m_clk__L14_I3/ZN                           v     m_clk__L14_N3   INV_X32  0.130  4.421    30.791  
      m_clk__L15_I5/A                            v     m_clk__L14_N3   INV_X32  0.000  4.421    30.791  
      m_clk__L15_I5/ZN                           ^     m_clk__L15_N5   INV_X32  0.186  4.607    30.977  
      m_clk__L16_I10/A                           ^     m_clk__L15_N5   INV_X32  0.000  4.607    30.977  
      m_clk__L16_I10/ZN                          v     m_clk__L16_N10  INV_X32  0.146  4.754    31.123  
      m_clk__L17_I17/A                           v     m_clk__L16_N10  INV_X32  0.001  4.755    31.124  
      m_clk__L17_I17/ZN                          ^     m_clk__L17_N17  INV_X32  0.199  4.954    31.323  
      m_clk__L18_I28/A                           ^     m_clk__L17_N17  INV_X32  0.000  4.954    31.323  
      m_clk__L18_I28/ZN                          v     m_clk__L18_N28  INV_X32  0.153  5.106    31.476  
      m_clk__L19_I52/A                           v     m_clk__L18_N28  INV_X32  0.000  5.107    31.476  
      m_clk__L19_I52/ZN                          ^     m_clk__L19_N52  INV_X32  0.145  5.252    31.621  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[6]/CK  ^     m_clk__L19_N52  SDFF_X2  0.000  5.252    31.621  
      --------------------------------------------------------------------------------------------------
Path 37: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[30]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[30]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.267
- Setup                         0.558
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.309
- Arrival Time                 34.672
= Slack Time                  -26.363
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.363  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.363  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.051  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.051  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -25.910  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -25.910  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.778  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.778  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.659  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.659  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.539  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.539  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.425  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.425  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.305  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.305  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.131  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.131  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -25.024  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -25.023  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.639  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.639  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.234  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.233  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -23.854  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -23.854  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.455  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.454  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.065  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.065  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.685  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.685  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.530  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.530  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.421  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.421  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.219  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.218  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.078  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.078  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -21.893  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -21.893  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.773  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.773  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.597  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.597  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.460  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.460  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.296  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.296  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.211  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.211  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.082  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.082  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.430  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.430  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -19.958  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -19.932  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.784  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.782  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.639  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.639  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.194  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.194  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -15.962  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -15.962  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -15.839  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -15.839  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.247  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.247  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.292  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.290  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.669  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.669  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.151  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.151  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -12.890  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -12.890  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.567  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.567  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.350  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.350  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.112  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.112  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -11.937  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -11.937  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.560  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.560  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.224  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.224  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.246  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.246  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.497  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.497  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.309  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.309  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -7.946  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -7.946  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -6.962  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -6.962  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.333  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.332  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -5.043  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -5.042  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.177  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.177  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.417  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.417  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.756  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.756  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.703  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.703  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    ^     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.834  26.494   0.131  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.494   0.131  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  0.541  27.035   0.672  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              v     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.035   0.672  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.099  28.134   1.771  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         ^     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.134   1.771  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        v     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.182  28.316   1.953  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.316   1.953  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.767  29.083   2.720  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  29.083   2.720  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             ^     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.460  29.543   3.180  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             ^     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.543   3.180  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.186  29.729   3.366  
      TDSP_CORE_INST/ALU_32_INST/p6362A/A2                             v     TDSP_CORE_INST/ALU_32_INST/n_205                               OAI22_X1   0.000  29.729   3.366  
      TDSP_CORE_INST/ALU_32_INST/p6362A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_211                               OAI22_X1   0.883  30.611   4.248  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211/A                    ^     TDSP_CORE_INST/ALU_32_INST/n_211                               BUF_X16    0.000  30.611   4.248  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211/Z                    ^     TDSP_CORE_INST/ALU_32_INST/FE_OCPN336_n_211                    BUF_X16    1.361  31.973   5.610  
      TDSP_CORE_INST/ALU_32_INST/p7191A7665/A                          ^     TDSP_CORE_INST/ALU_32_INST/FE_OCPN336_n_211                    AOI21_X1   0.003  31.976   5.613  
      TDSP_CORE_INST/ALU_32_INST/p7191A7665/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_239                               AOI21_X1   0.541  32.517   6.154  
      TDSP_CORE_INST/ALU_32_INST/p7458A/A                              v     TDSP_CORE_INST/ALU_32_INST/n_239                               OAI211_X1  0.000  32.517   6.154  
      TDSP_CORE_INST/ALU_32_INST/p7458A/ZN                             ^     TDSP_CORE_INST/alu_result[30]                                  OAI211_X1  0.877  33.395   7.031  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25776/B1                       ^     TDSP_CORE_INST/alu_result[30]                                  AOI22_X1   0.000  33.395   7.031  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25776/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_711                              AOI22_X1   0.489  33.883   7.520  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25747/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_711                              INV_X4     0.000  33.883   7.520  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25747/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_745                              INV_X4     0.789  34.672   8.309  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[30]/D                        ^     TDSP_CORE_INST/EXECUTE_INST/n_745                              SDFF_X2    0.000  34.672   8.309  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    26.363  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    26.363  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    26.675  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    26.675  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    26.816  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    26.816  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    26.948  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    26.948  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    27.067  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    27.067  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    27.187  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    27.187  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    27.301  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    27.301  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    27.421  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    27.421  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.595  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.595  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.105  1.337    27.700  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.701  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.082  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.082  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.461  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.461  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.840  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.840  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.239  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.240  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.265    29.629  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.629  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.645    30.008  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.645    30.008  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.164  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.164  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.883    30.247  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.883    30.247  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.362  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.362  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.110    30.473  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.112    30.475  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.654  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.654  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.421    30.784  
      m_clk__L15_I5/A                             v     m_clk__L14_N3   INV_X32  0.000  4.421    30.784  
      m_clk__L15_I5/ZN                            ^     m_clk__L15_N5   INV_X32  0.186  4.607    30.970  
      m_clk__L16_I9/A                             ^     m_clk__L15_N5   INV_X32  0.000  4.607    30.970  
      m_clk__L16_I9/ZN                            v     m_clk__L16_N9   INV_X32  0.142  4.749    31.112  
      m_clk__L17_I15/A                            v     m_clk__L16_N9   INV_X32  0.000  4.749    31.113  
      m_clk__L17_I15/ZN                           ^     m_clk__L17_N15  INV_X32  0.200  4.949    31.312  
      m_clk__L18_I25/A                            ^     m_clk__L17_N15  INV_X32  0.001  4.949    31.313  
      m_clk__L18_I25/ZN                           v     m_clk__L18_N25  INV_X32  0.156  5.106    31.469  
      m_clk__L19_I44/A                            v     m_clk__L18_N25  INV_X32  0.000  5.106    31.469  
      m_clk__L19_I44/ZN                           ^     m_clk__L19_N44  INV_X32  0.161  5.267    31.630  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[30]/CK  ^     m_clk__L19_N44  SDFF_X2  0.000  5.267    31.630  
      ---------------------------------------------------------------------------------------------------
Path 38: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[22]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[22]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.270
- Setup                         0.555
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.315
- Arrival Time                 34.673
= Slack Time                  -26.358
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.358  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.358  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.046  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.046  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -25.905  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -25.905  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.773  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.773  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.654  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.654  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.534  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.534  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.420  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.420  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.300  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.300  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.127  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.126  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -25.019  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -25.018  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.634  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.634  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.229  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.228  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -23.849  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -23.849  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.450  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.449  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.060  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.060  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.680  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.680  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.525  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.525  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.416  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.416  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.214  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.213  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.073  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.073  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -21.888  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -21.888  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.768  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.768  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.592  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.592  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.455  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.455  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.291  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.291  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.206  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.206  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.077  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.077  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.425  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.425  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -19.953  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -19.927  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.779  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.777  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.634  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.634  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.190  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.190  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -15.957  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -15.957  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -15.834  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -15.834  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.242  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.242  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.287  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.285  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.664  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.664  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.146  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.146  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -12.885  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -12.885  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.562  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.562  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.345  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.345  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.107  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.107  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -11.932  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -11.932  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.555  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.555  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.219  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.219  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.241  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.241  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.492  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.492  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.304  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.304  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -7.941  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -7.941  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -6.957  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -6.957  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.328  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.328  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -5.038  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -5.038  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.172  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.172  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.412  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.412  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.751  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.751  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.698  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.698  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    ^     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.834  26.494   0.136  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.494   0.136  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  0.541  27.035   0.677  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              v     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.035   0.677  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.099  28.134   1.776  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         ^     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.134   1.776  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        v     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.182  28.316   1.958  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.316   1.958  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.767  29.083   2.725  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  29.083   2.725  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             ^     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.460  29.543   3.185  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             ^     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.543   3.185  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.186  29.729   3.371  
      TDSP_CORE_INST/ALU_32_INST/p6362A/A2                             v     TDSP_CORE_INST/ALU_32_INST/n_205                               OAI22_X1   0.000  29.729   3.371  
      TDSP_CORE_INST/ALU_32_INST/p6362A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_211                               OAI22_X1   0.883  30.611   4.253  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211/A                    ^     TDSP_CORE_INST/ALU_32_INST/n_211                               BUF_X16    0.000  30.611   4.253  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211/Z                    ^     TDSP_CORE_INST/ALU_32_INST/FE_OCPN336_n_211                    BUF_X16    1.361  31.973   5.615  
      TDSP_CORE_INST/ALU_32_INST/p7191A7671/A                          ^     TDSP_CORE_INST/ALU_32_INST/FE_OCPN336_n_211                    AOI21_X1   0.012  31.985   5.627  
      TDSP_CORE_INST/ALU_32_INST/p7191A7671/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_233                               AOI21_X1   0.484  32.469   6.111  
      TDSP_CORE_INST/ALU_32_INST/p7458A7635/A                          v     TDSP_CORE_INST/ALU_32_INST/n_233                               OAI211_X1  0.000  32.469   6.111  
      TDSP_CORE_INST/ALU_32_INST/p7458A7635/ZN                         ^     TDSP_CORE_INST/alu_result[22]                                  OAI211_X1  0.902  33.371   7.013  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25769/B1                       ^     TDSP_CORE_INST/alu_result[22]                                  AOI22_X1   0.000  33.371   7.013  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25769/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_718                              AOI22_X1   0.515  33.886   7.528  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25739/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_718                              INV_X4     0.000  33.886   7.528  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25739/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_753                              INV_X4     0.787  34.673   8.315  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[22]/D                        ^     TDSP_CORE_INST/EXECUTE_INST/n_753                              SDFF_X2    0.000  34.673   8.315  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    26.358  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    26.358  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    26.670  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    26.670  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    26.811  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    26.811  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    26.943  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    26.943  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    27.062  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    27.062  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    27.182  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    27.182  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    27.296  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    27.296  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    27.416  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    27.416  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.590  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.590  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.105  1.337    27.695  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.696  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.077  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.077  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.456  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.456  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.835  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.835  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.235  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.235  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.266    29.624  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.624  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.645    30.003  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.645    30.003  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.159  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.159  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.883    30.242  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.883    30.242  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.357  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.357  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.110    30.468  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.112    30.470  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.649  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.649  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.421    30.779  
      m_clk__L15_I5/A                             v     m_clk__L14_N3   INV_X32  0.000  4.421    30.779  
      m_clk__L15_I5/ZN                            ^     m_clk__L15_N5   INV_X32  0.186  4.607    30.965  
      m_clk__L16_I9/A                             ^     m_clk__L15_N5   INV_X32  0.000  4.607    30.965  
      m_clk__L16_I9/ZN                            v     m_clk__L16_N9   INV_X32  0.142  4.749    31.107  
      m_clk__L17_I15/A                            v     m_clk__L16_N9   INV_X32  0.000  4.749    31.108  
      m_clk__L17_I15/ZN                           ^     m_clk__L17_N15  INV_X32  0.200  4.949    31.307  
      m_clk__L18_I24/A                            ^     m_clk__L17_N15  INV_X32  0.000  4.949    31.307  
      m_clk__L18_I24/ZN                           v     m_clk__L18_N24  INV_X32  0.155  5.105    31.463  
      m_clk__L19_I42/A                            v     m_clk__L18_N24  INV_X32  0.000  5.105    31.463  
      m_clk__L19_I42/ZN                           ^     m_clk__L19_N42  INV_X32  0.165  5.270    31.628  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[22]/CK  ^     m_clk__L19_N42  SDFF_X2  0.000  5.270    31.628  
      ---------------------------------------------------------------------------------------------------
Path 39: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.298
- Setup                         0.511
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.388
- Arrival Time                 34.722
= Slack Time                  -26.334
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.334  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.334  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.022  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.022  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -25.881  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -25.881  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.750  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.750  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.631  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.631  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.510  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.510  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.396  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.396  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.276  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.276  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.103  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.103  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -24.995  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -24.994  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.610  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.610  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.206  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.205  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -23.825  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -23.825  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.426  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.425  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.036  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.036  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.657  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.656  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.501  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.501  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.392  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.392  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.191  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.189  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.049  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.049  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -21.865  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -21.865  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.744  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.744  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.569  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.569  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.431  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.431  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.267  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.267  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.182  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.182  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.053  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.053  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.402  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.402  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -19.930  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -19.904  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.755  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.753  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.610  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.610  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.166  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.166  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -15.933  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -15.933  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -15.811  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -15.810  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.219  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.219  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.263  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.262  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.640  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.640  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.122  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.122  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -12.861  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -12.861  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.538  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.538  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.322  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.322  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.083  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.083  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -11.908  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -11.908  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.531  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.531  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.195  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.195  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.217  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.217  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.468  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.468  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.280  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.280  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -7.917  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -7.917  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -6.933  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -6.933  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.304  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.304  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -5.014  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -5.014  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.148  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.148  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.389  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.389  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.727  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.727  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.674  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.674  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.218  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.218  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.941  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.941  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   2.062  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   2.062  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   2.234  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   2.234  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.450  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.450  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.865  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.865  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   3.158  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   3.158  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   4.963  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/A                      ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X32    0.003  31.300   4.965  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/Z                      ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      BUF_X32    1.166  32.466   6.131  
      TDSP_CORE_INST/ALU_32_INST/p7191A7675/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      AOI21_X1   0.006  32.472   6.137  
      TDSP_CORE_INST/ALU_32_INST/p7191A7675/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_230                               AOI21_X1   0.311  32.783   6.449  
      TDSP_CORE_INST/ALU_32_INST/p7458A7645/A                          v     TDSP_CORE_INST/ALU_32_INST/n_230                               OAI211_X1  0.000  32.783   6.449  
      TDSP_CORE_INST/ALU_32_INST/p7458A7645/ZN                         ^     TDSP_CORE_INST/alu_result[4]                                   OAI211_X1  0.768  33.551   7.216  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25780/B1                       ^     TDSP_CORE_INST/alu_result[4]                                   AOI22_X1   0.000  33.551   7.216  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25780/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_706                              AOI22_X1   0.550  34.100   7.766  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25750/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_706                              INV_X16    0.000  34.100   7.766  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25750/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_741                              INV_X16    0.622  34.722   8.388  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/D                         ^     TDSP_CORE_INST/EXECUTE_INST/n_741                              SDFF_X2    0.000  34.722   8.388  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------
      Pin                                        Edge  Net             Cell     Delay  Arrival  Required  
                                                                                       Time     Time  
      --------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z          ^     m_clk           -        -      0.000    26.334  
      m_clk__I10/A                               ^     m_clk           BUF_X16  0.000  0.000    26.334  
      m_clk__I10/Z                               ^     m_clk__N10      BUF_X16  0.312  0.312    26.647  
      m_clk__I9/A                                ^     m_clk__N10      BUF_X16  0.000  0.312    26.647  
      m_clk__I9/Z                                ^     m_clk__N9       BUF_X16  0.141  0.453    26.788  
      m_clk__I8/A                                ^     m_clk__N9       BUF_X16  0.000  0.453    26.788  
      m_clk__I8/Z                                ^     m_clk__N8       BUF_X16  0.132  0.585    26.919  
      m_clk__I7/A                                ^     m_clk__N8       BUF_X16  0.000  0.585    26.919  
      m_clk__I7/Z                                ^     m_clk__N7       BUF_X16  0.119  0.704    27.038  
      m_clk__I6/A                                ^     m_clk__N7       BUF_X16  0.000  0.704    27.038  
      m_clk__I6/Z                                ^     m_clk__N6       BUF_X16  0.120  0.824    27.158  
      m_clk__I5/A                                ^     m_clk__N6       BUF_X16  0.000  0.824    27.158  
      m_clk__I5/Z                                ^     m_clk__N5       BUF_X16  0.114  0.938    27.273  
      m_clk__I4/A                                ^     m_clk__N5       BUF_X16  0.000  0.938    27.273  
      m_clk__I4/Z                                ^     m_clk__N4       BUF_X16  0.120  1.058    27.393  
      m_clk__L1_I1/A                             ^     m_clk__N4       BUF_X16  0.000  1.058    27.393  
      m_clk__L1_I1/Z                             ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.566  
      m_clk__L2_I1/A                             ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.566  
      m_clk__L2_I1/ZN                            v     m_clk__L2_N1    INV_X32  0.105  1.337    27.671  
      m_clk__L3_I1/A                             v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.672  
      m_clk__L3_I1/Z                             v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.053  
      m_clk__L4_I0/A                             v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.053  
      m_clk__L4_I0/Z                             v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.432  
      m_clk__L5_I0/A                             v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.432  
      m_clk__L5_I0/Z                             v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.812  
      m_clk__L6_I0/A                             v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.812  
      m_clk__L6_I0/Z                             v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.211  
      m_clk__L7_I0/A                             v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.211  
      m_clk__L7_I0/Z                             v     m_clk__L7_N0    BUF_X32  0.389  3.266    29.600  
      m_clk__L8_I0/A                             v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.600  
      m_clk__L8_I0/Z                             v     m_clk__L8_N0    BUF_X32  0.379  3.645    29.979  
      m_clk__L9_I0/A                             v     m_clk__L8_N0    INV_X32  0.000  3.645    29.979  
      m_clk__L9_I0/ZN                            ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.135  
      m_clk__L10_I1/A                            ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.135  
      m_clk__L10_I1/ZN                           v     m_clk__L10_N1   INV_X32  0.083  3.883    30.218  
      m_clk__L11_I1/A                            v     m_clk__L10_N1   INV_X32  0.000  3.883    30.218  
      m_clk__L11_I1/ZN                           ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.334  
      m_clk__L12_I1/A                            ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.334  
      m_clk__L12_I1/ZN                           v     m_clk__L12_N1   INV_X32  0.111  4.110    30.444  
      m_clk__L13_I2/A                            v     m_clk__L12_N1   INV_X32  0.002  4.112    30.446  
      m_clk__L13_I2/ZN                           ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.625  
      m_clk__L14_I3/A                            ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.625  
      m_clk__L14_I3/ZN                           v     m_clk__L14_N3   INV_X32  0.130  4.421    30.755  
      m_clk__L15_I6/A                            v     m_clk__L14_N3   INV_X32  0.000  4.421    30.756  
      m_clk__L15_I6/ZN                           ^     m_clk__L15_N6   INV_X32  0.202  4.623    30.958  
      m_clk__L16_I12/A                           ^     m_clk__L15_N6   INV_X32  0.000  4.623    30.958  
      m_clk__L16_I12/ZN                          v     m_clk__L16_N12  INV_X32  0.137  4.760    31.094  
      m_clk__L17_I21/A                           v     m_clk__L16_N12  INV_X32  0.000  4.760    31.094  
      m_clk__L17_I21/ZN                          ^     m_clk__L17_N21  INV_X32  0.208  4.968    31.302  
      m_clk__L18_I35/A                           ^     m_clk__L17_N21  INV_X32  0.000  4.968    31.302  
      m_clk__L18_I35/ZN                          v     m_clk__L18_N35  INV_X32  0.158  5.126    31.461  
      m_clk__L19_I69/A                           v     m_clk__L18_N35  INV_X32  0.000  5.126    31.461  
      m_clk__L19_I69/ZN                          ^     m_clk__L19_N69  INV_X32  0.172  5.298    31.633  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/CK  ^     m_clk__L19_N69  SDFF_X2  0.000  5.298    31.633  
      --------------------------------------------------------------------------------------------------
Path 40: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[18]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[18]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.270
- Setup                         0.516
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.354
- Arrival Time                 34.688
= Slack Time                  -26.333
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.333  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.333  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.021  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.021  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -25.880  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -25.880  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.749  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.749  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.630  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.630  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.509  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.509  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.395  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.395  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.275  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.275  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.102  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.102  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -24.994  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -24.993  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.609  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.609  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.205  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.204  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -23.824  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -23.824  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.425  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.424  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.035  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.035  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.656  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.655  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.500  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.500  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.391  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.391  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.190  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.188  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.048  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.048  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -21.864  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -21.864  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.743  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.743  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.568  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.568  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.430  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.430  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.266  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.266  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.181  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.181  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.052  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.052  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.401  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.401  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -19.929  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -19.903  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.754  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.752  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.609  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.609  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.165  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.165  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -15.932  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -15.932  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -15.810  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -15.809  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.218  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.218  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.262  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.261  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.639  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.639  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.121  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.121  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -12.860  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -12.860  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.537  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.537  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.321  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.321  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.082  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.082  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -11.907  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -11.907  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.530  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.530  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.194  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.194  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.216  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.216  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.467  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.467  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.279  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.279  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -7.916  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -7.916  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -6.932  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -6.932  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.303  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.303  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -5.013  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -5.013  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.147  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.147  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.388  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.388  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.726  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.726  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.673  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.673  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.217  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.217  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.942  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.942  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   2.063  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   2.063  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   2.235  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   2.235  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.451  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.451  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.866  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.866  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   3.159  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   3.159  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   4.964  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/A                      ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X32    0.003  31.300   4.966  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/Z                      ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      BUF_X32    1.166  32.466   6.132  
      TDSP_CORE_INST/ALU_32_INST/p7191A7682/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      AOI21_X1   0.000  32.466   6.133  
      TDSP_CORE_INST/ALU_32_INST/p7191A7682/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_223                               AOI21_X1   0.283  32.749   6.415  
      TDSP_CORE_INST/ALU_32_INST/p7458A7652/A                          v     TDSP_CORE_INST/ALU_32_INST/n_223                               OAI211_X1  0.000  32.749   6.415  
      TDSP_CORE_INST/ALU_32_INST/p7458A7652/ZN                         ^     TDSP_CORE_INST/alu_result[18]                                  OAI211_X1  0.795  33.544   7.211  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25764/B1                       ^     TDSP_CORE_INST/alu_result[18]                                  AOI22_X1   0.000  33.544   7.211  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25764/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_723                              AOI22_X1   0.512  34.056   7.722  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25734/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_723                              INV_X8     0.000  34.056   7.722  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25734/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_758                              INV_X8     0.632  34.688   8.354  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[18]/D                        ^     TDSP_CORE_INST/EXECUTE_INST/n_758                              SDFF_X2    0.000  34.688   8.354  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    26.333  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    26.333  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    26.646  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    26.646  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    26.787  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    26.787  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    26.918  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    26.918  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    27.037  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    27.037  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    27.157  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    27.157  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    27.272  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    27.272  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    27.392  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    27.392  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.565  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.565  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.105  1.337    27.670  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.671  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.052  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.052  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.431  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.431  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.811  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.811  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.210  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.210  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.266    29.599  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.599  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.645    29.978  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.645    29.978  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.134  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.134  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.883    30.217  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.883    30.217  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.333  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.333  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.110    30.443  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.112    30.445  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.624  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.624  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.421    30.754  
      m_clk__L15_I5/A                             v     m_clk__L14_N3   INV_X32  0.000  4.421    30.755  
      m_clk__L15_I5/ZN                            ^     m_clk__L15_N5   INV_X32  0.186  4.607    30.941  
      m_clk__L16_I9/A                             ^     m_clk__L15_N5   INV_X32  0.000  4.607    30.941  
      m_clk__L16_I9/ZN                            v     m_clk__L16_N9   INV_X32  0.142  4.749    31.083  
      m_clk__L17_I15/A                            v     m_clk__L16_N9   INV_X32  0.000  4.749    31.083  
      m_clk__L17_I15/ZN                           ^     m_clk__L17_N15  INV_X32  0.200  4.949    31.282  
      m_clk__L18_I24/A                            ^     m_clk__L17_N15  INV_X32  0.000  4.949    31.283  
      m_clk__L18_I24/ZN                           v     m_clk__L18_N24  INV_X32  0.155  5.105    31.438  
      m_clk__L19_I42/A                            v     m_clk__L18_N24  INV_X32  0.000  5.105    31.438  
      m_clk__L19_I42/ZN                           ^     m_clk__L19_N42  INV_X32  0.165  5.270    31.603  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[18]/CK  ^     m_clk__L19_N42  SDFF_X2  0.000  5.270    31.603  
      ---------------------------------------------------------------------------------------------------
Path 41: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[0]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.300
- Setup                         1.281
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.619
- Arrival Time                 33.938
= Slack Time                  -26.319
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.319  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.319  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.007  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.007  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -25.866  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -25.866  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.734  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.734  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.615  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.615  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.495  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.495  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.381  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.381  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.261  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.261  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.087  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.087  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -24.980  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -24.979  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.595  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.595  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.190  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.189  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -23.810  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -23.810  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.411  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.410  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.021  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.021  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.641  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.641  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.486  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.486  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.377  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.377  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.175  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.174  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.034  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.034  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -21.849  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -21.849  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.729  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.729  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.553  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.553  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.416  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.416  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.252  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.252  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.167  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.167  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.038  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.038  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.386  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.386  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -19.914  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -19.888  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.740  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.738  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.595  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.595  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.150  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.150  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -15.918  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -15.918  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -15.795  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -15.795  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.203  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.203  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.248  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.246  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.625  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.625  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.107  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.107  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -12.846  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -12.846  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.523  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.523  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.306  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.306  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.068  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.068  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -11.893  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -11.893  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.516  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.516  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.180  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.180  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.202  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.202  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.453  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.453  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.265  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.265  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -7.902  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -7.902  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -6.918  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -6.918  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.289  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.288  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -4.999  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -4.998  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.133  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.133  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.373  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.373  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.712  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.712  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.659  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.659  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    ^     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.834  26.494   0.175  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.494   0.175  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  0.541  27.035   0.716  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              v     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.035   0.716  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.099  28.134   1.815  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         ^     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.134   1.815  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        v     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.182  28.316   1.997  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.316   1.997  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.767  29.083   2.764  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  29.083   2.764  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             ^     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.460  29.543   3.224  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             ^     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.543   3.224  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.186  29.729   3.410  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A/A                             v     TDSP_CORE_INST/ALU_32_INST/n_205                               INV_X2     0.000  29.729   3.410  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A/ZN                            ^     TDSP_CORE_INST/ALU_32_INST/n_204                               INV_X2     0.533  30.262   3.943  
      TDSP_CORE_INST/ALU_32_INST/p7149A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_204                               NOR2_X4    0.000  30.262   3.943  
      TDSP_CORE_INST/ALU_32_INST/p7149A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_206                               NOR2_X4    0.378  30.640   4.321  
      TDSP_CORE_INST/ALU_32_INST/p6981A/A1                             v     TDSP_CORE_INST/ALU_32_INST/n_206                               AOI222_X1  0.002  30.642   4.323  
      TDSP_CORE_INST/ALU_32_INST/p6981A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_213                               AOI222_X1  1.060  31.702   5.383  
      TDSP_CORE_INST/ALU_32_INST/p7502A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_213                               OAI211_X1  0.000  31.702   5.383  
      TDSP_CORE_INST/ALU_32_INST/p7502A/ZN                             v     TDSP_CORE_INST/alu_result[0]                                   OAI211_X1  0.904  32.606   6.287  
      TDSP_CORE_INST/EXECUTE_INST/n0803D/B1                            v     TDSP_CORE_INST/alu_result[0]                                   AOI22_X1   0.000  32.606   6.287  
      TDSP_CORE_INST/EXECUTE_INST/n0803D/ZN                            ^     TDSP_CORE_INST/EXECUTE_INST/n_734                              AOI22_X1   0.884  33.491   7.171  
      TDSP_CORE_INST/EXECUTE_INST/n0820D/A                             ^     TDSP_CORE_INST/EXECUTE_INST/n_734                              INV_X4     0.000  33.491   7.171  
      TDSP_CORE_INST/EXECUTE_INST/n0820D/ZN                            v     TDSP_CORE_INST/EXECUTE_INST/n_763                              INV_X4     0.447  33.938   7.619  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[0]/D                         v     TDSP_CORE_INST/EXECUTE_INST/n_763                              SDFF_X2    0.000  33.938   7.619  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------
      Pin                                        Edge  Net             Cell     Delay  Arrival  Required  
                                                                                       Time     Time  
      --------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z          ^     m_clk           -        -      0.000    26.319  
      m_clk__I10/A                               ^     m_clk           BUF_X16  0.000  0.000    26.319  
      m_clk__I10/Z                               ^     m_clk__N10      BUF_X16  0.312  0.312    26.631  
      m_clk__I9/A                                ^     m_clk__N10      BUF_X16  0.000  0.312    26.631  
      m_clk__I9/Z                                ^     m_clk__N9       BUF_X16  0.141  0.453    26.772  
      m_clk__I8/A                                ^     m_clk__N9       BUF_X16  0.000  0.453    26.772  
      m_clk__I8/Z                                ^     m_clk__N8       BUF_X16  0.132  0.585    26.904  
      m_clk__I7/A                                ^     m_clk__N8       BUF_X16  0.000  0.585    26.904  
      m_clk__I7/Z                                ^     m_clk__N7       BUF_X16  0.119  0.704    27.023  
      m_clk__I6/A                                ^     m_clk__N7       BUF_X16  0.000  0.704    27.023  
      m_clk__I6/Z                                ^     m_clk__N6       BUF_X16  0.120  0.824    27.143  
      m_clk__I5/A                                ^     m_clk__N6       BUF_X16  0.000  0.824    27.143  
      m_clk__I5/Z                                ^     m_clk__N5       BUF_X16  0.114  0.938    27.257  
      m_clk__I4/A                                ^     m_clk__N5       BUF_X16  0.000  0.938    27.257  
      m_clk__I4/Z                                ^     m_clk__N4       BUF_X16  0.120  1.058    27.377  
      m_clk__L1_I1/A                             ^     m_clk__N4       BUF_X16  0.000  1.058    27.377  
      m_clk__L1_I1/Z                             ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.551  
      m_clk__L2_I1/A                             ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.551  
      m_clk__L2_I1/ZN                            v     m_clk__L2_N1    INV_X32  0.105  1.337    27.656  
      m_clk__L3_I1/A                             v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.657  
      m_clk__L3_I1/Z                             v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.038  
      m_clk__L4_I0/A                             v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.038  
      m_clk__L4_I0/Z                             v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.417  
      m_clk__L5_I0/A                             v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.417  
      m_clk__L5_I0/Z                             v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.796  
      m_clk__L6_I0/A                             v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.796  
      m_clk__L6_I0/Z                             v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.195  
      m_clk__L7_I0/A                             v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.196  
      m_clk__L7_I0/Z                             v     m_clk__L7_N0    BUF_X32  0.389  3.266    29.585  
      m_clk__L8_I0/A                             v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.585  
      m_clk__L8_I0/Z                             v     m_clk__L8_N0    BUF_X32  0.379  3.645    29.964  
      m_clk__L9_I0/A                             v     m_clk__L8_N0    INV_X32  0.000  3.645    29.964  
      m_clk__L9_I0/ZN                            ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.120  
      m_clk__L10_I1/A                            ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.120  
      m_clk__L10_I1/ZN                           v     m_clk__L10_N1   INV_X32  0.083  3.883    30.203  
      m_clk__L11_I1/A                            v     m_clk__L10_N1   INV_X32  0.000  3.883    30.203  
      m_clk__L11_I1/ZN                           ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.318  
      m_clk__L12_I1/A                            ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.318  
      m_clk__L12_I1/ZN                           v     m_clk__L12_N1   INV_X32  0.111  4.110    30.429  
      m_clk__L13_I2/A                            v     m_clk__L12_N1   INV_X32  0.002  4.112    30.431  
      m_clk__L13_I2/ZN                           ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.610  
      m_clk__L14_I3/A                            ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.610  
      m_clk__L14_I3/ZN                           v     m_clk__L14_N3   INV_X32  0.130  4.421    30.740  
      m_clk__L15_I6/A                            v     m_clk__L14_N3   INV_X32  0.000  4.421    30.740  
      m_clk__L15_I6/ZN                           ^     m_clk__L15_N6   INV_X32  0.202  4.623    30.942  
      m_clk__L16_I12/A                           ^     m_clk__L15_N6   INV_X32  0.000  4.623    30.942  
      m_clk__L16_I12/ZN                          v     m_clk__L16_N12  INV_X32  0.137  4.760    31.079  
      m_clk__L17_I21/A                           v     m_clk__L16_N12  INV_X32  0.000  4.760    31.079  
      m_clk__L17_I21/ZN                          ^     m_clk__L17_N21  INV_X32  0.208  4.968    31.287  
      m_clk__L18_I35/A                           ^     m_clk__L17_N21  INV_X32  0.000  4.968    31.287  
      m_clk__L18_I35/ZN                          v     m_clk__L18_N35  INV_X32  0.158  5.126    31.445  
      m_clk__L19_I68/A                           v     m_clk__L18_N35  INV_X32  0.000  5.126    31.446  
      m_clk__L19_I68/ZN                          ^     m_clk__L19_N68  INV_X32  0.174  5.300    31.619  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[0]/CK  ^     m_clk__L19_N68  SDFF_X2  0.000  5.300    31.619  
      --------------------------------------------------------------------------------------------------
Path 42: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[16]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[16]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.275
- Setup                         0.528
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.347
- Arrival Time                 34.659
= Slack Time                  -26.312
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.312  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.312  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -26.000  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -26.000  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -25.859  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -25.859  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.728  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.728  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.609  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.609  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.488  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.488  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.374  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.374  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.254  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.254  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.081  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.081  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -24.973  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -24.972  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.588  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.588  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.184  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.183  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -23.803  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -23.803  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.404  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.403  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -23.014  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -23.014  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.635  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.634  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.479  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.479  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.370  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.370  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.169  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.167  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.027  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.027  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -21.843  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -21.843  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.722  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.722  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.547  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.547  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.409  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.409  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.245  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.245  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.160  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.160  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.031  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.031  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.380  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.380  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -19.908  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -19.882  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.733  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.731  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.588  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.588  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.144  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.144  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -15.911  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -15.911  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -15.789  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -15.788  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.197  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.197  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.241  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.240  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.618  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.618  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.100  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.100  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -12.839  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -12.839  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.516  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.516  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.300  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.300  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.061  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.061  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -11.886  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -11.886  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.509  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.509  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.173  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.173  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.195  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.195  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.446  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.446  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.258  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.258  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -7.895  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -7.895  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -6.911  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -6.911  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.282  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.282  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -4.992  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -4.992  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.126  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.126  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.367  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.367  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.705  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.705  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.652  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.652  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.196  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.196  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.963  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.963  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   2.084  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   2.084  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   2.256  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   2.256  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.472  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.472  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.887  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.887  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   3.180  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   3.180  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   4.985  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/A                      ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X32    0.003  31.300   4.987  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/Z                      ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      BUF_X32    1.166  32.466   6.153  
      TDSP_CORE_INST/ALU_32_INST/p7191A7686/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      AOI21_X1   0.002  32.468   6.156  
      TDSP_CORE_INST/ALU_32_INST/p7191A7686/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_219                               AOI21_X1   0.271  32.739   6.427  
      TDSP_CORE_INST/ALU_32_INST/p7458A7655/A                          v     TDSP_CORE_INST/ALU_32_INST/n_219                               OAI211_X1  0.000  32.739   6.427  
      TDSP_CORE_INST/ALU_32_INST/p7458A7655/ZN                         ^     TDSP_CORE_INST/alu_result[16]                                  OAI211_X1  0.756  33.496   7.183  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25760/B1                       ^     TDSP_CORE_INST/alu_result[16]                                  AOI22_X1   0.000  33.496   7.183  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25760/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_727                              AOI22_X1   0.469  33.965   7.652  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25731/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_727                              INV_X8     0.000  33.965   7.652  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25731/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_761                              INV_X8     0.694  34.659   8.347  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[16]/D                        ^     TDSP_CORE_INST/EXECUTE_INST/n_761                              SDFF_X2    0.000  34.659   8.347  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    26.312  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    26.312  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    26.625  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    26.625  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    26.766  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    26.766  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    26.897  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    26.897  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    27.016  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    27.016  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    27.136  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    27.136  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    27.251  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    27.251  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    27.371  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    27.371  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.544  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.544  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.105  1.337    27.649  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.650  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.031  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.031  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.410  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.410  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.790  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.790  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.189  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.189  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.266    29.578  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.578  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.645    29.957  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.645    29.957  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.113  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.113  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.883    30.196  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.883    30.196  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.312  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.312  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.110    30.422  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.112    30.424  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.603  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.603  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.421    30.733  
      m_clk__L15_I5/A                             v     m_clk__L14_N3   INV_X32  0.000  4.421    30.734  
      m_clk__L15_I5/ZN                            ^     m_clk__L15_N5   INV_X32  0.186  4.607    30.920  
      m_clk__L16_I9/A                             ^     m_clk__L15_N5   INV_X32  0.000  4.607    30.920  
      m_clk__L16_I9/ZN                            v     m_clk__L16_N9   INV_X32  0.142  4.749    31.062  
      m_clk__L17_I15/A                            v     m_clk__L16_N9   INV_X32  0.000  4.749    31.062  
      m_clk__L17_I15/ZN                           ^     m_clk__L17_N15  INV_X32  0.200  4.949    31.261  
      m_clk__L18_I24/A                            ^     m_clk__L17_N15  INV_X32  0.000  4.949    31.262  
      m_clk__L18_I24/ZN                           v     m_clk__L18_N24  INV_X32  0.155  5.105    31.417  
      m_clk__L19_I40/A                            v     m_clk__L18_N24  INV_X32  0.000  5.105    31.417  
      m_clk__L19_I40/ZN                           ^     m_clk__L19_N40  INV_X32  0.170  5.275    31.587  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[16]/CK  ^     m_clk__L19_N40  SDFF_X2  0.000  5.275    31.587  
      ---------------------------------------------------------------------------------------------------
Path 43: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[28]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[28]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.272
- Setup                         0.560
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.313
- Arrival Time                 34.609
= Slack Time                  -26.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.297  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.296  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -25.984  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -25.984  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -25.843  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -25.843  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.712  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.712  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.593  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.593  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.472  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.472  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.358  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.358  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.238  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.238  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.065  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.065  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -24.957  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -24.956  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.572  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.572  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.168  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.167  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -23.787  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -23.787  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.388  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.387  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -22.998  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -22.998  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.619  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.619  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.463  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.463  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.355  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.355  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.153  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.151  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.011  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.011  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -21.827  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -21.827  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.706  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.706  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.531  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.531  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.393  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.393  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.230  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.230  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.145  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.145  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.015  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.015  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.364  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.364  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -19.892  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -19.866  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.717  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.716  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.572  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.572  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.128  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.128  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -15.895  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -15.895  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -15.773  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -15.772  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.181  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.181  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.225  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.224  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.602  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.602  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.084  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.084  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -12.823  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -12.823  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.500  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.500  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.284  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.284  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.046  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.045  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -11.870  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -11.870  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.493  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.493  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.158  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.157  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.179  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.179  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.430  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.430  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.242  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.242  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -7.879  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -7.879  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -6.895  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -6.895  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.266  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.266  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -4.976  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -4.976  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.110  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.110  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.351  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.351  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.689  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.689  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.636  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.636  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    ^     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.834  26.494   0.198  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.494   0.198  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  0.541  27.035   0.739  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              v     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.035   0.739  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.099  28.134   1.838  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         ^     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.134   1.838  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        v     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.182  28.316   2.020  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.316   2.020  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.767  29.083   2.787  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  29.083   2.787  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             ^     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.460  29.543   3.247  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             ^     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.543   3.247  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.186  29.729   3.432  
      TDSP_CORE_INST/ALU_32_INST/p6362A/A2                             v     TDSP_CORE_INST/ALU_32_INST/n_205                               OAI22_X1   0.000  29.729   3.432  
      TDSP_CORE_INST/ALU_32_INST/p6362A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_211                               OAI22_X1   0.883  30.611   4.315  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211/A                    ^     TDSP_CORE_INST/ALU_32_INST/n_211                               BUF_X16    0.000  30.611   4.315  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211/Z                    ^     TDSP_CORE_INST/ALU_32_INST/FE_OCPN336_n_211                    BUF_X16    1.361  31.973   5.676  
      TDSP_CORE_INST/ALU_32_INST/p7191A7681/A                          ^     TDSP_CORE_INST/ALU_32_INST/FE_OCPN336_n_211                    AOI21_X1   0.002  31.975   5.679  
      TDSP_CORE_INST/ALU_32_INST/p7191A7681/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_224                               AOI21_X1   0.465  32.441   6.144  
      TDSP_CORE_INST/ALU_32_INST/p7458A7649/A                          v     TDSP_CORE_INST/ALU_32_INST/n_224                               OAI211_X1  0.000  32.441   6.144  
      TDSP_CORE_INST/ALU_32_INST/p7458A7649/ZN                         ^     TDSP_CORE_INST/alu_result[28]                                  OAI211_X1  0.888  33.329   7.032  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25778/B1                       ^     TDSP_CORE_INST/alu_result[28]                                  AOI22_X1   0.000  33.329   7.032  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25778/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_709                              AOI22_X1   0.478  33.807   7.511  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25745/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_709                              INV_X4     0.000  33.807   7.511  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25745/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_747                              INV_X4     0.802  34.609   8.312  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[28]/D                        ^     TDSP_CORE_INST/EXECUTE_INST/n_747                              SDFF_X2    0.000  34.609   8.313  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    26.297  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    26.297  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    26.609  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    26.609  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    26.750  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    26.750  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    26.881  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    26.881  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    27.000  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    27.000  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    27.120  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    27.120  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    27.235  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    27.235  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    27.355  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    27.355  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.528  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.528  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.105  1.337    27.633  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.634  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.015  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.015  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.394  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.394  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.774  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.774  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.173  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.173  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.265    29.562  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.562  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.645    29.942  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.645    29.942  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.097  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.097  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.883    30.180  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.883    30.180  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.296  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.296  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.110    30.407  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.112    30.408  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.587  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.587  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.421    30.718  
      m_clk__L15_I5/A                             v     m_clk__L14_N3   INV_X32  0.000  4.421    30.718  
      m_clk__L15_I5/ZN                            ^     m_clk__L15_N5   INV_X32  0.186  4.607    30.904  
      m_clk__L16_I9/A                             ^     m_clk__L15_N5   INV_X32  0.000  4.607    30.904  
      m_clk__L16_I9/ZN                            v     m_clk__L16_N9   INV_X32  0.142  4.749    31.046  
      m_clk__L17_I15/A                            v     m_clk__L16_N9   INV_X32  0.000  4.749    31.046  
      m_clk__L17_I15/ZN                           ^     m_clk__L17_N15  INV_X32  0.200  4.949    31.245  
      m_clk__L18_I25/A                            ^     m_clk__L17_N15  INV_X32  0.001  4.949    31.246  
      m_clk__L18_I25/ZN                           v     m_clk__L18_N25  INV_X32  0.156  5.106    31.402  
      m_clk__L19_I43/A                            v     m_clk__L18_N25  INV_X32  0.000  5.106    31.402  
      m_clk__L19_I43/ZN                           ^     m_clk__L19_N43  INV_X32  0.167  5.272    31.569  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[28]/CK  ^     m_clk__L19_N43  SDFF_X2  0.000  5.272    31.569  
      ---------------------------------------------------------------------------------------------------
Path 44: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[15]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.275
- Setup                         0.552
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.323
- Arrival Time                 34.619
= Slack Time                  -26.296
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.296  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.296  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -25.984  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -25.984  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -25.843  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -25.843  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.712  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.712  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.593  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.593  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.472  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.472  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.358  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.358  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.238  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.238  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.065  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.065  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -24.957  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -24.956  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.572  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.572  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.168  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.167  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -23.787  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -23.787  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.388  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.387  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -22.998  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -22.998  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.619  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.618  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.463  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.463  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.354  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.354  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.153  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.151  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.011  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.011  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -21.827  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -21.827  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.706  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.706  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.531  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.531  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.393  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.393  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.229  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.229  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.144  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.144  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.015  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.015  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.364  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.364  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -19.892  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -19.866  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.717  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.715  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.572  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.572  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.128  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.128  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -15.895  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -15.895  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -15.773  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -15.772  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.181  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.181  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.225  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.224  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.602  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.602  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.084  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.084  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -12.823  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -12.823  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.500  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.500  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.284  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.284  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.045  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.045  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -11.870  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -11.870  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.493  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.493  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.157  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.157  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.179  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.179  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.430  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.430  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.242  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.242  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -7.879  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -7.879  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -6.895  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -6.895  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.266  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.266  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -4.976  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -4.976  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.110  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.110  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.351  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.351  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.689  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.689  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.636  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.636  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.180  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.180  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.979  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.979  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   2.100  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   2.100  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   2.272  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   2.272  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.488  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.488  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.903  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.903  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   3.196  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   3.196  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   5.001  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/A                      ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X32    0.003  31.300   5.003  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/Z                      ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      BUF_X32    1.166  32.466   6.169  
      TDSP_CORE_INST/ALU_32_INST/p7191A7687/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      AOI21_X1   0.003  32.469   6.172  
      TDSP_CORE_INST/ALU_32_INST/p7191A7687/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_218                               AOI21_X1   0.272  32.741   6.445  
      TDSP_CORE_INST/ALU_32_INST/p7458A7656/A                          v     TDSP_CORE_INST/ALU_32_INST/n_218                               OAI211_X1  0.000  32.741   6.445  
      TDSP_CORE_INST/ALU_32_INST/p7458A7656/ZN                         ^     TDSP_CORE_INST/alu_result[15]                                  OAI211_X1  0.707  33.448   7.151  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25762/B1                       ^     TDSP_CORE_INST/alu_result[15]                                  AOI22_X1   0.000  33.448   7.151  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25762/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_725                              AOI22_X1   0.388  33.835   7.539  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25732/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_725                              INV_X4     0.000  33.835   7.539  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25732/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_760                              INV_X4     0.784  34.619   8.323  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[15]/D                        ^     TDSP_CORE_INST/EXECUTE_INST/n_760                              SDFF_X2    0.000  34.619   8.323  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    26.296  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    26.296  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    26.609  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    26.609  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    26.750  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    26.750  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    26.881  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    26.881  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    27.000  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    27.000  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    27.120  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    27.120  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    27.235  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    27.235  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    27.355  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    27.355  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.528  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.528  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.105  1.337    27.633  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.634  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.015  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.015  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.394  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.394  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.774  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.774  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.173  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.173  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.265    29.562  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.562  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.645    29.941  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.645    29.941  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.097  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.097  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.883    30.180  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.883    30.180  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.296  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.296  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.110    30.406  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.112    30.408  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.587  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.587  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.421    30.717  
      m_clk__L15_I5/A                             v     m_clk__L14_N3   INV_X32  0.000  4.421    30.718  
      m_clk__L15_I5/ZN                            ^     m_clk__L15_N5   INV_X32  0.186  4.607    30.904  
      m_clk__L16_I9/A                             ^     m_clk__L15_N5   INV_X32  0.000  4.607    30.904  
      m_clk__L16_I9/ZN                            v     m_clk__L16_N9   INV_X32  0.142  4.749    31.046  
      m_clk__L17_I15/A                            v     m_clk__L16_N9   INV_X32  0.000  4.749    31.046  
      m_clk__L17_I15/ZN                           ^     m_clk__L17_N15  INV_X32  0.200  4.949    31.245  
      m_clk__L18_I24/A                            ^     m_clk__L17_N15  INV_X32  0.000  4.949    31.246  
      m_clk__L18_I24/ZN                           v     m_clk__L18_N24  INV_X32  0.155  5.105    31.401  
      m_clk__L19_I40/A                            v     m_clk__L18_N24  INV_X32  0.000  5.105    31.401  
      m_clk__L19_I40/ZN                           ^     m_clk__L19_N40  INV_X32  0.170  5.275    31.571  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[15]/CK  ^     m_clk__L19_N40  SDFF_X2  0.000  5.275    31.571  
      ---------------------------------------------------------------------------------------------------
Path 45: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[11]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.274
- Setup                         0.556
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.318
- Arrival Time                 34.611
= Slack Time                  -26.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.293  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.293  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -25.980  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -25.980  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -25.839  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -25.839  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.708  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.708  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.589  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.589  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.469  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.469  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.354  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.354  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.234  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.234  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.061  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.061  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -24.953  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -24.952  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.568  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.568  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.164  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.163  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -23.784  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -23.783  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.384  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.383  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -22.994  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -22.994  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.615  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.615  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.459  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.459  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.351  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.351  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.149  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.147  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.008  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.008  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -21.823  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -21.823  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.702  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.702  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.527  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.527  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.389  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.389  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.226  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.226  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.141  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.141  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.012  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.012  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.360  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.360  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -19.888  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -19.862  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.714  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.712  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.569  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.569  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.124  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.124  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -15.892  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -15.891  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -15.769  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -15.769  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.177  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.177  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.221  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.220  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.599  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.599  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.080  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.080  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -12.819  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -12.819  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.496  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.496  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.280  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.280  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.042  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.042  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -11.866  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -11.866  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.490  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.490  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.154  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.154  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.175  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.175  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.427  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.427  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.239  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.239  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -7.875  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -7.875  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -6.892  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -6.892  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.262  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.262  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -4.972  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -4.972  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.107  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.107  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.347  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.347  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.686  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.686  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.633  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.633  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.176  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.176  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.983  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.983  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   2.104  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   2.104  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   2.275  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   2.275  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.492  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.492  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.906  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.906  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   3.200  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   3.200  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   5.004  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/A                      ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X32    0.003  31.300   5.007  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/Z                      ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      BUF_X32    1.166  32.466   6.173  
      TDSP_CORE_INST/ALU_32_INST/p7191A7663/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      AOI21_X1   0.004  32.470   6.177  
      TDSP_CORE_INST/ALU_32_INST/p7191A7663/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_241                               AOI21_X1   0.284  32.754   6.462  
      TDSP_CORE_INST/ALU_32_INST/p7458A7662/A                          v     TDSP_CORE_INST/ALU_32_INST/n_241                               OAI211_X1  0.000  32.754   6.462  
      TDSP_CORE_INST/ALU_32_INST/p7458A7662/ZN                         ^     TDSP_CORE_INST/alu_result[11]                                  OAI211_X1  0.696  33.451   7.158  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25758/B1                       ^     TDSP_CORE_INST/alu_result[11]                                  AOI22_X1   0.000  33.451   7.158  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25758/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_729                              AOI22_X1   0.363  33.814   7.521  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25729/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_729                              INV_X4     0.000  33.814   7.521  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25729/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_764                              INV_X4     0.797  34.610   8.318  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[11]/D                        ^     TDSP_CORE_INST/EXECUTE_INST/n_764                              SDFF_X2    0.000  34.611   8.318  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    26.293  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    26.293  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    26.605  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    26.605  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    26.746  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    26.746  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    26.878  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    26.878  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    26.997  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    26.997  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    27.117  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    27.117  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    27.231  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    27.231  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    27.351  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    27.351  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.524  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.524  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.105  1.337    27.629  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.630  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.012  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.012  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.390  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.391  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.770  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.770  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.169  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.170  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.265    29.558  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.559  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.645    29.938  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.645    29.938  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.093  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.093  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.883    30.176  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.883    30.176  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.292  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.292  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.110    30.403  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.112    30.405  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.583  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.584  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.421    30.714  
      m_clk__L15_I5/A                             v     m_clk__L14_N3   INV_X32  0.000  4.421    30.714  
      m_clk__L15_I5/ZN                            ^     m_clk__L15_N5   INV_X32  0.186  4.607    30.900  
      m_clk__L16_I9/A                             ^     m_clk__L15_N5   INV_X32  0.000  4.607    30.900  
      m_clk__L16_I9/ZN                            v     m_clk__L16_N9   INV_X32  0.142  4.749    31.042  
      m_clk__L17_I16/A                            v     m_clk__L16_N9   INV_X32  0.000  4.749    31.042  
      m_clk__L17_I16/ZN                           ^     m_clk__L17_N16  INV_X32  0.199  4.949    31.241  
      m_clk__L18_I26/A                            ^     m_clk__L17_N16  INV_X32  0.000  4.949    31.242  
      m_clk__L18_I26/ZN                           v     m_clk__L18_N26  INV_X32  0.156  5.105    31.397  
      m_clk__L19_I46/A                            v     m_clk__L18_N26  INV_X32  0.000  5.105    31.397  
      m_clk__L19_I46/ZN                           ^     m_clk__L19_N46  INV_X32  0.169  5.274    31.567  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[11]/CK  ^     m_clk__L19_N46  SDFF_X2  0.000  5.274    31.567  
      ---------------------------------------------------------------------------------------------------
Path 46: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[12]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[12]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.258
- Setup                         0.559
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.299
- Arrival Time                 34.591
= Slack Time                  -26.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.293  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.292  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -25.980  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -25.980  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -25.839  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -25.839  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.708  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.708  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.589  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.589  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.468  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.468  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.354  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.354  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.234  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.234  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.061  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.061  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -24.953  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -24.952  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.568  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.568  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.164  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.163  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -23.783  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -23.783  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.384  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.383  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -22.994  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -22.994  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.615  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.615  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.459  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.459  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.351  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.351  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.149  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.147  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -22.007  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -22.007  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -21.823  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -21.823  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.702  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.702  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.527  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.527  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.389  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.389  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.226  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.226  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.141  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.141  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -21.011  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -21.011  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.360  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.360  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -19.888  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -19.862  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.713  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.712  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.568  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.568  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.124  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.124  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -15.891  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -15.891  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -15.769  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -15.768  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.177  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.177  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.221  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.220  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.598  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.598  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.080  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.080  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -12.819  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -12.819  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.496  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.496  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.280  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.280  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.042  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.041  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -11.866  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -11.866  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.489  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.489  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.154  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.153  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.175  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.175  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.426  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.426  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.238  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.238  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -7.875  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -7.875  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -6.891  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -6.891  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.262  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.262  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -4.972  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -4.972  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.106  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.106  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.347  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.347  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.685  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.685  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.632  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.632  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.176  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.176  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.983  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.983  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   2.104  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   2.104  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   2.276  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   2.276  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.492  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.492  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.907  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.907  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   3.200  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   3.200  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   5.004  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/A                      ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X32    0.003  31.300   5.007  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/Z                      ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      BUF_X32    1.166  32.466   6.173  
      TDSP_CORE_INST/ALU_32_INST/p7191A7691/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      AOI21_X1   0.004  32.470   6.177  
      TDSP_CORE_INST/ALU_32_INST/p7191A7691/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_214                               AOI21_X1   0.287  32.757   6.464  
      TDSP_CORE_INST/ALU_32_INST/p7458A7661/A                          v     TDSP_CORE_INST/ALU_32_INST/n_214                               OAI211_X1  0.000  32.757   6.464  
      TDSP_CORE_INST/ALU_32_INST/p7458A7661/ZN                         ^     TDSP_CORE_INST/alu_result[12]                                  OAI211_X1  0.701  33.458   7.166  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25757/B1                       ^     TDSP_CORE_INST/alu_result[12]                                  AOI22_X1   0.000  33.458   7.166  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25757/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_730                              AOI22_X1   0.355  33.813   7.520  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25728/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_730                              INV_X4     0.000  33.813   7.520  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25728/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_765                              INV_X4     0.778  34.591   8.299  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[12]/D                        ^     TDSP_CORE_INST/EXECUTE_INST/n_765                              SDFF_X2    0.000  34.591   8.299  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    26.293  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    26.293  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    26.605  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    26.605  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    26.746  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    26.746  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    26.877  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    26.877  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    26.996  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    26.996  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    27.116  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    27.116  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    27.231  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    27.231  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    27.351  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    27.351  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.524  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.524  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.105  1.337    27.629  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.337    27.630  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.381  1.719    28.011  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.719    28.011  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.390  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.390  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.770  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.770  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.169  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.169  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.265    29.558  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.558  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.645    29.938  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.645    29.938  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.093  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.093  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.883    30.176  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.883    30.176  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.292  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.292  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.110    30.403  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.112    30.404  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.583  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.583  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.421    30.714  
      m_clk__L15_I5/A                             v     m_clk__L14_N3   INV_X32  0.000  4.421    30.714  
      m_clk__L15_I5/ZN                            ^     m_clk__L15_N5   INV_X32  0.186  4.607    30.900  
      m_clk__L16_I9/A                             ^     m_clk__L15_N5   INV_X32  0.000  4.607    30.900  
      m_clk__L16_I9/ZN                            v     m_clk__L16_N9   INV_X32  0.142  4.749    31.042  
      m_clk__L17_I16/A                            v     m_clk__L16_N9   INV_X32  0.000  4.749    31.042  
      m_clk__L17_I16/ZN                           ^     m_clk__L17_N16  INV_X32  0.199  4.949    31.241  
      m_clk__L18_I26/A                            ^     m_clk__L17_N16  INV_X32  0.000  4.949    31.241  
      m_clk__L18_I26/ZN                           v     m_clk__L18_N26  INV_X32  0.156  5.104    31.397  
      m_clk__L19_I47/A                            v     m_clk__L18_N26  INV_X32  0.000  5.105    31.397  
      m_clk__L19_I47/ZN                           ^     m_clk__L19_N47  INV_X32  0.153  5.258    31.551  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[12]/CK  ^     m_clk__L19_N47  SDFF_X2  0.000  5.258    31.551  
      ---------------------------------------------------------------------------------------------------
Path 47: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[5]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[5]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.298
- Setup                         0.516
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.382
- Arrival Time                 34.662
= Slack Time                  -26.280
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.280  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.280  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -25.968  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -25.968  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -25.826  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -25.826  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.695  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.695  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.576  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.576  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.456  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.456  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.342  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.342  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.222  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.222  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.048  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.048  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -24.940  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -24.939  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.555  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.555  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.151  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.150  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -23.771  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -23.770  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.371  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.370  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -22.982  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -22.981  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.602  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.602  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.447  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.446  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.338  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.338  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.136  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.135  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -21.995  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -21.995  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -21.810  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -21.810  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.689  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.689  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.514  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.514  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.377  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.377  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.213  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.213  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.128  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.128  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -20.999  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -20.999  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.347  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.347  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -19.875  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -19.849  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.701  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.699  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.556  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.556  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.111  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.111  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -15.879  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -15.878  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -15.756  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -15.756  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.164  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.164  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.209  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.207  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.586  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.586  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.067  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.067  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -12.806  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -12.806  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.484  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.484  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.267  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.267  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.029  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.029  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -11.853  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -11.853  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.477  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.477  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.141  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.141  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.163  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.162  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.414  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.414  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.226  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.226  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -7.862  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -7.862  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -6.879  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -6.879  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.249  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.249  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -4.959  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -4.959  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.094  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.094  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.334  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.334  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.673  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.673  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.620  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.620  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.163  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.163  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   0.996  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   0.996  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   2.117  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   2.117  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   2.288  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   2.288  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.505  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.505  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.919  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.919  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   3.213  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   3.213  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   5.017  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/A                      ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X32    0.003  31.300   5.020  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/Z                      ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      BUF_X32    1.166  32.466   6.186  
      TDSP_CORE_INST/ALU_32_INST/p7191A7674/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      AOI21_X1   0.006  32.472   6.192  
      TDSP_CORE_INST/ALU_32_INST/p7191A7674/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_231                               AOI21_X1   0.290  32.761   6.481  
      TDSP_CORE_INST/ALU_32_INST/p7458A7642/A                          v     TDSP_CORE_INST/ALU_32_INST/n_231                               OAI211_X1  0.000  32.761   6.481  
      TDSP_CORE_INST/ALU_32_INST/p7458A7642/ZN                         ^     TDSP_CORE_INST/alu_result[5]                                   OAI211_X1  0.785  33.546   7.266  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25781/B1                       ^     TDSP_CORE_INST/alu_result[5]                                   AOI22_X1   0.000  33.546   7.267  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25781/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_705                              AOI22_X1   0.469  34.016   7.736  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25751/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_705                              INV_X8     0.000  34.016   7.736  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25751/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_740                              INV_X8     0.646  34.662   8.382  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[5]/D                         ^     TDSP_CORE_INST/EXECUTE_INST/n_740                              SDFF_X2    0.000  34.662   8.382  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------
      Pin                                        Edge  Net             Cell     Delay  Arrival  Required  
                                                                                       Time     Time  
      --------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z          ^     m_clk           -        -      0.000    26.280  
      m_clk__I10/A                               ^     m_clk           BUF_X16  0.000  0.000    26.280  
      m_clk__I10/Z                               ^     m_clk__N10      BUF_X16  0.312  0.312    26.592  
      m_clk__I9/A                                ^     m_clk__N10      BUF_X16  0.000  0.312    26.592  
      m_clk__I9/Z                                ^     m_clk__N9       BUF_X16  0.141  0.453    26.733  
      m_clk__I8/A                                ^     m_clk__N9       BUF_X16  0.000  0.453    26.733  
      m_clk__I8/Z                                ^     m_clk__N8       BUF_X16  0.132  0.585    26.865  
      m_clk__I7/A                                ^     m_clk__N8       BUF_X16  0.000  0.585    26.865  
      m_clk__I7/Z                                ^     m_clk__N7       BUF_X16  0.119  0.704    26.984  
      m_clk__I6/A                                ^     m_clk__N7       BUF_X16  0.000  0.704    26.984  
      m_clk__I6/Z                                ^     m_clk__N6       BUF_X16  0.120  0.824    27.104  
      m_clk__I5/A                                ^     m_clk__N6       BUF_X16  0.000  0.824    27.104  
      m_clk__I5/Z                                ^     m_clk__N5       BUF_X16  0.114  0.938    27.218  
      m_clk__I4/A                                ^     m_clk__N5       BUF_X16  0.000  0.938    27.218  
      m_clk__I4/Z                                ^     m_clk__N4       BUF_X16  0.120  1.058    27.338  
      m_clk__L1_I1/A                             ^     m_clk__N4       BUF_X16  0.000  1.058    27.338  
      m_clk__L1_I1/Z                             ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.511  
      m_clk__L2_I1/A                             ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.512  
      m_clk__L2_I1/ZN                            v     m_clk__L2_N1    INV_X32  0.105  1.337    27.617  
      m_clk__L3_I1/A                             v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.617  
      m_clk__L3_I1/Z                             v     m_clk__L3_N1    BUF_X32  0.381  1.719    27.999  
      m_clk__L4_I0/A                             v     m_clk__L3_N1    BUF_X32  0.000  1.719    27.999  
      m_clk__L4_I0/Z                             v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.377  
      m_clk__L5_I0/A                             v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.378  
      m_clk__L5_I0/Z                             v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.757  
      m_clk__L6_I0/A                             v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.757  
      m_clk__L6_I0/Z                             v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.156  
      m_clk__L7_I0/A                             v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.157  
      m_clk__L7_I0/Z                             v     m_clk__L7_N0    BUF_X32  0.389  3.266    29.545  
      m_clk__L8_I0/A                             v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.546  
      m_clk__L8_I0/Z                             v     m_clk__L8_N0    BUF_X32  0.379  3.645    29.925  
      m_clk__L9_I0/A                             v     m_clk__L8_N0    INV_X32  0.000  3.645    29.925  
      m_clk__L9_I0/ZN                            ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.080  
      m_clk__L10_I1/A                            ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.080  
      m_clk__L10_I1/ZN                           v     m_clk__L10_N1   INV_X32  0.083  3.883    30.163  
      m_clk__L11_I1/A                            v     m_clk__L10_N1   INV_X32  0.000  3.883    30.163  
      m_clk__L11_I1/ZN                           ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.279  
      m_clk__L12_I1/A                            ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.279  
      m_clk__L12_I1/ZN                           v     m_clk__L12_N1   INV_X32  0.111  4.110    30.390  
      m_clk__L13_I2/A                            v     m_clk__L12_N1   INV_X32  0.002  4.112    30.392  
      m_clk__L13_I2/ZN                           ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.571  
      m_clk__L14_I3/A                            ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.571  
      m_clk__L14_I3/ZN                           v     m_clk__L14_N3   INV_X32  0.130  4.421    30.701  
      m_clk__L15_I6/A                            v     m_clk__L14_N3   INV_X32  0.000  4.421    30.701  
      m_clk__L15_I6/ZN                           ^     m_clk__L15_N6   INV_X32  0.202  4.623    30.903  
      m_clk__L16_I12/A                           ^     m_clk__L15_N6   INV_X32  0.000  4.623    30.903  
      m_clk__L16_I12/ZN                          v     m_clk__L16_N12  INV_X32  0.137  4.760    31.040  
      m_clk__L17_I21/A                           v     m_clk__L16_N12  INV_X32  0.000  4.760    31.040  
      m_clk__L17_I21/ZN                          ^     m_clk__L17_N21  INV_X32  0.208  4.968    31.248  
      m_clk__L18_I35/A                           ^     m_clk__L17_N21  INV_X32  0.000  4.968    31.248  
      m_clk__L18_I35/ZN                          v     m_clk__L18_N35  INV_X32  0.158  5.126    31.406  
      m_clk__L19_I69/A                           v     m_clk__L18_N35  INV_X32  0.000  5.126    31.406  
      m_clk__L19_I69/ZN                          ^     m_clk__L19_N69  INV_X32  0.172  5.298    31.578  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[5]/CK  ^     m_clk__L19_N69  SDFF_X2  0.000  5.298    31.578  
      --------------------------------------------------------------------------------------------------
Path 48: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[14]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.275
- Setup                         0.504
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.371
- Arrival Time                 34.640
= Slack Time                  -26.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.270  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.270  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -25.957  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -25.957  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -25.816  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -25.816  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.685  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.685  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.566  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.566  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.446  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.446  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.331  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.331  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.211  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.211  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.038  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.038  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -24.930  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -24.929  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.545  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.545  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.141  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.140  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -23.760  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -23.760  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.361  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.360  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -22.971  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -22.971  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.592  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.592  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.436  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.436  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.328  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.328  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.126  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.124  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -21.984  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -21.984  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -21.800  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -21.800  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.679  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.679  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.504  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.504  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.366  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.366  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.203  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.203  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.118  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.118  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -20.988  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -20.988  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.337  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.337  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -19.865  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -19.839  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.690  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.689  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.545  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.545  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.101  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.101  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -15.868  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -15.868  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -15.746  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -15.746  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.154  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.154  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.198  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.197  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.575  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.575  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.057  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.057  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -12.796  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -12.796  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.473  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.473  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.257  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.257  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.019  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.019  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -11.843  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -11.843  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.466  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.466  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.131  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.131  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.152  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.152  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.404  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.403  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.215  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.215  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -7.852  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -7.852  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -6.868  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -6.868  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.239  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.239  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -4.949  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -4.949  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.084  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.083  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.324  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.324  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.663  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.662  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.609  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.609  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.153  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.153  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   1.006  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   1.006  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   2.127  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   2.127  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   2.299  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   2.299  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.515  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.515  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.930  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.930  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   3.223  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   3.223  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   5.027  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/A                      ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X32    0.003  31.300   5.030  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/Z                      ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      BUF_X32    1.166  32.466   6.196  
      TDSP_CORE_INST/ALU_32_INST/p7191A7688/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      AOI21_X1   0.003  32.469   6.199  
      TDSP_CORE_INST/ALU_32_INST/p7191A7688/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_217                               AOI21_X1   0.267  32.735   6.466  
      TDSP_CORE_INST/ALU_32_INST/p7458A7657/A                          v     TDSP_CORE_INST/ALU_32_INST/n_217                               OAI211_X1  0.000  32.735   6.466  
      TDSP_CORE_INST/ALU_32_INST/p7458A7657/ZN                         ^     TDSP_CORE_INST/alu_result[14]                                  OAI211_X1  0.758  33.493   7.224  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25761/B1                       ^     TDSP_CORE_INST/alu_result[14]                                  AOI22_X1   0.000  33.493   7.224  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25761/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_726                              AOI22_X1   0.554  34.047   7.778  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25730/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_726                              INV_X16    0.000  34.047   7.778  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25730/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_762                              INV_X16    0.593  34.640   8.371  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[14]/D                        ^     TDSP_CORE_INST/EXECUTE_INST/n_762                              SDFF_X2    0.000  34.640   8.371  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    26.270  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    26.270  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    26.582  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    26.582  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    26.723  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    26.723  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    26.854  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    26.854  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    26.973  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    26.973  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    27.094  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    27.094  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    27.208  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    27.208  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    27.328  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    27.328  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.501  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.501  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.105  1.337    27.606  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.607  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.381  1.719    27.989  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.719    27.989  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.367  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.367  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.747  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.747  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.146  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.146  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.265    29.535  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.535  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.645    29.915  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.645    29.915  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.070  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.070  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.883    30.153  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.883    30.153  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.269  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.269  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.110    30.380  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.112    30.381  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.560  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.560  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.421    30.691  
      m_clk__L15_I5/A                             v     m_clk__L14_N3   INV_X32  0.000  4.421    30.691  
      m_clk__L15_I5/ZN                            ^     m_clk__L15_N5   INV_X32  0.186  4.607    30.877  
      m_clk__L16_I9/A                             ^     m_clk__L15_N5   INV_X32  0.000  4.607    30.877  
      m_clk__L16_I9/ZN                            v     m_clk__L16_N9   INV_X32  0.142  4.749    31.019  
      m_clk__L17_I15/A                            v     m_clk__L16_N9   INV_X32  0.000  4.749    31.019  
      m_clk__L17_I15/ZN                           ^     m_clk__L17_N15  INV_X32  0.200  4.949    31.219  
      m_clk__L18_I24/A                            ^     m_clk__L17_N15  INV_X32  0.000  4.949    31.219  
      m_clk__L18_I24/ZN                           v     m_clk__L18_N24  INV_X32  0.155  5.105    31.374  
      m_clk__L19_I40/A                            v     m_clk__L18_N24  INV_X32  0.000  5.105    31.374  
      m_clk__L19_I40/ZN                           ^     m_clk__L19_N40  INV_X32  0.170  5.275    31.545  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[14]/CK  ^     m_clk__L19_N40  SDFF_X2  0.000  5.275    31.545  
      ---------------------------------------------------------------------------------------------------
Path 49: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[13]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.258
- Setup                         0.514
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.344
- Arrival Time                 34.614
= Slack Time                  -26.269
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell       Delay  Arrival  Required  
                                                                                                                                                              Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -          -      0.000    -26.269  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16    0.000  0.000    -26.269  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16    0.312  0.312    -25.957  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16    0.000  0.312    -25.957  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16    0.141  0.453    -25.816  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16    0.000  0.453    -25.816  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16    0.132  0.585    -25.684  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16    0.000  0.585    -25.684  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16    0.119  0.704    -25.565  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16    0.000  0.704    -25.565  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16    0.120  0.824    -25.445  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16    0.000  0.824    -25.445  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16    0.114  0.938    -25.331  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16    0.000  0.938    -25.331  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16    0.120  1.058    -25.211  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16    0.000  1.058    -25.211  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16    0.173  1.232    -25.038  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32    0.000  1.232    -25.037  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32    0.108  1.340    -24.930  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32    0.001  1.341    -24.929  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32    0.384  1.725    -24.545  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32    0.000  1.725    -24.545  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32    0.404  2.129    -24.140  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32    0.001  2.130    -24.139  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32    0.379  2.509    -23.760  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32    0.000  2.510    -23.760  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32    0.399  2.909    -23.361  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32    0.001  2.910    -23.360  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32    0.389  3.298    -22.971  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32    0.000  3.299    -22.971  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32    0.379  3.678    -22.591  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32    0.000  3.678    -22.591  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32    0.155  3.833    -22.436  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32    0.000  3.834    -22.436  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32    0.109  3.942    -22.327  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32    0.000  3.942    -22.327  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32    0.202  4.144    -22.125  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32    0.001  4.145    -22.124  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32    0.140  4.285    -21.984  
      m_clk__L13_I1/A                                                  v     m_clk__L12_N0                                                  INV_X32    0.000  4.285    -21.984  
      m_clk__L13_I1/ZN                                                 ^     m_clk__L13_N1                                                  INV_X32    0.185  4.470    -21.799  
      m_clk__L14_I1/A                                                  ^     m_clk__L13_N1                                                  INV_X32    0.000  4.470    -21.799  
      m_clk__L14_I1/ZN                                                 v     m_clk__L14_N1                                                  INV_X32    0.121  4.591    -21.679  
      m_clk__L15_I1/A                                                  v     m_clk__L14_N1                                                  INV_X32    0.000  4.591    -21.679  
      m_clk__L15_I1/ZN                                                 ^     m_clk__L15_N1                                                  INV_X32    0.175  4.766    -21.503  
      m_clk__L16_I3/A                                                  ^     m_clk__L15_N1                                                  INV_X32    0.000  4.766    -21.503  
      m_clk__L16_I3/ZN                                                 v     m_clk__L16_N3                                                  INV_X32    0.138  4.903    -21.366  
      m_clk__L17_I6/A                                                  v     m_clk__L16_N3                                                  INV_X32    0.000  4.903    -21.366  
      m_clk__L17_I6/ZN                                                 ^     m_clk__L17_N6                                                  INV_X32    0.164  5.067    -21.202  
      m_clk__L18_I11/A                                                 ^     m_clk__L17_N6                                                  INV_X32    0.000  5.067    -21.202  
      m_clk__L18_I11/ZN                                                v     m_clk__L18_N11                                                 INV_X32    0.085  5.152    -21.117  
      m_clk__L19_I18/A                                                 v     m_clk__L18_N11                                                 INV_X32    0.000  5.152    -21.117  
      m_clk__L19_I18/ZN                                                ^     m_clk__L19_N18                                                 INV_X32    0.129  5.281    -20.988  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK                         ^     m_clk__L19_N18                                                 SDFFS_X2   0.000  5.281    -20.988  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q                          v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    SDFFS_X2   0.651  5.933    -20.336  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/A                    v     TDSP_CORE_INST/DECODE_INST/FE_OFN192_ir_11_                    BUF_X16    0.000  5.933    -20.336  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_/Z                    v     TDSP_CORE_INST/ir[11]                                          BUF_X16    0.472  6.405    -19.864  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/A      v     TDSP_CORE_INST/ir[11]                                          INV_X4     0.026  6.431    -19.838  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125/ZN     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              INV_X4     2.148  8.579    -17.690  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A1          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_5              AND2_X2    0.002  8.581    -17.688  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    1.143  9.724    -16.545  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2    0.000  9.724    -16.545  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2    0.444  10.169   -16.101  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32    0.000  10.169   -16.101  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32    0.233  10.401   -15.868  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4   0.000  10.401   -15.868  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4   0.122  10.524   -15.745  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2    0.000  10.524   -15.745  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2    0.592  11.116   -15.153  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4   0.000  11.116   -15.153  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     ^     TDSP_CORE_INST/opb[0]                                          NAND2_X4   0.956  12.071   -14.198  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/A2                   ^     TDSP_CORE_INST/opb[0]                                          NAND2_X1   0.001  12.073   -14.196  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NAND2_X1   0.622  12.694   -13.575  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/A1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_7                       NOR2_X4    0.000  12.694   -13.575  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      NOR2_X4    0.518  13.212   -13.057  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_94                      INV_X4     0.000  13.212   -13.057  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               INV_X4     0.261  13.474   -12.796  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/A2              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_364_0               NAND2_X4   0.000  13.474   -12.796  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               NAND2_X4   0.323  13.796   -12.473  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/A               ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_362_0               INV_X4     0.000  13.796   -12.473  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     INV_X4     0.216  14.013   -12.256  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_112                     NAND2_X4   0.000  14.013   -12.256  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.238  14.251   -12.018  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_360_0               NAND2_X4   0.000  14.251   -12.018  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND2_X4   0.176  14.427   -11.843  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/A1              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_359_0               NAND3_X1   0.000  14.427   -11.843  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0/ZN              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND3_X1   0.377  14.803   -11.466  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/A1              ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RN_358_0               NAND2_X4   0.000  14.803   -11.466  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0/ZN              v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     NAND2_X4   0.336  15.139   -11.130  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_138                     OAI211_X1  0.000  15.139   -11.130  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     OAI211_X1  0.978  16.117   -10.152  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_143                     AOI22_X1   0.000  16.118   -10.152  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     AOI22_X1   0.749  16.866   -9.403  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/B2                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_147                     OAI21_X4   0.000  16.866   -9.403  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     OAI21_X4   1.188  18.054   -8.215  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_153                     AOI22_X1   0.000  18.054   -8.215  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     AOI22_X1   0.363  18.417   -7.852  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_157                     OAI21_X1   0.000  18.417   -7.852  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.984  19.401   -6.868  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/A                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_161                     OAI21_X1   0.000  19.401   -6.868  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI21_X1   0.629  20.031   -6.239  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/C1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_163                     OAI211_X1  0.000  20.031   -6.239  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     OAI211_X1  1.290  21.320   -4.949  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/A1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_168                     AOI22_X1   0.000  21.321   -4.949  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     AOI22_X1   0.865  22.186   -4.083  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_172                     OAI21_X4   0.000  22.186   -4.083  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     OAI21_X4   1.760  23.946   -2.323  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/C1                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_178                     AOI221_X2  0.000  23.946   -2.323  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A/ZN                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     AOI221_X2  0.661  24.607   -1.662  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/B1                   v     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_182                     OAI21_X2   0.000  24.607   -1.662  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A/ZN                   ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     OAI21_X2   1.053  25.660   -0.609  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/B                    ^     TDSP_CORE_INST/ALU_32_INST/add_81_22/n_190                     XOR2_X2    0.000  25.660   -0.609  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A/Z                    v     TDSP_CORE_INST/ALU_32_INST/n_286                               XOR2_X2    0.456  26.117   -0.153  
      TDSP_CORE_INST/ALU_32_INST/p5287A/B1                             v     TDSP_CORE_INST/ALU_32_INST/n_286                               AOI221_X2  0.000  26.117   -0.153  
      TDSP_CORE_INST/ALU_32_INST/p5287A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_200                               AOI221_X2  1.159  27.276   1.007  
      TDSP_CORE_INST/ALU_32_INST/p5408A/A                              ^     TDSP_CORE_INST/ALU_32_INST/n_200                               OAI221_X4  0.000  27.276   1.007  
      TDSP_CORE_INST/ALU_32_INST/p5408A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/n_201                               OAI221_X4  1.121  28.397   2.127  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/A                         v     TDSP_CORE_INST/ALU_32_INST/n_201                               INV_X8     0.000  28.397   2.128  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692/ZN                        ^     TDSP_CORE_INST/ALU_32_INST/n_202                               INV_X8     0.171  28.568   2.299  
      TDSP_CORE_INST/ALU_32_INST/p5800A/B1                             ^     TDSP_CORE_INST/ALU_32_INST/n_202                               OAI22_X1   0.000  28.568   2.299  
      TDSP_CORE_INST/ALU_32_INST/p5800A/ZN                             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             OAI22_X1   0.216  28.785   2.515  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/A             v     TDSP_CORE_INST/ALU_32_INST/FE_OFN76_alu_result_32_             BUF_X16    0.000  28.785   2.515  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_/Z             v     TDSP_CORE_INST/alu_result[32]                                  BUF_X16    0.415  29.199   2.930  
      TDSP_CORE_INST/ALU_32_INST/p6398A/A1                             v     TDSP_CORE_INST/alu_result[32]                                  NAND2_X4   0.000  29.199   2.930  
      TDSP_CORE_INST/ALU_32_INST/p6398A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               NAND2_X4   0.294  29.493   3.223  
      TDSP_CORE_INST/ALU_32_INST/p7374A/A1                             ^     TDSP_CORE_INST/ALU_32_INST/n_205                               AND2_X4    0.000  29.493   3.224  
      TDSP_CORE_INST/ALU_32_INST/p7374A/ZN                             ^     TDSP_CORE_INST/ALU_32_INST/n_208                               AND2_X4    1.804  31.297   5.028  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/A                      ^     TDSP_CORE_INST/ALU_32_INST/n_208                               BUF_X32    0.003  31.300   5.030  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208/Z                      ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      BUF_X32    1.166  32.466   6.197  
      TDSP_CORE_INST/ALU_32_INST/p7191A7690/B1                         ^     TDSP_CORE_INST/ALU_32_INST/FE_OFN75_n_208                      AOI21_X1   0.004  32.469   6.200  
      TDSP_CORE_INST/ALU_32_INST/p7191A7690/ZN                         v     TDSP_CORE_INST/ALU_32_INST/n_215                               AOI21_X1   0.295  32.765   6.495  
      TDSP_CORE_INST/ALU_32_INST/p7458A7659/A                          v     TDSP_CORE_INST/ALU_32_INST/n_215                               OAI211_X1  0.000  32.765   6.495  
      TDSP_CORE_INST/ALU_32_INST/p7458A7659/ZN                         ^     TDSP_CORE_INST/alu_result[13]                                  OAI211_X1  0.747  33.512   7.243  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25759/B1                       ^     TDSP_CORE_INST/alu_result[13]                                  AOI22_X1   0.000  33.512   7.243  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25759/ZN                       v     TDSP_CORE_INST/EXECUTE_INST/n_728                              AOI22_X1   0.503  34.015   7.746  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25746/A                        v     TDSP_CORE_INST/EXECUTE_INST/n_728                              INV_X16    0.000  34.015   7.746  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25746/ZN                       ^     TDSP_CORE_INST/EXECUTE_INST/n_746                              INV_X16    0.599  34.613   8.344  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[13]/D                        ^     TDSP_CORE_INST/EXECUTE_INST/n_746                              SDFF_X2    0.000  34.614   8.344  
      -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    26.269  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    26.269  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    26.581  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    26.581  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    26.722  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    26.722  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    26.854  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    26.854  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    26.973  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    26.973  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    27.093  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    27.093  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    27.207  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    27.207  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    27.327  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    27.327  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.501  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.501  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.105  1.337    27.606  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.337    27.607  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.381  1.719    27.988  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.719    27.988  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.367  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.367  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.746  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.746  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.876    29.146  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.000  2.877    29.146  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.265    29.535  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.535  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.645    29.914  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.645    29.914  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.800    30.070  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.800    30.070  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.883    30.153  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.883    30.153  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  3.999    30.268  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  3.999    30.268  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.110    30.379  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.112    30.381  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.560  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.560  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.421    30.690  
      m_clk__L15_I5/A                             v     m_clk__L14_N3   INV_X32  0.000  4.421    30.690  
      m_clk__L15_I5/ZN                            ^     m_clk__L15_N5   INV_X32  0.186  4.607    30.876  
      m_clk__L16_I9/A                             ^     m_clk__L15_N5   INV_X32  0.000  4.607    30.876  
      m_clk__L16_I9/ZN                            v     m_clk__L16_N9   INV_X32  0.142  4.749    31.018  
      m_clk__L17_I16/A                            v     m_clk__L16_N9   INV_X32  0.000  4.749    31.019  
      m_clk__L17_I16/ZN                           ^     m_clk__L17_N16  INV_X32  0.199  4.949    31.218  
      m_clk__L18_I26/A                            ^     m_clk__L17_N16  INV_X32  0.000  4.949    31.218  
      m_clk__L18_I26/ZN                           v     m_clk__L18_N26  INV_X32  0.156  5.104    31.374  
      m_clk__L19_I47/A                            v     m_clk__L18_N26  INV_X32  0.000  5.105    31.374  
      m_clk__L19_I47/ZN                           ^     m_clk__L19_N47  INV_X32  0.153  5.258    31.527  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[13]/CK  ^     m_clk__L19_N47  SDFF_X2  0.000  5.258    31.527  
      ---------------------------------------------------------------------------------------------------
Path 50: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[13]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.190
- Setup                         1.297
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.492
- Arrival Time                 33.475
= Slack Time                  -25.982
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                              Edge  Net                                                            Cell      Delay  Arrival  Required  
                                                                                                                                                             Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                                ^     m_clk                                                          -         -      0.000    -25.982  
      m_clk__I10/A                                                     ^     m_clk                                                          BUF_X16   0.000  0.000    -25.982  
      m_clk__I10/Z                                                     ^     m_clk__N10                                                     BUF_X16   0.312  0.312    -25.670  
      m_clk__I9/A                                                      ^     m_clk__N10                                                     BUF_X16   0.000  0.312    -25.670  
      m_clk__I9/Z                                                      ^     m_clk__N9                                                      BUF_X16   0.141  0.453    -25.529  
      m_clk__I8/A                                                      ^     m_clk__N9                                                      BUF_X16   0.000  0.453    -25.529  
      m_clk__I8/Z                                                      ^     m_clk__N8                                                      BUF_X16   0.132  0.585    -25.397  
      m_clk__I7/A                                                      ^     m_clk__N8                                                      BUF_X16   0.000  0.585    -25.397  
      m_clk__I7/Z                                                      ^     m_clk__N7                                                      BUF_X16   0.119  0.704    -25.278  
      m_clk__I6/A                                                      ^     m_clk__N7                                                      BUF_X16   0.000  0.704    -25.278  
      m_clk__I6/Z                                                      ^     m_clk__N6                                                      BUF_X16   0.120  0.824    -25.158  
      m_clk__I5/A                                                      ^     m_clk__N6                                                      BUF_X16   0.000  0.824    -25.158  
      m_clk__I5/Z                                                      ^     m_clk__N5                                                      BUF_X16   0.114  0.938    -25.044  
      m_clk__I4/A                                                      ^     m_clk__N5                                                      BUF_X16   0.000  0.938    -25.044  
      m_clk__I4/Z                                                      ^     m_clk__N4                                                      BUF_X16   0.120  1.058    -24.924  
      m_clk__L1_I1/A                                                   ^     m_clk__N4                                                      BUF_X16   0.000  1.058    -24.924  
      m_clk__L1_I1/Z                                                   ^     m_clk__L1_N1                                                   BUF_X16   0.173  1.232    -24.751  
      m_clk__L2_I1/A                                                   ^     m_clk__L1_N1                                                   INV_X32   0.000  1.232    -24.750  
      m_clk__L2_I1/ZN                                                  v     m_clk__L2_N1                                                   INV_X32   0.108  1.340    -24.643  
      m_clk__L3_I1/A                                                   v     m_clk__L2_N1                                                   BUF_X32   0.001  1.341    -24.642  
      m_clk__L3_I1/Z                                                   v     m_clk__L3_N1                                                   BUF_X32   0.384  1.725    -24.258  
      m_clk__L4_I0/A                                                   v     m_clk__L3_N1                                                   BUF_X32   0.000  1.725    -24.258  
      m_clk__L4_I0/Z                                                   v     m_clk__L4_N0                                                   BUF_X32   0.404  2.129    -23.854  
      m_clk__L5_I0/A                                                   v     m_clk__L4_N0                                                   BUF_X32   0.001  2.130    -23.853  
      m_clk__L5_I0/Z                                                   v     m_clk__L5_N0                                                   BUF_X32   0.379  2.509    -23.473  
      m_clk__L6_I0/A                                                   v     m_clk__L5_N0                                                   BUF_X32   0.000  2.510    -23.473  
      m_clk__L6_I0/Z                                                   v     m_clk__L6_N0                                                   BUF_X32   0.399  2.909    -23.074  
      m_clk__L7_I0/A                                                   v     m_clk__L6_N0                                                   BUF_X32   0.001  2.910    -23.073  
      m_clk__L7_I0/Z                                                   v     m_clk__L7_N0                                                   BUF_X32   0.389  3.298    -22.684  
      m_clk__L8_I0/A                                                   v     m_clk__L7_N0                                                   BUF_X32   0.000  3.299    -22.684  
      m_clk__L8_I0/Z                                                   v     m_clk__L8_N0                                                   BUF_X32   0.379  3.678    -22.304  
      m_clk__L9_I0/A                                                   v     m_clk__L8_N0                                                   INV_X32   0.000  3.678    -22.304  
      m_clk__L9_I0/ZN                                                  ^     m_clk__L9_N0                                                   INV_X32   0.155  3.833    -22.149  
      m_clk__L10_I0/A                                                  ^     m_clk__L9_N0                                                   INV_X32   0.000  3.833    -22.149  
      m_clk__L10_I0/ZN                                                 v     m_clk__L10_N0                                                  INV_X32   0.109  3.942    -22.040  
      m_clk__L11_I0/A                                                  v     m_clk__L10_N0                                                  INV_X32   0.000  3.942    -22.040  
      m_clk__L11_I0/ZN                                                 ^     m_clk__L11_N0                                                  INV_X32   0.202  4.144    -21.838  
      m_clk__L12_I0/A                                                  ^     m_clk__L11_N0                                                  INV_X32   0.001  4.145    -21.837  
      m_clk__L12_I0/ZN                                                 v     m_clk__L12_N0                                                  INV_X32   0.140  4.285    -21.697  
      m_clk__L13_I0/A                                                  v     m_clk__L12_N0                                                  INV_X32   0.000  4.285    -21.697  
      m_clk__L13_I0/ZN                                                 ^     m_clk__L13_N0                                                  INV_X32   0.162  4.447    -21.535  
      m_clk__L14_I0/A                                                  ^     m_clk__L13_N0                                                  INV_X32   0.000  4.447    -21.535  
      m_clk__L14_I0/ZN                                                 v     m_clk__L14_N0                                                  INV_X32   0.104  4.551    -21.432  
      m_clk__L15_I0/A                                                  v     m_clk__L14_N0                                                  INV_X32   0.001  4.551    -21.431  
      m_clk__L15_I0/ZN                                                 ^     m_clk__L15_N0                                                  INV_X32   0.175  4.726    -21.256  
      m_clk__L16_I0/A                                                  ^     m_clk__L15_N0                                                  INV_X32   0.000  4.726    -21.256  
      m_clk__L16_I0/ZN                                                 v     m_clk__L16_N0                                                  INV_X32   0.146  4.873    -21.110  
      m_clk__L17_I1/A                                                  v     m_clk__L16_N0                                                  INV_X32   0.001  4.873    -21.109  
      m_clk__L17_I1/ZN                                                 ^     m_clk__L17_N1                                                  INV_X32   0.213  5.086    -20.896  
      m_clk__L18_I3/A                                                  ^     m_clk__L17_N1                                                  INV_X32   0.001  5.087    -20.896  
      m_clk__L18_I3/ZN                                                 v     m_clk__L18_N3                                                  INV_X32   0.101  5.188    -20.795  
      m_clk__L19_I6/A                                                  v     m_clk__L18_N3                                                  INV_X32   0.000  5.188    -20.795  
      m_clk__L19_I6/ZN                                                 ^     m_clk__L19_N6                                                  INV_X32   0.146  5.333    -20.649  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/CK                         ^     m_clk__L19_N6                                                  SDFFS_X2  0.000  5.334    -20.649  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q                          ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_           SDFFS_X2  0.639  5.973    -20.010  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/A           ^     TDSP_CORE_INST/DECODE_INST/FE_OFN193_port_address_2_           BUF_X16   0.000  5.973    -20.010  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_/Z           ^     port_address[2]                                                BUF_X16   1.475  7.448    -18.534  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/A      ^     port_address[2]                                                INV_X4    0.044  7.492    -18.490  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126/ZN     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3              INV_X4    1.788  9.281    -16.702  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/A2          v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_3              AND2_X2   0.000  9.281    -16.701  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D/ZN          v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2   1.170  10.451   -15.531  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/A1           v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/n_16             AND2_X2   0.000  10.452   -15.531  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132/ZN           v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  AND2_X2   0.336  10.788   -15.195  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/A  v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSN502_n_661  BUF_X32   0.000  10.788   -15.195  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661/Z  v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       BUF_X32   0.341  11.129   -14.853  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/A1                     v     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_661                       NAND2_X4  0.000  11.129   -14.853  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A/ZN                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        NAND2_X4  0.231  11.360   -14.623  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/A3                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_75                        AND3_X2   0.000  11.360   -14.622  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D/ZN                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       AND3_X2   0.386  11.745   -14.237  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/A1                     ^     TDSP_CORE_INST/TDSP_CORE_GLUE_INST/n_223                       NAND2_X4  0.000  11.745   -14.237  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D/ZN                     v     TDSP_CORE_INST/opb[0]                                          NAND2_X4  0.417  12.162   -13.820  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/A                         v     TDSP_CORE_INST/opb[0]                                          INV_X32   0.000  12.163   -13.820  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0/ZN                        ^     TDSP_CORE_INST/MPY_32_INST/n_65                                INV_X32   0.271  12.433   -13.549  
      TDSP_CORE_INST/MPY_32_INST/p0258A/A2                             ^     TDSP_CORE_INST/MPY_32_INST/n_65                                NAND2_X4  0.000  12.433   -13.549  
      TDSP_CORE_INST/MPY_32_INST/p0258A/ZN                             v     TDSP_CORE_INST/MPY_32_INST/n_79                                NAND2_X4  0.200  12.634   -13.349  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/A                             v     TDSP_CORE_INST/MPY_32_INST/n_79                                INV_X8    0.000  12.634   -13.349  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A/ZN                            ^     TDSP_CORE_INST/MPY_32_INST/n_78                                INV_X8    0.423  13.057   -12.926  
      TDSP_CORE_INST/MPY_32_INST/p0287A/A1                             ^     TDSP_CORE_INST/MPY_32_INST/n_78                                NAND2_X1  0.000  13.057   -12.926  
      TDSP_CORE_INST/MPY_32_INST/p0287A/ZN                             v     TDSP_CORE_INST/MPY_32_INST/n_102                               NAND2_X1  0.261  13.318   -12.664  
      TDSP_CORE_INST/MPY_32_INST/p0073D/A2                             v     TDSP_CORE_INST/MPY_32_INST/n_102                               NAND2_X4  0.000  13.318   -12.664  
      TDSP_CORE_INST/MPY_32_INST/p0073D/ZN                             ^     TDSP_CORE_INST/MPY_32_INST/n_109                               NAND2_X4  0.320  13.638   -12.344  
      TDSP_CORE_INST/MPY_32_INST/p0137D/A1                             ^     TDSP_CORE_INST/MPY_32_INST/n_109                               NAND2_X1  0.000  13.638   -12.344  
      TDSP_CORE_INST/MPY_32_INST/p0137D/ZN                             v     TDSP_CORE_INST/MPY_32_INST/n_133                               NAND2_X1  0.215  13.854   -12.129  
      TDSP_CORE_INST/MPY_32_INST/p0041D/A2                             v     TDSP_CORE_INST/MPY_32_INST/n_133                               NAND2_X4  0.000  13.854   -12.129  
      TDSP_CORE_INST/MPY_32_INST/p0041D/ZN                             ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                             NAND2_X4  1.206  15.060   -10.922  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/A        ^     TDSP_CORE_INST/MPY_32_INST/ab_b[3]                             INV_X32   0.002  15.062   -10.920  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D/ZN       v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22           INV_X32   0.709  15.771   -10.211  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/A1        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_22           NAND2_X4  0.000  15.772   -10.211  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159          NAND2_X4  0.546  16.317   -9.665  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/A2        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_159          NAND2_X4  0.000  16.317   -9.665  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358          NAND2_X4  0.290  16.608   -9.375  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/A   v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_358          INV_X16   0.000  16.608   -9.375  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363/ZN  ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359          INV_X16   0.518  17.126   -8.856  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/A1        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_359          NAND3_X4  0.000  17.126   -8.856  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378          NAND3_X4  0.877  18.003   -7.979  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/B1        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_378          OAI21_X1  0.004  18.008   -7.975  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549          OAI21_X1  2.345  20.353   -5.629  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A/A2        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_549          NAND2_X1  0.001  20.354   -5.629  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_807          NAND2_X1  0.434  20.788   -5.194  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A/A         v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_807          OAI21_X1  0.000  20.788   -5.194  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_896          OAI21_X1  0.748  21.536   -4.447  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A/A2        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_896          NAND2_X1  0.000  21.536   -4.447  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1074         NAND2_X1  0.394  21.930   -4.053  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053/A1   v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1074         NAND2_X1  0.000  21.930   -4.053  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053/ZN   ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1104         NAND2_X1  0.465  22.395   -3.587  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A/A1        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1104         NAND2_X1  0.000  22.395   -3.587  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1213         NAND2_X1  0.218  22.613   -3.369  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594/A         v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1213         OAI21_X1  0.000  22.613   -3.369  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1772         OAI21_X1  0.751  23.364   -2.618  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A/A1        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1772         NAND2_X1  0.000  23.365   -2.618  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1341         NAND2_X1  0.395  23.760   -2.222  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579/A         v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1341         OAI21_X1  0.000  23.760   -2.222  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1762         OAI21_X1  0.597  24.357   -1.625  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A/A1        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1762         NAND2_X1  0.000  24.357   -1.625  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1427         NAND2_X1  0.325  24.682   -1.300  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A/A         v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1427         OAI21_X2  0.000  24.682   -1.300  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1438         OAI21_X2  0.685  25.367   -0.615  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A/A2        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1438         NAND2_X1  0.000  25.367   -0.615  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1495         NAND2_X1  0.329  25.696   -0.286  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A/A         v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1495         OAI21_X1  0.000  25.696   -0.286  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A/ZN        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1502         OAI21_X1  0.490  26.186   0.204  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A/A2        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1502         NOR2_X4   0.000  26.186   0.204  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1551         NOR2_X4   0.376  26.562   0.579  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0905A/A        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1551         INV_X2    0.000  26.562   0.579  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0905A/ZN       ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1552         INV_X2    0.310  26.872   0.890  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1413A/A1        ^     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1552         NAND2_X1  0.000  26.872   0.890  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1413A/ZN        v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1584         NAND2_X1  0.200  27.072   1.090  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1129A13999/B2   v     TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/n_1584         OAI21_X2  0.000  27.072   1.090  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1129A13999/ZN   ^     TDSP_CORE_INST/MPY_32_INST/ab_result[13]                       OAI21_X2  2.797  29.869   3.887  
      TDSP_CORE_INST/MPY_32_INST/Fp1057A/A                             ^     TDSP_CORE_INST/MPY_32_INST/ab_result[13]                       INV_X32   0.005  29.874   3.892  
      TDSP_CORE_INST/MPY_32_INST/Fp1057A/ZN                            v     TDSP_CORE_INST/MPY_32_INST/n_301                               INV_X32   0.095  29.969   3.986  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5602A/A2               v     TDSP_CORE_INST/MPY_32_INST/n_301                               NAND2_X1  0.000  29.969   3.986  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5602A/ZN               ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_68                  NAND2_X1  0.576  30.545   4.563  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5544A/A                ^     TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/n_68                  OAI21_X1  0.000  30.545   4.563  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5544A/ZN               v     TDSP_CORE_INST/MPY_32_INST/n_261                               OAI21_X1  0.291  30.836   4.854  
      TDSP_CORE_INST/MPY_32_INST/p5470A/B1                             v     TDSP_CORE_INST/MPY_32_INST/n_261                               AOI22_X1  0.000  30.836   4.854  
      TDSP_CORE_INST/MPY_32_INST/p5470A/ZN                             ^     TDSP_CORE_INST/MPY_32_INST/n_12                                AOI22_X1  0.724  31.560   5.578  
      TDSP_CORE_INST/MPY_32_INST/Fp5590A/A                             ^     TDSP_CORE_INST/MPY_32_INST/n_12                                INV_X2    0.000  31.560   5.578  
      TDSP_CORE_INST/MPY_32_INST/Fp5590A/ZN                            v     TDSP_CORE_INST/mpy_result[13]                                  INV_X2    0.680  32.241   6.258  
      TDSP_CORE_INST/EXECUTE_INST/p3069A/B1                            v     TDSP_CORE_INST/mpy_result[13]                                  AOI22_X1  0.000  32.241   6.259  
      TDSP_CORE_INST/EXECUTE_INST/p3069A/ZN                            ^     TDSP_CORE_INST/EXECUTE_INST/n_667                              AOI22_X1  0.838  33.079   7.097  
      TDSP_CORE_INST/EXECUTE_INST/p2991A/A                             ^     TDSP_CORE_INST/EXECUTE_INST/n_667                              INV_X4    0.000  33.079   7.097  
      TDSP_CORE_INST/EXECUTE_INST/p2991A/ZN                            v     TDSP_CORE_INST/EXECUTE_INST/n_698                              INV_X4    0.396  33.475   7.492  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[13]/D                          v     TDSP_CORE_INST/EXECUTE_INST/n_698                              SDFF_X1   0.000  33.475   7.492  
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    25.982  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    25.982  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    26.294  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    26.294  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    26.436  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    26.436  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    26.567  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    26.567  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    26.686  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    26.686  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    26.806  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    26.806  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    26.921  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    26.921  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    27.041  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    27.041  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    27.214  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    27.214  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.105  1.337    27.319  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.338    27.320  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.381  1.719    27.701  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.719    27.701  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.379  2.097    28.080  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.000  2.098    28.080  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.477    28.459  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.477    28.460  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.876    28.859  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.000  2.877    28.859  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.266    29.248  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.266    29.248  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.645    29.627  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.645    29.627  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.800    29.783  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.800    29.783  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.884    29.866  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.884    29.866  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  3.999    29.981  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  3.999    29.982  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.110    30.092  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.112    30.094  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.291    30.273  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.000  4.291    30.273  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.159  4.450    30.432  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.452    30.435  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.211  4.663    30.645  
      m_clk__L16_I7/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.663    30.645  
      m_clk__L16_I7/ZN                          v     m_clk__L16_N7   INV_X32  0.149  4.812    30.794  
      m_clk__L17_I12/A                          v     m_clk__L16_N7   INV_X32  0.000  4.812    30.794  
      m_clk__L17_I12/ZN                         ^     m_clk__L17_N12  INV_X32  0.174  4.986    30.968  
      m_clk__L18_I19/A                          ^     m_clk__L17_N12  INV_X32  0.000  4.986    30.968  
      m_clk__L18_I19/ZN                         v     m_clk__L18_N19  INV_X32  0.088  5.074    31.056  
      m_clk__L19_I30/A                          v     m_clk__L18_N19  INV_X32  0.000  5.074    31.056  
      m_clk__L19_I30/ZN                         ^     m_clk__L19_N30  INV_X32  0.116  5.190    31.172  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[13]/CK  ^     m_clk__L19_N30  SDFF_X1  0.000  5.190    31.172  
      -------------------------------------------------------------------------------------------------

