{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700669116375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700669116375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 11:05:16 2023 " "Processing started: Wed Nov 22 11:05:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700669116375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700669116375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memoryTest -c memoryTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off memoryTest -c memoryTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700669116376 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700669117181 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../conversorModo1/conversorModo1.vhd " "Can't analyze file -- file ../conversorModo1/conversorModo1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1700669117338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hecto/onedrive/escritorio/trabajosingelectronica/semestre5/vhdl/entregafinal/rom128x8sync/romsync128x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hecto/onedrive/escritorio/trabajosingelectronica/semestre5/vhdl/entregafinal/rom128x8sync/romsync128x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMsync128x8-arch_rom " "Found design unit 1: ROMsync128x8-arch_rom" {  } { { "../rom128x8sync/ROMsync128x8.vhd" "" { Text "C:/Users/hecto/OneDrive/Escritorio/trabajosIngElectronica/semestre5/vhdl/entregaFinal/rom128x8sync/ROMsync128x8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700669118649 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMsync128x8 " "Found entity 1: ROMsync128x8" {  } { { "../rom128x8sync/ROMsync128x8.vhd" "" { Text "C:/Users/hecto/OneDrive/Escritorio/trabajosIngElectronica/semestre5/vhdl/entregaFinal/rom128x8sync/ROMsync128x8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700669118649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700669118649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hecto/onedrive/escritorio/trabajosingelectronica/semestre5/vhdl/entregafinal/ram96x8sync/ram96x8sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hecto/onedrive/escritorio/trabajosingelectronica/semestre5/vhdl/entregafinal/ram96x8sync/ram96x8sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram96x8sync-arch_ram96x8sync " "Found design unit 1: ram96x8sync-arch_ram96x8sync" {  } { { "../ram96x8sync/ram96x8sync.vhd" "" { Text "C:/Users/hecto/OneDrive/Escritorio/trabajosIngElectronica/semestre5/vhdl/entregaFinal/ram96x8sync/ram96x8sync.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700669118672 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram96x8sync " "Found entity 1: ram96x8sync" {  } { { "../ram96x8sync/ram96x8sync.vhd" "" { Text "C:/Users/hecto/OneDrive/Escritorio/trabajosIngElectronica/semestre5/vhdl/entregaFinal/ram96x8sync/ram96x8sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700669118672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700669118672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hecto/onedrive/escritorio/trabajosingelectronica/semestre5/vhdl/entregafinal/output_ports/output_ports.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hecto/onedrive/escritorio/trabajosingelectronica/semestre5/vhdl/entregafinal/output_ports/output_ports.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_ports-arch_output_ports " "Found design unit 1: output_ports-arch_output_ports" {  } { { "../output_ports/output_ports.vhd" "" { Text "C:/Users/hecto/OneDrive/Escritorio/trabajosIngElectronica/semestre5/vhdl/entregaFinal/output_ports/output_ports.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700669118697 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_ports " "Found entity 1: output_ports" {  } { { "../output_ports/output_ports.vhd" "" { Text "C:/Users/hecto/OneDrive/Escritorio/trabajosIngElectronica/semestre5/vhdl/entregaFinal/output_ports/output_ports.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700669118697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700669118697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hecto/onedrive/escritorio/trabajosingelectronica/semestre5/vhdl/entregafinal/multiplexor/multiplexor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hecto/onedrive/escritorio/trabajosingelectronica/semestre5/vhdl/entregafinal/multiplexor/multiplexor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexor-arch_multiplexor " "Found design unit 1: multiplexor-arch_multiplexor" {  } { { "../multiplexor/multiplexor.vhd" "" { Text "C:/Users/hecto/OneDrive/Escritorio/trabajosIngElectronica/semestre5/vhdl/entregaFinal/multiplexor/multiplexor.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700669118716 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "../multiplexor/multiplexor.vhd" "" { Text "C:/Users/hecto/OneDrive/Escritorio/trabajosIngElectronica/semestre5/vhdl/entregaFinal/multiplexor/multiplexor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700669118716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700669118716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hecto/onedrive/escritorio/trabajosingelectronica/semestre5/vhdl/entregafinal/memory/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hecto/onedrive/escritorio/trabajosingelectronica/semestre5/vhdl/entregafinal/memory/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-arch_memory " "Found design unit 1: memory-arch_memory" {  } { { "../memory/memory.vhd" "" { Text "C:/Users/hecto/OneDrive/Escritorio/trabajosIngElectronica/semestre5/vhdl/entregaFinal/memory/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700669118731 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../memory/memory.vhd" "" { Text "C:/Users/hecto/OneDrive/Escritorio/trabajosIngElectronica/semestre5/vhdl/entregaFinal/memory/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700669118731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700669118731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hecto/onedrive/escritorio/trabajosingelectronica/semestre5/vhdl/entregafinal/display7seg4bits/displays7seg4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hecto/onedrive/escritorio/trabajosingelectronica/semestre5/vhdl/entregafinal/display7seg4bits/displays7seg4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Displays7Seg4bits-estructura " "Found design unit 1: Displays7Seg4bits-estructura" {  } { { "../Display7Seg4bits/Displays7Seg4bits.vhd" "" { Text "C:/Users/hecto/OneDrive/Escritorio/trabajosIngElectronica/semestre5/vhdl/entregaFinal/Display7Seg4bits/Displays7Seg4bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700669118744 ""} { "Info" "ISGN_ENTITY_NAME" "1 Displays7Seg4bits " "Found entity 1: Displays7Seg4bits" {  } { { "../Display7Seg4bits/Displays7Seg4bits.vhd" "" { Text "C:/Users/hecto/OneDrive/Escritorio/trabajosIngElectronica/semestre5/vhdl/entregaFinal/Display7Seg4bits/Displays7Seg4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700669118744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700669118744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorytest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memorytest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoryTest-arch_memoryTest " "Found design unit 1: memoryTest-arch_memoryTest" {  } { { "memoryTest.vhd" "" { Text "C:/Users/hecto/OneDrive/Escritorio/trabajosIngElectronica/semestre5/vhdl/entregaFinal/memoryTest/memoryTest.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700669118751 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoryTest " "Found entity 1: memoryTest" {  } { { "memoryTest.vhd" "" { Text "C:/Users/hecto/OneDrive/Escritorio/trabajosIngElectronica/semestre5/vhdl/entregaFinal/memoryTest/memoryTest.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700669118751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700669118751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memoryTest " "Elaborating entity \"memoryTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700669118872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:paso1 " "Elaborating entity \"memory\" for hierarchy \"memory:paso1\"" {  } { { "memoryTest.vhd" "paso1" { Text "C:/Users/hecto/OneDrive/Escritorio/trabajosIngElectronica/semestre5/vhdl/entregaFinal/memoryTest/memoryTest.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700669118901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMsync128x8 memory:paso1\|ROMsync128x8:paso1 " "Elaborating entity \"ROMsync128x8\" for hierarchy \"memory:paso1\|ROMsync128x8:paso1\"" {  } { { "../memory/memory.vhd" "paso1" { Text "C:/Users/hecto/OneDrive/Escritorio/trabajosIngElectronica/semestre5/vhdl/entregaFinal/memory/memory.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700669118921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram96x8sync memory:paso1\|ram96x8sync:paso2 " "Elaborating entity \"ram96x8sync\" for hierarchy \"memory:paso1\|ram96x8sync:paso2\"" {  } { { "../memory/memory.vhd" "paso2" { Text "C:/Users/hecto/OneDrive/Escritorio/trabajosIngElectronica/semestre5/vhdl/entregaFinal/memory/memory.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700669118945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_ports memory:paso1\|output_ports:paso3 " "Elaborating entity \"output_ports\" for hierarchy \"memory:paso1\|output_ports:paso3\"" {  } { { "../memory/memory.vhd" "paso3" { Text "C:/Users/hecto/OneDrive/Escritorio/trabajosIngElectronica/semestre5/vhdl/entregaFinal/memory/memory.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700669118980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor memory:paso1\|multiplexor:paso4 " "Elaborating entity \"multiplexor\" for hierarchy \"memory:paso1\|multiplexor:paso4\"" {  } { { "../memory/memory.vhd" "paso4" { Text "C:/Users/hecto/OneDrive/Escritorio/trabajosIngElectronica/semestre5/vhdl/entregaFinal/memory/memory.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700669119000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Displays7Seg4bits Displays7Seg4bits:paso2 " "Elaborating entity \"Displays7Seg4bits\" for hierarchy \"Displays7Seg4bits:paso2\"" {  } { { "memoryTest.vhd" "paso2" { Text "C:/Users/hecto/OneDrive/Escritorio/trabajosIngElectronica/semestre5/vhdl/entregaFinal/memoryTest/memoryTest.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700669119021 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory:paso1\|ram96x8sync:paso2\|RW " "RAM logic \"memory:paso1\|ram96x8sync:paso2\|RW\" is uninferred due to asynchronous read logic" {  } { { "../ram96x8sync/ram96x8sync.vhd" "RW" { Text "C:/Users/hecto/OneDrive/Escritorio/trabajosIngElectronica/semestre5/vhdl/entregaFinal/ram96x8sync/ram96x8sync.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1700669119532 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1700669119532 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1700669122110 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700669127772 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700669127772 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3841 " "Implemented 3841 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700669128288 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700669128288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3770 " "Implemented 3770 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700669128288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700669128288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700669128321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 11:05:28 2023 " "Processing ended: Wed Nov 22 11:05:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700669128321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700669128321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700669128321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700669128321 ""}
