vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:09 on Jun 21,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity osc_sin
# -- Compiling architecture RTL of osc_sin
# End time: 16:50:09 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.test_osc_sin
# vsim work.test_osc_sin 
# Start time: 16:50:27 on Jun 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_osc_sin(sim)
# Loading work.gen_clk_65536hz(rtl)
# Loading ieee.numeric_std(body)
# Loading work.osc_sin(rtl)
# Loading altera_mf.altera_mf_components
# Loading work.sin_arl(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.siny1(syn)
add wave -position insertpoint  \
sim:/test_osc_sin/clk \
sim:/test_osc_sin/clk_s \
sim:/test_osc_sin/f \
sim:/test_osc_sin/q
add wave -position insertpoint  \
sim:/test_osc_sin/osc/arl
add wave -position insertpoint  \
sim:/test_osc_sin/osc/y1_i
add wave -position insertpoint  \
sim:/test_osc_sin/osc/fms
add wave -position insertpoint  \
sim:/test_osc_sin/osc/y0 \
sim:/test_osc_sin/osc/y1 \
sim:/test_osc_sin/osc/q_i
run
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:10 on Jun 21,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity osc_sin
# -- Compiling architecture RTL of osc_sin
# End time: 16:59:10 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.osc_sin(rtl)
run
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:05:07 on Jun 21,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity osc_sin
# -- Compiling architecture RTL of osc_sin
# End time: 17:05:07 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:05:07 on Jun 21,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity osc_sin
# -- Compiling architecture RTL of osc_sin
# End time: 17:05:07 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.osc_sin(rtl)
run
run -continue
run -continue
run -continue
restart
run
add wave -position insertpoint  \
sim:/test_osc_sin/osc/first_term
restart
run
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:39 on Jun 21,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity osc_sin
# -- Compiling architecture RTL of osc_sin
# End time: 17:33:39 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.osc_sin(rtl)
run
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:08 on Jun 21,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity osc_sin
# -- Compiling architecture RTL of osc_sin
# ** Warning: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(74): (vcom-1272) Length of expected is 17; length of actual is 19.
# ** Warning: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(91): (vcom-1272) Length of expected is 17; length of actual is 19.
# End time: 18:07:08 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:11:14 on Jun 21,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity osc_sin
# -- Compiling architecture RTL of osc_sin
# End time: 18:11:14 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.osc_sin(rtl)
run
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:21 on Jun 21,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity osc_sin
# -- Compiling architecture RTL of osc_sin
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(91): (vcom-1136) Unknown identifier "y".
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(91): Type error resolving infix expression "&" as type ieee.NUMERIC_STD.SIGNED.
# ** Note: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(98): VHDL Compiler exiting
# End time: 18:14:21 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:41 on Jun 21,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity osc_sin
# -- Compiling architecture RTL of osc_sin
# End time: 18:14:41 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.osc_sin(rtl)
run
run
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:26:50 on Jun 21,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd 
# -- Loading package STANDARD
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity osc_sin
# -- Compiling architecture RTL of osc_sin
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(92): Type error resolving prefix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(93): Type error resolving prefix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Note: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(103): VHDL Compiler exiting
# End time: 18:26:50 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:26:50 on Jun 21,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity osc_sin
# -- Compiling architecture RTL of osc_sin
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(92): Type error resolving prefix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(93): Type error resolving prefix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Note: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(103): VHDL Compiler exiting
# End time: 18:26:50 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:34:21 on Jun 21,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity osc_sin
# -- Compiling architecture RTL of osc_sin
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(91): (vcom-1394) Type conversion operand must be a single expression that is not a range.
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(91): (vcom-1395) Type conversion (to SIGNED) cannot have string literal operand.
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(92): (vcom-1394) Type conversion operand must be a single expression that is not a range.
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(92): (vcom-1395) Type conversion (to SIGNED) cannot have string literal operand.
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(93): (vcom-1394) Type conversion operand must be a single expression that is not a range.
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(93): (vcom-1395) Type conversion (to SIGNED) cannot have string literal operand.
# ** Note: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(103): VHDL Compiler exiting
# End time: 18:34:21 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:35:30 on Jun 21,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity osc_sin
# -- Compiling architecture RTL of osc_sin
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(91): (vcom-1069) Associations in array aggregate must be all named or all positional.
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(91): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(92): (vcom-1069) Associations in array aggregate must be all named or all positional.
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(93): (vcom-1069) Associations in array aggregate must be all named or all positional.
# ** Note: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(103): VHDL Compiler exiting
# End time: 18:35:30 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:47 on Jun 21,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity osc_sin
# -- Compiling architecture RTL of osc_sin
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(43): (vcom-1069) Associations in array aggregate must be all named or all positional.
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(94): (vcom-1069) Associations in array aggregate must be all named or all positional.
# ** Note: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(104): VHDL Compiler exiting
# End time: 18:39:47 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:41 on Jun 21,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity osc_sin
# -- Compiling architecture RTL of osc_sin
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(94): (vcom-1069) Associations in array aggregate must be all named or all positional.
# ** Note: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd(104): VHDL Compiler exiting
# End time: 18:41:41 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:48 on Jun 21,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity osc_sin
# -- Compiling architecture RTL of osc_sin
# End time: 18:42:48 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.osc_sin(rtl)
run
run
# End time: 18:58:14 on Jun 21,2021, Elapsed time: 2:07:47
# Errors: 0, Warnings: 0
