{"id":-1, "depth":0, "links":[{"from":16, "to":3}, {"from":7, "to":17}, {"from":3, "to":18, "reverse":2}, {"from":19, "to":3}, {"from":20, "to":3}, {"from":22, "to":3}, {"from":23, "to":3}, {"from":24, "to":11}, {"from":25, "to":11}, {"from":12, "to":4}, {"from":12, "to":11}, {"from":3, "to":11}, {"from":8, "to":12}, {"from":14, "to":13}, {"from":4, "to":13}, {"from":9, "to":14}, {"from":10, "to":14}, {"from":14, "to":7}, {"from":11, "to":8}, {"from":13, "to":9}, {"from":9, "to":10}, {"from":26, "to":8}, {"from":26, "to":9}, {"from":10, "to":26}, {"from":40, "to":28}, {"from":36, "to":41}, {"from":28, "to":42, "reverse":2}, {"from":43, "to":28}, {"from":44, "to":28}, {"from":46, "to":28}, {"from":47, "to":28}, {"from":48, "to":35}, {"from":50, "to":35}, {"from":51, "to":35}, {"from":52, "to":37}, {"from":53, "to":37}, {"from":54, "to":37}, {"from":38, "to":35}, {"from":31, "to":36}, {"from":32, "to":36}, {"from":38, "to":37}, {"from":28, "to":37}, {"from":33, "to":38}, {"from":34, "to":38}, {"from":35, "to":31}, {"from":31, "to":32}, {"from":37, "to":33}, {"from":37, "to":34}, {"from":31, "to":26}, {"from":32, "to":26}, {"from":26, "to":33}, {"from":26, "to":34}, {"from":76, "to":69}, {"from":72, "to":77}, {"from":69, "to":78, "reverse":2}, {"from":79, "to":69}, {"from":81, "to":69}, {"from":82, "to":69}, {"from":83, "to":69}, {"from":84, "to":69}, {"from":86, "to":69}, {"from":87, "to":69}, {"from":88, "to":69}, {"from":90, "to":69}, {"from":91, "to":69}, {"from":92, "to":73}, {"from":93, "to":73}, {"from":94, "to":69}, {"from":95, "to":73}, {"from":97, "to":66}, {"from":65, "to":97}, {"from":101, "to":68}, {"from":67, "to":101}, {"from":60, "to":70}, {"from":59, "to":70}, {"from":74, "to":71}, {"from":62, "to":72}, {"from":61, "to":72}, {"from":74, "to":73}, {"from":70, "to":73}, {"from":63, "to":74}, {"from":64, "to":74}, {"from":65, "to":74}, {"from":66, "to":74}, {"from":67, "to":74}, {"from":68, "to":74}, {"from":69, "to":59}, {"from":59, "to":60}, {"from":71, "to":61}, {"from":61, "to":62}, {"from":73, "to":63}, {"from":73, "to":64}, {"from":63, "to":65}, {"from":64, "to":65}, {"from":63, "to":66}, {"from":64, "to":66}, {"from":63, "to":67}, {"from":64, "to":67}, {"from":63, "to":68}, {"from":64, "to":68}, {"from":59, "to":26}, {"from":26, "to":60}, {"from":61, "to":26}, {"from":62, "to":26}, {"from":26, "to":63}, {"from":26, "to":64}, {"from":116, "to":106}, {"from":114, "to":117}, {"from":106, "to":118, "reverse":2}, {"from":119, "to":111}, {"from":120, "to":106}, {"from":122, "to":106}, {"from":123, "to":106}, {"from":124, "to":113}, {"from":127, "to":113}, {"from":128, "to":111}, {"from":112, "to":111}, {"from":106, "to":111}, {"from":109, "to":112}, {"from":112, "to":113}, {"from":110, "to":114}, {"from":111, "to":109}, {"from":113, "to":110}, {"from":26, "to":109}, {"from":110, "to":26}, {"from":142, "to":137}, {"from":132, "to":143}, {"from":137, "to":144, "reverse":2}, {"from":145, "to":137}, {"from":146, "to":137}, {"from":148, "to":137}, {"from":149, "to":137}, {"from":150, "to":139}, {"from":151, "to":137}, {"from":153, "to":137}, {"from":154, "to":137}, {"from":155, "to":137}, {"from":157, "to":137}, {"from":158, "to":137}, {"from":159, "to":139}, {"from":133, "to":138}, {"from":140, "to":139}, {"from":138, "to":139}, {"from":134, "to":140}, {"from":135, "to":140}, {"from":136, "to":140}, {"from":140, "to":132}, {"from":137, "to":133}, {"from":139, "to":134}, {"from":139, "to":135}, {"from":134, "to":136}, {"from":135, "to":136}, {"from":26, "to":133}, {"from":26, "to":134}, {"from":26, "to":135}, {"from":136, "to":26}]}
{"type":"kernel", "id":2, "name":"id<1>)", "parent":-1, "depth":1}
{"type":"bb", "id":3, "name":"const_lambda.B0", "parent":2, "depth":2, "details":[{"type":"table", "Latency":"18"}]}
{"type":"bb", "id":4, "name":"const_lambda.B1", "parent":2, "depth":2, "details":[{"type":"table", "Latency":"80"}]}
{"type":"bb", "id":5, "name":"const_lambda.B2", "parent":2, "depth":2, "details":[{"type":"table", "Latency":"97", "II":"n/a", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}
{"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":23}]], "parent":5, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Alignment":"4", "Start Cycle":"17", "Latency":"72", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":11, "name":"Loop Input", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":22}], [{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":22}]], "parent":5, "depth":3, "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"12"}]}
{"type":"inst", "id":12, "name":"Loop End", "parent":5, "depth":3, "details":[{"type":"table", "Start Cycle":"97", "Latency":"1"}]}
{"type":"bb", "id":6, "name":"const_lambda.B3", "parent":2, "depth":2, "details":[{"type":"table", "Latency":"102", "II":"n/a", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}
{"type":"inst", "id":9, "name":"Load", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":33}]], "parent":6, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Alignment":"4", "Start Cycle":"17", "Latency":"72", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":10, "name":"Store", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":33}]], "parent":6, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Alignment":"4", "Start Cycle":"100", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":13, "name":"Loop Input", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":32}], [{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":32}]], "parent":6, "depth":3, "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"14"}]}
{"type":"inst", "id":14, "name":"Loop End", "parent":6, "depth":3, "details":[{"type":"table", "Start Cycle":"102", "Latency":"1"}]}
{"type":"bb", "id":7, "name":"const_lambda.B4", "parent":2, "depth":2, "details":[{"type":"table", "Latency":"0"}]}
{"type":"csr", "id":15, "name":"Register Map", "debug":[[{"filename":"paralingam_report.prj/const_lambda_csr.hpp", "line":1}]], "parent":2, "depth":2, "details":[{"type":"table", "Register Map Wrapper Type":"High-Fmax"}]}
{"type":"interface", "id":16, "name":"start", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":18}]], "parent":15, "depth":3}
{"type":"interface", "id":17, "name":"done", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":18}]], "parent":15, "depth":3}
{"type":"interface", "id":18, "name":"busy", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":18}]], "parent":15, "depth":3}
{"type":"interface", "id":19, "name":"arg_num_rows", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":18}]], "parent":15, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda"}]}
{"type":"interface", "id":20, "name":"arg_accessor_x", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":18}]], "parent":15, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda"}]}
{"type":"interface", "id":21, "name":"arg_accessor_x1", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":18}]], "parent":15, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda"}]}
{"type":"interface", "id":22, "name":"arg_accessor_x2", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":18}]], "parent":15, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda"}]}
{"type":"interface", "id":23, "name":"arg_accessor_x4", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":18}]], "parent":15, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda"}]}
{"type":"interface", "id":24, "name":"__acl_global_id_0", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":18}]], "parent":15, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda"}]}
{"type":"interface", "id":25, "name":"__acl_hw_wg_id", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":18}]], "parent":15, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"32 bits", "Kernel":"const_lambda"}]}
{"type":"kernel", "id":27, "name":"id<2>)", "parent":-1, "depth":1}
{"type":"bb", "id":28, "name":"const_lambda_1.B0", "parent":27, "depth":2, "details":[{"type":"table", "Latency":"18"}]}
{"type":"bb", "id":29, "name":"const_lambda_1.B1", "parent":27, "depth":2, "details":[{"type":"table", "Latency":"60"}]}
{"type":"inst", "id":31, "name":"Store", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":61}]], "parent":29, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Alignment":"4", "Start Cycle":"33", "Latency":"25", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":32, "name":"Store", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":63}]], "parent":29, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Alignment":"4", "Start Cycle":"58", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":35, "name":"Begin", "parent":29, "depth":3, "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}
{"type":"inst", "id":36, "name":"End", "parent":29, "depth":3, "details":[{"type":"table", "Start Cycle":"60", "Latency":"1"}]}
{"type":"bb", "id":30, "name":"const_lambda_1.B2", "parent":27, "depth":2, "details":[{"type":"table", "Latency":"98", "II":"n/a", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}
{"type":"inst", "id":33, "name":"Load", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":57}]], "parent":30, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Alignment":"4", "Start Cycle":"17", "Latency":"73", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":57}]], "parent":30, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Alignment":"4", "Start Cycle":"17", "Latency":"73", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":37, "name":"Loop Input", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":56}], [{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":56}]], "parent":30, "depth":3, "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"38"}]}
{"type":"inst", "id":38, "name":"Loop End", "parent":30, "depth":3, "details":[{"type":"table", "Start Cycle":"98", "Latency":"1"}]}
{"type":"csr", "id":39, "name":"Register Map", "debug":[[{"filename":"paralingam_report.prj/const_lambda_1_csr.hpp", "line":1}]], "parent":27, "depth":2, "details":[{"type":"table", "Register Map Wrapper Type":"High-Fmax"}]}
{"type":"interface", "id":40, "name":"start", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":49}]], "parent":39, "depth":3}
{"type":"interface", "id":41, "name":"done", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":49}]], "parent":39, "depth":3}
{"type":"interface", "id":42, "name":"busy", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":49}]], "parent":39, "depth":3}
{"type":"interface", "id":43, "name":"arg_num_rows", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":49}]], "parent":39, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_1"}]}
{"type":"interface", "id":44, "name":"arg_accessor_x", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":49}]], "parent":39, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_1"}]}
{"type":"interface", "id":45, "name":"arg_accessor_x1", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":49}]], "parent":39, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_1"}]}
{"type":"interface", "id":46, "name":"arg_accessor_x2", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":49}]], "parent":39, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_1"}]}
{"type":"interface", "id":47, "name":"arg_accessor_x4", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":49}]], "parent":39, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_1"}]}
{"type":"interface", "id":48, "name":"arg_accessor_cov", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":49}]], "parent":39, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_1"}]}
{"type":"interface", "id":49, "name":"arg_accessor_cov6", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":49}]], "parent":39, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_1"}]}
{"type":"interface", "id":50, "name":"arg_accessor_cov7", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":49}]], "parent":39, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_1"}]}
{"type":"interface", "id":51, "name":"arg_accessor_cov9", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":49}]], "parent":39, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_1"}]}
{"type":"interface", "id":52, "name":"__acl_global_id_0", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":49}]], "parent":39, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_1"}]}
{"type":"interface", "id":53, "name":"__acl_global_id_1", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":49}]], "parent":39, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_1"}]}
{"type":"interface", "id":54, "name":"__acl_hw_wg_id", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":49}]], "parent":39, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"32 bits", "Kernel":"const_lambda_1"}]}
{"type":"kernel", "id":55, "name":"id<2>)", "parent":-1, "depth":1}
{"type":"bb", "id":56, "name":"const_lambda_2.B0", "parent":55, "depth":2, "details":[{"type":"table", "Latency":"177"}]}
{"type":"inst", "id":59, "name":"Store", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":95}]], "parent":56, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Alignment":"4", "Start Cycle":"77", "Latency":"26", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":60, "name":"Load", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":121}]], "parent":56, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Alignment":"4", "Start Cycle":"103", "Latency":"74", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":69, "name":"Begin", "parent":56, "depth":3, "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}
{"type":"inst", "id":70, "name":"End", "parent":56, "depth":3, "details":[{"type":"table", "Start Cycle":"177", "Latency":"1"}]}
{"type":"bb", "id":57, "name":"const_lambda_2.B1", "parent":55, "depth":2, "details":[{"type":"table", "Latency":"99"}]}
{"type":"inst", "id":61, "name":"Store", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":137}]], "parent":57, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Alignment":"4", "Start Cycle":"71", "Latency":"26", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":62, "name":"Store", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":138}]], "parent":57, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Alignment":"4", "Start Cycle":"97", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":71, "name":"Begin", "parent":57, "depth":3, "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}
{"type":"inst", "id":72, "name":"End", "parent":57, "depth":3, "details":[{"type":"table", "Start Cycle":"99", "Latency":"1"}]}
{"type":"bb", "id":58, "name":"const_lambda_2.B2", "parent":55, "depth":2, "details":[{"type":"table", "Latency":"173", "II":"n/a", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}
{"type":"inst", "id":63, "name":"Load", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":125}]], "parent":58, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Alignment":"4", "Start Cycle":"17", "Latency":"74", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":64, "name":"Load", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":125}]], "parent":58, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Alignment":"4", "Start Cycle":"17", "Latency":"74", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":65, "name":"Store", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":125}]], "parent":58, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Alignment":"4", "Stores to":"ri_j", "Start Cycle":"95", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":66, "name":"Load", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":129}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":109}]], "parent":58, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Alignment":"4", "Loads from":"ri_j", "Start Cycle":"96", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":67, "name":"Store", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":126}]], "parent":58, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Alignment":"4", "Stores to":"rj_i", "Start Cycle":"95", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":68, "name":"Load", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":130}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":109}]], "parent":58, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Alignment":"4", "Loads from":"rj_i", "Start Cycle":"96", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":73, "name":"Loop Input", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":130}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":108}]], "parent":58, "depth":3, "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"74"}]}
{"type":"inst", "id":74, "name":"Loop End", "parent":58, "depth":3, "details":[{"type":"table", "Start Cycle":"173", "Latency":"1"}]}
{"type":"csr", "id":75, "name":"Register Map", "debug":[[{"filename":"paralingam_report.prj/const_lambda_2_csr.hpp", "line":1}]], "parent":55, "depth":2, "details":[{"type":"table", "Register Map Wrapper Type":"High-Fmax"}]}
{"type":"interface", "id":76, "name":"start", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":90}]], "parent":75, "depth":3}
{"type":"interface", "id":77, "name":"done", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":90}]], "parent":75, "depth":3}
{"type":"interface", "id":78, "name":"busy", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":90}]], "parent":75, "depth":3}
{"type":"interface", "id":79, "name":"arg_accessor_partial", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":90}]], "parent":75, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_2"}]}
{"type":"interface", "id":80, "name":"arg_accessor_partial1", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":90}]], "parent":75, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_2"}]}
{"type":"interface", "id":81, "name":"arg_accessor_partial2", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":90}]], "parent":75, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_2"}]}
{"type":"interface", "id":82, "name":"arg_accessor_partial4", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":90}]], "parent":75, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_2"}]}
{"type":"interface", "id":83, "name":"arg_num_rows", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":90}]], "parent":75, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_2"}]}
{"type":"interface", "id":84, "name":"arg_accessor_cov", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":90}]], "parent":75, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_2"}]}
{"type":"interface", "id":85, "name":"arg_accessor_cov6", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":90}]], "parent":75, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_2"}]}
{"type":"interface", "id":86, "name":"arg_accessor_cov7", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":90}]], "parent":75, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_2"}]}
{"type":"interface", "id":87, "name":"arg_accessor_cov9", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":90}]], "parent":75, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_2"}]}
{"type":"interface", "id":88, "name":"arg_accessor_x", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":90}]], "parent":75, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_2"}]}
{"type":"interface", "id":89, "name":"arg_accessor_x11", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":90}]], "parent":75, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_2"}]}
{"type":"interface", "id":90, "name":"arg_accessor_x12", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":90}]], "parent":75, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_2"}]}
{"type":"interface", "id":91, "name":"arg_accessor_x14", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":90}]], "parent":75, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_2"}]}
{"type":"interface", "id":92, "name":"__acl_global_id_0", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":90}]], "parent":75, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_2"}]}
{"type":"interface", "id":93, "name":"__acl_global_id_1", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":90}]], "parent":75, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_2"}]}
{"type":"interface", "id":94, "name":"__acl_local_linear_id", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":90}]], "parent":75, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"32 bits", "Kernel":"const_lambda_2"}]}
{"type":"interface", "id":95, "name":"__acl_hw_wg_id", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":90}]], "parent":75, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"32 bits", "Kernel":"const_lambda_2"}]}
{"type":"memtype", "id":96, "name":"On-chip Memory", "parent":55, "depth":2}
{"type":"memsys", "id":97, "name":"ri_j", "debug":[[{"filename":"ParaLingam.cpp", "line":122}]], "parent":96, "depth":3, "details":[{"type":"table", "Requested size":"4194304 bytes", "Implemented size":"4194304 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"1048576 words", "Number of replicates":"1", "Number of private copies":"2", "Additional Information":"For each replicate, 2 private copies were created to efficiently support multiple simultaneous workgroups", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Kernel Memory", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/memory-types.html#KERNEL_MEMORY"}]}]}]}
{"type":"memsys", "id":101, "name":"rj_i", "debug":[[{"filename":"ParaLingam.cpp", "line":122}]], "parent":96, "depth":3, "details":[{"type":"table", "Requested size":"4194304 bytes", "Implemented size":"4194304 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"1048576 words", "Number of replicates":"1", "Number of private copies":"2", "Additional Information":"For each replicate, 2 private copies were created to efficiently support multiple simultaneous workgroups", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Kernel Memory", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/memory-types.html#KERNEL_MEMORY"}]}]}]}
{"type":"kernel", "id":105, "name":"id<1>) #2", "parent":-1, "depth":1}
{"type":"bb", "id":106, "name":"const_lambda_3.B0", "parent":105, "depth":2, "details":[{"type":"table", "Latency":"18"}]}
{"type":"bb", "id":107, "name":"const_lambda_3.B1", "parent":105, "depth":2, "details":[{"type":"table", "Latency":"85", "II":"n/a", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}
{"type":"inst", "id":109, "name":"Load", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":156}]], "parent":107, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Alignment":"4", "Start Cycle":"6", "Latency":"72", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":111, "name":"Loop Input", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":155}], [{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":155}]], "parent":107, "depth":3, "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"112"}]}
{"type":"inst", "id":112, "name":"Loop End", "parent":107, "depth":3, "details":[{"type":"table", "Start Cycle":"85", "Latency":"1"}]}
{"type":"bb", "id":108, "name":"const_lambda_3.B2", "parent":105, "depth":2, "details":[{"type":"table", "Latency":"8"}]}
{"type":"inst", "id":110, "name":"Store", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":158}]], "parent":108, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Alignment":"4", "Stores to":"inherited_class", "Start Cycle":"6", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":113, "name":"Begin", "parent":108, "depth":3, "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}
{"type":"inst", "id":114, "name":"End", "parent":108, "depth":3, "details":[{"type":"table", "Start Cycle":"8", "Latency":"1"}]}
{"type":"csr", "id":115, "name":"Register Map", "debug":[[{"filename":"paralingam_report.prj/const_lambda_3_csr.hpp", "line":1}]], "parent":105, "depth":2, "details":[{"type":"table", "Register Map Wrapper Type":"High-Fmax"}]}
{"type":"interface", "id":116, "name":"start", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":153}]], "parent":115, "depth":3}
{"type":"interface", "id":117, "name":"done", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":153}]], "parent":115, "depth":3}
{"type":"interface", "id":118, "name":"busy", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":153}]], "parent":115, "depth":3}
{"type":"interface", "id":119, "name":"arg_num_cols", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":153}]], "parent":115, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_3"}]}
{"type":"interface", "id":120, "name":"arg_accessor_partial", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":153}]], "parent":115, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_3"}]}
{"type":"interface", "id":121, "name":"arg_accessor_partial1", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":153}]], "parent":115, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_3"}]}
{"type":"interface", "id":122, "name":"arg_accessor_partial2", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":153}]], "parent":115, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_3"}]}
{"type":"interface", "id":123, "name":"arg_accessor_partial4", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":153}]], "parent":115, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_3"}]}
{"type":"interface", "id":124, "name":"arg_accessor_scores", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":153}]], "parent":115, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_3"}]}
{"type":"interface", "id":125, "name":"arg_accessor_scores6", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":153}]], "parent":115, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_3"}]}
{"type":"interface", "id":126, "name":"arg_accessor_scores7", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":153}]], "parent":115, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_3"}]}
{"type":"interface", "id":127, "name":"arg_accessor_scores9", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":153}]], "parent":115, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_3"}]}
{"type":"interface", "id":128, "name":"__acl_global_id_0", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":153}]], "parent":115, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_3"}]}
{"type":"kernel", "id":129, "name":"id<1>)", "parent":-1, "depth":1}
{"type":"bb", "id":130, "name":"const_lambda_4.B0", "parent":129, "depth":2, "details":[{"type":"table", "Latency":"142"}]}
{"type":"inst", "id":133, "name":"Load", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":207}]], "parent":130, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Alignment":"4", "Start Cycle":"19", "Latency":"73", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":137, "name":"Begin", "parent":130, "depth":3, "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}
{"type":"inst", "id":138, "name":"End", "parent":130, "depth":3, "details":[{"type":"table", "Start Cycle":"142", "Latency":"1"}]}
{"type":"bb", "id":131, "name":"const_lambda_4.B1", "parent":129, "depth":2, "details":[{"type":"table", "Latency":"127", "II":"n/a", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}
{"type":"inst", "id":134, "name":"Load", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":211}]], "parent":131, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Alignment":"4", "Start Cycle":"17", "Latency":"73", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":135, "name":"Load", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":211}]], "parent":131, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Alignment":"4", "Start Cycle":"17", "Latency":"73", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":136, "name":"Store", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":215}], [{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":213}]], "parent":131, "depth":3, "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Alignment":"4", "Start Cycle":"102", "Latency":"25", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":139, "name":"Loop Input", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":210}], [{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":210}]], "parent":131, "depth":3, "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"140"}]}
{"type":"inst", "id":140, "name":"Loop End", "parent":131, "depth":3, "details":[{"type":"table", "Start Cycle":"127", "Latency":"1"}]}
{"type":"bb", "id":132, "name":"const_lambda_4.B2", "parent":129, "depth":2, "details":[{"type":"table", "Latency":"0"}]}
{"type":"csr", "id":141, "name":"Register Map", "debug":[[{"filename":"paralingam_report.prj/const_lambda_4_csr.hpp", "line":1}]], "parent":129, "depth":2, "details":[{"type":"table", "Register Map Wrapper Type":"High-Fmax"}]}
{"type":"interface", "id":142, "name":"start", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":205}]], "parent":141, "depth":3}
{"type":"interface", "id":143, "name":"done", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":205}]], "parent":141, "depth":3}
{"type":"interface", "id":144, "name":"busy", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":205}]], "parent":141, "depth":3}
{"type":"interface", "id":145, "name":"arg_root_idx_in_current", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":205}]], "parent":141, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"32 bits", "Kernel":"const_lambda_4"}]}
{"type":"interface", "id":146, "name":"arg_accessor_cov", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":205}]], "parent":141, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_4"}]}
{"type":"interface", "id":147, "name":"arg_accessor_cov1", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":205}]], "parent":141, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_4"}]}
{"type":"interface", "id":148, "name":"arg_accessor_cov2", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":205}]], "parent":141, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_4"}]}
{"type":"interface", "id":149, "name":"arg_accessor_cov4", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":205}]], "parent":141, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_4"}]}
{"type":"interface", "id":150, "name":"arg_n_samples", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":205}]], "parent":141, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_4"}]}
{"type":"interface", "id":151, "name":"arg_accessor_x", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":205}]], "parent":141, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_4"}]}
{"type":"interface", "id":152, "name":"arg_accessor_x6", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":205}]], "parent":141, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_4"}]}
{"type":"interface", "id":153, "name":"arg_accessor_x7", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":205}]], "parent":141, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_4"}]}
{"type":"interface", "id":154, "name":"arg_accessor_x9", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":205}]], "parent":141, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_4"}]}
{"type":"interface", "id":155, "name":"arg_next_accessor", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":205}]], "parent":141, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_4"}]}
{"type":"interface", "id":156, "name":"arg_next_accessor11", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":205}]], "parent":141, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_4"}]}
{"type":"interface", "id":157, "name":"arg_next_accessor12", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":205}]], "parent":141, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_4"}]}
{"type":"interface", "id":158, "name":"arg_next_accessor14", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":205}]], "parent":141, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"128 bits", "Kernel":"const_lambda_4"}]}
{"type":"interface", "id":159, "name":"__acl_global_id_0", "debug":[[{"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":205}]], "parent":141, "depth":3, "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"const_lambda_4"}]}
{"type":"memtype", "id":1, "name":"Global Memory", "parent":-1, "depth":1}
{"type":"memsys", "id":26, "name":"0", "parent":1, "depth":2, "details":[{"type":"table", "Number of banks":"1"}]}
