# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc30_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc31_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc32_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc33_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc34_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc35_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc36_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc37_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc38_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc39_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc40_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc41_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc42_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc43_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc44_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc45_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc46_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc47_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc48_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc49_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc50_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc51_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc52_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc53_i_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5 BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {p_loc54_i_U}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4602 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4603 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4604 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4605 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4606 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4607 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4608 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4609 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4610 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4611 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4612 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4613 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4614 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4615 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4616 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4617 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4618 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4619 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4620 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4621 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4622 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4623 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4624 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4625 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4626 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4627 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4628 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4629 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4630 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4631 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4632 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4633 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_q0 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_d1 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_q1 { I 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4634 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4635 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4636 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4637 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4638 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4639 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4640 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4641 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4642 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4643 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4644 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4645 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4646 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4647 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4648 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4649 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4650 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4651 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4652 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4653 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4654 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4655 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4656 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4657 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4658 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4659 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4660 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4661 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4662 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4663 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4664 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4665 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4666 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4667 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4668 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4669 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4670 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4671 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4672 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4673 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4674 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4675 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4676 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4677 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4678 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4679 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4680 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4681 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4682 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4683 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4684 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4685 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4686 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4687 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4688 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4689 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4690 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4691 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4692 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4693 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4694 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4695 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4696 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4697 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_d0 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_q0 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_address1 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_d1 { O 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_q1 { I 1 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4594 \
    name layer_streams_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer_streams_7 \
    op interface \
    ports { layer_streams_7_dout { I 1085 vector } layer_streams_7_empty_n { I 1 bit } layer_streams_7_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4595 \
    name layer_pipeline_streams_8 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer_pipeline_streams_8 \
    op interface \
    ports { layer_pipeline_streams_8_din { O 1085 vector } layer_pipeline_streams_8_full_n { I 1 bit } layer_pipeline_streams_8_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4596 \
    name gmem_weights8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gmem_weights8 \
    op interface \
    ports { m_axi_gmem_weights8_0_AWVALID { O 1 bit } m_axi_gmem_weights8_0_AWREADY { I 1 bit } m_axi_gmem_weights8_0_AWADDR { O 64 vector } m_axi_gmem_weights8_0_AWID { O 1 vector } m_axi_gmem_weights8_0_AWLEN { O 32 vector } m_axi_gmem_weights8_0_AWSIZE { O 3 vector } m_axi_gmem_weights8_0_AWBURST { O 2 vector } m_axi_gmem_weights8_0_AWLOCK { O 2 vector } m_axi_gmem_weights8_0_AWCACHE { O 4 vector } m_axi_gmem_weights8_0_AWPROT { O 3 vector } m_axi_gmem_weights8_0_AWQOS { O 4 vector } m_axi_gmem_weights8_0_AWREGION { O 4 vector } m_axi_gmem_weights8_0_AWUSER { O 1 vector } m_axi_gmem_weights8_0_WVALID { O 1 bit } m_axi_gmem_weights8_0_WREADY { I 1 bit } m_axi_gmem_weights8_0_WDATA { O 32 vector } m_axi_gmem_weights8_0_WSTRB { O 4 vector } m_axi_gmem_weights8_0_WLAST { O 1 bit } m_axi_gmem_weights8_0_WID { O 1 vector } m_axi_gmem_weights8_0_WUSER { O 1 vector } m_axi_gmem_weights8_0_ARVALID { O 1 bit } m_axi_gmem_weights8_0_ARREADY { I 1 bit } m_axi_gmem_weights8_0_ARADDR { O 64 vector } m_axi_gmem_weights8_0_ARID { O 1 vector } m_axi_gmem_weights8_0_ARLEN { O 32 vector } m_axi_gmem_weights8_0_ARSIZE { O 3 vector } m_axi_gmem_weights8_0_ARBURST { O 2 vector } m_axi_gmem_weights8_0_ARLOCK { O 2 vector } m_axi_gmem_weights8_0_ARCACHE { O 4 vector } m_axi_gmem_weights8_0_ARPROT { O 3 vector } m_axi_gmem_weights8_0_ARQOS { O 4 vector } m_axi_gmem_weights8_0_ARREGION { O 4 vector } m_axi_gmem_weights8_0_ARUSER { O 1 vector } m_axi_gmem_weights8_0_RVALID { I 1 bit } m_axi_gmem_weights8_0_RREADY { O 1 bit } m_axi_gmem_weights8_0_RDATA { I 32 vector } m_axi_gmem_weights8_0_RLAST { I 1 bit } m_axi_gmem_weights8_0_RID { I 1 vector } m_axi_gmem_weights8_0_RFIFONUM { I 13 vector } m_axi_gmem_weights8_0_RUSER { I 1 vector } m_axi_gmem_weights8_0_RRESP { I 2 vector } m_axi_gmem_weights8_0_BVALID { I 1 bit } m_axi_gmem_weights8_0_BREADY { O 1 bit } m_axi_gmem_weights8_0_BRESP { I 2 vector } m_axi_gmem_weights8_0_BID { I 1 vector } m_axi_gmem_weights8_0_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4597 \
    name layer_weights \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer_weights \
    op interface \
    ports { layer_weights { I 64 vector } layer_weights_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4598 \
    name gmem_bias8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gmem_bias8 \
    op interface \
    ports { m_axi_gmem_bias8_0_AWVALID { O 1 bit } m_axi_gmem_bias8_0_AWREADY { I 1 bit } m_axi_gmem_bias8_0_AWADDR { O 64 vector } m_axi_gmem_bias8_0_AWID { O 1 vector } m_axi_gmem_bias8_0_AWLEN { O 32 vector } m_axi_gmem_bias8_0_AWSIZE { O 3 vector } m_axi_gmem_bias8_0_AWBURST { O 2 vector } m_axi_gmem_bias8_0_AWLOCK { O 2 vector } m_axi_gmem_bias8_0_AWCACHE { O 4 vector } m_axi_gmem_bias8_0_AWPROT { O 3 vector } m_axi_gmem_bias8_0_AWQOS { O 4 vector } m_axi_gmem_bias8_0_AWREGION { O 4 vector } m_axi_gmem_bias8_0_AWUSER { O 1 vector } m_axi_gmem_bias8_0_WVALID { O 1 bit } m_axi_gmem_bias8_0_WREADY { I 1 bit } m_axi_gmem_bias8_0_WDATA { O 32 vector } m_axi_gmem_bias8_0_WSTRB { O 4 vector } m_axi_gmem_bias8_0_WLAST { O 1 bit } m_axi_gmem_bias8_0_WID { O 1 vector } m_axi_gmem_bias8_0_WUSER { O 1 vector } m_axi_gmem_bias8_0_ARVALID { O 1 bit } m_axi_gmem_bias8_0_ARREADY { I 1 bit } m_axi_gmem_bias8_0_ARADDR { O 64 vector } m_axi_gmem_bias8_0_ARID { O 1 vector } m_axi_gmem_bias8_0_ARLEN { O 32 vector } m_axi_gmem_bias8_0_ARSIZE { O 3 vector } m_axi_gmem_bias8_0_ARBURST { O 2 vector } m_axi_gmem_bias8_0_ARLOCK { O 2 vector } m_axi_gmem_bias8_0_ARCACHE { O 4 vector } m_axi_gmem_bias8_0_ARPROT { O 3 vector } m_axi_gmem_bias8_0_ARQOS { O 4 vector } m_axi_gmem_bias8_0_ARREGION { O 4 vector } m_axi_gmem_bias8_0_ARUSER { O 1 vector } m_axi_gmem_bias8_0_RVALID { I 1 bit } m_axi_gmem_bias8_0_RREADY { O 1 bit } m_axi_gmem_bias8_0_RDATA { I 32 vector } m_axi_gmem_bias8_0_RLAST { I 1 bit } m_axi_gmem_bias8_0_RID { I 1 vector } m_axi_gmem_bias8_0_RFIFONUM { I 10 vector } m_axi_gmem_bias8_0_RUSER { I 1 vector } m_axi_gmem_bias8_0_RRESP { I 2 vector } m_axi_gmem_bias8_0_BVALID { I 1 bit } m_axi_gmem_bias8_0_BREADY { O 1 bit } m_axi_gmem_bias8_0_BRESP { I 2 vector } m_axi_gmem_bias8_0_BID { I 1 vector } m_axi_gmem_bias8_0_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4599 \
    name layer_bias \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer_bias \
    op interface \
    ports { layer_bias { I 64 vector } layer_bias_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4600 \
    name engine_initialized_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_engine_initialized_out \
    op interface \
    ports { engine_initialized_out { O 1 vector } engine_initialized_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4601 \
    name engine_initialized \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_engine_initialized \
    op interface \
    ports { engine_initialized { I 1 vector } engine_initialized_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


