{
  "name": "gowin",
  "title": "Gowin FPGA",
  "description": "Gowin FPGA development platform with support for Gowin Educational IDE and open-source toolchains. Supports pure FPGA HDL projects (Verilog/SystemVerilog/VHDL).",
  "homepage": "https://www.gowinsemi.com/",
  "license": "MIT",
  "keywords": [
    "fpga",
    "gowin",
    "gateware",
    "hardware",
    "verilog",
    "systemverilog",
    "vhdl",
    "hdl",
    "tang",
    "sipeed"
  ],
  "engines": {
    "platformio": "^6.0.0"
  },
  "repository": {
    "type": "git",
    "url": "https://github.com/Papilio-Labs/platform-gowin.git"
  },
  "version": "1.0.0",
  "frameworks": {
    "hdl": {
      "script": "builder/frameworks/hdl.py",
      "description": "Pure HDL (Verilog/SystemVerilog/VHDL) FPGA development",
      "homepage": "https://www.gowinsemi.com/",
      "title": "HDL"
    }
  },
  "packages": {
    "toolchain-gowin": {
      "type": "toolchain",
      "optional": true,
      "version": "~1.9.9",
      "description": "Gowin EDA Toolchain (synthesis, place & route, bitstream generation)"
    }
  },
  "packageRepositories": [
    "https://dl.bintray.com/platformio/dl-packages/manifest.json",
    "https://raw.githubusercontent.com/platformio/platform-gowin/main/packages.json",
    "http://dl.platformio.org/packages/manifest.json"
  ]
}
