# This file was auto-generated using the python script process_xdc.py
# The script has as input the original constraints. Pinout info is extracted from
# Trenz pinout sheet (obtained from https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Pinout) 
# into csv files with the C-PIN, C-NAME, FPGA Pin Name, and Module Net Name columns.
# Obs.: Column order is not important, but names need to be strictly followed.
#
# Constraints ported from TE0808_REV02.csv to TE0803_REV02.csv.
#
# Script author: Tomas P. Correa
# Date: check GIT repo


# Port D3_OUT[0] = B66_L2_P (J1:80)
set_property PACKAGE_PIN E1 [get_ports D3_OUT[0]]
set_property PULLDOWN true [get_ports D3_OUT[0]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[0]]

# Port D3_OUT[1] = B66_L7_P (J1:81)
set_property PACKAGE_PIN C1 [get_ports D3_OUT[1]]
set_property PULLDOWN true [get_ports D3_OUT[1]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[1]]

# Port D3_OUT[2] = B66_L2_N (J1:82)
set_property PACKAGE_PIN D1 [get_ports D3_OUT[2]]
set_property PULLDOWN true [get_ports D3_OUT[2]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[2]]

# Port D3_OUT[3] = B66_L7_N (J1:83)
set_property PACKAGE_PIN B1 [get_ports D3_OUT[3]]
set_property PULLDOWN true [get_ports D3_OUT[3]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[3]]

# Port D3_OUT[4] = B66_L12_P (J1:86)
set_property PACKAGE_PIN C3 [get_ports D3_OUT[4]]
set_property PULLDOWN true [get_ports D3_OUT[4]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[4]]

# Port D3_OUT[5] = B66_L9_P (J1:87)
set_property PACKAGE_PIN B3 [get_ports D3_OUT[5]]
set_property PULLDOWN true [get_ports D3_OUT[5]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[5]]

# Port D3_OUT[6] = B66_L12_N (J1:88)
set_property PACKAGE_PIN C2 [get_ports D3_OUT[6]]
set_property PULLDOWN true [get_ports D3_OUT[6]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[6]]

# Port D3_OUT[7] = B66_L9_N (J1:89)
set_property PACKAGE_PIN A3 [get_ports D3_OUT[7]]
set_property PULLDOWN true [get_ports D3_OUT[7]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[7]]

# Port D3_OUT[8] = B66_L11_N (J1:92)
set_property PACKAGE_PIN C4 [get_ports D3_OUT[8]]
set_property PULLDOWN true [get_ports D3_OUT[8]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[8]]

# Port D3_OUT[9] = B66_L10_P (J1:93)
set_property PACKAGE_PIN B4 [get_ports D3_OUT[9]]
set_property PULLDOWN true [get_ports D3_OUT[9]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[9]]

# Port D3_OUT[10] = B66_L11_P (J1:94)
set_property PACKAGE_PIN D4 [get_ports D3_OUT[10]]
set_property PULLDOWN true [get_ports D3_OUT[10]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[10]]

# Port D3_OUT[11] = B66_L10_N (J1:95)
set_property PACKAGE_PIN A4 [get_ports D3_OUT[11]]
set_property PULLDOWN true [get_ports D3_OUT[11]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[11]]

# Port D3_OUT[12] = B66_L8_P (J1:98)
set_property PACKAGE_PIN A2 [get_ports D3_OUT[12]]
set_property PULLDOWN true [get_ports D3_OUT[12]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[12]]

# Port D3_OUT[13] = B66_L21_P (J1:99)
set_property PACKAGE_PIN A7 [get_ports D3_OUT[13]]
set_property PULLDOWN true [get_ports D3_OUT[13]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[13]]

# Port D3_OUT[14] = B66_L8_N (J1:100)
set_property PACKAGE_PIN A1 [get_ports D3_OUT[14]]
set_property PULLDOWN true [get_ports D3_OUT[14]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[14]]

# Port D3_OUT[15] = B66_L21_N (J1:101)
set_property PACKAGE_PIN A6 [get_ports D3_OUT[15]]
set_property PULLDOWN true [get_ports D3_OUT[15]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[15]]

# Port D3_OUT[16] = B66_L19_N (J1:104)
set_property PACKAGE_PIN A5 [get_ports D3_OUT[16]]
set_property PULLDOWN true [get_ports D3_OUT[16]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[16]]

# Port D3_OUT[17] = B66_L23_P (J1:105)
set_property PACKAGE_PIN A9 [get_ports D3_OUT[17]]
set_property PULLDOWN true [get_ports D3_OUT[17]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[17]]

# Port D3_OUT[18] = B66_L19_P (J1:106)
set_property PACKAGE_PIN B5 [get_ports D3_OUT[18]]
set_property PULLDOWN true [get_ports D3_OUT[18]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[18]]

# Port D3_OUT[19] = B66_L23_N (J1:107)
set_property PACKAGE_PIN A8 [get_ports D3_OUT[19]]
set_property PULLDOWN true [get_ports D3_OUT[19]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[19]]

# Port D3_OUT[20] = B66_L22_N (J1:111)
set_property PACKAGE_PIN B8 [get_ports D3_OUT[20]]
set_property PULLDOWN true [get_ports D3_OUT[20]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[20]]

# Port D3_OUT[21] = B66_L22_P (J1:113)
set_property PACKAGE_PIN C8 [get_ports D3_OUT[21]]
set_property PULLDOWN true [get_ports D3_OUT[21]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[21]]

# Port D3_OUT[22] = B66_L13_N (J1:116)
set_property PACKAGE_PIN D6 [get_ports D3_OUT[22]]
set_property PULLDOWN true [get_ports D3_OUT[22]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[22]]

# Port D3_OUT[23] = B66_L13_P (J1:118)
set_property PACKAGE_PIN D7 [get_ports D3_OUT[23]]
set_property PULLDOWN true [get_ports D3_OUT[23]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[23]]

# Port D3_OUT[24] = B25_L8_N (J3:4)
set_property PACKAGE_PIN D11 [get_ports D3_OUT[24]]
set_property PULLDOWN true [get_ports D3_OUT[24]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[24]]

# Port D3_OUT[25] = B25_L7_N (J3:3)
set_property PACKAGE_PIN D10 [get_ports D3_OUT[25]]
set_property PULLDOWN true [get_ports D3_OUT[25]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT[25]]

# Port D3_OUT_26[0] = B66_L24_N (J1:74)
set_property PACKAGE_PIN B9 [get_ports D3_OUT_26[0]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT_26[0]]

# Port D3_OUT_27[0] = B66_L1_P (J1:75)
set_property PACKAGE_PIN G1 [get_ports D3_OUT_27[0]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT_27[0]]

# Port D3_OUT_28[0] = B66_L24_P (J1:76)
set_property PACKAGE_PIN C9 [get_ports D3_OUT_28[0]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT_28[0]]

# Port D3_OUT_29[0] = B66_L1_N (J1:77)
set_property PACKAGE_PIN F1 [get_ports D3_OUT_29[0]]
set_property IOSTANDARD LVCMOS18 [get_ports D3_OUT_29[0]]

