verilog work "seg7_display.v"
verilog work "seg.v"
