set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {CW4.vo CW4_v.sdo}}
	{{"Fast Model"} {CW4_fast.vo CW4_v_fast.sdo}}
}
