// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "LC3FPGA")
  (DATE "03/03/2019 11:33:32")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3557:3557:3557) (3282:3282:3282))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2067:2067:2067) (1943:1943:1943))
        (IOPATH i o (3713:3713:3713) (3750:3750:3750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3637:3637:3637) (3426:3426:3426))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1196:1196:1196) (1107:1107:1107))
        (IOPATH i o (2452:2452:2452) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1071:1071:1071) (967:967:967))
        (IOPATH i o (2452:2452:2452) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2088:2088:2088) (1953:1953:1953))
        (IOPATH i o (3629:3629:3629) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2326:2326:2326) (2164:2164:2164))
        (IOPATH i o (2442:2442:2442) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1268:1268:1268) (1190:1190:1190))
        (IOPATH i o (2442:2442:2442) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (340:340:340) (311:311:311))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (826:826:826) (754:754:754))
        (IOPATH i o (2538:2538:2538) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (340:340:340) (311:311:311))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1255:1255:1255) (1187:1187:1187))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (961:961:961) (903:903:903))
        (IOPATH i o (3629:3629:3629) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (629:629:629) (588:588:588))
        (IOPATH i o (3639:3639:3639) (3684:3684:3684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (666:666:666) (607:607:607))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (670:670:670) (629:629:629))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (531:531:531) (468:468:468))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (623:623:623) (577:577:577))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (662:662:662) (620:620:620))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (340:340:340) (311:311:311))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (639:639:639) (591:591:591))
        (IOPATH i o (2578:2578:2578) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (845:845:845) (757:757:757))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1452:1452:1452) (1348:1348:1348))
        (IOPATH i o (2442:2442:2442) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1568:1568:1568) (1530:1530:1530))
        (IOPATH i o (4330:4330:4330) (3890:3890:3890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1664:1664:1664) (1546:1546:1546))
        (IOPATH i o (2471:2471:2471) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1523:1523:1523) (1429:1429:1429))
        (IOPATH i o (2521:2521:2521) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1878:1878:1878) (1779:1779:1779))
        (IOPATH i o (2521:2521:2521) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1776:1776:1776) (1670:1670:1670))
        (IOPATH i o (2491:2491:2491) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3566:3566:3566) (3409:3409:3409))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5439:5439:5439) (5240:5240:5240))
        (IOPATH i o (2491:2491:2491) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4485:4485:4485) (4236:4236:4236))
        (IOPATH i o (2471:2471:2471) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2262:2262:2262) (2207:2207:2207))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3033:3033:3033) (2850:2850:2850))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2885:2885:2885) (2730:2730:2730))
        (IOPATH i o (4320:4320:4320) (3880:3880:3880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5008:5008:5008) (4781:4781:4781))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3469:3469:3469) (3322:3322:3322))
        (IOPATH i o (2491:2491:2491) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1071:1071:1071) (953:953:953))
        (IOPATH i o (2531:2531:2531) (2434:2434:2434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3348:3348:3348) (3151:3151:3151))
        (IOPATH i o (2541:2541:2541) (2444:2444:2444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5943:5943:5943) (5595:5595:5595))
        (IOPATH i o (2521:2521:2521) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4659:4659:4659) (4940:4940:4940))
        (IOPATH i o (2434:2434:2434) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4479:4479:4479) (4464:4464:4464))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4919:4919:4919) (4663:4663:4663))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2917:2917:2917) (2873:2873:2873))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3094:3094:3094) (3010:3010:3010))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4568:4568:4568) (4359:4359:4359))
        (IOPATH i o (2489:2489:2489) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2148:2148:2148))
        (PORT asdata (4411:4411:4411) (4610:4610:4610))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2428:2428:2428))
        (PORT asdata (794:794:794) (813:813:813))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[0\]\~45)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (826:826:826))
        (PORT datab (537:537:537) (570:570:570))
        (PORT datac (765:765:765) (791:791:791))
        (PORT datad (770:770:770) (798:798:798))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (575:575:575))
        (PORT datab (1069:1069:1069) (1043:1043:1043))
        (PORT datad (491:491:491) (542:542:542))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (650:650:650))
        (PORT datab (410:410:410) (400:400:400))
        (PORT datac (1324:1324:1324) (1318:1318:1318))
        (PORT datad (1606:1606:1606) (1544:1544:1544))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (684:684:684))
        (PORT datab (524:524:524) (579:579:579))
        (PORT datac (1031:1031:1031) (1013:1013:1013))
        (PORT datad (489:489:489) (535:535:535))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (689:689:689))
        (PORT datab (520:520:520) (575:575:575))
        (PORT datac (1032:1032:1032) (1014:1014:1014))
        (PORT datad (465:465:465) (494:494:494))
        (IOPATH dataa combout (367:367:367) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (717:717:717))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1321:1321:1321) (1315:1315:1315))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|SYNTHESIZED_WIRE_25\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (770:770:770) (797:797:797))
        (PORT datad (839:839:839) (887:887:887))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|SYNTHESIZED_WIRE_56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (887:887:887))
        (PORT datad (855:855:855) (881:881:881))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (267:267:267))
        (PORT datab (816:816:816) (833:833:833))
        (PORT datac (650:650:650) (597:597:597))
        (PORT datad (773:773:773) (798:798:798))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (574:574:574))
        (PORT datab (522:522:522) (577:577:577))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (716:716:716))
        (PORT datab (1355:1355:1355) (1346:1346:1346))
        (PORT datac (193:193:193) (225:225:225))
        (PORT datad (1024:1024:1024) (980:980:980))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (683:683:683) (647:647:647))
        (PORT datac (373:373:373) (366:366:366))
        (PORT datad (238:238:238) (262:262:262))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2560:2560:2560))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1759:1759:1759))
        (PORT asdata (777:777:777) (800:800:800))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (781:781:781))
        (PORT datab (783:783:783) (802:802:802))
        (PORT datac (762:762:762) (780:780:780))
        (PORT datad (771:771:771) (799:799:799))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (826:826:826))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datad (355:355:355) (336:336:336))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (765:765:765))
        (PORT datab (750:750:750) (769:769:769))
        (PORT datad (964:964:964) (949:949:949))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (413:413:413))
        (PORT datad (413:413:413) (399:399:399))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (740:740:740) (747:747:747))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2933:2933:2933) (2933:2933:2933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1964:1964:1964) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|enaPC\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (888:888:888))
        (PORT datab (888:888:888) (924:924:924))
        (PORT datac (769:769:769) (796:796:796))
        (PORT datad (856:856:856) (882:882:882))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|enaPC\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (885:885:885))
        (PORT datab (888:888:888) (924:924:924))
        (PORT datac (774:774:774) (801:801:801))
        (PORT datad (853:853:853) (879:879:879))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|enaPC\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (820:820:820) (838:838:838))
        (PORT datac (357:357:357) (349:349:349))
        (PORT datad (771:771:771) (797:797:797))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|enaPC\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datab (241:241:241) (268:268:268))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (773:773:773) (798:798:798))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|enaMARM)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2225:2225:2225))
        (PORT asdata (579:579:579) (604:604:604))
        (PORT sclr (1798:1798:1798) (1868:1868:1868))
        (PORT ena (1352:1352:1352) (1303:1303:1303))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (843:843:843))
        (PORT datab (1395:1395:1395) (1344:1344:1344))
        (PORT datad (996:996:996) (982:982:982))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|enaPC)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2256:2256:2256))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2633:2633:2633) (2608:2608:2608))
        (PORT sclr (1889:1889:1889) (1941:1941:1941))
        (PORT sload (1435:1435:1435) (1446:1446:1446))
        (PORT ena (1698:1698:1698) (1619:1619:1619))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (714:714:714) (721:721:721))
        (PORT datad (966:966:966) (947:947:947))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1134:1134:1134) (1129:1129:1129))
        (PORT datac (1069:1069:1069) (1080:1080:1080))
        (PORT datad (1102:1102:1102) (1128:1128:1128))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|enaALU)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2225:2225:2225))
        (PORT asdata (600:600:600) (626:626:626))
        (PORT sclr (1798:1798:1798) (1868:1868:1868))
        (PORT ena (1352:1352:1352) (1303:1303:1303))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (771:771:771))
        (PORT datab (713:713:713) (720:720:720))
        (PORT datad (968:968:968) (949:949:949))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2428:2428:2428))
        (PORT asdata (702:702:702) (815:815:815))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|memWE\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1273:1273:1273))
        (PORT datab (1141:1141:1141) (1134:1134:1134))
        (PORT datac (1306:1306:1306) (1285:1285:1285))
        (PORT datad (1103:1103:1103) (1120:1120:1120))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|memWE\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1079:1079:1079) (1088:1088:1088))
        (PORT datad (1076:1076:1076) (1085:1085:1085))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|memWE\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (837:837:837))
        (PORT datab (1605:1605:1605) (1560:1560:1560))
        (PORT datad (860:860:860) (795:795:795))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|memWE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1879:1879:1879))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1109:1109:1109))
        (PORT datab (1080:1080:1080) (1094:1094:1094))
        (PORT datac (1049:1049:1049) (1057:1057:1057))
        (PORT datad (468:468:468) (498:498:498))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (419:419:419))
        (PORT datab (1110:1110:1110) (1109:1109:1109))
        (PORT datac (1116:1116:1116) (1122:1122:1122))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (416:416:416))
        (PORT datab (1108:1108:1108) (1108:1108:1108))
        (PORT datac (1118:1118:1118) (1124:1124:1124))
        (PORT datad (197:197:197) (218:218:218))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1099:1099:1099))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (298:298:298) (383:383:383))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1096:1096:1096))
        (PORT datab (228:228:228) (259:259:259))
        (PORT datac (292:292:292) (375:375:375))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1109:1109:1109))
        (PORT datab (1080:1080:1080) (1095:1095:1095))
        (PORT datac (1051:1051:1051) (1059:1059:1059))
        (PORT datad (468:468:468) (498:498:498))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|ldMAR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (2078:2078:2078))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2617:2617:2617))
        (PORT asdata (1361:1361:1361) (1307:1307:1307))
        (PORT ena (1719:1719:1719) (1687:1687:1687))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1662w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (525:525:525))
        (PORT datab (379:379:379) (496:496:496))
        (PORT datac (1007:1007:1007) (1004:1004:1004))
        (PORT datad (351:351:351) (443:443:443))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1662w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4496:4496:4496) (4751:4751:4751))
        (PORT datab (4852:4852:4852) (5118:5118:5118))
        (PORT datac (4496:4496:4496) (4733:4733:4733))
        (PORT datad (293:293:293) (372:372:372))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1662w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (515:515:515))
        (PORT datab (369:369:369) (485:485:485))
        (PORT datad (334:334:334) (426:426:426))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1751w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4497:4497:4497) (4752:4752:4752))
        (PORT datab (4852:4852:4852) (5118:5118:5118))
        (PORT datac (4496:4496:4496) (4733:4733:4733))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (319:319:319))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2336:2336:2336))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1876:1876:1876) (1800:1800:1800))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|selEAB1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (782:782:782))
        (PORT datab (800:800:800) (814:814:814))
        (PORT datac (459:459:459) (482:482:482))
        (PORT datad (771:771:771) (799:799:799))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|enaPC\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (826:826:826))
        (PORT datac (743:743:743) (770:770:770))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|selEAB1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (543:543:543) (577:577:577))
        (PORT datad (210:210:210) (228:228:228))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|selEAB1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1853:1853:1853))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (450:450:450) (470:470:470))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2336:2336:2336))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1876:1876:1876) (1800:1800:1800))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|DR\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1053:1053:1053))
        (PORT datab (837:837:837) (865:865:865))
        (PORT datac (797:797:797) (850:850:850))
        (PORT datad (1361:1361:1361) (1350:1350:1350))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (451:451:451) (471:471:471))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2336:2336:2336))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1876:1876:1876) (1800:1800:1800))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2428:2428:2428))
        (PORT asdata (1696:1696:1696) (1655:1655:1655))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1702w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (522:522:522))
        (PORT datab (377:377:377) (494:494:494))
        (PORT datac (1010:1010:1010) (1007:1007:1007))
        (PORT datad (347:347:347) (439:439:439))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1702w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4496:4496:4496) (4751:4751:4751))
        (PORT datab (4850:4850:4850) (5115:5115:5115))
        (PORT datac (4498:4498:4498) (4735:4735:4735))
        (PORT datad (298:298:298) (376:376:376))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1795w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (517:517:517))
        (PORT datac (328:328:328) (444:444:444))
        (PORT datad (338:338:338) (429:429:429))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1795w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4075:4075:4075) (4279:4279:4279))
        (PORT datab (4056:4056:4056) (4265:4265:4265))
        (PORT datac (4019:4019:4019) (4228:4228:4228))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1645w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1048:1048:1048))
        (PORT datab (372:372:372) (488:488:488))
        (PORT datac (422:422:422) (443:443:443))
        (PORT datad (342:342:342) (434:434:434))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1645w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4496:4496:4496) (4750:4750:4750))
        (PORT datab (4849:4849:4849) (5115:5115:5115))
        (PORT datac (4498:4498:4498) (4736:4736:4736))
        (PORT datad (298:298:298) (377:377:377))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1733w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (515:515:515))
        (PORT datab (368:368:368) (484:484:484))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1645w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4075:4075:4075) (4278:4278:4278))
        (PORT datab (4055:4055:4055) (4264:4264:4264))
        (PORT datac (4019:4019:4019) (4227:4227:4227))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (428:428:428) (449:449:449))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2336:2336:2336))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1876:1876:1876) (1800:1800:1800))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1703:1703:1703))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2383:2383:2383) (2257:2257:2257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (837:837:837))
        (PORT datad (768:768:768) (788:788:788))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (273:273:273))
        (PORT datab (790:790:790) (827:827:827))
        (PORT datac (1363:1363:1363) (1351:1351:1351))
        (PORT datad (1261:1261:1261) (1209:1209:1209))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (574:574:574))
        (PORT datab (1070:1070:1070) (1044:1044:1044))
        (PORT datac (702:702:702) (702:702:702))
        (PORT datad (489:489:489) (540:540:540))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1949:1949:1949) (1926:1926:1926))
        (PORT datab (1864:1864:1864) (1799:1799:1799))
        (PORT datac (933:933:933) (868:868:868))
        (PORT datad (933:933:933) (873:873:873))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1115:1115:1115))
        (PORT datab (1135:1135:1135) (1131:1131:1131))
        (PORT datac (1109:1109:1109) (1121:1121:1121))
        (PORT datad (1049:1049:1049) (1061:1061:1061))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1116:1116:1116))
        (PORT datab (1132:1132:1132) (1127:1127:1127))
        (PORT datac (1069:1069:1069) (1081:1081:1081))
        (PORT datad (1098:1098:1098) (1123:1123:1123))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1176:1176:1176))
        (PORT datac (1108:1108:1108) (1119:1119:1119))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1178:1178:1178))
        (PORT datab (1141:1141:1141) (1126:1126:1126))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1800:1800:1800))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1865:1865:1865) (1749:1749:1749))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (673:673:673) (653:653:653))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector24\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (1017:1017:1017))
        (PORT datab (788:788:788) (825:825:825))
        (PORT datac (958:958:958) (946:946:946))
        (PORT datad (762:762:762) (797:797:797))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector24\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (1394:1394:1394) (1343:1343:1343))
        (PORT datac (444:444:444) (464:464:464))
        (PORT datad (995:995:995) (980:980:980))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (289:289:289))
        (PORT datab (229:229:229) (259:259:259))
        (PORT datac (672:672:672) (670:670:670))
        (PORT datad (1022:1022:1022) (978:978:978))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|regWE\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (990:990:990))
        (PORT datab (432:432:432) (404:404:404))
        (PORT datad (648:648:648) (620:620:620))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|regWE)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2340:2340:2340))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (832:832:832) (857:857:857))
        (PORT sload (1967:1967:1967) (2031:2031:2031))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (880:880:880))
        (PORT datac (203:203:203) (238:238:238))
        (PORT datad (1794:1794:1794) (1706:1706:1706))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (884:884:884))
        (PORT datab (837:837:837) (865:865:865))
        (PORT datac (1001:1001:1001) (992:992:992))
        (PORT datad (784:784:784) (809:809:809))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (890:890:890))
        (PORT datab (780:780:780) (815:815:815))
        (PORT datac (795:795:795) (830:830:830))
        (PORT datad (791:791:791) (817:817:817))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (877:877:877))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (1362:1362:1362) (1351:1351:1351))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|DR\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (892:892:892))
        (PORT datab (839:839:839) (858:858:858))
        (PORT datac (1002:1002:1002) (994:994:994))
        (PORT datad (1363:1363:1363) (1352:1352:1352))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|DR\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (879:879:879))
        (PORT datab (387:387:387) (380:380:380))
        (PORT datac (612:612:612) (566:566:566))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|DR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1827:1827:1827))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1263:1263:1263))
        (PORT datab (1027:1027:1027) (1026:1026:1026))
        (PORT datac (979:979:979) (970:970:970))
        (PORT datad (1235:1235:1235) (1202:1202:1202))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2352:2352:2352))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1277:1277:1277) (1193:1193:1193))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2394:2394:2394))
        (PORT asdata (1070:1070:1070) (1061:1061:1061))
        (PORT ena (1725:1725:1725) (1597:1597:1597))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1264:1264:1264))
        (PORT datab (1025:1025:1025) (1023:1023:1023))
        (PORT datac (980:980:980) (970:970:970))
        (PORT datad (1234:1234:1234) (1200:1200:1200))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1913:1913:1913))
        (PORT asdata (1071:1071:1071) (1062:1062:1062))
        (PORT ena (2106:2106:2106) (1970:1970:1970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (672:672:672) (652:652:652))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1264:1264:1264))
        (PORT datab (1026:1026:1026) (1024:1024:1024))
        (PORT datac (980:980:980) (970:970:970))
        (PORT datad (1234:1234:1234) (1201:1201:1201))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1725:1725:1725))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1284:1284:1284) (1221:1221:1221))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2933:2933:2933) (2933:2933:2933))
        (PORT asdata (1104:1104:1104) (1108:1108:1108))
        (PORT ena (1964:1964:1964) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1235:1235:1235))
        (PORT datab (439:439:439) (475:475:475))
        (PORT datac (1254:1254:1254) (1227:1227:1227))
        (PORT datad (1501:1501:1501) (1431:1431:1431))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2144:2144:2144))
        (PORT asdata (1364:1364:1364) (1322:1322:1322))
        (PORT ena (891:891:891) (884:884:884))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (759:759:759) (739:739:739))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1267:1267:1267))
        (PORT datab (1023:1023:1023) (1021:1021:1021))
        (PORT datac (981:981:981) (971:971:971))
        (PORT datad (1232:1232:1232) (1199:1199:1199))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2040:2040:2040))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1557:1557:1557) (1470:1470:1470))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[7\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (644:644:644))
        (PORT datab (346:346:346) (437:437:437))
        (PORT datac (863:863:863) (821:821:821))
        (PORT datad (330:330:330) (415:415:415))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2286:2286:2286))
        (PORT asdata (1364:1364:1364) (1322:1322:1322))
        (PORT ena (1934:1934:1934) (1824:1824:1824))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1270:1270:1270))
        (PORT datab (1021:1021:1021) (1018:1018:1018))
        (PORT datac (981:981:981) (972:972:972))
        (PORT datad (1230:1230:1230) (1196:1196:1196))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2260:2260:2260))
        (PORT asdata (1023:1023:1023) (975:975:975))
        (PORT ena (2470:2470:2470) (2325:2325:2325))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[7\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (683:683:683) (669:669:669))
        (PORT datac (929:929:929) (911:911:911))
        (PORT datad (314:314:314) (399:399:399))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2295:2295:2295))
        (PORT asdata (1354:1354:1354) (1299:1299:1299))
        (PORT ena (1922:1922:1922) (1802:1802:1802))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (930:930:930) (862:862:862))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2035:2035:2035))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1341:1341:1341) (1269:1269:1269))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1769:1769:1769))
        (PORT asdata (1021:1021:1021) (972:972:972))
        (PORT ena (2194:2194:2194) (2065:2065:2065))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (1964:1964:1964))
        (PORT asdata (1355:1355:1355) (1300:1300:1300))
        (PORT ena (1258:1258:1258) (1174:1174:1174))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[7\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (791:791:791))
        (PORT datab (348:348:348) (439:439:439))
        (PORT datac (950:950:950) (924:924:924))
        (PORT datad (333:333:333) (418:418:418))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[7\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (953:953:953))
        (PORT datab (362:362:362) (455:455:455))
        (PORT datac (925:925:925) (904:904:904))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[7\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (383:383:383))
        (PORT datac (208:208:208) (236:236:236))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1283:1283:1283))
        (PORT datac (700:700:700) (670:670:670))
        (PORT datad (998:998:998) (986:986:986))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2933:2933:2933) (2933:2933:2933))
        (PORT asdata (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1964:1964:1964) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1712w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4497:4497:4497) (4752:4752:4752))
        (PORT datab (4854:4854:4854) (5120:5120:5120))
        (PORT datac (4495:4495:4495) (4732:4732:4732))
        (PORT datad (290:290:290) (368:368:368))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1806w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (524:524:524))
        (PORT datac (339:339:339) (456:456:456))
        (PORT datad (350:350:350) (442:442:442))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1806w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4497:4497:4497) (4752:4752:4752))
        (PORT datab (4853:4853:4853) (5119:5119:5119))
        (PORT datac (4496:4496:4496) (4733:4733:4733))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2336:2336:2336))
        (PORT asdata (794:794:794) (821:821:821))
        (PORT ena (1876:1876:1876) (1800:1800:1800))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1854:1854:1854))
        (PORT asdata (1293:1293:1293) (1248:1248:1248))
        (PORT ena (1800:1800:1800) (1692:1692:1692))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1630:1630:1630))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1899:1899:1899) (1798:1798:1798))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2002:2002:2002))
        (PORT asdata (1536:1536:1536) (1446:1446:1446))
        (PORT ena (1869:1869:1869) (1760:1760:1760))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2012:2012:2012))
        (PORT asdata (1278:1278:1278) (1223:1223:1223))
        (PORT ena (2013:2013:2013) (1870:1870:1870))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[5\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (744:744:744))
        (PORT datab (569:569:569) (609:609:609))
        (PORT datad (738:738:738) (744:744:744))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[5\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1113:1113:1113))
        (PORT datab (570:570:570) (610:610:610))
        (PORT datac (1166:1166:1166) (1119:1119:1119))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1548:1548:1548))
        (PORT asdata (992:992:992) (954:954:954))
        (PORT ena (1608:1608:1608) (1519:1519:1519))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2046:2046:2046))
        (PORT asdata (1280:1280:1280) (1225:1225:1225))
        (PORT ena (2592:2592:2592) (2387:2387:2387))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1616:1616:1616))
        (PORT asdata (1061:1061:1061) (1014:1014:1014))
        (PORT ena (1917:1917:1917) (1828:1828:1828))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2096:2096:2096))
        (PORT asdata (1267:1267:1267) (1221:1221:1221))
        (PORT ena (1950:1950:1950) (1850:1850:1850))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[5\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (958:958:958))
        (PORT datab (347:347:347) (438:438:438))
        (PORT datad (332:332:332) (418:418:418))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[5\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1281:1281:1281))
        (PORT datab (767:767:767) (778:778:778))
        (PORT datad (361:361:361) (346:346:346))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[5\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (514:514:514))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[5\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1045:1045:1045) (1025:1025:1025))
        (PORT datac (1135:1135:1135) (1077:1077:1077))
        (PORT datad (904:904:904) (839:839:839))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1649:1649:1649))
        (PORT asdata (579:579:579) (604:604:604))
        (PORT ena (2193:2193:2193) (2101:2101:2101))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (1904:1904:1904))
        (PORT asdata (961:961:961) (921:921:921))
        (PORT ena (1845:1845:1845) (1759:1759:1759))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2336:2336:2336))
        (PORT asdata (831:831:831) (847:847:847))
        (PORT ena (1876:1876:1876) (1800:1800:1800))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2295:2295:2295))
        (PORT asdata (1219:1219:1219) (1139:1139:1139))
        (PORT ena (1922:1922:1922) (1802:1802:1802))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (1852:1852:1852))
        (PORT asdata (962:962:962) (922:922:922))
        (PORT ena (1299:1299:1299) (1233:1233:1233))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (1964:1964:1964))
        (PORT asdata (1220:1220:1220) (1139:1139:1139))
        (PORT ena (1258:1258:1258) (1174:1174:1174))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2053:2053:2053))
        (PORT asdata (978:978:978) (927:927:927))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[4\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (871:871:871))
        (PORT datab (634:634:634) (637:637:637))
        (PORT datad (778:778:778) (807:807:807))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[4\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (636:636:636))
        (PORT datab (851:851:851) (864:864:864))
        (PORT datad (374:374:374) (356:356:356))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1729:1729:1729))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2286:2286:2286))
        (PORT asdata (1290:1290:1290) (1241:1241:1241))
        (PORT ena (1934:1934:1934) (1824:1824:1824))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2144:2144:2144))
        (PORT asdata (1293:1293:1293) (1244:1244:1244))
        (PORT ena (891:891:891) (884:884:884))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2012:2012:2012))
        (PORT asdata (1060:1060:1060) (1032:1032:1032))
        (PORT ena (2013:2013:2013) (1870:1870:1870))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[4\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (481:481:481))
        (PORT datab (568:568:568) (607:607:607))
        (PORT datad (737:737:737) (743:743:743))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[4\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (948:948:948))
        (PORT datab (567:567:567) (605:605:605))
        (PORT datac (643:643:643) (634:634:634))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[4\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (878:878:878))
        (PORT datac (193:193:193) (225:225:225))
        (PORT datad (602:602:602) (551:551:551))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (981:981:981) (950:950:950))
        (PORT datac (670:670:670) (640:640:640))
        (PORT datad (990:990:990) (976:976:976))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1703:1703:1703))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2383:2383:2383) (2257:2257:2257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (454:454:454) (474:474:474))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2336:2336:2336))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1876:1876:1876) (1800:1800:1800))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r6\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (959:959:959) (906:906:906))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1746:1746:1746))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2066:2066:2066) (1930:1930:1930))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (963:963:963) (913:913:913))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1640:1640:1640))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1865:1865:1865) (1741:1741:1741))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (959:959:959) (905:905:905))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1714:1714:1714))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1605:1605:1605) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (928:928:928) (873:873:873))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1766:1766:1766))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2130:2130:2130) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (550:550:550))
        (PORT datab (736:736:736) (752:752:752))
        (PORT datac (923:923:923) (906:906:906))
        (PORT datad (331:331:331) (417:417:417))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1163:1163:1163))
        (PORT datab (347:347:347) (438:438:438))
        (PORT datac (951:951:951) (923:923:923))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1651:1651:1651))
        (PORT asdata (1254:1254:1254) (1198:1198:1198))
        (PORT ena (2354:2354:2354) (2198:2198:2198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1574:1574:1574))
        (PORT asdata (777:777:777) (762:762:762))
        (PORT ena (1508:1508:1508) (1406:1406:1406))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1616:1616:1616))
        (PORT asdata (1251:1251:1251) (1195:1195:1195))
        (PORT ena (1917:1917:1917) (1828:1828:1828))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (964:964:964) (914:914:914))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1609:1609:1609))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1860:1860:1860) (1749:1749:1749))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (946:946:946))
        (PORT datab (344:344:344) (434:434:434))
        (PORT datac (945:945:945) (925:925:925))
        (PORT datad (325:325:325) (410:410:410))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1178:1178:1178))
        (PORT datab (1316:1316:1316) (1268:1268:1268))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (325:325:325) (409:409:409))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (383:383:383))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (943:943:943) (931:931:931))
        (PORT datac (716:716:716) (685:685:685))
        (PORT datad (994:994:994) (982:982:982))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (1886:1886:1886))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2189:2189:2189) (2097:2097:2097))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (604:604:604) (553:553:553))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1548:1548:1548))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1608:1608:1608) (1519:1519:1519))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1651:1651:1651))
        (PORT asdata (994:994:994) (952:952:952))
        (PORT ena (2354:2354:2354) (2198:2198:2198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1616:1616:1616))
        (PORT asdata (989:989:989) (947:947:947))
        (PORT ena (1917:1917:1917) (1828:1828:1828))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (984:984:984) (928:928:928))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1785:1785:1785))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1722:1722:1722) (1657:1657:1657))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (997:997:997))
        (PORT datab (519:519:519) (566:566:566))
        (PORT datac (1233:1233:1233) (1194:1194:1194))
        (PORT datad (520:520:520) (567:567:567))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1180:1180:1180))
        (PORT datab (569:569:569) (606:606:606))
        (PORT datac (1164:1164:1164) (1108:1108:1108))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r6\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (623:623:623) (579:579:579))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1630:1630:1630))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1899:1899:1899) (1798:1798:1798))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (918:918:918) (855:855:855))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1854:1854:1854))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1800:1800:1800) (1692:1692:1692))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1171:1171:1171) (1071:1071:1071))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1766:1766:1766))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2130:2130:2130) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (987:987:987) (931:931:931))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1837:1837:1837))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1362:1362:1362) (1313:1313:1313))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (973:973:973))
        (PORT datab (519:519:519) (566:566:566))
        (PORT datac (972:972:972) (945:945:945))
        (PORT datad (521:521:521) (569:569:569))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (805:805:805))
        (PORT datab (520:520:520) (567:567:567))
        (PORT datac (1165:1165:1165) (1108:1108:1108))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2336:2336:2336))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1876:1876:1876) (1800:1800:1800))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (974:974:974))
        (PORT datac (1040:1040:1040) (1023:1023:1023))
        (PORT datad (990:990:990) (977:977:977))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (711:711:711))
        (PORT datab (1041:1041:1041) (1021:1021:1021))
        (PORT datac (898:898:898) (829:829:829))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1649:1649:1649))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2193:2193:2193) (2101:2101:2101))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (586:586:586))
        (PORT datab (1519:1519:1519) (1452:1452:1452))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (690:690:690))
        (PORT datab (1896:1896:1896) (1821:1821:1821))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1264:1264:1264))
        (PORT datab (427:427:427) (401:401:401))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (983:983:983))
        (PORT datab (428:428:428) (401:401:401))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1612:1612:1612) (1533:1533:1533))
        (PORT datab (427:427:427) (398:398:398))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (413:413:413))
        (PORT datab (793:793:793) (816:816:816))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1682w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1052:1052:1052))
        (PORT datab (368:368:368) (484:484:484))
        (PORT datac (1323:1323:1323) (1286:1286:1286))
        (PORT datad (355:355:355) (466:466:466))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1682w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4496:4496:4496) (4750:4750:4750))
        (PORT datab (4849:4849:4849) (5114:5114:5114))
        (PORT datac (4498:4498:4498) (4736:4736:4736))
        (PORT datad (299:299:299) (378:378:378))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1682w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (525:525:525))
        (PORT datac (340:340:340) (457:457:457))
        (PORT datad (352:352:352) (445:445:445))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1773w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4496:4496:4496) (4751:4751:4751))
        (PORT datab (4851:4851:4851) (5117:5117:5117))
        (PORT datac (4497:4497:4497) (4734:4734:4734))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (2963:2963:2963))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1665:1665:1665) (1616:1616:1616))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (206:206:206) (233:233:233))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (2963:2963:2963))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1665:1665:1665) (1616:1616:1616))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (2963:2963:2963))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1665:1665:1665) (1616:1616:1616))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (2852:2852:2852))
        (PORT asdata (739:739:739) (728:728:728))
        (PORT ena (1849:1849:1849) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (964:964:964) (915:915:915))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3063:3063:3063) (2988:2988:2988))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1089:1089:1089) (1080:1080:1080))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (2977:2977:2977))
        (PORT asdata (991:991:991) (946:946:946))
        (PORT ena (1124:1124:1124) (1124:1124:1124))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (748:748:748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (644:644:644) (728:728:728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2304:2304:2304))
        (PORT clk (2971:2971:2971) (3077:3077:3077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2580:2580:2580) (2513:2513:2513))
        (PORT d[1] (2907:2907:2907) (2961:2961:2961))
        (PORT d[2] (3293:3293:3293) (3277:3277:3277))
        (PORT d[3] (2573:2573:2573) (2636:2636:2636))
        (PORT d[4] (2633:2633:2633) (2691:2691:2691))
        (PORT d[5] (2413:2413:2413) (2439:2439:2439))
        (PORT d[6] (3265:3265:3265) (3322:3322:3322))
        (PORT d[7] (3374:3374:3374) (3374:3374:3374))
        (PORT d[8] (3162:3162:3162) (3221:3221:3221))
        (PORT d[9] (2630:2630:2630) (2704:2704:2704))
        (PORT d[10] (2878:2878:2878) (2902:2902:2902))
        (PORT d[11] (2891:2891:2891) (2894:2894:2894))
        (PORT d[12] (2629:2629:2629) (2589:2589:2589))
        (PORT clk (2968:2968:2968) (3073:3073:3073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2050:2050:2050))
        (PORT clk (2968:2968:2968) (3073:3073:3073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3077:3077:3077))
        (PORT d[0] (2993:2993:2993) (2864:2864:2864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3078:3078:3078))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3078:3078:3078))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3078:3078:3078))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3078:3078:3078))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3292:3292:3292))
        (PORT clk (2963:2963:2963) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4603:4603:4603) (4848:4848:4848))
        (PORT d[1] (7509:7509:7509) (7653:7653:7653))
        (PORT d[2] (4897:4897:4897) (5138:5138:5138))
        (PORT d[3] (6314:6314:6314) (6550:6550:6550))
        (PORT d[4] (7319:7319:7319) (7541:7541:7541))
        (PORT d[5] (6515:6515:6515) (6704:6704:6704))
        (PORT d[6] (4801:4801:4801) (5009:5009:5009))
        (PORT d[7] (5542:5542:5542) (5740:5740:5740))
        (PORT d[8] (5996:5996:5996) (6221:6221:6221))
        (PORT d[9] (3845:3845:3845) (4062:4062:4062))
        (PORT d[10] (4697:4697:4697) (4894:4894:4894))
        (PORT d[11] (6630:6630:6630) (6888:6888:6888))
        (PORT d[12] (5569:5569:5569) (5820:5820:5820))
        (PORT clk (2959:2959:2959) (3008:3008:3008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2104:2104:2104))
        (PORT clk (2959:2959:2959) (3008:3008:3008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3012:3012:3012))
        (PORT d[0] (3554:3554:3554) (3529:3529:3529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3013:3013:3013))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3013:3013:3013))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3013:3013:3013))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3013:3013:3013))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1508:1508:1508))
        (PORT clk (2951:2951:2951) (3070:3070:3070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (2883:2883:2883))
        (PORT d[1] (3061:3061:3061) (3050:3050:3050))
        (PORT d[2] (2565:2565:2565) (2540:2540:2540))
        (PORT d[3] (2470:2470:2470) (2487:2487:2487))
        (PORT d[4] (1582:1582:1582) (1625:1625:1625))
        (PORT d[5] (1993:1993:1993) (1958:1958:1958))
        (PORT d[6] (1713:1713:1713) (1693:1693:1693))
        (PORT d[7] (2311:2311:2311) (2269:2269:2269))
        (PORT d[8] (2329:2329:2329) (2296:2296:2296))
        (PORT d[9] (1947:1947:1947) (1870:1870:1870))
        (PORT d[10] (3518:3518:3518) (3548:3548:3548))
        (PORT d[11] (3255:3255:3255) (3291:3291:3291))
        (PORT d[12] (2437:2437:2437) (2405:2405:2405))
        (PORT clk (2948:2948:2948) (3066:3066:3066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1743:1743:1743) (1678:1678:1678))
        (PORT clk (2948:2948:2948) (3066:3066:3066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2951:2951:2951) (3070:3070:3070))
        (PORT d[0] (2451:2451:2451) (2355:2355:2355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (3071:3071:3071))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (3071:3071:3071))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (3071:3071:3071))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (3071:3071:3071))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2417:2417:2417))
        (PORT clk (2866:2866:2866) (2953:2953:2953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5232:5232:5232) (5482:5482:5482))
        (PORT d[1] (5328:5328:5328) (5474:5474:5474))
        (PORT d[2] (4196:4196:4196) (4437:4437:4437))
        (PORT d[3] (4195:4195:4195) (4388:4388:4388))
        (PORT d[4] (3665:3665:3665) (3832:3832:3832))
        (PORT d[5] (5186:5186:5186) (5396:5396:5396))
        (PORT d[6] (7807:7807:7807) (8034:8034:8034))
        (PORT d[7] (3721:3721:3721) (3906:3906:3906))
        (PORT d[8] (6090:6090:6090) (6235:6235:6235))
        (PORT d[9] (3792:3792:3792) (3995:3995:3995))
        (PORT d[10] (4921:4921:4921) (5170:5170:5170))
        (PORT d[11] (3756:3756:3756) (3946:3946:3946))
        (PORT d[12] (6017:6017:6017) (6300:6300:6300))
        (PORT clk (2862:2862:2862) (2949:2949:2949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (1904:1904:1904))
        (PORT clk (2862:2862:2862) (2949:2949:2949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2866:2866:2866) (2953:2953:2953))
        (PORT d[0] (5604:5604:5604) (5418:5418:5418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2867:2867:2867) (2954:2954:2954))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2867:2867:2867) (2954:2954:2954))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2867:2867:2867) (2954:2954:2954))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2867:2867:2867) (2954:2954:2954))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1672w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1050:1050:1050))
        (PORT datab (375:375:375) (476:476:476))
        (PORT datac (330:330:330) (447:447:447))
        (PORT datad (358:358:358) (468:468:468))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1672w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4495:4495:4495) (4750:4750:4750))
        (PORT datab (4848:4848:4848) (5113:5113:5113))
        (PORT datac (4499:4499:4499) (4737:4737:4737))
        (PORT datad (425:425:425) (451:451:451))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1762w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (368:368:368) (484:484:484))
        (PORT datad (340:340:340) (432:432:432))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1762w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4495:4495:4495) (4750:4750:4750))
        (PORT datab (4848:4848:4848) (5113:5113:5113))
        (PORT datac (4499:4499:4499) (4736:4736:4736))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2302:2302:2302))
        (PORT clk (3065:3065:3065) (3158:3158:3158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2534:2534:2534))
        (PORT d[1] (2570:2570:2570) (2635:2635:2635))
        (PORT d[2] (2971:2971:2971) (2969:2969:2969))
        (PORT d[3] (2485:2485:2485) (2544:2544:2544))
        (PORT d[4] (2316:2316:2316) (2387:2387:2387))
        (PORT d[5] (2474:2474:2474) (2495:2495:2495))
        (PORT d[6] (1787:1787:1787) (1814:1814:1814))
        (PORT d[7] (3101:3101:3101) (3104:3104:3104))
        (PORT d[8] (2988:2988:2988) (2978:2978:2978))
        (PORT d[9] (2548:2548:2548) (2621:2621:2621))
        (PORT d[10] (2541:2541:2541) (2573:2573:2573))
        (PORT d[11] (2508:2508:2508) (2517:2517:2517))
        (PORT d[12] (2327:2327:2327) (2309:2309:2309))
        (PORT clk (3062:3062:3062) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (1928:1928:1928))
        (PORT clk (3062:3062:3062) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3065:3065:3065) (3158:3158:3158))
        (PORT d[0] (2872:2872:2872) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3159:3159:3159))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3159:3159:3159))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3159:3159:3159))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3159:3159:3159))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3704:3704:3704) (3655:3655:3655))
        (PORT clk (2981:2981:2981) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5217:5217:5217) (5420:5420:5420))
        (PORT d[1] (4215:4215:4215) (4430:4430:4430))
        (PORT d[2] (4226:4226:4226) (4470:4470:4470))
        (PORT d[3] (6658:6658:6658) (6874:6874:6874))
        (PORT d[4] (4551:4551:4551) (4789:4789:4789))
        (PORT d[5] (6851:6851:6851) (7021:7021:7021))
        (PORT d[6] (5121:5121:5121) (5314:5314:5314))
        (PORT d[7] (5857:5857:5857) (6042:6042:6042))
        (PORT d[8] (4298:4298:4298) (4546:4546:4546))
        (PORT d[9] (3784:3784:3784) (3998:3998:3998))
        (PORT d[10] (4754:4754:4754) (4952:4952:4952))
        (PORT d[11] (6963:6963:6963) (7214:7214:7214))
        (PORT d[12] (5911:5911:5911) (6153:6153:6153))
        (PORT clk (2977:2977:2977) (3026:3026:3026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (1963:1963:1963))
        (PORT clk (2977:2977:2977) (3026:3026:3026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3030:3030:3030))
        (PORT d[0] (3053:3053:3053) (2945:2945:2945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3031:3031:3031))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3031:3031:3031))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3031:3031:3031))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3031:3031:3031))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2581:2581:2581))
        (PORT clk (2983:2983:2983) (3104:3104:3104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2208:2208:2208))
        (PORT d[1] (1837:1837:1837) (1866:1866:1866))
        (PORT d[2] (2712:2712:2712) (2709:2709:2709))
        (PORT d[3] (2517:2517:2517) (2578:2578:2578))
        (PORT d[4] (2959:2959:2959) (3003:3003:3003))
        (PORT d[5] (2501:2501:2501) (2529:2529:2529))
        (PORT d[6] (3630:3630:3630) (3682:3682:3682))
        (PORT d[7] (2784:2784:2784) (2818:2818:2818))
        (PORT d[8] (3503:3503:3503) (3553:3553:3553))
        (PORT d[9] (1832:1832:1832) (1862:1862:1862))
        (PORT d[10] (1727:1727:1727) (1713:1713:1713))
        (PORT d[11] (3232:3232:3232) (3229:3229:3229))
        (PORT d[12] (2422:2422:2422) (2415:2415:2415))
        (PORT clk (2980:2980:2980) (3100:3100:3100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2180:2180:2180))
        (PORT clk (2980:2980:2980) (3100:3100:3100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3104:3104:3104))
        (PORT d[0] (2998:2998:2998) (2965:2965:2965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3105:3105:3105))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3105:3105:3105))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3105:3105:3105))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3105:3105:3105))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2321:2321:2321))
        (PORT clk (2941:2941:2941) (3002:3002:3002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4943:4943:4943) (5176:5176:5176))
        (PORT d[1] (7129:7129:7129) (7284:7284:7284))
        (PORT d[2] (4616:4616:4616) (4875:4875:4875))
        (PORT d[3] (5962:5962:5962) (6203:6203:6203))
        (PORT d[4] (6988:6988:6988) (7223:7223:7223))
        (PORT d[5] (6235:6235:6235) (6432:6432:6432))
        (PORT d[6] (4457:4457:4457) (4670:4670:4670))
        (PORT d[7] (5208:5208:5208) (5412:5412:5412))
        (PORT d[8] (5681:5681:5681) (5917:5917:5917))
        (PORT d[9] (4188:4188:4188) (4403:4403:4403))
        (PORT d[10] (7116:7116:7116) (7290:7290:7290))
        (PORT d[11] (5953:5953:5953) (6231:6231:6231))
        (PORT d[12] (5248:5248:5248) (5511:5511:5511))
        (PORT clk (2937:2937:2937) (2998:2998:2998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (1988:1988:1988))
        (PORT clk (2937:2937:2937) (2998:2998:2998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3002:3002:3002))
        (PORT d[0] (4063:4063:4063) (3810:3810:3810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (3003:3003:3003))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (3003:3003:3003))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (3003:3003:3003))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (3003:3003:3003))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (854:854:854))
        (PORT datab (1650:1650:1650) (1640:1640:1640))
        (PORT datac (1664:1664:1664) (1620:1620:1620))
        (PORT datad (1561:1561:1561) (1480:1480:1480))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1597:1597:1597) (1547:1547:1547))
        (PORT datab (1297:1297:1297) (1247:1247:1247))
        (PORT datac (710:710:710) (718:718:718))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1692w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (523:523:523))
        (PORT datab (378:378:378) (495:495:495))
        (PORT datac (1008:1008:1008) (1006:1006:1006))
        (PORT datad (349:349:349) (441:441:441))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1692w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4495:4495:4495) (4750:4750:4750))
        (PORT datab (4848:4848:4848) (5114:5114:5114))
        (PORT datac (4499:4499:4499) (4736:4736:4736))
        (PORT datad (300:300:300) (378:378:378))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1784w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (522:522:522))
        (PORT datab (378:378:378) (495:495:495))
        (PORT datad (348:348:348) (440:440:440))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1692w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4496:4496:4496) (4751:4751:4751))
        (PORT datab (4850:4850:4850) (5116:5116:5116))
        (PORT datac (4497:4497:4497) (4735:4735:4735))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1560:1560:1560))
        (PORT clk (2988:2988:2988) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2093:2093:2093))
        (PORT d[1] (2433:2433:2433) (2445:2445:2445))
        (PORT d[2] (2972:2972:2972) (2950:2950:2950))
        (PORT d[3] (3094:3094:3094) (3084:3084:3084))
        (PORT d[4] (1934:1934:1934) (1994:1994:1994))
        (PORT d[5] (2312:2312:2312) (2265:2265:2265))
        (PORT d[6] (2021:2021:2021) (1983:1983:1983))
        (PORT d[7] (1997:1997:1997) (1968:1968:1968))
        (PORT d[8] (2719:2719:2719) (2705:2705:2705))
        (PORT d[9] (2960:2960:2960) (3043:3043:3043))
        (PORT d[10] (2835:2835:2835) (2893:2893:2893))
        (PORT d[11] (2922:2922:2922) (2972:2972:2972))
        (PORT d[12] (2004:2004:2004) (1974:1974:1974))
        (PORT clk (2985:2985:2985) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2265:2265:2265) (2129:2129:2129))
        (PORT clk (2985:2985:2985) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2988:2988:2988) (3106:3106:3106))
        (PORT d[0] (2754:2754:2754) (2628:2628:2628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2989:2989:2989) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2989:2989:2989) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2989:2989:2989) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2989:2989:2989) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (2745:2745:2745))
        (PORT clk (2883:2883:2883) (2980:2980:2980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5322:5322:5322) (5579:5579:5579))
        (PORT d[1] (5703:5703:5703) (5841:5841:5841))
        (PORT d[2] (4242:4242:4242) (4474:4474:4474))
        (PORT d[3] (3801:3801:3801) (3990:3990:3990))
        (PORT d[4] (3699:3699:3699) (3866:3866:3866))
        (PORT d[5] (5526:5526:5526) (5722:5722:5722))
        (PORT d[6] (3808:3808:3808) (3991:3991:3991))
        (PORT d[7] (4044:4044:4044) (4195:4195:4195))
        (PORT d[8] (4275:4275:4275) (4421:4421:4421))
        (PORT d[9] (4099:4099:4099) (4301:4301:4301))
        (PORT d[10] (5262:5262:5262) (5487:5487:5487))
        (PORT d[11] (3781:3781:3781) (3971:3971:3971))
        (PORT d[12] (6351:6351:6351) (6634:6634:6634))
        (PORT clk (2879:2879:2879) (2976:2976:2976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (1823:1823:1823))
        (PORT clk (2879:2879:2879) (2976:2976:2976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2883:2883:2883) (2980:2980:2980))
        (PORT d[0] (4488:4488:4488) (4288:4288:4288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2884:2884:2884) (2981:2981:2981))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2884:2884:2884) (2981:2981:2981))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2884:2884:2884) (2981:2981:2981))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2884:2884:2884) (2981:2981:2981))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2491:2491:2491))
        (PORT clk (3103:3103:3103) (3183:3183:3183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (2823:2823:2823))
        (PORT d[1] (2331:2331:2331) (2410:2410:2410))
        (PORT d[2] (3011:3011:3011) (3040:3040:3040))
        (PORT d[3] (3519:3519:3519) (3610:3610:3610))
        (PORT d[4] (2265:2265:2265) (2341:2341:2341))
        (PORT d[5] (3147:3147:3147) (3169:3169:3169))
        (PORT d[6] (2597:2597:2597) (2672:2672:2672))
        (PORT d[7] (3187:3187:3187) (3245:3245:3245))
        (PORT d[8] (3137:3137:3137) (3176:3176:3176))
        (PORT d[9] (2593:2593:2593) (2674:2674:2674))
        (PORT d[10] (2169:2169:2169) (2212:2212:2212))
        (PORT d[11] (2727:2727:2727) (2734:2734:2734))
        (PORT d[12] (2723:2723:2723) (2727:2727:2727))
        (PORT clk (3100:3100:3100) (3179:3179:3179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2124:2124:2124))
        (PORT clk (3100:3100:3100) (3179:3179:3179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3103:3103:3103) (3183:3183:3183))
        (PORT d[0] (2868:2868:2868) (2799:2799:2799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3104:3104:3104) (3184:3184:3184))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3104:3104:3104) (3184:3184:3184))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3104:3104:3104) (3184:3184:3184))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3104:3104:3104) (3184:3184:3184))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3277:3277:3277) (3206:3206:3206))
        (PORT clk (3021:3021:3021) (3075:3075:3075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5568:5568:5568) (5781:5781:5781))
        (PORT d[1] (4225:4225:4225) (4435:4435:4435))
        (PORT d[2] (4399:4399:4399) (4577:4577:4577))
        (PORT d[3] (7320:7320:7320) (7528:7528:7528))
        (PORT d[4] (5252:5252:5252) (5476:5476:5476))
        (PORT d[5] (4120:4120:4120) (4333:4333:4333))
        (PORT d[6] (3850:3850:3850) (4072:4072:4072))
        (PORT d[7] (4807:4807:4807) (4994:4994:4994))
        (PORT d[8] (5236:5236:5236) (5453:5453:5453))
        (PORT d[9] (3797:3797:3797) (4008:4008:4008))
        (PORT d[10] (5767:5767:5767) (5948:5948:5948))
        (PORT d[11] (7621:7621:7621) (7845:7845:7845))
        (PORT d[12] (6550:6550:6550) (6766:6766:6766))
        (PORT clk (3017:3017:3017) (3071:3071:3071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2120:2120:2120) (2081:2081:2081))
        (PORT clk (3017:3017:3017) (3071:3071:3071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3021:3021:3021) (3075:3075:3075))
        (PORT d[0] (3196:3196:3196) (3006:3006:3006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3022:3022:3022) (3076:3076:3076))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3022:3022:3022) (3076:3076:3076))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3022:3022:3022) (3076:3076:3076))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3022:3022:3022) (3076:3076:3076))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (855:855:855))
        (PORT datab (1649:1649:1649) (1639:1639:1639))
        (PORT datac (1799:1799:1799) (1689:1689:1689))
        (PORT datad (1970:1970:1970) (1910:1910:1910))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2602:2602:2602))
        (PORT clk (3040:3040:3040) (3133:3133:3133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2253:2253:2253))
        (PORT d[1] (2910:2910:2910) (2960:2960:2960))
        (PORT d[2] (2978:2978:2978) (2977:2977:2977))
        (PORT d[3] (3647:3647:3647) (3762:3762:3762))
        (PORT d[4] (2289:2289:2289) (2335:2335:2335))
        (PORT d[5] (2196:2196:2196) (2235:2235:2235))
        (PORT d[6] (3245:3245:3245) (3300:3300:3300))
        (PORT d[7] (3152:3152:3152) (3174:3174:3174))
        (PORT d[8] (3502:3502:3502) (3528:3528:3528))
        (PORT d[9] (2564:2564:2564) (2638:2638:2638))
        (PORT d[10] (1866:1866:1866) (1922:1922:1922))
        (PORT d[11] (2124:2124:2124) (2124:2124:2124))
        (PORT d[12] (2062:2062:2062) (2071:2071:2071))
        (PORT clk (3037:3037:3037) (3129:3129:3129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2265:2265:2265) (2157:2157:2157))
        (PORT clk (3037:3037:3037) (3129:3129:3129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3040:3040:3040) (3133:3133:3133))
        (PORT d[0] (2790:2790:2790) (2707:2707:2707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3041:3041:3041) (3134:3134:3134))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3041:3041:3041) (3134:3134:3134))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3041:3041:3041) (3134:3134:3134))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3041:3041:3041) (3134:3134:3134))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (3637:3637:3637))
        (PORT clk (2981:2981:2981) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4579:4579:4579) (4824:4824:4824))
        (PORT d[1] (7517:7517:7517) (7662:7662:7662))
        (PORT d[2] (4263:4263:4263) (4507:4507:4507))
        (PORT d[3] (6639:6639:6639) (6865:6865:6865))
        (PORT d[4] (4521:4521:4521) (4748:4748:4748))
        (PORT d[5] (6549:6549:6549) (6737:6737:6737))
        (PORT d[6] (5107:5107:5107) (5298:5298:5298))
        (PORT d[7] (4455:4455:4455) (4639:4639:4639))
        (PORT d[8] (4555:4555:4555) (4784:4784:4784))
        (PORT d[9] (3795:3795:3795) (4012:4012:4012))
        (PORT d[10] (4753:4753:4753) (4951:4951:4951))
        (PORT d[11] (6607:6607:6607) (6865:6865:6865))
        (PORT d[12] (5902:5902:5902) (6144:6144:6144))
        (PORT clk (2977:2977:2977) (3026:3026:3026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2296:2296:2296) (2217:2217:2217))
        (PORT clk (2977:2977:2977) (3026:3026:3026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3030:3030:3030))
        (PORT d[0] (3782:3782:3782) (3578:3578:3578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3031:3031:3031))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3031:3031:3031))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3031:3031:3031))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3031:3031:3031))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1722w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4537:4537:4537) (4778:4778:4778))
        (PORT datab (4850:4850:4850) (5116:5116:5116))
        (PORT datac (4666:4666:4666) (4859:4859:4859))
        (PORT datad (297:297:297) (376:376:376))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1817w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (517:517:517))
        (PORT datad (339:339:339) (430:430:430))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1817w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4497:4497:4497) (4752:4752:4752))
        (PORT datab (4853:4853:4853) (5119:5119:5119))
        (PORT datac (4495:4495:4495) (4733:4733:4733))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2186:2186:2186))
        (PORT clk (3060:3060:3060) (3138:3138:3138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3218:3218:3218) (3132:3132:3132))
        (PORT d[1] (2665:2665:2665) (2729:2729:2729))
        (PORT d[2] (2726:2726:2726) (2775:2775:2775))
        (PORT d[3] (3524:3524:3524) (3611:3611:3611))
        (PORT d[4] (2631:2631:2631) (2692:2692:2692))
        (PORT d[5] (2792:2792:2792) (2816:2816:2816))
        (PORT d[6] (3210:3210:3210) (3251:3251:3251))
        (PORT d[7] (3381:3381:3381) (3405:3405:3405))
        (PORT d[8] (3192:3192:3192) (3242:3242:3242))
        (PORT d[9] (2915:2915:2915) (2972:2972:2972))
        (PORT d[10] (2835:2835:2835) (2842:2842:2842))
        (PORT d[11] (2731:2731:2731) (2733:2733:2733))
        (PORT d[12] (2444:2444:2444) (2461:2461:2461))
        (PORT clk (3057:3057:3057) (3134:3134:3134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2309:2309:2309))
        (PORT clk (3057:3057:3057) (3134:3134:3134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3060:3060:3060) (3138:3138:3138))
        (PORT d[0] (2852:2852:2852) (2790:2790:2790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3139:3139:3139))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3139:3139:3139))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3139:3139:3139))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3139:3139:3139))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (2574:2574:2574))
        (PORT clk (2973:2973:2973) (3045:3045:3045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5879:5879:5879) (6075:6075:6075))
        (PORT d[1] (4139:4139:4139) (4345:4345:4345))
        (PORT d[2] (4324:4324:4324) (4501:4501:4501))
        (PORT d[3] (7645:7645:7645) (7837:7837:7837))
        (PORT d[4] (5563:5563:5563) (5768:5768:5768))
        (PORT d[5] (4137:4137:4137) (4349:4349:4349))
        (PORT d[6] (3831:3831:3831) (4050:4050:4050))
        (PORT d[7] (5077:5077:5077) (5246:5246:5246))
        (PORT d[8] (4108:4108:4108) (4322:4322:4322))
        (PORT d[9] (3761:3761:3761) (3972:3972:3972))
        (PORT d[10] (6072:6072:6072) (6238:6238:6238))
        (PORT d[11] (4872:4872:4872) (5096:5096:5096))
        (PORT d[12] (7231:7231:7231) (7430:7430:7430))
        (PORT clk (2969:2969:2969) (3041:3041:3041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2447:2447:2447) (2397:2397:2397))
        (PORT clk (2969:2969:2969) (3041:3041:3041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3045:3045:3045))
        (PORT d[0] (4367:4367:4367) (4211:4211:4211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3046:3046:3046))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3046:3046:3046))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3046:3046:3046))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3046:3046:3046))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (854:854:854))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (2095:2095:2095) (1965:1965:1965))
        (PORT datad (1711:1711:1711) (1689:1689:1689))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[12\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1273:1273:1273) (1217:1217:1217))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp2\|SYNTHESIZED_WIRE_17\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1303:1303:1303) (1281:1281:1281))
        (PORT datad (1074:1074:1074) (1082:1082:1082))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector13\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1147:1147:1147))
        (PORT datab (1110:1110:1110) (1116:1116:1116))
        (PORT datac (652:652:652) (650:650:650))
        (PORT datad (212:212:212) (231:231:231))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1149:1149:1149))
        (PORT datab (1113:1113:1113) (1119:1119:1119))
        (PORT datac (1307:1307:1307) (1286:1286:1286))
        (PORT datad (1077:1077:1077) (1086:1086:1086))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector13\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (650:650:650) (648:648:648))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|selMDR\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1273:1273:1273))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|selMDR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2123:2123:2123))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1018:1018:1018) (1013:1013:1013))
        (PORT sload (1756:1756:1756) (1820:1820:1820))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1098:1098:1098))
        (PORT datab (1152:1152:1152) (1154:1154:1154))
        (PORT datac (1046:1046:1046) (1054:1054:1054))
        (PORT datad (1062:1062:1062) (1070:1070:1070))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1068:1068:1068))
        (PORT datab (1106:1106:1106) (1105:1105:1105))
        (PORT datac (260:260:260) (334:334:334))
        (PORT datad (214:214:214) (245:245:245))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1110:1110:1110))
        (PORT datab (1154:1154:1154) (1156:1156:1156))
        (PORT datac (1049:1049:1049) (1057:1057:1057))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (285:285:285))
        (PORT datab (1155:1155:1155) (1157:1157:1157))
        (PORT datac (1055:1055:1055) (1061:1061:1061))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (286:286:286))
        (PORT datab (1155:1155:1155) (1158:1158:1158))
        (PORT datac (1054:1054:1054) (1060:1060:1060))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1072:1072:1072))
        (PORT datac (257:257:257) (331:331:331))
        (PORT datad (209:209:209) (240:240:240))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (265:265:265))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|ldMDR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (2078:2078:2078))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (2923:2923:2923))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1047:1047:1047) (1019:1019:1019))
        (PORT sload (1682:1682:1682) (1726:1726:1726))
        (PORT ena (1754:1754:1754) (1722:1722:1722))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2356:2356:2356))
        (PORT asdata (783:783:783) (808:808:808))
        (PORT ena (1892:1892:1892) (1820:1820:1820))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2260:2260:2260))
        (PORT asdata (1048:1048:1048) (1006:1006:1006))
        (PORT ena (2470:2470:2470) (2325:2325:2325))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2144:2144:2144))
        (PORT asdata (1493:1493:1493) (1412:1412:1412))
        (PORT ena (891:891:891) (884:884:884))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2012:2012:2012))
        (PORT asdata (1308:1308:1308) (1253:1253:1253))
        (PORT ena (2013:2013:2013) (1870:1870:1870))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[12\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (482:482:482))
        (PORT datab (768:768:768) (779:779:779))
        (PORT datad (521:521:521) (571:571:571))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (208:208:208) (236:236:236))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2043:2043:2043))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2444:2444:2444) (2318:2318:2318))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[12\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (728:728:728))
        (PORT datab (775:775:775) (780:780:780))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1254:1254:1254) (1210:1210:1210))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2352:2352:2352))
        (PORT asdata (1601:1601:1601) (1500:1500:1500))
        (PORT ena (1277:1277:1277) (1193:1193:1193))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2202:2202:2202))
        (PORT asdata (1194:1194:1194) (1132:1132:1132))
        (PORT ena (2025:2025:2025) (1865:1865:1865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (1964:1964:1964))
        (PORT asdata (1085:1085:1085) (1056:1056:1056))
        (PORT ena (1258:1258:1258) (1174:1174:1174))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (1984:1984:1984))
        (PORT asdata (1196:1196:1196) (1134:1134:1134))
        (PORT ena (2152:2152:2152) (2030:2030:2030))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[12\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1503:1503:1503) (1409:1409:1409))
        (PORT datab (1288:1288:1288) (1230:1230:1230))
        (PORT datad (1008:1008:1008) (1007:1007:1007))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[12\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1226:1226:1226))
        (PORT datab (1056:1056:1056) (1047:1047:1047))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[12\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1366:1366:1366))
        (PORT datab (910:910:910) (860:860:860))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[12\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (892:892:892))
        (PORT datab (1197:1197:1197) (1125:1125:1125))
        (PORT datad (226:226:226) (253:253:253))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (243:243:243) (310:310:310))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2356:2356:2356))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1892:1892:1892) (1820:1820:1820))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2295:2295:2295))
        (PORT asdata (1302:1302:1302) (1250:1250:1250))
        (PORT ena (1922:1922:1922) (1802:1802:1802))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1548:1548:1548))
        (PORT asdata (580:580:580) (605:605:605))
        (PORT ena (1608:1608:1608) (1519:1519:1519))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (1964:1964:1964))
        (PORT asdata (1303:1303:1303) (1251:1251:1251))
        (PORT ena (1258:1258:1258) (1174:1174:1174))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2053:2053:2053))
        (PORT asdata (1242:1242:1242) (1184:1184:1184))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (873:873:873))
        (PORT datab (463:463:463) (476:476:476))
        (PORT datad (781:781:781) (809:809:809))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[10\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (719:719:719))
        (PORT datab (1347:1347:1347) (1318:1318:1318))
        (PORT datad (884:884:884) (820:820:820))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2162:2162:2162))
        (PORT asdata (1043:1043:1043) (998:998:998))
        (PORT ena (2163:2163:2163) (2028:2028:2028))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2392:2392:2392))
        (PORT asdata (1229:1229:1229) (1164:1164:1164))
        (PORT ena (1872:1872:1872) (1749:1749:1749))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (651:651:651) (610:610:610))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2180:2180:2180))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1738:1738:1738) (1621:1621:1621))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2144:2144:2144))
        (PORT asdata (1308:1308:1308) (1251:1251:1251))
        (PORT ena (891:891:891) (884:884:884))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (918:918:918))
        (PORT datab (1059:1059:1059) (1038:1038:1038))
        (PORT datac (1180:1180:1180) (1110:1110:1110))
        (PORT datad (1030:1030:1030) (1016:1016:1016))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[10\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1016:1016:1016))
        (PORT datab (677:677:677) (672:672:672))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datab (1086:1086:1086) (1078:1078:1078))
        (PORT datad (858:858:858) (765:765:765))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[10\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1512:1512:1512) (1407:1407:1407))
        (PORT datab (2062:2062:2062) (1940:1940:1940))
        (PORT datad (217:217:217) (240:240:240))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (424:424:424) (446:446:446))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2336:2336:2336))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1876:1876:1876) (1800:1800:1800))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2286:2286:2286))
        (PORT asdata (1093:1093:1093) (1067:1067:1067))
        (PORT ena (1934:1934:1934) (1824:1824:1824))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2260:2260:2260))
        (PORT asdata (972:972:972) (933:933:933))
        (PORT ena (2470:2470:2470) (2325:2325:2325))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2144:2144:2144))
        (PORT asdata (1090:1090:1090) (1064:1064:1064))
        (PORT ena (891:891:891) (884:884:884))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2180:2180:2180))
        (PORT asdata (1493:1493:1493) (1403:1403:1403))
        (PORT ena (1738:1738:1738) (1621:1621:1621))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[8\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (868:868:868))
        (PORT datab (903:903:903) (888:888:888))
        (PORT datac (719:719:719) (731:731:731))
        (PORT datad (776:776:776) (804:804:804))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (793:793:793))
        (PORT datab (1166:1166:1166) (1116:1116:1116))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (794:794:794) (820:820:820))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2295:2295:2295))
        (PORT asdata (1060:1060:1060) (1030:1030:1030))
        (PORT ena (1922:1922:1922) (1802:1802:1802))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2394:2394:2394))
        (PORT asdata (1295:1295:1295) (1237:1237:1237))
        (PORT ena (1725:1725:1725) (1597:1597:1597))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2096:2096:2096))
        (PORT asdata (1266:1266:1266) (1220:1220:1220))
        (PORT ena (1950:1950:1950) (1850:1850:1850))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (1964:1964:1964))
        (PORT asdata (1066:1066:1066) (1036:1036:1036))
        (PORT ena (1258:1258:1258) (1174:1174:1174))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[8\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (548:548:548))
        (PORT datab (356:356:356) (448:448:448))
        (PORT datad (924:924:924) (895:895:895))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[8\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (656:656:656))
        (PORT datab (1326:1326:1326) (1265:1265:1265))
        (PORT datad (878:878:878) (816:816:816))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (876:876:876))
        (PORT datab (379:379:379) (372:372:372))
        (PORT datad (378:378:378) (360:360:360))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[8\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1036:1036:1036) (1014:1014:1014))
        (PORT datac (924:924:924) (904:904:904))
        (PORT datad (684:684:684) (652:652:652))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (388:388:388))
        (PORT datab (1259:1259:1259) (1235:1235:1235))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1621:1621:1621) (1570:1570:1570))
        (PORT datab (385:385:385) (374:374:374))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1622:1622:1622) (1570:1570:1570))
        (PORT datab (426:426:426) (397:397:397))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1622:1622:1622) (1571:1571:1571))
        (PORT datab (730:730:730) (695:695:695))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (563:563:563))
        (PORT datab (964:964:964) (939:939:939))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (779:779:779))
        (PORT datab (964:964:964) (940:940:940))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|SYNTHESIZED_WIRE_59\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (800:800:800) (814:814:814))
        (PORT datac (766:766:766) (793:793:793))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|aluControl\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (886:886:886))
        (PORT datab (817:817:817) (834:834:834))
        (PORT datac (775:775:775) (802:802:802))
        (PORT datad (853:853:853) (879:879:879))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|aluControl\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (802:802:802) (833:833:833))
        (PORT datad (840:840:840) (888:888:888))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|aluControl\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1820:1820:1820))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1784:1784:1784) (1790:1790:1790))
        (PORT ena (1366:1366:1366) (1305:1305:1305))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|aluControl\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1742:1742:1742) (1823:1823:1823))
        (PORT asdata (1022:1022:1022) (966:966:966))
        (PORT sclr (1316:1316:1316) (1394:1394:1394))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (771:771:771) (785:785:785))
        (PORT datad (709:709:709) (729:729:729))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[12\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1368:1368:1368))
        (PORT datab (908:908:908) (859:859:859))
        (PORT datac (927:927:927) (843:843:843))
        (PORT datad (198:198:198) (220:220:220))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (892:892:892))
        (PORT datab (838:838:838) (857:857:857))
        (PORT datac (796:796:796) (831:831:831))
        (PORT datad (809:809:809) (837:837:837))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (839:839:839))
        (PORT datac (741:741:741) (771:771:771))
        (PORT datad (755:755:755) (787:787:787))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (839:839:839))
        (PORT datad (755:755:755) (786:786:786))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (708:708:708))
        (PORT datab (712:712:712) (691:691:691))
        (PORT datac (1439:1439:1439) (1374:1374:1374))
        (PORT datad (1778:1778:1778) (1700:1700:1700))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector20\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1029:1029:1029))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (790:790:790) (815:815:815))
        (PORT datad (972:972:972) (918:918:918))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1111:1111:1111))
        (PORT datab (1029:1029:1029) (1030:1030:1030))
        (PORT datac (1048:1048:1048) (1056:1056:1056))
        (PORT datad (1051:1051:1051) (1059:1059:1059))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (642:642:642))
        (PORT datab (395:395:395) (387:387:387))
        (PORT datac (790:790:790) (802:802:802))
        (PORT datad (638:638:638) (594:594:594))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1862:1862:1862))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1025:1025:1025) (975:975:975))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (709:709:709))
        (PORT datab (288:288:288) (358:358:358))
        (PORT datac (1607:1607:1607) (1559:1559:1559))
        (PORT datad (682:682:682) (655:655:655))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector19\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1032:1032:1032))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (791:791:791) (816:816:816))
        (PORT datad (651:651:651) (623:623:623))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1862:1862:1862))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1025:1025:1025) (975:975:975))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1212:1212:1212))
        (PORT datab (241:241:241) (268:268:268))
        (PORT datac (1186:1186:1186) (1145:1145:1145))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (879:879:879))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1217:1217:1217) (1149:1149:1149))
        (PORT datad (1028:1028:1028) (984:984:984))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1862:1862:1862))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1025:1025:1025) (975:975:975))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (681:681:681))
        (PORT datab (569:569:569) (622:622:622))
        (PORT datad (515:515:515) (560:560:560))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1163:1163:1163))
        (PORT datab (1012:1012:1012) (990:990:990))
        (PORT datac (997:997:997) (975:975:975))
        (PORT datad (1068:1068:1068) (976:976:976))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (952:952:952))
        (PORT datab (732:732:732) (747:747:747))
        (PORT datad (1119:1119:1119) (1060:1060:1060))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1246:1246:1246))
        (PORT datab (1071:1071:1071) (1061:1061:1061))
        (PORT datad (572:572:572) (524:524:524))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1317:1317:1317))
        (PORT datab (1709:1709:1709) (1608:1608:1608))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1284:1284:1284))
        (PORT datac (1377:1377:1377) (1283:1283:1283))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[12\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1291:1291:1291))
        (PORT datab (958:958:958) (921:921:921))
        (PORT datac (213:213:213) (243:243:243))
        (PORT datad (951:951:951) (889:889:889))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[12\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1160:1160:1160))
        (PORT datab (256:256:256) (289:289:289))
        (PORT datac (197:197:197) (228:228:228))
        (PORT datad (668:668:668) (635:635:635))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1746:1746:1746))
        (PORT asdata (1063:1063:1063) (1036:1036:1036))
        (PORT ena (2066:2066:2066) (1930:1930:1930))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (799:799:799) (724:724:724))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1784:1784:1784))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1845:1845:1845) (1722:1722:1722))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1714:1714:1714))
        (PORT asdata (1063:1063:1063) (1036:1036:1036))
        (PORT ena (1605:1605:1605) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (726:726:726))
        (PORT datab (1205:1205:1205) (1144:1144:1144))
        (PORT datac (1178:1178:1178) (1155:1155:1155))
        (PORT datad (530:530:530) (577:577:577))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (918:918:918))
        (PORT datab (559:559:559) (611:611:611))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (599:599:599) (558:558:558))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2352:2352:2352))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1277:1277:1277) (1193:1193:1193))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (1852:1852:1852))
        (PORT asdata (1002:1002:1002) (948:948:948))
        (PORT ena (1299:1299:1299) (1233:1233:1233))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (799:799:799) (725:725:725))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2152:2152:2152))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1476:1476:1476) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1913:1913:1913))
        (PORT asdata (948:948:948) (903:903:903))
        (PORT ena (2106:2106:2106) (1970:1970:1970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (803:803:803))
        (PORT datab (642:642:642) (642:642:642))
        (PORT datad (1058:1058:1058) (1049:1049:1049))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1571:1571:1571) (1527:1527:1527))
        (PORT datab (898:898:898) (859:859:859))
        (PORT datad (357:357:357) (338:338:338))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1450:1450:1450) (1348:1348:1348))
        (PORT datab (1457:1457:1457) (1398:1398:1398))
        (PORT datac (866:866:866) (783:783:783))
        (PORT datad (357:357:357) (332:332:332))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (371:371:371))
        (PORT datac (1895:1895:1895) (1826:1826:1826))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (813:813:813))
        (PORT datab (430:430:430) (461:461:461))
        (PORT datad (1002:1002:1002) (989:989:989))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (949:949:949))
        (PORT datab (1630:1630:1630) (1561:1561:1561))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1137:1137:1137))
        (PORT datab (568:568:568) (621:621:621))
        (PORT datad (514:514:514) (560:560:560))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1085:1085:1085))
        (PORT datab (650:650:650) (649:649:649))
        (PORT datad (650:650:650) (620:620:620))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (795:795:795))
        (PORT datab (1063:1063:1063) (1051:1051:1051))
        (PORT datac (664:664:664) (630:630:630))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (802:802:802))
        (PORT datab (1622:1622:1622) (1545:1545:1545))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r6\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (932:932:932) (888:888:888))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2085:2085:2085))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1938:1938:1938) (1835:1835:1835))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1854:1854:1854))
        (PORT asdata (1392:1392:1392) (1357:1357:1357))
        (PORT ena (1800:1800:1800) (1692:1692:1692))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (921:921:921) (875:875:875))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2113:2113:2113))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1891:1891:1891) (1795:1795:1795))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2002:2002:2002))
        (PORT asdata (1393:1393:1393) (1357:1357:1357))
        (PORT ena (1869:1869:1869) (1760:1760:1760))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1034:1034:1034))
        (PORT datab (715:715:715) (696:696:696))
        (PORT datad (974:974:974) (973:973:973))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1034:1034:1034))
        (PORT datab (1021:1021:1021) (976:976:976))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (932:932:932) (888:888:888))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2236:2236:2236))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1564:1564:1564) (1480:1480:1480))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2040:2040:2040))
        (PORT asdata (1256:1256:1256) (1202:1202:1202))
        (PORT ena (2584:2584:2584) (2397:2397:2397))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (920:920:920) (874:874:874))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2148:2148:2148))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1783:1783:1783) (1668:1668:1668))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (940:940:940))
        (PORT datab (684:684:684) (675:675:675))
        (PORT datac (1029:1029:1029) (1017:1017:1017))
        (PORT datad (1008:1008:1008) (1004:1004:1004))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (653:653:653))
        (PORT datab (1188:1188:1188) (1129:1129:1129))
        (PORT datac (1027:1027:1027) (1016:1016:1016))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1471:1471:1471) (1379:1379:1379))
        (PORT datab (1191:1191:1191) (1160:1160:1160))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (805:805:805))
        (PORT datac (1423:1423:1423) (1336:1336:1336))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (728:728:728))
        (PORT datab (773:773:773) (776:776:776))
        (PORT datad (537:537:537) (584:584:584))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1085:1085:1085))
        (PORT datab (1295:1295:1295) (1252:1252:1252))
        (PORT datac (641:641:641) (608:608:608))
        (PORT datad (1250:1250:1250) (1202:1202:1202))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (942:942:942))
        (PORT datab (941:941:941) (927:927:927))
        (PORT datad (749:749:749) (761:761:761))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (958:958:958))
        (PORT datab (729:729:729) (701:701:701))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (797:797:797))
        (PORT datab (1063:1063:1063) (1051:1051:1051))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (604:604:604) (550:550:550))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (692:692:692) (696:696:696))
        (PORT datac (1571:1571:1571) (1513:1513:1513))
        (PORT datad (348:348:348) (331:331:331))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (953:953:953))
        (PORT datab (572:572:572) (626:626:626))
        (PORT datad (516:516:516) (562:562:562))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1283:1283:1283) (1232:1232:1232))
        (PORT datad (539:539:539) (587:587:587))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1022:1022:1022))
        (PORT datab (731:731:731) (746:746:746))
        (PORT datad (1001:1001:1001) (989:989:989))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (947:947:947))
        (PORT datab (471:471:471) (487:487:487))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1669:1669:1669) (1640:1640:1640))
        (PORT datab (491:491:491) (508:508:508))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (633:633:633) (592:592:592))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1668:1668:1668) (1639:1639:1639))
        (PORT datab (1011:1011:1011) (981:981:981))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2035:2035:2035))
        (PORT asdata (1301:1301:1301) (1252:1252:1252))
        (PORT ena (1341:1341:1341) (1269:1269:1269))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2295:2295:2295))
        (PORT asdata (1325:1325:1325) (1271:1271:1271))
        (PORT ena (1922:1922:1922) (1802:1802:1802))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2053:2053:2053))
        (PORT asdata (1294:1294:1294) (1234:1234:1234))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (1964:1964:1964))
        (PORT asdata (1321:1321:1321) (1266:1266:1266))
        (PORT ena (1258:1258:1258) (1174:1174:1174))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (957:957:957))
        (PORT datab (476:476:476) (492:492:492))
        (PORT datad (755:755:755) (769:769:769))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (945:945:945))
        (PORT datab (1238:1238:1238) (1207:1207:1207))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2012:2012:2012))
        (PORT asdata (1307:1307:1307) (1250:1250:1250))
        (PORT ena (2013:2013:2013) (1870:1870:1870))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2144:2144:2144))
        (PORT asdata (1303:1303:1303) (1246:1246:1246))
        (PORT ena (891:891:891) (884:884:884))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1223:1223:1223))
        (PORT datab (565:565:565) (617:617:617))
        (PORT datad (513:513:513) (558:558:558))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2043:2043:2043))
        (PORT asdata (1013:1013:1013) (968:968:968))
        (PORT ena (2444:2444:2444) (2318:2318:2318))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (908:908:908))
        (PORT datab (699:699:699) (664:664:664))
        (PORT datac (1038:1038:1038) (1047:1047:1047))
        (PORT datad (1106:1106:1106) (1052:1052:1052))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (795:795:795))
        (PORT datab (1063:1063:1063) (1051:1051:1051))
        (PORT datac (633:633:633) (600:600:600))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (804:804:804))
        (PORT datac (1504:1504:1504) (1435:1435:1435))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (749:749:749))
        (PORT datab (681:681:681) (662:662:662))
        (PORT datac (710:710:710) (716:716:716))
        (PORT datad (494:494:494) (536:536:536))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (704:704:704))
        (PORT datab (543:543:543) (577:577:577))
        (PORT datac (1304:1304:1304) (1277:1277:1277))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1033:1033:1033))
        (PORT datab (732:732:732) (736:736:736))
        (PORT datad (974:974:974) (972:972:972))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1131:1131:1131))
        (PORT datab (1053:1053:1053) (1041:1041:1041))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (829:829:829))
        (PORT datab (1252:1252:1252) (1220:1220:1220))
        (PORT datad (702:702:702) (673:673:673))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT datab (690:690:690) (694:694:694))
        (PORT datac (1572:1572:1572) (1515:1515:1515))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (684:684:684))
        (PORT datab (574:574:574) (628:628:628))
        (PORT datad (517:517:517) (563:563:563))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (974:974:974))
        (PORT datab (566:566:566) (619:619:619))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (474:474:474))
        (PORT datab (730:730:730) (744:744:744))
        (PORT datad (1000:1000:1000) (988:988:988))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (956:956:956))
        (PORT datab (641:641:641) (642:642:642))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1450:1450:1450) (1349:1349:1349))
        (PORT datab (1455:1455:1455) (1396:1396:1396))
        (PORT datac (903:903:903) (832:832:832))
        (PORT datad (566:566:566) (517:517:517))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (373:373:373))
        (PORT datac (1893:1893:1893) (1823:1823:1823))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1746:1746:1746))
        (PORT asdata (1257:1257:1257) (1212:1212:1212))
        (PORT ena (2066:2066:2066) (1930:1930:1930))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (1993:1993:1993))
        (PORT asdata (1045:1045:1045) (1031:1031:1031))
        (PORT ena (2448:2448:2448) (2285:2285:2285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1714:1714:1714))
        (PORT asdata (1254:1254:1254) (1209:1209:1209))
        (PORT ena (1605:1605:1605) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (648:648:648) (613:613:613))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1350:1350:1350))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2140:2140:2140) (1994:1994:1994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (735:735:735))
        (PORT datab (991:991:991) (959:959:959))
        (PORT datac (729:729:729) (729:729:729))
        (PORT datad (678:678:678) (685:685:685))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (766:766:766))
        (PORT datab (1076:1076:1076) (1081:1081:1081))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (801:801:801))
        (PORT datab (646:646:646) (642:642:642))
        (PORT datad (1056:1056:1056) (1047:1047:1047))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1091:1091:1091))
        (PORT datab (482:482:482) (496:496:496))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (728:728:728))
        (PORT datab (1550:1550:1550) (1477:1477:1477))
        (PORT datac (640:640:640) (607:607:607))
        (PORT datad (667:667:667) (631:631:631))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (688:688:688) (693:693:693))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (366:366:366))
        (PORT datab (661:661:661) (669:669:669))
        (PORT datac (990:990:990) (974:974:974))
        (PORT datad (1006:1006:1006) (992:992:992))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (680:680:680))
        (PORT datab (291:291:291) (363:363:363))
        (PORT datac (1213:1213:1213) (1166:1166:1166))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1134:1134:1134))
        (PORT datab (885:885:885) (910:910:910))
        (PORT datad (759:759:759) (779:779:779))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1259:1259:1259))
        (PORT datab (891:891:891) (917:917:917))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (733:733:733))
        (PORT datab (1552:1552:1552) (1479:1479:1479))
        (PORT datac (667:667:667) (634:634:634))
        (PORT datad (829:829:829) (745:745:745))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (PORT datac (688:688:688) (692:692:692))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1548:1548:1548))
        (PORT asdata (775:775:775) (765:765:765))
        (PORT ena (1608:1608:1608) (1519:1519:1519))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1651:1651:1651))
        (PORT asdata (999:999:999) (967:967:967))
        (PORT ena (2354:2354:2354) (2198:2198:2198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (926:926:926) (875:875:875))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1785:1785:1785))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1722:1722:1722) (1657:1657:1657))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1616:1616:1616))
        (PORT asdata (1002:1002:1002) (970:970:970))
        (PORT ena (1917:1917:1917) (1828:1828:1828))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1031:1031:1031))
        (PORT datab (890:890:890) (916:916:916))
        (PORT datad (755:755:755) (775:775:775))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1041:1041:1041))
        (PORT datab (771:771:771) (762:762:762))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (898:898:898) (857:857:857))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1854:1854:1854))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1800:1800:1800) (1692:1692:1692))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r6\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (943:943:943) (892:892:892))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1746:1746:1746))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2066:2066:2066) (1930:1930:1930))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (681:681:681) (663:663:663))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1766:1766:1766))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2130:2130:2130) (1978:1978:1978))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (943:943:943) (893:893:893))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1714:1714:1714))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1605:1605:1605) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (387:387:387))
        (PORT datab (1034:1034:1034) (1013:1013:1013))
        (PORT datac (1180:1180:1180) (1114:1114:1114))
        (PORT datad (272:272:272) (335:335:335))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (952:952:952))
        (PORT datab (1275:1275:1275) (1230:1230:1230))
        (PORT datac (278:278:278) (354:354:354))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1255:1255:1255))
        (PORT datab (1303:1303:1303) (1275:1275:1275))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (672:672:672) (637:637:637))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1295:1295:1295))
        (PORT datac (1270:1270:1270) (1245:1245:1245))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (987:987:987))
        (PORT datab (1035:1035:1035) (1006:1006:1006))
        (PORT datac (974:974:974) (968:968:968))
        (PORT datad (1022:1022:1022) (1017:1017:1017))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1127:1127:1127))
        (PORT datab (1070:1070:1070) (1057:1057:1057))
        (PORT datac (269:269:269) (340:340:340))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (356:356:356))
        (PORT datab (1003:1003:1003) (986:986:986))
        (PORT datac (781:781:781) (793:793:793))
        (PORT datad (817:817:817) (844:844:844))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (511:511:511))
        (PORT datab (498:498:498) (516:516:516))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (819:819:819) (846:846:846))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1055:1055:1055))
        (PORT datab (686:686:686) (690:690:690))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (582:582:582) (526:526:526))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (688:688:688) (692:692:692))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (558:558:558))
        (PORT datac (208:208:208) (236:236:236))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (415:415:415))
        (PORT datab (681:681:681) (657:657:657))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (642:642:642))
        (PORT datab (653:653:653) (596:596:596))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (715:715:715))
        (PORT datab (448:448:448) (420:420:420))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (418:418:418))
        (PORT datab (448:448:448) (419:419:419))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (581:581:581))
        (PORT datab (896:896:896) (845:845:845))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (396:396:396))
        (PORT datab (1145:1145:1145) (1053:1053:1053))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (890:890:890))
        (PORT datab (664:664:664) (603:603:603))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (904:904:904))
        (PORT datab (750:750:750) (714:714:714))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (681:681:681))
        (PORT datab (424:424:424) (404:404:404))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (667:667:667))
        (PORT datab (881:881:881) (831:831:831))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (580:580:580))
        (PORT datab (604:604:604) (570:570:570))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (658:658:658))
        (PORT datab (698:698:698) (679:679:679))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (671:671:671))
        (PORT datab (756:756:756) (714:714:714))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1283:1283:1283) (1268:1268:1268))
        (PORT datad (1052:1052:1052) (1046:1046:1046))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[12\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (1219:1219:1219) (1185:1185:1185))
        (PORT datac (215:215:215) (246:246:246))
        (PORT datad (1274:1274:1274) (1247:1247:1247))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[12\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1669:1669:1669) (1540:1540:1540))
        (PORT datab (255:255:255) (288:288:288))
        (PORT datac (194:194:194) (226:226:226))
        (PORT datad (632:632:632) (599:599:599))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[12\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1404:1404:1404))
        (PORT datab (1196:1196:1196) (1123:1123:1123))
        (PORT datac (1809:1809:1809) (1692:1692:1692))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[12\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1517:1517:1517) (1405:1405:1405))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (644:644:644) (615:615:615))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[12\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1625:1625:1625) (1604:1604:1604))
        (PORT datab (428:428:428) (399:399:399))
        (PORT datac (1588:1588:1588) (1506:1506:1506))
        (PORT datad (580:580:580) (520:520:520))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2617:2617:2617))
        (PORT asdata (1342:1342:1342) (1273:1273:1273))
        (PORT ena (1719:1719:1719) (1687:1687:1687))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2527:2527:2527))
        (PORT clk (2967:2967:2967) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2430:2430:2430))
        (PORT d[1] (1860:1860:1860) (1895:1895:1895))
        (PORT d[2] (2396:2396:2396) (2407:2407:2407))
        (PORT d[3] (2466:2466:2466) (2523:2523:2523))
        (PORT d[4] (2336:2336:2336) (2428:2428:2428))
        (PORT d[5] (2754:2754:2754) (2773:2773:2773))
        (PORT d[6] (3637:3637:3637) (3688:3688:3688))
        (PORT d[7] (3187:3187:3187) (3227:3227:3227))
        (PORT d[8] (3436:3436:3436) (3477:3477:3477))
        (PORT d[9] (3265:3265:3265) (3326:3326:3326))
        (PORT d[10] (1687:1687:1687) (1686:1686:1686))
        (PORT d[11] (3240:3240:3240) (3238:3238:3238))
        (PORT d[12] (3013:3013:3013) (2967:2967:2967))
        (PORT clk (2964:2964:2964) (3095:3095:3095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (2130:2130:2130))
        (PORT clk (2964:2964:2964) (3095:3095:3095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3099:3099:3099))
        (PORT d[0] (3055:3055:3055) (2929:2929:2929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3100:3100:3100))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3100:3100:3100))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3100:3100:3100))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3100:3100:3100))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1799:1799:1799))
        (PORT clk (2971:2971:2971) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4950:4950:4950) (5183:5183:5183))
        (PORT d[1] (6835:6835:6835) (6999:6999:6999))
        (PORT d[2] (4643:4643:4643) (4897:4897:4897))
        (PORT d[3] (5961:5961:5961) (6202:6202:6202))
        (PORT d[4] (6987:6987:6987) (7222:7222:7222))
        (PORT d[5] (5858:5858:5858) (6057:6057:6057))
        (PORT d[6] (6013:6013:6013) (6264:6264:6264))
        (PORT d[7] (5175:5175:5175) (5378:5378:5378))
        (PORT d[8] (5357:5357:5357) (5605:5605:5605))
        (PORT d[9] (4161:4161:4161) (4398:4398:4398))
        (PORT d[10] (7115:7115:7115) (7290:7290:7290))
        (PORT d[11] (5985:5985:5985) (6262:6262:6262))
        (PORT d[12] (5317:5317:5317) (5580:5580:5580))
        (PORT clk (2967:2967:2967) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2019:2019:2019))
        (PORT clk (2967:2967:2967) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3039:3039:3039))
        (PORT d[0] (3536:3536:3536) (3510:3510:3510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1109:1109:1109) (1118:1118:1118))
        (PORT clk (2787:2787:2787) (2938:2938:2938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1134:1134:1134))
        (PORT d[1] (1154:1154:1154) (1168:1168:1168))
        (PORT d[2] (3206:3206:3206) (3157:3157:3157))
        (PORT d[3] (2512:2512:2512) (2539:2539:2539))
        (PORT d[4] (1108:1108:1108) (1101:1101:1101))
        (PORT d[5] (1156:1156:1156) (1165:1165:1165))
        (PORT d[6] (3213:3213:3213) (3253:3253:3253))
        (PORT d[7] (1728:1728:1728) (1713:1713:1713))
        (PORT d[8] (1106:1106:1106) (1117:1117:1117))
        (PORT d[9] (1688:1688:1688) (1643:1643:1643))
        (PORT d[10] (1140:1140:1140) (1141:1141:1141))
        (PORT d[11] (1788:1788:1788) (1789:1789:1789))
        (PORT d[12] (1799:1799:1799) (1790:1790:1790))
        (PORT clk (2784:2784:2784) (2934:2934:2934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1609:1609:1609) (1488:1488:1488))
        (PORT clk (2784:2784:2784) (2934:2934:2934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2938:2938:2938))
        (PORT d[0] (1898:1898:1898) (1823:1823:1823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2939:2939:2939))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2939:2939:2939))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2939:2939:2939))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2939:2939:2939))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2428:2428:2428))
        (PORT clk (2816:2816:2816) (2979:2979:2979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5304:5304:5304) (5557:5557:5557))
        (PORT d[1] (4667:4667:4667) (4827:4827:4827))
        (PORT d[2] (5329:5329:5329) (5582:5582:5582))
        (PORT d[3] (4172:4172:4172) (4364:4364:4364))
        (PORT d[4] (7068:7068:7068) (7358:7358:7358))
        (PORT d[5] (4185:4185:4185) (4424:4424:4424))
        (PORT d[6] (7080:7080:7080) (7324:7324:7324))
        (PORT d[7] (7956:7956:7956) (8135:8135:8135))
        (PORT d[8] (5375:5375:5375) (5532:5532:5532))
        (PORT d[9] (6521:6521:6521) (6715:6715:6715))
        (PORT d[10] (4564:4564:4564) (4822:4822:4822))
        (PORT d[11] (8908:8908:8908) (9094:9094:9094))
        (PORT d[12] (5308:5308:5308) (5581:5581:5581))
        (PORT clk (2812:2812:2812) (2975:2975:2975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (1942:1942:1942))
        (PORT clk (2812:2812:2812) (2975:2975:2975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2979:2979:2979))
        (PORT d[0] (4088:4088:4088) (3878:3878:3878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1437:1437:1437) (1434:1434:1434))
        (PORT clk (2883:2883:2883) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2333:2333:2333))
        (PORT d[1] (1546:1546:1546) (1563:1563:1563))
        (PORT d[2] (2924:2924:2924) (2886:2886:2886))
        (PORT d[3] (2450:2450:2450) (2477:2477:2477))
        (PORT d[4] (1574:1574:1574) (1617:1617:1617))
        (PORT d[5] (1506:1506:1506) (1500:1500:1500))
        (PORT d[6] (2222:2222:2222) (2148:2148:2148))
        (PORT d[7] (1677:1677:1677) (1658:1658:1658))
        (PORT d[8] (1082:1082:1082) (1087:1087:1087))
        (PORT d[9] (1345:1345:1345) (1303:1303:1303))
        (PORT d[10] (1455:1455:1455) (1450:1450:1450))
        (PORT d[11] (1738:1738:1738) (1738:1738:1738))
        (PORT d[12] (2043:2043:2043) (2020:2020:2020))
        (PORT clk (2880:2880:2880) (3025:3025:3025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1286:1286:1286))
        (PORT clk (2880:2880:2880) (3025:3025:3025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2883:2883:2883) (3029:3029:3029))
        (PORT d[0] (1882:1882:1882) (1800:1800:1800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2884:2884:2884) (3030:3030:3030))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2884:2884:2884) (3030:3030:3030))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2884:2884:2884) (3030:3030:3030))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2884:2884:2884) (3030:3030:3030))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2447:2447:2447) (2422:2422:2422))
        (PORT clk (2899:2899:2899) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5012:5012:5012) (5281:5281:5281))
        (PORT d[1] (4681:4681:4681) (4846:4846:4846))
        (PORT d[2] (5600:5600:5600) (5824:5824:5824))
        (PORT d[3] (4117:4117:4117) (4312:4312:4312))
        (PORT d[4] (3715:3715:3715) (3880:3880:3880))
        (PORT d[5] (4517:4517:4517) (4746:4746:4746))
        (PORT d[6] (7124:7124:7124) (7371:7371:7371))
        (PORT d[7] (7934:7934:7934) (8114:8114:8114))
        (PORT d[8] (5722:5722:5722) (5875:5875:5875))
        (PORT d[9] (4087:4087:4087) (4285:4285:4285))
        (PORT d[10] (5169:5169:5169) (5388:5388:5388))
        (PORT d[11] (4025:4025:4025) (4202:4202:4202))
        (PORT d[12] (5634:5634:5634) (5923:5923:5923))
        (PORT clk (2895:2895:2895) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (1748:1748:1748))
        (PORT clk (2895:2895:2895) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (3082:3082:3082))
        (PORT d[0] (3546:3546:3546) (3510:3510:3510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2900:2900:2900) (3083:3083:3083))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2900:2900:2900) (3083:3083:3083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2900:2900:2900) (3083:3083:3083))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2900:2900:2900) (3083:3083:3083))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (977:977:977))
        (PORT datab (1398:1398:1398) (1388:1388:1388))
        (PORT datac (1692:1692:1692) (1672:1672:1672))
        (PORT datad (1017:1017:1017) (966:966:966))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2241:2241:2241))
        (PORT clk (2973:2973:2973) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2132:2132:2132))
        (PORT d[1] (3440:3440:3440) (3536:3536:3536))
        (PORT d[2] (3686:3686:3686) (3666:3666:3666))
        (PORT d[3] (2472:2472:2472) (2499:2499:2499))
        (PORT d[4] (2228:2228:2228) (2228:2228:2228))
        (PORT d[5] (3033:3033:3033) (2961:2961:2961))
        (PORT d[6] (3268:3268:3268) (3340:3340:3340))
        (PORT d[7] (3090:3090:3090) (3106:3106:3106))
        (PORT d[8] (3182:3182:3182) (3191:3191:3191))
        (PORT d[9] (2186:2186:2186) (2228:2228:2228))
        (PORT d[10] (3072:3072:3072) (3069:3069:3069))
        (PORT d[11] (3577:3577:3577) (3544:3544:3544))
        (PORT d[12] (2430:2430:2430) (2403:2403:2403))
        (PORT clk (2970:2970:2970) (3092:3092:3092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (1920:1920:1920))
        (PORT clk (2970:2970:2970) (3092:3092:3092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3096:3096:3096))
        (PORT d[0] (3008:3008:3008) (2869:2869:2869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3097:3097:3097))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3097:3097:3097))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3097:3097:3097))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3097:3097:3097))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3568:3568:3568) (3437:3437:3437))
        (PORT clk (3005:3005:3005) (3058:3058:3058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6729:6729:6729) (6998:6998:6998))
        (PORT d[1] (5760:5760:5760) (5909:5909:5909))
        (PORT d[2] (5110:5110:5110) (5404:5404:5404))
        (PORT d[3] (6707:6707:6707) (6982:6982:6982))
        (PORT d[4] (6348:6348:6348) (6637:6637:6637))
        (PORT d[5] (4500:4500:4500) (4748:4748:4748))
        (PORT d[6] (5640:5640:5640) (5917:5917:5917))
        (PORT d[7] (6271:6271:6271) (6505:6505:6505))
        (PORT d[8] (5688:5688:5688) (5855:5855:5855))
        (PORT d[9] (4847:4847:4847) (5088:5088:5088))
        (PORT d[10] (5958:5958:5958) (6227:6227:6227))
        (PORT d[11] (6332:6332:6332) (6633:6633:6633))
        (PORT d[12] (7042:7042:7042) (7334:7334:7334))
        (PORT clk (3001:3001:3001) (3054:3054:3054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (1824:1824:1824))
        (PORT clk (3001:3001:3001) (3054:3054:3054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3005:3005:3005) (3058:3058:3058))
        (PORT d[0] (4489:4489:4489) (4264:4264:4264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3006:3006:3006) (3059:3059:3059))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3006:3006:3006) (3059:3059:3059))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3006:3006:3006) (3059:3059:3059))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3006:3006:3006) (3059:3059:3059))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1597:1597:1597) (1537:1537:1537))
        (PORT datab (1401:1401:1401) (1391:1391:1391))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1659:1659:1659) (1603:1603:1603))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (1774:1774:1774))
        (PORT clk (2973:2973:2973) (3076:3076:3076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2609:2609:2609))
        (PORT d[1] (3107:3107:3107) (3093:3093:3093))
        (PORT d[2] (2599:2599:2599) (2575:2575:2575))
        (PORT d[3] (2109:2109:2109) (2148:2148:2148))
        (PORT d[4] (1552:1552:1552) (1593:1593:1593))
        (PORT d[5] (1970:1970:1970) (1933:1933:1933))
        (PORT d[6] (1950:1950:1950) (1891:1891:1891))
        (PORT d[7] (2017:2017:2017) (1984:1984:1984))
        (PORT d[8] (2623:2623:2623) (2577:2577:2577))
        (PORT d[9] (1622:1622:1622) (1571:1571:1571))
        (PORT d[10] (2887:2887:2887) (2905:2905:2905))
        (PORT d[11] (2034:2034:2034) (2010:2010:2010))
        (PORT d[12] (1648:1648:1648) (1605:1605:1605))
        (PORT clk (2970:2970:2970) (3072:3072:3072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1751:1751:1751))
        (PORT clk (2970:2970:2970) (3072:3072:3072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3076:3076:3076))
        (PORT d[0] (2160:2160:2160) (2071:2071:2071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3077:3077:3077))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3077:3077:3077))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3077:3077:3077))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3077:3077:3077))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2368:2368:2368))
        (PORT clk (2888:2888:2888) (2971:2971:2971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4943:4943:4943) (5207:5207:5207))
        (PORT d[1] (5330:5330:5330) (5475:5475:5475))
        (PORT d[2] (4240:4240:4240) (4477:4477:4477))
        (PORT d[3] (4136:4136:4136) (4337:4337:4337))
        (PORT d[4] (3381:3381:3381) (3563:3563:3563))
        (PORT d[5] (4852:4852:4852) (5071:5071:5071))
        (PORT d[6] (7462:7462:7462) (7696:7696:7696))
        (PORT d[7] (4060:4060:4060) (4234:4234:4234))
        (PORT d[8] (6036:6036:6036) (6181:6181:6181))
        (PORT d[9] (3767:3767:3767) (3980:3980:3980))
        (PORT d[10] (4900:4900:4900) (5145:5145:5145))
        (PORT d[11] (4069:4069:4069) (4245:4245:4245))
        (PORT d[12] (6290:6290:6290) (6577:6577:6577))
        (PORT clk (2884:2884:2884) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2258:2258:2258) (2162:2162:2162))
        (PORT clk (2884:2884:2884) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2888:2888:2888) (2971:2971:2971))
        (PORT d[0] (4406:4406:4406) (4194:4194:4194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2889:2889:2889) (2972:2972:2972))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2889:2889:2889) (2972:2972:2972))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2889:2889:2889) (2972:2972:2972))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2889:2889:2889) (2972:2972:2972))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2350:2350:2350))
        (PORT clk (2963:2963:2963) (3088:3088:3088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2824:2824:2824) (2768:2768:2768))
        (PORT d[1] (3577:3577:3577) (3617:3617:3617))
        (PORT d[2] (2658:2658:2658) (2650:2650:2650))
        (PORT d[3] (2800:2800:2800) (2828:2828:2828))
        (PORT d[4] (1928:1928:1928) (1994:1994:1994))
        (PORT d[5] (2422:2422:2422) (2405:2405:2405))
        (PORT d[6] (2800:2800:2800) (2818:2818:2818))
        (PORT d[7] (3476:3476:3476) (3508:3508:3508))
        (PORT d[8] (2601:2601:2601) (2547:2547:2547))
        (PORT d[9] (3279:3279:3279) (3354:3354:3354))
        (PORT d[10] (3214:3214:3214) (3261:3261:3261))
        (PORT d[11] (2602:2602:2602) (2659:2659:2659))
        (PORT d[12] (3295:3295:3295) (3291:3291:3291))
        (PORT clk (2960:2960:2960) (3084:3084:3084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2223:2223:2223))
        (PORT clk (2960:2960:2960) (3084:3084:3084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3088:3088:3088))
        (PORT d[0] (2979:2979:2979) (2841:2841:2841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3089:3089:3089))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3089:3089:3089))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3089:3089:3089))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3089:3089:3089))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2994:2994:2994) (2963:2963:2963))
        (PORT clk (2979:2979:2979) (3043:3043:3043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3048:3048:3048) (3191:3191:3191))
        (PORT d[1] (3736:3736:3736) (3907:3907:3907))
        (PORT d[2] (4918:4918:4918) (5126:5126:5126))
        (PORT d[3] (4447:4447:4447) (4610:4610:4610))
        (PORT d[4] (3335:3335:3335) (3471:3471:3471))
        (PORT d[5] (6169:6169:6169) (6338:6338:6338))
        (PORT d[6] (4143:4143:4143) (4313:4313:4313))
        (PORT d[7] (3408:3408:3408) (3581:3581:3581))
        (PORT d[8] (3381:3381:3381) (3561:3561:3561))
        (PORT d[9] (3033:3033:3033) (3211:3211:3211))
        (PORT d[10] (4495:4495:4495) (4695:4695:4695))
        (PORT d[11] (3661:3661:3661) (3821:3821:3821))
        (PORT d[12] (6365:6365:6365) (6652:6652:6652))
        (PORT clk (2975:2975:2975) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2239:2239:2239))
        (PORT clk (2975:2975:2975) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3043:3043:3043))
        (PORT d[0] (4328:4328:4328) (4176:4176:4176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3044:3044:3044))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3044:3044:3044))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3044:3044:3044))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3044:3044:3044))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1831:1831:1831) (1837:1837:1837))
        (PORT clk (2978:2978:2978) (3095:3095:3095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2419:2419:2419))
        (PORT d[1] (2408:2408:2408) (2417:2417:2417))
        (PORT d[2] (2686:2686:2686) (2677:2677:2677))
        (PORT d[3] (2772:2772:2772) (2805:2805:2805))
        (PORT d[4] (1988:1988:1988) (2049:2049:2049))
        (PORT d[5] (3001:3001:3001) (2959:2959:2959))
        (PORT d[6] (2962:2962:2962) (3021:3021:3021))
        (PORT d[7] (3452:3452:3452) (3486:3486:3486))
        (PORT d[8] (2789:2789:2789) (2706:2706:2706))
        (PORT d[9] (3180:3180:3180) (3234:3234:3234))
        (PORT d[10] (2859:2859:2859) (2911:2911:2911))
        (PORT d[11] (3163:3163:3163) (3180:3180:3180))
        (PORT d[12] (2783:2783:2783) (2811:2811:2811))
        (PORT clk (2975:2975:2975) (3091:3091:3091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2036:2036:2036))
        (PORT clk (2975:2975:2975) (3091:3091:3091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2978:2978:2978) (3095:3095:3095))
        (PORT d[0] (2800:2800:2800) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3096:3096:3096))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3096:3096:3096))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3096:3096:3096))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3096:3096:3096))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (2646:2646:2646))
        (PORT clk (2955:2955:2955) (3018:3018:3018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5896:5896:5896) (6107:6107:6107))
        (PORT d[1] (3447:3447:3447) (3637:3637:3637))
        (PORT d[2] (4609:4609:4609) (4832:4832:4832))
        (PORT d[3] (3852:3852:3852) (4043:4043:4043))
        (PORT d[4] (4317:4317:4317) (4455:4455:4455))
        (PORT d[5] (5871:5871:5871) (6054:6054:6054))
        (PORT d[6] (3751:3751:3751) (3940:3940:3940))
        (PORT d[7] (3702:3702:3702) (3861:3861:3861))
        (PORT d[8] (3786:3786:3786) (3984:3984:3984))
        (PORT d[9] (4395:4395:4395) (4578:4578:4578))
        (PORT d[10] (4808:4808:4808) (5005:5005:5005))
        (PORT d[11] (4014:4014:4014) (4191:4191:4191))
        (PORT d[12] (3619:3619:3619) (3764:3764:3764))
        (PORT clk (2951:2951:2951) (3014:3014:3014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (1856:1856:1856))
        (PORT clk (2951:2951:2951) (3014:3014:3014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2955:2955:2955) (3018:3018:3018))
        (PORT d[0] (2486:2486:2486) (2419:2419:2419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3019:3019:3019))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3019:3019:3019))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3019:3019:3019))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3019:3019:3019))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2062:2062:2062))
        (PORT clk (2939:2939:2939) (3058:3058:3058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (1768:1768:1768))
        (PORT d[1] (2759:2759:2759) (2761:2761:2761))
        (PORT d[2] (2548:2548:2548) (2522:2522:2522))
        (PORT d[3] (2772:2772:2772) (2772:2772:2772))
        (PORT d[4] (1954:1954:1954) (2015:2015:2015))
        (PORT d[5] (1994:1994:1994) (1959:1959:1959))
        (PORT d[6] (1720:1720:1720) (1700:1700:1700))
        (PORT d[7] (1725:1725:1725) (1708:1708:1708))
        (PORT d[8] (2064:2064:2064) (2059:2059:2059))
        (PORT d[9] (3262:3262:3262) (3334:3334:3334))
        (PORT d[10] (3466:3466:3466) (3502:3502:3502))
        (PORT d[11] (2085:2085:2085) (2059:2059:2059))
        (PORT d[12] (2428:2428:2428) (2395:2395:2395))
        (PORT clk (2936:2936:2936) (3054:3054:3054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (1800:1800:1800))
        (PORT clk (2936:2936:2936) (3054:3054:3054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2939:2939:2939) (3058:3058:3058))
        (PORT d[0] (2448:2448:2448) (2347:2347:2347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (3059:3059:3059))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (3059:3059:3059))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (3059:3059:3059))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (3059:3059:3059))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2418:2418:2418))
        (PORT clk (2899:2899:2899) (2979:2979:2979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4992:4992:4992) (5260:5260:5260))
        (PORT d[1] (5354:5354:5354) (5499:5499:5499))
        (PORT d[2] (4132:4132:4132) (4347:4347:4347))
        (PORT d[3] (4185:4185:4185) (4389:4389:4389))
        (PORT d[4] (3419:3419:3419) (3593:3593:3593))
        (PORT d[5] (5194:5194:5194) (5404:5404:5404))
        (PORT d[6] (7815:7815:7815) (8042:8042:8042))
        (PORT d[7] (4363:4363:4363) (4494:4494:4494))
        (PORT d[8] (6058:6058:6058) (6204:6204:6204))
        (PORT d[9] (3753:3753:3753) (3963:3963:3963))
        (PORT d[10] (5248:5248:5248) (5485:5485:5485))
        (PORT d[11] (4004:4004:4004) (4178:4178:4178))
        (PORT d[12] (6025:6025:6025) (6325:6325:6325))
        (PORT clk (2895:2895:2895) (2975:2975:2975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1903:1903:1903) (1777:1777:1777))
        (PORT clk (2895:2895:2895) (2975:2975:2975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2979:2979:2979))
        (PORT d[0] (4798:4798:4798) (4578:4578:4578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2900:2900:2900) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2900:2900:2900) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2900:2900:2900) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2900:2900:2900) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1685:1685:1685) (1662:1662:1662))
        (PORT datab (2161:2161:2161) (2109:2109:2109))
        (PORT datac (1049:1049:1049) (998:998:998))
        (PORT datad (382:382:382) (361:361:361))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1749:1749:1749) (1722:1722:1722))
        (PORT datab (1311:1311:1311) (1252:1252:1252))
        (PORT datac (1978:1978:1978) (1885:1885:1885))
        (PORT datad (1218:1218:1218) (1164:1164:1164))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1049:1049:1049))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (2934:2934:2934))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (999:999:999) (962:962:962))
        (PORT sload (1359:1359:1359) (1384:1384:1384))
        (PORT ena (1428:1428:1428) (1413:1413:1413))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[5\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1278:1278:1278))
        (PORT datab (1489:1489:1489) (1368:1368:1368))
        (PORT datac (992:992:992) (989:989:989))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[5\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1155:1155:1155))
        (PORT datab (480:480:480) (515:515:515))
        (PORT datac (194:194:194) (226:226:226))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[5\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (388:388:388) (379:379:379))
        (PORT datac (676:676:676) (646:646:646))
        (PORT datad (1889:1889:1889) (1722:1722:1722))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[5\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1534:1534:1534) (1432:1432:1432))
        (PORT datab (1658:1658:1658) (1644:1644:1644))
        (PORT datac (1530:1530:1530) (1430:1430:1430))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[5\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1392:1392:1392))
        (PORT datab (1547:1547:1547) (1456:1456:1456))
        (PORT datac (660:660:660) (624:624:624))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (905:905:905) (855:855:855))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (2974:2974:2974))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1721:1721:1721) (1689:1689:1689))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (1864:1864:1864))
        (PORT clk (2902:2902:2902) (3043:3043:3043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (2982:2982:2982))
        (PORT d[1] (2612:2612:2612) (2678:2678:2678))
        (PORT d[2] (2510:2510:2510) (2540:2540:2540))
        (PORT d[3] (3819:3819:3819) (3851:3851:3851))
        (PORT d[4] (3107:3107:3107) (3220:3220:3220))
        (PORT d[5] (2790:2790:2790) (2828:2828:2828))
        (PORT d[6] (3262:3262:3262) (3311:3311:3311))
        (PORT d[7] (2769:2769:2769) (2787:2787:2787))
        (PORT d[8] (3564:3564:3564) (3593:3593:3593))
        (PORT d[9] (2097:2097:2097) (2115:2115:2115))
        (PORT d[10] (2715:2715:2715) (2802:2802:2802))
        (PORT d[11] (2676:2676:2676) (2737:2737:2737))
        (PORT d[12] (3119:3119:3119) (3125:3125:3125))
        (PORT clk (2899:2899:2899) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2448:2448:2448))
        (PORT clk (2899:2899:2899) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2902:2902:2902) (3043:3043:3043))
        (PORT d[0] (3037:3037:3037) (2909:2909:2909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (3044:3044:3044))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (3044:3044:3044))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (3044:3044:3044))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (3044:3044:3044))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (2713:2713:2713))
        (PORT clk (2919:2919:2919) (2993:2993:2993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4565:4565:4565) (4810:4810:4810))
        (PORT d[1] (6781:6781:6781) (6919:6919:6919))
        (PORT d[2] (4847:4847:4847) (5079:5079:5079))
        (PORT d[3] (6244:6244:6244) (6436:6436:6436))
        (PORT d[4] (4872:4872:4872) (5116:5116:5116))
        (PORT d[5] (6393:6393:6393) (6563:6563:6563))
        (PORT d[6] (6330:6330:6330) (6569:6569:6569))
        (PORT d[7] (7171:7171:7171) (7252:7252:7252))
        (PORT d[8] (6037:6037:6037) (6286:6286:6286))
        (PORT d[9] (4549:4549:4549) (4804:4804:4804))
        (PORT d[10] (5866:5866:5866) (6098:6098:6098))
        (PORT d[11] (4614:4614:4614) (4865:4865:4865))
        (PORT d[12] (4563:4563:4563) (4814:4814:4814))
        (PORT clk (2915:2915:2915) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2004:2004:2004))
        (PORT clk (2915:2915:2915) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2919:2919:2919) (2993:2993:2993))
        (PORT d[0] (4487:4487:4487) (4289:4289:4289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2920:2920:2920) (2994:2994:2994))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2920:2920:2920) (2994:2994:2994))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2920:2920:2920) (2994:2994:2994))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2920:2920:2920) (2994:2994:2994))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2194:2194:2194))
        (PORT clk (3153:3153:3153) (3216:3216:3216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (2808:2808:2808))
        (PORT d[1] (2635:2635:2635) (2694:2694:2694))
        (PORT d[2] (2721:2721:2721) (2751:2751:2751))
        (PORT d[3] (3156:3156:3156) (3206:3206:3206))
        (PORT d[4] (3385:3385:3385) (3488:3488:3488))
        (PORT d[5] (2536:2536:2536) (2593:2593:2593))
        (PORT d[6] (3622:3622:3622) (3694:3694:3694))
        (PORT d[7] (3436:3436:3436) (3450:3450:3450))
        (PORT d[8] (3330:3330:3330) (3397:3397:3397))
        (PORT d[9] (2783:2783:2783) (2802:2802:2802))
        (PORT d[10] (2263:2263:2263) (2329:2329:2329))
        (PORT d[11] (3165:3165:3165) (3205:3205:3205))
        (PORT d[12] (3102:3102:3102) (3124:3124:3124))
        (PORT clk (3150:3150:3150) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2473:2473:2473))
        (PORT clk (3150:3150:3150) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3153:3153:3153) (3216:3216:3216))
        (PORT d[0] (3246:3246:3246) (3092:3092:3092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3154:3154:3154) (3217:3217:3217))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3154:3154:3154) (3217:3217:3217))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3154:3154:3154) (3217:3217:3217))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3154:3154:3154) (3217:3217:3217))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3756:3756:3756) (3758:3758:3758))
        (PORT clk (3066:3066:3066) (3115:3115:3115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4900:4900:4900) (5161:5161:5161))
        (PORT d[1] (5178:5178:5178) (5385:5385:5385))
        (PORT d[2] (5512:5512:5512) (5737:5737:5737))
        (PORT d[3] (5222:5222:5222) (5437:5437:5437))
        (PORT d[4] (5193:5193:5193) (5431:5431:5431))
        (PORT d[5] (5086:5086:5086) (5296:5296:5296))
        (PORT d[6] (5028:5028:5028) (5318:5318:5318))
        (PORT d[7] (5645:5645:5645) (5801:5801:5801))
        (PORT d[8] (5600:5600:5600) (5839:5839:5839))
        (PORT d[9] (5537:5537:5537) (5775:5775:5775))
        (PORT d[10] (5554:5554:5554) (5782:5782:5782))
        (PORT d[11] (5276:5276:5276) (5539:5539:5539))
        (PORT d[12] (4951:4951:4951) (5213:5213:5213))
        (PORT clk (3062:3062:3062) (3111:3111:3111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2370:2370:2370))
        (PORT clk (3062:3062:3062) (3111:3111:3111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3115:3115:3115))
        (PORT d[0] (3553:3553:3553) (3483:3483:3483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3067:3067:3067) (3116:3116:3116))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3067:3067:3067) (3116:3116:3116))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3067:3067:3067) (3116:3116:3116))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3067:3067:3067) (3116:3116:3116))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1731:1731:1731) (1725:1725:1725))
        (PORT clk (3022:3022:3022) (3141:3141:3141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2203:2203:2203))
        (PORT d[1] (1923:1923:1923) (1992:1992:1992))
        (PORT d[2] (2124:2124:2124) (2156:2156:2156))
        (PORT d[3] (2229:2229:2229) (2270:2270:2270))
        (PORT d[4] (2383:2383:2383) (2475:2475:2475))
        (PORT d[5] (2908:2908:2908) (2860:2860:2860))
        (PORT d[6] (2209:2209:2209) (2265:2265:2265))
        (PORT d[7] (3122:3122:3122) (3121:3121:3121))
        (PORT d[8] (3210:3210:3210) (3271:3271:3271))
        (PORT d[9] (2951:2951:2951) (3040:3040:3040))
        (PORT d[10] (2155:2155:2155) (2187:2187:2187))
        (PORT d[11] (2539:2539:2539) (2584:2584:2584))
        (PORT d[12] (2954:2954:2954) (2907:2907:2907))
        (PORT clk (3019:3019:3019) (3137:3137:3137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2281:2281:2281))
        (PORT clk (3019:3019:3019) (3137:3137:3137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3022:3022:3022) (3141:3141:3141))
        (PORT d[0] (2840:2840:2840) (2777:2777:2777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3142:3142:3142))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3142:3142:3142))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3142:3142:3142))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3142:3142:3142))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1455:1455:1455))
        (PORT clk (3001:3001:3001) (3055:3055:3055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7040:7040:7040) (7279:7279:7279))
        (PORT d[1] (6504:6504:6504) (6675:6675:6675))
        (PORT d[2] (4633:4633:4633) (4895:4895:4895))
        (PORT d[3] (5613:5613:5613) (5862:5862:5862))
        (PORT d[4] (6659:6659:6659) (6906:6906:6906))
        (PORT d[5] (5478:5478:5478) (5683:5683:5683))
        (PORT d[6] (5689:5689:5689) (5951:5951:5951))
        (PORT d[7] (4528:4528:4528) (4743:4743:4743))
        (PORT d[8] (4994:4994:4994) (5254:5254:5254))
        (PORT d[9] (4199:4199:4199) (4434:4434:4434))
        (PORT d[10] (7055:7055:7055) (7226:7226:7226))
        (PORT d[11] (5300:5300:5300) (5590:5590:5590))
        (PORT d[12] (7902:7902:7902) (8108:8108:8108))
        (PORT clk (2997:2997:2997) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (1972:1972:1972))
        (PORT clk (2997:2997:2997) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3001:3001:3001) (3055:3055:3055))
        (PORT d[0] (3326:3326:3326) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3002:3002:3002) (3056:3056:3056))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3002:3002:3002) (3056:3056:3056))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3002:3002:3002) (3056:3056:3056))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3002:3002:3002) (3056:3056:3056))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (2137:2137:2137))
        (PORT clk (3037:3037:3037) (3143:3143:3143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2313:2313:2313) (2278:2278:2278))
        (PORT d[1] (2634:2634:2634) (2713:2713:2713))
        (PORT d[2] (2479:2479:2479) (2526:2526:2526))
        (PORT d[3] (3228:3228:3228) (3276:3276:3276))
        (PORT d[4] (3306:3306:3306) (3381:3381:3381))
        (PORT d[5] (2841:2841:2841) (2883:2883:2883))
        (PORT d[6] (3256:3256:3256) (3307:3307:3307))
        (PORT d[7] (2394:2394:2394) (2417:2417:2417))
        (PORT d[8] (3097:3097:3097) (3119:3119:3119))
        (PORT d[9] (2904:2904:2904) (2958:2958:2958))
        (PORT d[10] (2179:2179:2179) (2211:2211:2211))
        (PORT d[11] (2550:2550:2550) (2589:2589:2589))
        (PORT d[12] (3611:3611:3611) (3553:3553:3553))
        (PORT clk (3034:3034:3034) (3139:3139:3139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2037:2037:2037))
        (PORT clk (3034:3034:3034) (3139:3139:3139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3037:3037:3037) (3143:3143:3143))
        (PORT d[0] (2893:2893:2893) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3144:3144:3144))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3144:3144:3144))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3144:3144:3144))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3144:3144:3144))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3728:3728:3728) (3688:3688:3688))
        (PORT clk (2957:2957:2957) (3027:3027:3027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6045:6045:6045) (6312:6312:6312))
        (PORT d[1] (5551:5551:5551) (5761:5761:5761))
        (PORT d[2] (5808:5808:5808) (6079:6079:6079))
        (PORT d[3] (5553:5553:5553) (5793:5793:5793))
        (PORT d[4] (5657:5657:5657) (5925:5925:5925))
        (PORT d[5] (5143:5143:5143) (5357:5357:5357))
        (PORT d[6] (5020:5020:5020) (5302:5302:5302))
        (PORT d[7] (5616:5616:5616) (5880:5880:5880))
        (PORT d[8] (5369:5369:5369) (5622:5622:5622))
        (PORT d[9] (5260:5260:5260) (5529:5529:5529))
        (PORT d[10] (5838:5838:5838) (6064:6064:6064))
        (PORT d[11] (7332:7332:7332) (7499:7499:7499))
        (PORT d[12] (7210:7210:7210) (7430:7430:7430))
        (PORT clk (2953:2953:2953) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2077:2077:2077))
        (PORT clk (2953:2953:2953) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2957:2957:2957) (3027:3027:3027))
        (PORT d[0] (4034:4034:4034) (3767:3767:3767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1545:1545:1545) (1504:1504:1504))
        (PORT datab (1727:1727:1727) (1635:1635:1635))
        (PORT datac (1323:1323:1323) (1297:1297:1297))
        (PORT datad (1720:1720:1720) (1605:1605:1605))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1543:1543:1543) (1502:1502:1502))
        (PORT datab (1914:1914:1914) (1845:1845:1845))
        (PORT datac (1687:1687:1687) (1646:1646:1646))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2176:2176:2176))
        (PORT clk (3003:3003:3003) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2092:2092:2092))
        (PORT d[1] (3092:3092:3092) (3207:3207:3207))
        (PORT d[2] (3377:3377:3377) (3420:3420:3420))
        (PORT d[3] (2850:2850:2850) (2860:2860:2860))
        (PORT d[4] (2203:2203:2203) (2200:2200:2200))
        (PORT d[5] (3003:3003:3003) (2929:2929:2929))
        (PORT d[6] (3574:3574:3574) (3633:3633:3633))
        (PORT d[7] (3112:3112:3112) (3131:3131:3131))
        (PORT d[8] (3535:3535:3535) (3537:3537:3537))
        (PORT d[9] (2134:2134:2134) (2177:2177:2177))
        (PORT d[10] (2512:2512:2512) (2565:2565:2565))
        (PORT d[11] (3225:3225:3225) (3199:3199:3199))
        (PORT d[12] (2051:2051:2051) (2023:2023:2023))
        (PORT clk (3000:3000:3000) (3092:3092:3092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2086:2086:2086))
        (PORT clk (3000:3000:3000) (3092:3092:3092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3096:3096:3096))
        (PORT d[0] (2868:2868:2868) (2708:2708:2708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3004:3004:3004) (3097:3097:3097))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3004:3004:3004) (3097:3097:3097))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3004:3004:3004) (3097:3097:3097))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3004:3004:3004) (3097:3097:3097))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2068:2068:2068))
        (PORT clk (2974:2974:2974) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6431:6431:6431) (6709:6709:6709))
        (PORT d[1] (6081:6081:6081) (6230:6230:6230))
        (PORT d[2] (5486:5486:5486) (5760:5760:5760))
        (PORT d[3] (6704:6704:6704) (6982:6982:6982))
        (PORT d[4] (6936:6936:6936) (7162:7162:7162))
        (PORT d[5] (4551:4551:4551) (4808:4808:4808))
        (PORT d[6] (5690:5690:5690) (5955:5955:5955))
        (PORT d[7] (6595:6595:6595) (6818:6818:6818))
        (PORT d[8] (6003:6003:6003) (6157:6157:6157))
        (PORT d[9] (4872:4872:4872) (5120:5120:5120))
        (PORT d[10] (4964:4964:4964) (5244:5244:5244))
        (PORT d[11] (6963:6963:6963) (7238:7238:7238))
        (PORT d[12] (7348:7348:7348) (7631:7631:7631))
        (PORT clk (2970:2970:2970) (3040:3040:3040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (1745:1745:1745))
        (PORT clk (2970:2970:2970) (3040:3040:3040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3044:3044:3044))
        (PORT d[0] (4573:4573:4573) (4426:4426:4426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3045:3045:3045))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3045:3045:3045))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3045:3045:3045))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3045:3045:3045))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3115:3115:3115) (3117:3117:3117))
        (PORT clk (2987:2987:2987) (3112:3112:3112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2242:2242:2242))
        (PORT d[1] (2281:2281:2281) (2340:2340:2340))
        (PORT d[2] (2446:2446:2446) (2464:2464:2464))
        (PORT d[3] (3538:3538:3538) (3570:3570:3570))
        (PORT d[4] (3443:3443:3443) (3532:3532:3532))
        (PORT d[5] (2554:2554:2554) (2526:2526:2526))
        (PORT d[6] (2857:2857:2857) (2880:2880:2880))
        (PORT d[7] (2719:2719:2719) (2726:2726:2726))
        (PORT d[8] (3458:3458:3458) (3449:3449:3449))
        (PORT d[9] (2932:2932:2932) (3014:3014:3014))
        (PORT d[10] (2429:2429:2429) (2436:2436:2436))
        (PORT d[11] (2763:2763:2763) (2782:2782:2782))
        (PORT d[12] (2722:2722:2722) (2698:2698:2698))
        (PORT clk (2984:2984:2984) (3108:3108:3108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2254:2254:2254))
        (PORT clk (2984:2984:2984) (3108:3108:3108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3112:3112:3112))
        (PORT d[0] (2836:2836:2836) (2777:2777:2777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2988:2988:2988) (3113:3113:3113))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2988:2988:2988) (3113:3113:3113))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2988:2988:2988) (3113:3113:3113))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2988:2988:2988) (3113:3113:3113))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1550:1550:1550) (1435:1435:1435))
        (PORT clk (2913:2913:2913) (2987:2987:2987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6679:6679:6679) (6921:6921:6921))
        (PORT d[1] (6143:6143:6143) (6328:6328:6328))
        (PORT d[2] (4661:4661:4661) (4934:4934:4934))
        (PORT d[3] (6245:6245:6245) (6486:6486:6486))
        (PORT d[4] (6323:6323:6323) (6576:6576:6576))
        (PORT d[5] (5126:5126:5126) (5341:5341:5341))
        (PORT d[6] (5349:5349:5349) (5622:5622:5622))
        (PORT d[7] (5125:5125:5125) (5319:5319:5319))
        (PORT d[8] (4997:4997:4997) (5254:5254:5254))
        (PORT d[9] (4196:4196:4196) (4430:4430:4430))
        (PORT d[10] (5293:5293:5293) (5560:5560:5560))
        (PORT d[11] (7938:7938:7938) (8072:8072:8072))
        (PORT d[12] (7571:7571:7571) (7789:7789:7789))
        (PORT clk (2909:2909:2909) (2983:2983:2983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (1943:1943:1943))
        (PORT clk (2909:2909:2909) (2983:2983:2983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2913:2913:2913) (2987:2987:2987))
        (PORT d[0] (3353:3353:3353) (3166:3166:3166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2914:2914:2914) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2914:2914:2914) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2914:2914:2914) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2914:2914:2914) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2774:2774:2774) (2787:2787:2787))
        (PORT clk (3035:3035:3035) (3159:3159:3159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2519:2519:2519))
        (PORT d[1] (2302:2302:2302) (2362:2362:2362))
        (PORT d[2] (2366:2366:2366) (2404:2404:2404))
        (PORT d[3] (3529:3529:3529) (3564:3564:3564))
        (PORT d[4] (3093:3093:3093) (3192:3192:3192))
        (PORT d[5] (3141:3141:3141) (3171:3171:3171))
        (PORT d[6] (2537:2537:2537) (2562:2562:2562))
        (PORT d[7] (2681:2681:2681) (2676:2676:2676))
        (PORT d[8] (2852:2852:2852) (2895:2895:2895))
        (PORT d[9] (2921:2921:2921) (3000:3000:3000))
        (PORT d[10] (2409:2409:2409) (2415:2415:2415))
        (PORT d[11] (2493:2493:2493) (2534:2534:2534))
        (PORT d[12] (3932:3932:3932) (3858:3858:3858))
        (PORT clk (3032:3032:3032) (3155:3155:3155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2295:2295:2295) (2197:2197:2197))
        (PORT clk (3032:3032:3032) (3155:3155:3155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3035:3035:3035) (3159:3159:3159))
        (PORT d[0] (2994:2994:2994) (2883:2883:2883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3036:3036:3036) (3160:3160:3160))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3036:3036:3036) (3160:3160:3160))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3036:3036:3036) (3160:3160:3160))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3036:3036:3036) (3160:3160:3160))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4080:4080:4080) (4024:4024:4024))
        (PORT clk (2902:2902:2902) (2991:2991:2991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6356:6356:6356) (6614:6614:6614))
        (PORT d[1] (5852:5852:5852) (6047:6047:6047))
        (PORT d[2] (4989:4989:4989) (5236:5236:5236))
        (PORT d[3] (6269:6269:6269) (6494:6494:6494))
        (PORT d[4] (5997:5997:5997) (6263:6263:6263))
        (PORT d[5] (4804:4804:4804) (5024:5024:5024))
        (PORT d[6] (5010:5010:5010) (5294:5294:5294))
        (PORT d[7] (5179:5179:5179) (5371:5371:5371))
        (PORT d[8] (4994:4994:4994) (5254:5254:5254))
        (PORT d[9] (5616:5616:5616) (5866:5866:5866))
        (PORT d[10] (6158:6158:6158) (6369:6369:6369))
        (PORT d[11] (5926:5926:5926) (6197:6197:6197))
        (PORT d[12] (7228:7228:7228) (7449:7449:7449))
        (PORT clk (2898:2898:2898) (2987:2987:2987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2213:2213:2213))
        (PORT clk (2898:2898:2898) (2987:2987:2987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2902:2902:2902) (2991:2991:2991))
        (PORT d[0] (4975:4975:4975) (4871:4871:4871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (2992:2992:2992))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (2992:2992:2992))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (2992:2992:2992))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (2992:2992:2992))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2724:2724:2724) (2637:2637:2637))
        (PORT datab (2417:2417:2417) (2355:2355:2355))
        (PORT datac (649:649:649) (610:610:610))
        (PORT datad (994:994:994) (939:939:939))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2254:2254:2254))
        (PORT clk (3050:3050:3050) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2314:2314:2314) (2283:2283:2283))
        (PORT d[1] (2677:2677:2677) (2753:2753:2753))
        (PORT d[2] (2769:2769:2769) (2782:2782:2782))
        (PORT d[3] (2905:2905:2905) (2962:2962:2962))
        (PORT d[4] (3043:3043:3043) (3137:3137:3137))
        (PORT d[5] (2792:2792:2792) (2832:2832:2832))
        (PORT d[6] (2910:2910:2910) (2973:2973:2973))
        (PORT d[7] (2704:2704:2704) (2702:2702:2702))
        (PORT d[8] (3450:3450:3450) (3450:3450:3450))
        (PORT d[9] (2600:2600:2600) (2672:2672:2672))
        (PORT d[10] (2419:2419:2419) (2430:2430:2430))
        (PORT d[11] (2800:2800:2800) (2824:2824:2824))
        (PORT d[12] (3860:3860:3860) (3776:3776:3776))
        (PORT clk (3047:3047:3047) (3150:3150:3150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2323:2323:2323))
        (PORT clk (3047:3047:3047) (3150:3150:3150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3050:3050:3050) (3154:3154:3154))
        (PORT d[0] (3131:3131:3131) (3046:3046:3046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3051:3051:3051) (3155:3155:3155))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3051:3051:3051) (3155:3155:3155))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3051:3051:3051) (3155:3155:3155))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3051:3051:3051) (3155:3155:3155))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3409:3409:3409) (3374:3374:3374))
        (PORT clk (2880:2880:2880) (2979:2979:2979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6010:6010:6010) (6275:6275:6275))
        (PORT d[1] (5543:5543:5543) (5752:5752:5752))
        (PORT d[2] (5762:5762:5762) (6033:6033:6033))
        (PORT d[3] (5601:5601:5601) (5871:5871:5871))
        (PORT d[4] (5666:5666:5666) (5944:5944:5944))
        (PORT d[5] (4786:4786:4786) (5011:5011:5011))
        (PORT d[6] (5288:5288:5288) (5559:5559:5559))
        (PORT d[7] (5320:5320:5320) (5597:5597:5597))
        (PORT d[8] (5677:5677:5677) (5921:5921:5921))
        (PORT d[9] (4804:4804:4804) (5001:5001:5001))
        (PORT d[10] (6124:6124:6124) (6313:6313:6313))
        (PORT d[11] (7325:7325:7325) (7491:7491:7491))
        (PORT d[12] (6853:6853:6853) (7084:7084:7084))
        (PORT clk (2876:2876:2876) (2975:2975:2975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2173:2173:2173))
        (PORT clk (2876:2876:2876) (2975:2975:2975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2880:2880:2880) (2979:2979:2979))
        (PORT d[0] (4718:4718:4718) (4597:4597:4597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2881:2881:2881) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2881:2881:2881) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2881:2881:2881) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2881:2881:2881) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1718:1718:1718) (1676:1676:1676))
        (PORT datab (1728:1728:1728) (1637:1637:1637))
        (PORT datac (1346:1346:1346) (1316:1316:1316))
        (PORT datad (1917:1917:1917) (1839:1839:1839))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1366:1366:1366))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3059:3059:3059) (3007:3007:3007))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1973:1973:1973) (1809:1809:1809))
        (PORT sload (2340:2340:2340) (2474:2474:2474))
        (PORT ena (2133:2133:2133) (2038:2038:2038))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[4\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (880:880:880))
        (PORT datab (226:226:226) (256:256:256))
        (PORT datac (1251:1251:1251) (1177:1177:1177))
        (PORT datad (603:603:603) (552:552:552))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[4\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1224:1224:1224))
        (PORT datab (1036:1036:1036) (1039:1039:1039))
        (PORT datac (209:209:209) (237:237:237))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[4\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (702:702:702) (671:671:671))
        (PORT datad (1441:1441:1441) (1343:1343:1343))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[4\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1143:1143:1143))
        (PORT datab (1787:1787:1787) (1679:1679:1679))
        (PORT datac (1563:1563:1563) (1486:1486:1486))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[4\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1617:1617:1617) (1517:1517:1517))
        (PORT datab (923:923:923) (862:862:862))
        (PORT datac (1298:1298:1298) (1226:1226:1226))
        (PORT datad (380:380:380) (357:357:357))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (892:892:892) (830:830:830))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3114:3114:3114) (3047:3047:3047))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1414:1414:1414) (1399:1399:1399))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2079:2079:2079))
        (PORT clk (2975:2975:2975) (3093:3093:3093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (1800:1800:1800))
        (PORT d[1] (3116:3116:3116) (3242:3242:3242))
        (PORT d[2] (3108:3108:3108) (3167:3167:3167))
        (PORT d[3] (2055:2055:2055) (2049:2049:2049))
        (PORT d[4] (1557:1557:1557) (1572:1572:1572))
        (PORT d[5] (2668:2668:2668) (2604:2604:2604))
        (PORT d[6] (3193:3193:3193) (3244:3244:3244))
        (PORT d[7] (1723:1723:1723) (1707:1707:1707))
        (PORT d[8] (2485:2485:2485) (2493:2493:2493))
        (PORT d[9] (2135:2135:2135) (2178:2178:2178))
        (PORT d[10] (2859:2859:2859) (2905:2905:2905))
        (PORT d[11] (2852:2852:2852) (2837:2837:2837))
        (PORT d[12] (1739:1739:1739) (1727:1727:1727))
        (PORT clk (2972:2972:2972) (3089:3089:3089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (1793:1793:1793))
        (PORT clk (2972:2972:2972) (3089:3089:3089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3093:3093:3093))
        (PORT d[0] (3141:3141:3141) (2956:2956:2956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2976:2976:2976) (3094:3094:3094))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2976:2976:2976) (3094:3094:3094))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2976:2976:2976) (3094:3094:3094))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2976:2976:2976) (3094:3094:3094))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1864:1864:1864) (1780:1780:1780))
        (PORT clk (2840:2840:2840) (3040:3040:3040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7128:7128:7128) (7392:7392:7392))
        (PORT d[1] (6440:6440:6440) (6577:6577:6577))
        (PORT d[2] (5823:5823:5823) (6083:6083:6083))
        (PORT d[3] (7033:7033:7033) (7298:7298:7298))
        (PORT d[4] (3756:3756:3756) (3936:3936:3936))
        (PORT d[5] (4884:4884:4884) (5130:5130:5130))
        (PORT d[6] (5734:5734:5734) (6009:6009:6009))
        (PORT d[7] (6931:6931:6931) (7143:7143:7143))
        (PORT d[8] (4694:4694:4694) (4872:4872:4872))
        (PORT d[9] (5209:5209:5209) (5446:5446:5446))
        (PORT d[10] (5315:5315:5315) (5579:5579:5579))
        (PORT d[11] (7349:7349:7349) (7616:7616:7616))
        (PORT d[12] (7688:7688:7688) (7960:7960:7960))
        (PORT clk (2836:2836:2836) (3036:3036:3036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (1942:1942:1942))
        (PORT clk (2836:2836:2836) (3036:3036:3036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:2840:2840) (3040:3040:3040))
        (PORT d[0] (4230:4230:4230) (4102:4102:4102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2841:2841:2841) (3041:3041:3041))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2841:2841:2841) (3041:3041:3041))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2841:2841:2841) (3041:3041:3041))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2841:2841:2841) (3041:3041:3041))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2082:2082:2082))
        (PORT clk (3050:3050:3050) (3135:3135:3135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3175:3175:3175) (3093:3093:3093))
        (PORT d[1] (2313:2313:2313) (2403:2403:2403))
        (PORT d[2] (2496:2496:2496) (2540:2540:2540))
        (PORT d[3] (2467:2467:2467) (2521:2521:2521))
        (PORT d[4] (3004:3004:3004) (3092:3092:3092))
        (PORT d[5] (3238:3238:3238) (3178:3178:3178))
        (PORT d[6] (2597:2597:2597) (2657:2657:2657))
        (PORT d[7] (3019:3019:3019) (2998:2998:2998))
        (PORT d[8] (2867:2867:2867) (2895:2895:2895))
        (PORT d[9] (2584:2584:2584) (2649:2649:2649))
        (PORT d[10] (2457:2457:2457) (2464:2464:2464))
        (PORT d[11] (2854:2854:2854) (2916:2916:2916))
        (PORT d[12] (3283:3283:3283) (3222:3222:3222))
        (PORT clk (3047:3047:3047) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2334:2334:2334))
        (PORT clk (3047:3047:3047) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3050:3050:3050) (3135:3135:3135))
        (PORT d[0] (3182:3182:3182) (3095:3095:3095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3051:3051:3051) (3136:3136:3136))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3051:3051:3051) (3136:3136:3136))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3051:3051:3051) (3136:3136:3136))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3051:3051:3051) (3136:3136:3136))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2732:2732:2732) (2716:2716:2716))
        (PORT clk (2971:2971:2971) (3036:3036:3036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5604:5604:5604) (5862:5862:5862))
        (PORT d[1] (5118:5118:5118) (5315:5315:5315))
        (PORT d[2] (5080:5080:5080) (5369:5369:5369))
        (PORT d[3] (5375:5375:5375) (5661:5661:5661))
        (PORT d[4] (5277:5277:5277) (5557:5557:5557))
        (PORT d[5] (5507:5507:5507) (5705:5705:5705))
        (PORT d[6] (5732:5732:5732) (6002:6002:6002))
        (PORT d[7] (5282:5282:5282) (5554:5554:5554))
        (PORT d[8] (5997:5997:5997) (6230:6230:6230))
        (PORT d[9] (4898:4898:4898) (5167:5167:5167))
        (PORT d[10] (5431:5431:5431) (5654:5654:5654))
        (PORT d[11] (6456:6456:6456) (6660:6660:6660))
        (PORT d[12] (6135:6135:6135) (6368:6368:6368))
        (PORT clk (2967:2967:2967) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2303:2303:2303))
        (PORT clk (2967:2967:2967) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3036:3036:3036))
        (PORT d[0] (4756:4756:4756) (4632:4632:4632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (1723:1723:1723))
        (PORT clk (2902:2902:2902) (3027:3027:3027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1561:1561:1561))
        (PORT d[1] (3143:3143:3143) (3269:3269:3269))
        (PORT d[2] (2051:2051:2051) (2029:2029:2029))
        (PORT d[3] (1756:1756:1756) (1771:1771:1771))
        (PORT d[4] (1531:1531:1531) (1547:1547:1547))
        (PORT d[5] (2366:2366:2366) (2313:2313:2313))
        (PORT d[6] (3395:3395:3395) (3417:3417:3417))
        (PORT d[7] (1693:1693:1693) (1675:1675:1675))
        (PORT d[8] (2173:2173:2173) (2187:2187:2187))
        (PORT d[9] (2153:2153:2153) (2195:2195:2195))
        (PORT d[10] (2875:2875:2875) (2923:2923:2923))
        (PORT d[11] (2872:2872:2872) (2854:2854:2854))
        (PORT d[12] (2134:2134:2134) (2116:2116:2116))
        (PORT clk (2899:2899:2899) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (1736:1736:1736))
        (PORT clk (2899:2899:2899) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2902:2902:2902) (3027:3027:3027))
        (PORT d[0] (2463:2463:2463) (2344:2344:2344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3052:3052:3052) (3007:3007:3007))
        (PORT clk (2814:2814:2814) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7109:7109:7109) (7374:7374:7374))
        (PORT d[1] (6749:6749:6749) (6865:6865:6865))
        (PORT d[2] (5798:5798:5798) (6058:6058:6058))
        (PORT d[3] (7398:7398:7398) (7640:7640:7640))
        (PORT d[4] (6020:6020:6020) (6340:6340:6340))
        (PORT d[5] (5186:5186:5186) (5416:5416:5416))
        (PORT d[6] (5735:5735:5735) (6010:6010:6010))
        (PORT d[7] (6945:6945:6945) (7158:7158:7158))
        (PORT d[8] (6337:6337:6337) (6477:6477:6477))
        (PORT d[9] (5531:5531:5531) (5756:5756:5756))
        (PORT d[10] (4958:4958:4958) (5234:5234:5234))
        (PORT d[11] (7296:7296:7296) (7560:7560:7560))
        (PORT d[12] (7721:7721:7721) (7993:7993:7993))
        (PORT clk (2810:2810:2810) (3006:3006:3006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (1843:1843:1843))
        (PORT clk (2810:2810:2810) (3006:3006:3006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (3010:3010:3010))
        (PORT d[0] (2724:2724:2724) (2633:2633:2633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (3011:3011:3011))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (3011:3011:3011))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (3011:3011:3011))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (3011:3011:3011))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (2099:2099:2099))
        (PORT clk (2930:2930:2930) (3064:3064:3064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (1891:1891:1891))
        (PORT d[1] (3095:3095:3095) (3220:3220:3220))
        (PORT d[2] (3068:3068:3068) (3131:3131:3131))
        (PORT d[3] (2807:2807:2807) (2818:2818:2818))
        (PORT d[4] (1909:1909:1909) (1913:1913:1913))
        (PORT d[5] (2665:2665:2665) (2604:2604:2604))
        (PORT d[6] (3241:3241:3241) (3288:3288:3288))
        (PORT d[7] (1997:1997:1997) (1951:1951:1951))
        (PORT d[8] (2525:2525:2525) (2532:2532:2532))
        (PORT d[9] (2821:2821:2821) (2831:2831:2831))
        (PORT d[10] (2534:2534:2534) (2591:2591:2591))
        (PORT d[11] (3144:3144:3144) (3116:3116:3116))
        (PORT d[12] (2117:2117:2117) (2097:2097:2097))
        (PORT clk (2927:2927:2927) (3060:3060:3060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2065:2065:2065))
        (PORT clk (2927:2927:2927) (3060:3060:3060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (3064:3064:3064))
        (PORT d[0] (2756:2756:2756) (2628:2628:2628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2931:2931:2931) (3065:3065:3065))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2931:2931:2931) (3065:3065:3065))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2931:2931:2931) (3065:3065:3065))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2931:2931:2931) (3065:3065:3065))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3866:3866:3866) (3719:3719:3719))
        (PORT clk (2975:2975:2975) (3047:3047:3047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6804:6804:6804) (7084:7084:7084))
        (PORT d[1] (6089:6089:6089) (6239:6239:6239))
        (PORT d[2] (5791:5791:5791) (6060:6060:6060))
        (PORT d[3] (7026:7026:7026) (7290:7290:7290))
        (PORT d[4] (6917:6917:6917) (7145:7145:7145))
        (PORT d[5] (4875:4875:4875) (5120:5120:5120))
        (PORT d[6] (5712:5712:5712) (5984:5984:5984))
        (PORT d[7] (6585:6585:6585) (6810:6810:6810))
        (PORT d[8] (6055:6055:6055) (6209:6209:6209))
        (PORT d[9] (5201:5201:5201) (5437:5437:5437))
        (PORT d[10] (4910:4910:4910) (5178:5178:5178))
        (PORT d[11] (6970:6970:6970) (7254:7254:7254))
        (PORT d[12] (7666:7666:7666) (7936:7936:7936))
        (PORT clk (2971:2971:2971) (3043:3043:3043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2060:2060:2060) (1880:1880:1880))
        (PORT clk (2971:2971:2971) (3043:3043:3043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3047:3047:3047))
        (PORT d[0] (5554:5554:5554) (5435:5435:5435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2976:2976:2976) (3048:3048:3048))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2976:2976:2976) (3048:3048:3048))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2976:2976:2976) (3048:3048:3048))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2976:2976:2976) (3048:3048:3048))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (585:585:585))
        (PORT datab (1589:1589:1589) (1541:1541:1541))
        (PORT datac (1591:1591:1591) (1554:1554:1554))
        (PORT datad (709:709:709) (672:672:672))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1501:1501:1501) (1447:1447:1447))
        (PORT datab (1708:1708:1708) (1544:1544:1544))
        (PORT datac (1907:1907:1907) (1874:1874:1874))
        (PORT datad (1584:1584:1584) (1524:1524:1524))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2072:2072:2072))
        (PORT clk (2789:2789:2789) (2933:2933:2933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2492:2492:2492))
        (PORT d[1] (1064:1064:1064) (1068:1068:1068))
        (PORT d[2] (2572:2572:2572) (2532:2532:2532))
        (PORT d[3] (2106:2106:2106) (2117:2117:2117))
        (PORT d[4] (854:854:854) (885:885:885))
        (PORT d[5] (2004:2004:2004) (1959:1959:1959))
        (PORT d[6] (1751:1751:1751) (1725:1725:1725))
        (PORT d[7] (1749:1749:1749) (1726:1726:1726))
        (PORT d[8] (2096:2096:2096) (2098:2098:2098))
        (PORT d[9] (1993:1993:1993) (1936:1936:1936))
        (PORT d[10] (2567:2567:2567) (2636:2636:2636))
        (PORT d[11] (2185:2185:2185) (2185:2185:2185))
        (PORT d[12] (1075:1075:1075) (1082:1082:1082))
        (PORT clk (2786:2786:2786) (2929:2929:2929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (1735:1735:1735))
        (PORT clk (2786:2786:2786) (2929:2929:2929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2789:2789:2789) (2933:2933:2933))
        (PORT d[0] (2161:2161:2161) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2934:2934:2934))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2934:2934:2934))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2934:2934:2934))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2934:2934:2934))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2393:2393:2393))
        (PORT clk (2525:2525:2525) (2723:2723:2723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5666:5666:5666) (5908:5908:5908))
        (PORT d[1] (7081:7081:7081) (7201:7201:7201))
        (PORT d[2] (4936:4936:4936) (5191:5191:5191))
        (PORT d[3] (8058:8058:8058) (8287:8287:8287))
        (PORT d[4] (6732:6732:6732) (7029:7029:7029))
        (PORT d[5] (4512:4512:4512) (4742:4742:4742))
        (PORT d[6] (6718:6718:6718) (6970:6970:6970))
        (PORT d[7] (7604:7604:7604) (7793:7793:7793))
        (PORT d[8] (7062:7062:7062) (7184:7184:7184))
        (PORT d[9] (6194:6194:6194) (6398:6398:6398))
        (PORT d[10] (4942:4942:4942) (5190:5190:5190))
        (PORT d[11] (7937:7937:7937) (8176:8176:8176))
        (PORT d[12] (8362:8362:8362) (8612:8612:8612))
        (PORT clk (2521:2521:2521) (2719:2719:2719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1455:1455:1455))
        (PORT clk (2521:2521:2521) (2719:2719:2719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2723:2723:2723))
        (PORT d[0] (3862:3862:3862) (3815:3815:3815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2724:2724:2724))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2724:2724:2724))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2724:2724:2724))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2724:2724:2724))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (1771:1771:1771))
        (PORT clk (3030:3030:3030) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2191:2191:2191))
        (PORT d[1] (3415:3415:3415) (3526:3526:3526))
        (PORT d[2] (2252:2252:2252) (2229:2229:2229))
        (PORT d[3] (1813:1813:1813) (1833:1833:1833))
        (PORT d[4] (1217:1217:1217) (1246:1246:1246))
        (PORT d[5] (2337:2337:2337) (2281:2281:2281))
        (PORT d[6] (2875:2875:2875) (2939:2939:2939))
        (PORT d[7] (1643:1643:1643) (1605:1605:1605))
        (PORT d[8] (2124:2124:2124) (2137:2137:2137))
        (PORT d[9] (2117:2117:2117) (2159:2159:2159))
        (PORT d[10] (3246:3246:3246) (3285:3285:3285))
        (PORT d[11] (2539:2539:2539) (2534:2534:2534))
        (PORT d[12] (2082:2082:2082) (2064:2064:2064))
        (PORT clk (3027:3027:3027) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1546:1546:1546))
        (PORT clk (3027:3027:3027) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3117:3117:3117))
        (PORT d[0] (2399:2399:2399) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3031:3031:3031) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3031:3031:3031) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3031:3031:3031) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3031:3031:3031) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2723:2723:2723) (2686:2686:2686))
        (PORT clk (2592:2592:2592) (2742:2742:2742))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5988:5988:5988) (6214:6214:6214))
        (PORT d[1] (6764:6764:6764) (6896:6896:6896))
        (PORT d[2] (4637:4637:4637) (4905:4905:4905))
        (PORT d[3] (7719:7719:7719) (7962:7962:7962))
        (PORT d[4] (6393:6393:6393) (6704:6704:6704))
        (PORT d[5] (4582:4582:4582) (4808:4808:4808))
        (PORT d[6] (6087:6087:6087) (6355:6355:6355))
        (PORT d[7] (7266:7266:7266) (7467:7467:7467))
        (PORT d[8] (6721:6721:6721) (6854:6854:6854))
        (PORT d[9] (3985:3985:3985) (4166:4166:4166))
        (PORT d[10] (5640:5640:5640) (5893:5893:5893))
        (PORT d[11] (7623:7623:7623) (7875:7875:7875))
        (PORT d[12] (8031:8031:8031) (8293:8293:8293))
        (PORT clk (2588:2588:2588) (2738:2738:2738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (1618:1618:1618))
        (PORT clk (2588:2588:2588) (2738:2738:2738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2592:2592:2592) (2742:2742:2742))
        (PORT d[0] (3430:3430:3430) (3227:3227:3227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2593:2593:2593) (2743:2743:2743))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2593:2593:2593) (2743:2743:2743))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2593:2593:2593) (2743:2743:2743))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2593:2593:2593) (2743:2743:2743))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1028:1028:1028))
        (PORT datab (1121:1121:1121) (1106:1106:1106))
        (PORT datac (586:586:586) (527:527:527))
        (PORT datad (713:713:713) (676:676:676))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1701:1701:1701) (1691:1691:1691))
        (PORT clk (2973:2973:2973) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3491:3491:3491) (3363:3363:3363))
        (PORT d[1] (3460:3460:3460) (3562:3562:3562))
        (PORT d[2] (3675:3675:3675) (3668:3668:3668))
        (PORT d[3] (2515:2515:2515) (2539:2539:2539))
        (PORT d[4] (2531:2531:2531) (2518:2518:2518))
        (PORT d[5] (3324:3324:3324) (3237:3237:3237))
        (PORT d[6] (3218:3218:3218) (3291:3291:3291))
        (PORT d[7] (2801:2801:2801) (2843:2843:2843))
        (PORT d[8] (3236:3236:3236) (3252:3252:3252))
        (PORT d[9] (2457:2457:2457) (2488:2488:2488))
        (PORT d[10] (2529:2529:2529) (2583:2583:2583))
        (PORT d[11] (3546:3546:3546) (3513:3513:3513))
        (PORT d[12] (2790:2790:2790) (2752:2752:2752))
        (PORT clk (2970:2970:2970) (3092:3092:3092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2351:2351:2351))
        (PORT clk (2970:2970:2970) (3092:3092:3092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3096:3096:3096))
        (PORT d[0] (2978:2978:2978) (2847:2847:2847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3097:3097:3097))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3097:3097:3097))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3097:3097:3097))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3097:3097:3097))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3202:3202:3202) (3078:3078:3078))
        (PORT clk (2973:2973:2973) (3027:3027:3027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6115:6115:6115) (6411:6411:6411))
        (PORT d[1] (5443:5443:5443) (5614:5614:5614))
        (PORT d[2] (5144:5144:5144) (5427:5427:5427))
        (PORT d[3] (6361:6361:6361) (6649:6649:6649))
        (PORT d[4] (6613:6613:6613) (6857:6857:6857))
        (PORT d[5] (5176:5176:5176) (5426:5426:5426))
        (PORT d[6] (5415:5415:5415) (5703:5703:5703))
        (PORT d[7] (6257:6257:6257) (6490:6490:6490))
        (PORT d[8] (5675:5675:5675) (5841:5841:5841))
        (PORT d[9] (4835:4835:4835) (5077:5077:5077))
        (PORT d[10] (5952:5952:5952) (6221:6221:6221))
        (PORT d[11] (6632:6632:6632) (6921:6921:6921))
        (PORT d[12] (7008:7008:7008) (7301:7301:7301))
        (PORT clk (2969:2969:2969) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (1835:1835:1835))
        (PORT clk (2969:2969:2969) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3027:3027:3027))
        (PORT d[0] (4725:4725:4725) (4477:4477:4477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (1765:1765:1765))
        (PORT clk (2981:2981:2981) (3093:3093:3093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2717:2717:2717))
        (PORT d[1] (3107:3107:3107) (3215:3215:3215))
        (PORT d[2] (3336:3336:3336) (3340:3340:3340))
        (PORT d[3] (2171:2171:2171) (2204:2204:2204))
        (PORT d[4] (2858:2858:2858) (2831:2831:2831))
        (PORT d[5] (2479:2479:2479) (2526:2526:2526))
        (PORT d[6] (3238:3238:3238) (3319:3319:3319))
        (PORT d[7] (3399:3399:3399) (3414:3414:3414))
        (PORT d[8] (2860:2860:2860) (2879:2879:2879))
        (PORT d[9] (2870:2870:2870) (2917:2917:2917))
        (PORT d[10] (3634:3634:3634) (3594:3594:3594))
        (PORT d[11] (3540:3540:3540) (3587:3587:3587))
        (PORT d[12] (3138:3138:3138) (3096:3096:3096))
        (PORT clk (2978:2978:2978) (3089:3089:3089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2172:2172:2172))
        (PORT clk (2978:2978:2978) (3089:3089:3089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3093:3093:3093))
        (PORT d[0] (3186:3186:3186) (3059:3059:3059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3094:3094:3094))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3094:3094:3094))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3094:3094:3094))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3094:3094:3094))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (2775:2775:2775))
        (PORT clk (2944:2944:2944) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5748:5748:5748) (6049:6049:6049))
        (PORT d[1] (5101:5101:5101) (5284:5284:5284))
        (PORT d[2] (5080:5080:5080) (5375:5375:5375))
        (PORT d[3] (6302:6302:6302) (6570:6570:6570))
        (PORT d[4] (5599:5599:5599) (5878:5878:5878))
        (PORT d[5] (4870:4870:4870) (5136:5136:5136))
        (PORT d[6] (5753:5753:5753) (6029:6029:6029))
        (PORT d[7] (5617:5617:5617) (5874:5874:5874))
        (PORT d[8] (5053:5053:5053) (5237:5237:5237))
        (PORT d[9] (4355:4355:4355) (4526:4526:4526))
        (PORT d[10] (5630:5630:5630) (5914:5914:5914))
        (PORT d[11] (6697:6697:6697) (6992:6992:6992))
        (PORT d[12] (6676:6676:6676) (6978:6978:6978))
        (PORT clk (2940:2940:2940) (3019:3019:3019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1943:1943:1943) (1832:1832:1832))
        (PORT clk (2940:2940:2940) (3019:3019:3019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2944:2944:2944) (3023:3023:3023))
        (PORT d[0] (2848:2848:2848) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (3024:3024:3024))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (3024:3024:3024))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (3024:3024:3024))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (3024:3024:3024))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (969:969:969))
        (PORT datab (1513:1513:1513) (1455:1455:1455))
        (PORT datac (1735:1735:1735) (1720:1720:1720))
        (PORT datad (1998:1998:1998) (1946:1946:1946))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1737:1737:1737) (1653:1653:1653))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3110:3110:3110) (3078:3078:3078))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1699:1699:1699) (1664:1664:1664))
        (PORT sload (2005:2005:2005) (2132:2132:2132))
        (PORT ena (2394:2394:2394) (2269:2269:2269))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2005:2005:2005))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1619:1619:1619) (1570:1570:1570))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (378:378:378))
        (PORT datab (2062:2062:2062) (1934:1934:1934))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[6\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (846:846:846))
        (PORT datab (463:463:463) (476:476:476))
        (PORT datad (799:799:799) (826:826:826))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[6\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (474:474:474))
        (PORT datab (1011:1011:1011) (1001:1001:1001))
        (PORT datad (595:595:595) (544:544:544))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[6\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1162:1162:1162) (1077:1077:1077))
        (PORT datab (260:260:260) (287:287:287))
        (PORT datac (1023:1023:1023) (1013:1013:1013))
        (PORT datad (1316:1316:1316) (1180:1180:1180))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[6\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1042:1042:1042))
        (PORT datab (993:993:993) (915:915:915))
        (PORT datac (214:214:214) (245:245:245))
        (PORT datad (968:968:968) (959:959:959))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[6\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (443:443:443))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (389:389:389) (370:370:370))
        (PORT datad (886:886:886) (832:832:832))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[6\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (744:744:744))
        (PORT datab (1106:1106:1106) (1036:1036:1036))
        (PORT datac (1049:1049:1049) (1016:1016:1016))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[6\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1077:1077:1077))
        (PORT datab (2990:2990:2990) (2928:2928:2928))
        (PORT datac (630:630:630) (573:573:573))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2260:2260:2260))
        (PORT asdata (1016:1016:1016) (972:972:972))
        (PORT ena (2470:2470:2470) (2325:2325:2325))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[6\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (656:656:656))
        (PORT datab (570:570:570) (610:610:610))
        (PORT datad (739:739:739) (745:745:745))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[6\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1019:1019:1019))
        (PORT datab (439:439:439) (473:473:473))
        (PORT datad (658:658:658) (631:631:631))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[6\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1047:1047:1047))
        (PORT datab (239:239:239) (265:265:265))
        (PORT datad (641:641:641) (615:615:615))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (875:875:875))
        (PORT datac (214:214:214) (244:244:244))
        (PORT datad (647:647:647) (646:646:646))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2751:2751:2751) (2735:2735:2735))
        (PORT clk (2980:2980:2980) (3100:3100:3100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2698:2698:2698) (2676:2676:2676))
        (PORT d[1] (3013:3013:3013) (3094:3094:3094))
        (PORT d[2] (2461:2461:2461) (2497:2497:2497))
        (PORT d[3] (3304:3304:3304) (3410:3410:3410))
        (PORT d[4] (3310:3310:3310) (3350:3350:3350))
        (PORT d[5] (3239:3239:3239) (3308:3308:3308))
        (PORT d[6] (3544:3544:3544) (3590:3590:3590))
        (PORT d[7] (3439:3439:3439) (3450:3450:3450))
        (PORT d[8] (3227:3227:3227) (3266:3266:3266))
        (PORT d[9] (2143:2143:2143) (2169:2169:2169))
        (PORT d[10] (2669:2669:2669) (2761:2761:2761))
        (PORT d[11] (2311:2311:2311) (2380:2380:2380))
        (PORT d[12] (3149:3149:3149) (3175:3175:3175))
        (PORT clk (2977:2977:2977) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2550:2550:2550))
        (PORT clk (2977:2977:2977) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3100:3100:3100))
        (PORT d[0] (3053:3053:3053) (2963:2963:2963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3101:3101:3101))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3101:3101:3101))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3101:3101:3101))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3101:3101:3101))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2432:2432:2432))
        (PORT clk (2942:2942:2942) (3017:3017:3017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5216:5216:5216) (5447:5447:5447))
        (PORT d[1] (4468:4468:4468) (4684:4684:4684))
        (PORT d[2] (5194:5194:5194) (5413:5413:5413))
        (PORT d[3] (4867:4867:4867) (5075:5075:5075))
        (PORT d[4] (4914:4914:4914) (5158:5158:5158))
        (PORT d[5] (6801:6801:6801) (6966:6966:6966))
        (PORT d[6] (4954:4954:4954) (5191:5191:5191))
        (PORT d[7] (7533:7533:7533) (7602:7602:7602))
        (PORT d[8] (6380:6380:6380) (6627:6627:6627))
        (PORT d[9] (5234:5234:5234) (5479:5479:5479))
        (PORT d[10] (6222:6222:6222) (6446:6446:6446))
        (PORT d[11] (4546:4546:4546) (4798:4798:4798))
        (PORT d[12] (4547:4547:4547) (4798:4798:4798))
        (PORT clk (2938:2938:2938) (3013:3013:3013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2354:2354:2354) (2287:2287:2287))
        (PORT clk (2938:2938:2938) (3013:3013:3013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (3017:3017:3017))
        (PORT d[0] (3883:3883:3883) (3823:3823:3823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3018:3018:3018))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3018:3018:3018))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3018:3018:3018))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3018:3018:3018))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2369:2369:2369))
        (PORT clk (3204:3204:3204) (3263:3263:3263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2335:2335:2335))
        (PORT d[1] (2893:2893:2893) (2945:2945:2945))
        (PORT d[2] (2455:2455:2455) (2488:2488:2488))
        (PORT d[3] (3634:3634:3634) (3723:3723:3723))
        (PORT d[4] (2659:2659:2659) (2735:2735:2735))
        (PORT d[5] (2913:2913:2913) (2983:2983:2983))
        (PORT d[6] (2944:2944:2944) (3015:3015:3015))
        (PORT d[7] (2837:2837:2837) (2871:2871:2871))
        (PORT d[8] (2852:2852:2852) (2905:2905:2905))
        (PORT d[9] (2731:2731:2731) (2731:2731:2731))
        (PORT d[10] (2621:2621:2621) (2686:2686:2686))
        (PORT d[11] (2320:2320:2320) (2383:2383:2383))
        (PORT d[12] (3159:3159:3159) (3185:3185:3185))
        (PORT clk (3201:3201:3201) (3259:3259:3259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2527:2527:2527))
        (PORT clk (3201:3201:3201) (3259:3259:3259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3204:3204:3204) (3263:3263:3263))
        (PORT d[0] (3222:3222:3222) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3205:3205:3205) (3264:3264:3264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3205:3205:3205) (3264:3264:3264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3205:3205:3205) (3264:3264:3264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3205:3205:3205) (3264:3264:3264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3029:3029:3029) (3015:3015:3015))
        (PORT clk (3055:3055:3055) (3098:3098:3098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4888:4888:4888) (5097:5097:5097))
        (PORT d[1] (4262:4262:4262) (4524:4524:4524))
        (PORT d[2] (4712:4712:4712) (4904:4904:4904))
        (PORT d[3] (5553:5553:5553) (5746:5746:5746))
        (PORT d[4] (5567:5567:5567) (5783:5783:5783))
        (PORT d[5] (7386:7386:7386) (7527:7527:7527))
        (PORT d[6] (4644:4644:4644) (4911:4911:4911))
        (PORT d[7] (4418:4418:4418) (4595:4595:4595))
        (PORT d[8] (7099:7099:7099) (7333:7333:7333))
        (PORT d[9] (4136:4136:4136) (4363:4363:4363))
        (PORT d[10] (6888:6888:6888) (7094:7094:7094))
        (PORT d[11] (4578:4578:4578) (4828:4828:4828))
        (PORT d[12] (4552:4552:4552) (4806:4806:4806))
        (PORT clk (3051:3051:3051) (3094:3094:3094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2374:2374:2374) (2330:2330:2330))
        (PORT clk (3051:3051:3051) (3094:3094:3094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3055:3055:3055) (3098:3098:3098))
        (PORT d[0] (4507:4507:4507) (4310:4310:4310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3099:3099:3099))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3099:3099:3099))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3099:3099:3099))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3099:3099:3099))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2750:2750:2750) (2726:2726:2726))
        (PORT clk (3117:3117:3117) (3202:3202:3202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2319:2319:2319))
        (PORT d[1] (2653:2653:2653) (2738:2738:2738))
        (PORT d[2] (3097:3097:3097) (3105:3105:3105))
        (PORT d[3] (3617:3617:3617) (3702:3702:3702))
        (PORT d[4] (2988:2988:2988) (3045:3045:3045))
        (PORT d[5] (2918:2918:2918) (3001:3001:3001))
        (PORT d[6] (3281:3281:3281) (3342:3342:3342))
        (PORT d[7] (3096:3096:3096) (3117:3117:3117))
        (PORT d[8] (2908:2908:2908) (2964:2964:2964))
        (PORT d[9] (3064:3064:3064) (3051:3051:3051))
        (PORT d[10] (2636:2636:2636) (2724:2724:2724))
        (PORT d[11] (2672:2672:2672) (2734:2734:2734))
        (PORT d[12] (3214:3214:3214) (3238:3238:3238))
        (PORT clk (3114:3114:3114) (3198:3198:3198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2566:2566:2566))
        (PORT clk (3114:3114:3114) (3198:3198:3198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3117:3117:3117) (3202:3202:3202))
        (PORT d[0] (3250:3250:3250) (3194:3194:3194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3118:3118:3118) (3203:3203:3203))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3118:3118:3118) (3203:3203:3203))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3118:3118:3118) (3203:3203:3203))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3118:3118:3118) (3203:3203:3203))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2786:2786:2786) (2772:2772:2772))
        (PORT clk (3063:3063:3063) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5222:5222:5222) (5445:5445:5445))
        (PORT d[1] (4614:4614:4614) (4853:4853:4853))
        (PORT d[2] (4258:4258:4258) (4505:4505:4505))
        (PORT d[3] (5210:5210:5210) (5411:5411:5411))
        (PORT d[4] (5226:5226:5226) (5460:5460:5460))
        (PORT d[5] (7076:7076:7076) (7233:7233:7233))
        (PORT d[6] (4621:4621:4621) (4886:4886:4886))
        (PORT d[7] (4768:4768:4768) (4930:4930:4930))
        (PORT d[8] (6687:6687:6687) (6925:6925:6925))
        (PORT d[9] (5612:5612:5612) (5851:5851:5851))
        (PORT d[10] (6571:6571:6571) (6791:6791:6791))
        (PORT d[11] (4565:4565:4565) (4816:4816:4816))
        (PORT d[12] (4566:4566:4566) (4819:4819:4819))
        (PORT clk (3059:3059:3059) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2472:2472:2472))
        (PORT clk (3059:3059:3059) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3063:3063:3063) (3106:3106:3106))
        (PORT d[0] (5180:5180:5180) (4841:4841:4841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2245:2245:2245))
        (PORT clk (3041:3041:3041) (3138:3138:3138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3089:3089:3089))
        (PORT d[1] (2317:2317:2317) (2405:2405:2405))
        (PORT d[2] (2965:2965:2965) (2952:2952:2952))
        (PORT d[3] (3830:3830:3830) (3887:3887:3887))
        (PORT d[4] (2895:2895:2895) (2946:2946:2946))
        (PORT d[5] (3444:3444:3444) (3455:3455:3455))
        (PORT d[6] (2590:2590:2590) (2664:2664:2664))
        (PORT d[7] (3234:3234:3234) (3293:3293:3293))
        (PORT d[8] (3165:3165:3165) (3204:3204:3204))
        (PORT d[9] (3098:3098:3098) (3122:3122:3122))
        (PORT d[10] (2187:2187:2187) (2226:2226:2226))
        (PORT d[11] (2759:2759:2759) (2749:2749:2749))
        (PORT d[12] (2422:2422:2422) (2443:2443:2443))
        (PORT clk (3038:3038:3038) (3134:3134:3134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2081:2081:2081) (2045:2045:2045))
        (PORT clk (3038:3038:3038) (3134:3134:3134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3041:3041:3041) (3138:3138:3138))
        (PORT d[0] (3134:3134:3134) (3025:3025:3025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (3139:3139:3139))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (3139:3139:3139))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (3139:3139:3139))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (3139:3139:3139))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3189:3189:3189))
        (PORT clk (2992:2992:2992) (3042:3042:3042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5296:5296:5296) (5529:5529:5529))
        (PORT d[1] (4196:4196:4196) (4393:4393:4393))
        (PORT d[2] (4608:4608:4608) (4842:4842:4842))
        (PORT d[3] (7330:7330:7330) (7527:7527:7527))
        (PORT d[4] (5251:5251:5251) (5475:5475:5475))
        (PORT d[5] (4134:4134:4134) (4347:4347:4347))
        (PORT d[6] (3851:3851:3851) (4074:4074:4074))
        (PORT d[7] (4754:4754:4754) (4938:4938:4938))
        (PORT d[8] (4967:4967:4967) (5197:5197:5197))
        (PORT d[9] (3786:3786:3786) (4005:4005:4005))
        (PORT d[10] (5452:5452:5452) (5641:5641:5641))
        (PORT d[11] (7615:7615:7615) (7838:7838:7838))
        (PORT d[12] (6549:6549:6549) (6766:6766:6766))
        (PORT clk (2988:2988:2988) (3038:3038:3038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2094:2094:2094) (2048:2048:2048))
        (PORT clk (2988:2988:2988) (3038:3038:3038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3042:3042:3042))
        (PORT d[0] (3331:3331:3331) (3221:3221:3221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3043:3043:3043))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3043:3043:3043))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3043:3043:3043))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3043:3043:3043))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1545:1545:1545) (1504:1504:1504))
        (PORT datab (1727:1727:1727) (1635:1635:1635))
        (PORT datac (2072:2072:2072) (1986:1986:1986))
        (PORT datad (1680:1680:1680) (1661:1661:1661))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1544:1544:1544) (1503:1503:1503))
        (PORT datab (1939:1939:1939) (1855:1855:1855))
        (PORT datac (1919:1919:1919) (1846:1846:1846))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2404:2404:2404))
        (PORT clk (3089:3089:3089) (3152:3152:3152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2533:2533:2533))
        (PORT d[1] (2662:2662:2662) (2745:2745:2745))
        (PORT d[2] (3122:3122:3122) (3129:3129:3129))
        (PORT d[3] (3602:3602:3602) (3683:3683:3683))
        (PORT d[4] (2716:2716:2716) (2790:2790:2790))
        (PORT d[5] (2910:2910:2910) (2992:2992:2992))
        (PORT d[6] (3231:3231:3231) (3293:3293:3293))
        (PORT d[7] (3115:3115:3115) (3140:3140:3140))
        (PORT d[8] (2875:2875:2875) (2931:2931:2931))
        (PORT d[9] (3030:3030:3030) (3027:3027:3027))
        (PORT d[10] (2614:2614:2614) (2679:2679:2679))
        (PORT d[11] (2263:2263:2263) (2323:2323:2323))
        (PORT d[12] (3189:3189:3189) (3214:3214:3214))
        (PORT clk (3086:3086:3086) (3148:3148:3148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2351:2351:2351))
        (PORT clk (3086:3086:3086) (3148:3148:3148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3152:3152:3152))
        (PORT d[0] (3102:3102:3102) (3029:3029:3029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3153:3153:3153))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3153:3153:3153))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3153:3153:3153))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3153:3153:3153))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (3038:3038:3038))
        (PORT clk (3048:3048:3048) (3091:3091:3091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5224:5224:5224) (5454:5454:5454))
        (PORT d[1] (4608:4608:4608) (4847:4847:4847))
        (PORT d[2] (4454:4454:4454) (4665:4665:4665))
        (PORT d[3] (5580:5580:5580) (5770:5770:5770))
        (PORT d[4] (5253:5253:5253) (5487:5487:5487))
        (PORT d[5] (7056:7056:7056) (7210:7210:7210))
        (PORT d[6] (4636:4636:4636) (4903:4903:4903))
        (PORT d[7] (4728:4728:4728) (4891:4891:4891))
        (PORT d[8] (7018:7018:7018) (7249:7249:7249))
        (PORT d[9] (5652:5652:5652) (5891:5891:5891))
        (PORT d[10] (6572:6572:6572) (6792:6792:6792))
        (PORT d[11] (4572:4572:4572) (4823:4823:4823))
        (PORT d[12] (4520:4520:4520) (4767:4767:4767))
        (PORT clk (3044:3044:3044) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2357:2357:2357))
        (PORT clk (3044:3044:3044) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3048:3048:3048) (3091:3091:3091))
        (PORT d[0] (3421:3421:3421) (3232:3232:3232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3049:3049:3049) (3092:3092:3092))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3049:3049:3049) (3092:3092:3092))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3049:3049:3049) (3092:3092:3092))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3049:3049:3049) (3092:3092:3092))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (2099:2099:2099))
        (PORT clk (3009:3009:3009) (3108:3108:3108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3186:3186:3186) (3101:3101:3101))
        (PORT d[1] (2610:2610:2610) (2669:2669:2669))
        (PORT d[2] (3011:3011:3011) (3043:3043:3043))
        (PORT d[3] (3566:3566:3566) (3655:3655:3655))
        (PORT d[4] (2329:2329:2329) (2411:2411:2411))
        (PORT d[5] (3105:3105:3105) (3122:3122:3122))
        (PORT d[6] (3098:3098:3098) (3116:3116:3116))
        (PORT d[7] (3595:3595:3595) (3669:3669:3669))
        (PORT d[8] (3211:3211:3211) (3265:3265:3265))
        (PORT d[9] (2566:2566:2566) (2643:2643:2643))
        (PORT d[10] (2489:2489:2489) (2516:2516:2516))
        (PORT d[11] (2777:2777:2777) (2767:2767:2767))
        (PORT d[12] (2448:2448:2448) (2471:2471:2471))
        (PORT clk (3006:3006:3006) (3104:3104:3104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2423:2423:2423))
        (PORT clk (3006:3006:3006) (3104:3104:3104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3009:3009:3009) (3108:3108:3108))
        (PORT d[0] (2904:2904:2904) (2845:2845:2845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3109:3109:3109))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3109:3109:3109))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3109:3109:3109))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3109:3109:3109))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (2873:2873:2873))
        (PORT clk (2974:2974:2974) (3046:3046:3046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5576:5576:5576) (5791:5791:5791))
        (PORT d[1] (4233:4233:4233) (4443:4443:4443))
        (PORT d[2] (4078:4078:4078) (4258:4258:4258))
        (PORT d[3] (7638:7638:7638) (7829:7829:7829))
        (PORT d[4] (5556:5556:5556) (5761:5761:5761))
        (PORT d[5] (4146:4146:4146) (4354:4354:4354))
        (PORT d[6] (3878:3878:3878) (4098:4098:4098))
        (PORT d[7] (4802:4802:4802) (4986:4986:4986))
        (PORT d[8] (4126:4126:4126) (4339:4339:4339))
        (PORT d[9] (3817:3817:3817) (4030:4030:4030))
        (PORT d[10] (5807:5807:5807) (5989:5989:5989))
        (PORT d[11] (4539:4539:4539) (4778:4778:4778))
        (PORT d[12] (6891:6891:6891) (7097:7097:7097))
        (PORT clk (2970:2970:2970) (3042:3042:3042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2154:2154:2154) (2115:2115:2115))
        (PORT clk (2970:2970:2970) (3042:3042:3042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3046:3046:3046))
        (PORT d[0] (3516:3516:3516) (3314:3314:3314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3047:3047:3047))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3047:3047:3047))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3047:3047:3047))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3047:3047:3047))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2314:2314:2314) (2279:2279:2279))
        (PORT clk (3007:3007:3007) (3108:3108:3108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3198:3198:3198) (3109:3109:3109))
        (PORT d[1] (2315:2315:2315) (2395:2395:2395))
        (PORT d[2] (3027:3027:3027) (3021:3021:3021))
        (PORT d[3] (3519:3519:3519) (3609:3609:3609))
        (PORT d[4] (2904:2904:2904) (2956:2956:2956))
        (PORT d[5] (3484:3484:3484) (3493:3493:3493))
        (PORT d[6] (2493:2493:2493) (2555:2555:2555))
        (PORT d[7] (3211:3211:3211) (3271:3271:3271))
        (PORT d[8] (2906:2906:2906) (2888:2888:2888))
        (PORT d[9] (3169:3169:3169) (3212:3212:3212))
        (PORT d[10] (2142:2142:2142) (2170:2170:2170))
        (PORT d[11] (3048:3048:3048) (3040:3040:3040))
        (PORT d[12] (2475:2475:2475) (2495:2495:2495))
        (PORT clk (3004:3004:3004) (3104:3104:3104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2215:2215:2215))
        (PORT clk (3004:3004:3004) (3104:3104:3104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3108:3108:3108))
        (PORT d[0] (3153:3153:3153) (3005:3005:3005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3109:3109:3109))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3109:3109:3109))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3109:3109:3109))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3109:3109:3109))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (3061:3061:3061))
        (PORT clk (3029:3029:3029) (3079:3079:3079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4911:4911:4911) (5139:5139:5139))
        (PORT d[1] (4181:4181:4181) (4385:4385:4385))
        (PORT d[2] (4601:4601:4601) (4839:4839:4839))
        (PORT d[3] (7271:7271:7271) (7477:7477:7477))
        (PORT d[4] (4905:4905:4905) (5136:5136:5136))
        (PORT d[5] (4175:4175:4175) (4387:4387:4387))
        (PORT d[6] (3896:3896:3896) (4116:4116:4116))
        (PORT d[7] (4475:4475:4475) (4668:4668:4668))
        (PORT d[8] (4930:4930:4930) (5159:5159:5159))
        (PORT d[9] (3769:3769:3769) (3987:3987:3987))
        (PORT d[10] (5411:5411:5411) (5594:5594:5594))
        (PORT d[11] (7264:7264:7264) (7506:7506:7506))
        (PORT d[12] (6598:6598:6598) (6826:6826:6826))
        (PORT clk (3025:3025:3025) (3075:3075:3075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2241:2241:2241))
        (PORT clk (3025:3025:3025) (3075:3075:3075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3079:3079:3079))
        (PORT d[0] (3923:3923:3923) (3770:3770:3770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3080:3080:3080))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3080:3080:3080))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3080:3080:3080))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3080:3080:3080))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2178:2178:2178) (2120:2120:2120))
        (PORT datab (2879:2879:2879) (2871:2871:2871))
        (PORT datac (955:955:955) (902:902:902))
        (PORT datad (949:949:949) (885:885:885))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2104:2104:2104))
        (PORT clk (3118:3118:3118) (3181:3181:3181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3243:3243:3243) (3157:3157:3157))
        (PORT d[1] (2595:2595:2595) (2664:2664:2664))
        (PORT d[2] (3015:3015:3015) (3045:3045:3045))
        (PORT d[3] (3518:3518:3518) (3608:3608:3608))
        (PORT d[4] (2600:2600:2600) (2659:2659:2659))
        (PORT d[5] (3063:3063:3063) (3080:3080:3080))
        (PORT d[6] (2903:2903:2903) (2962:2962:2962))
        (PORT d[7] (3621:3621:3621) (3693:3693:3693))
        (PORT d[8] (3191:3191:3191) (3241:3241:3241))
        (PORT d[9] (2700:2700:2700) (2702:2702:2702))
        (PORT d[10] (2495:2495:2495) (2522:2522:2522))
        (PORT d[11] (2448:2448:2448) (2469:2469:2469))
        (PORT d[12] (2412:2412:2412) (2433:2433:2433))
        (PORT clk (3115:3115:3115) (3177:3177:3177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2323:2323:2323))
        (PORT clk (3115:3115:3115) (3177:3177:3177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3118:3118:3118) (3181:3181:3181))
        (PORT d[0] (2856:2856:2856) (2795:2795:2795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3182:3182:3182))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3182:3182:3182))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3182:3182:3182))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3182:3182:3182))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2900:2900:2900) (2836:2836:2836))
        (PORT clk (2980:2980:2980) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5615:5615:5615) (5831:5831:5831))
        (PORT d[1] (3844:3844:3844) (4067:4067:4067))
        (PORT d[2] (4327:4327:4327) (4506:4506:4506))
        (PORT d[3] (7645:7645:7645) (7837:7837:7837))
        (PORT d[4] (5563:5563:5563) (5768:5768:5768))
        (PORT d[5] (4189:4189:4189) (4397:4397:4397))
        (PORT d[6] (3872:3872:3872) (4091:4091:4091))
        (PORT d[7] (5100:5100:5100) (5265:5265:5265))
        (PORT d[8] (5288:5288:5288) (5502:5502:5502))
        (PORT d[9] (3786:3786:3786) (3999:3999:3999))
        (PORT d[10] (5764:5764:5764) (5931:5931:5931))
        (PORT d[11] (4827:4827:4827) (5053:5053:5053))
        (PORT d[12] (6892:6892:6892) (7097:7097:7097))
        (PORT clk (2976:2976:2976) (3047:3047:3047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2256:2256:2256))
        (PORT clk (2976:2976:2976) (3047:3047:3047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3051:3051:3051))
        (PORT d[0] (4679:4679:4679) (4511:4511:4511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3052:3052:3052))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3052:3052:3052))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3052:3052:3052))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3052:3052:3052))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2058:2058:2058) (1998:1998:1998))
        (PORT datab (1729:1729:1729) (1638:1638:1638))
        (PORT datac (1638:1638:1638) (1514:1514:1514))
        (PORT datad (2050:2050:2050) (2008:2008:2008))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[7\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1365:1365:1365))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3059:3059:3059) (3007:3007:3007))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1694:1694:1694) (1665:1665:1665))
        (PORT sload (2340:2340:2340) (2474:2474:2474))
        (PORT ena (2133:2133:2133) (2038:2038:2038))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[7\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (558:558:558))
        (PORT datab (661:661:661) (609:609:609))
        (PORT datac (1156:1156:1156) (1073:1073:1073))
        (PORT datad (586:586:586) (544:544:544))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[7\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (902:902:902))
        (PORT datab (1580:1580:1580) (1533:1533:1533))
        (PORT datac (773:773:773) (787:787:787))
        (PORT datad (725:725:725) (700:700:700))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[7\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (439:439:439))
        (PORT datab (965:965:965) (909:909:909))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (904:904:904) (845:845:845))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[7\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (743:743:743))
        (PORT datab (1941:1941:1941) (1815:1815:1815))
        (PORT datac (1051:1051:1051) (1018:1018:1018))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[7\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (743:743:743))
        (PORT datab (1165:1165:1165) (1081:1081:1081))
        (PORT datac (581:581:581) (534:534:534))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2005:2005:2005))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1619:1619:1619) (1570:1570:1570))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (273:273:273))
        (PORT datab (793:793:793) (796:796:796))
        (PORT datac (1362:1362:1362) (1350:1350:1350))
        (PORT datad (757:757:757) (790:790:790))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1509:1509:1509))
        (PORT datab (979:979:979) (911:911:911))
        (PORT datac (1825:1825:1825) (1768:1768:1768))
        (PORT datad (1182:1182:1182) (1097:1097:1097))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1800:1800:1800))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1865:1865:1865) (1749:1749:1749))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[3\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (463:463:463))
        (PORT datab (644:644:644) (640:640:640))
        (PORT datac (822:822:822) (852:852:852))
        (PORT datad (1000:1000:1000) (989:989:989))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[3\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (889:889:889))
        (PORT datab (481:481:481) (495:495:495))
        (PORT datac (230:230:230) (300:300:300))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[3\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (846:846:846))
        (PORT datab (995:995:995) (963:963:963))
        (PORT datad (765:765:765) (789:789:789))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[3\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (843:843:843))
        (PORT datab (709:709:709) (715:715:715))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[3\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1221:1221:1221))
        (PORT datac (210:210:210) (238:238:238))
        (PORT datad (669:669:669) (639:639:639))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (963:963:963))
        (PORT datab (1046:1046:1046) (1027:1027:1027))
        (PORT datac (690:690:690) (660:660:660))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (2758:2758:2758))
        (PORT clk (2988:2988:2988) (3107:3107:3107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2549:2549:2549) (2494:2494:2494))
        (PORT d[1] (1916:1916:1916) (1985:1985:1985))
        (PORT d[2] (2406:2406:2406) (2402:2402:2402))
        (PORT d[3] (2556:2556:2556) (2618:2618:2618))
        (PORT d[4] (2335:2335:2335) (2428:2428:2428))
        (PORT d[5] (2055:2055:2055) (2052:2052:2052))
        (PORT d[6] (2522:2522:2522) (2566:2566:2566))
        (PORT d[7] (3053:3053:3053) (3047:3047:3047))
        (PORT d[8] (3037:3037:3037) (3028:3028:3028))
        (PORT d[9] (2959:2959:2959) (3048:3048:3048))
        (PORT d[10] (2164:2164:2164) (2196:2196:2196))
        (PORT d[11] (2848:2848:2848) (2876:2876:2876))
        (PORT d[12] (2966:2966:2966) (2921:2921:2921))
        (PORT clk (2985:2985:2985) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2040:2040:2040))
        (PORT clk (2985:2985:2985) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2988:2988:2988) (3107:3107:3107))
        (PORT d[0] (2856:2856:2856) (2790:2790:2790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2989:2989:2989) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2989:2989:2989) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2989:2989:2989) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2989:2989:2989) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1515:1515:1515))
        (PORT clk (2990:2990:2990) (3058:3058:3058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7060:7060:7060) (7300:7300:7300))
        (PORT d[1] (6788:6788:6788) (6953:6953:6953))
        (PORT d[2] (4665:4665:4665) (4930:4930:4930))
        (PORT d[3] (5621:5621:5621) (5872:5872:5872))
        (PORT d[4] (6666:6666:6666) (6914:6914:6914))
        (PORT d[5] (5838:5838:5838) (6039:6039:6039))
        (PORT d[6] (4207:4207:4207) (4442:4442:4442))
        (PORT d[7] (4818:4818:4818) (5026:5026:5026))
        (PORT d[8] (5303:5303:5303) (5550:5550:5550))
        (PORT d[9] (4156:4156:4156) (4388:4388:4388))
        (PORT d[10] (6796:6796:6796) (6987:6987:6987))
        (PORT d[11] (5663:5663:5663) (5952:5952:5952))
        (PORT d[12] (8250:8250:8250) (8447:8447:8447))
        (PORT clk (2986:2986:2986) (3054:3054:3054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (1996:1996:1996))
        (PORT clk (2986:2986:2986) (3054:3054:3054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2990:2990:2990) (3058:3058:3058))
        (PORT d[0] (3650:3650:3650) (3508:3508:3508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3059:3059:3059))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3059:3059:3059))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3059:3059:3059))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3059:3059:3059))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2603:2603:2603))
        (PORT clk (2972:2972:2972) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2603:2603:2603))
        (PORT d[1] (2659:2659:2659) (2737:2737:2737))
        (PORT d[2] (2479:2479:2479) (2525:2525:2525))
        (PORT d[3] (2889:2889:2889) (2940:2940:2940))
        (PORT d[4] (2716:2716:2716) (2832:2832:2832))
        (PORT d[5] (3103:3103:3103) (3131:3131:3131))
        (PORT d[6] (3230:3230:3230) (3282:3282:3282))
        (PORT d[7] (2704:2704:2704) (2701:2701:2701))
        (PORT d[8] (2976:2976:2976) (3066:3066:3066))
        (PORT d[9] (2502:2502:2502) (2546:2546:2546))
        (PORT d[10] (2420:2420:2420) (2431:2431:2431))
        (PORT d[11] (2557:2557:2557) (2598:2598:2598))
        (PORT d[12] (3623:3623:3623) (3562:3562:3562))
        (PORT clk (2969:2969:2969) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2312:2312:2312))
        (PORT clk (2969:2969:2969) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3087:3087:3087))
        (PORT d[0] (2902:2902:2902) (2842:2842:2842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3377:3377:3377))
        (PORT clk (2946:2946:2946) (3027:3027:3027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6013:6013:6013) (6281:6281:6281))
        (PORT d[1] (5576:5576:5576) (5786:5786:5786))
        (PORT d[2] (5801:5801:5801) (6072:6072:6072))
        (PORT d[3] (5955:5955:5955) (6204:6204:6204))
        (PORT d[4] (5672:5672:5672) (5951:5951:5951))
        (PORT d[5] (5185:5185:5185) (5395:5395:5395))
        (PORT d[6] (4959:4959:4959) (5225:5225:5225))
        (PORT d[7] (5635:5635:5635) (5897:5897:5897))
        (PORT d[8] (5337:5337:5337) (5591:5591:5591))
        (PORT d[9] (5287:5287:5287) (5553:5553:5553))
        (PORT d[10] (5837:5837:5837) (6063:6063:6063))
        (PORT d[11] (7637:7637:7637) (7786:7786:7786))
        (PORT d[12] (6879:6879:6879) (7109:7109:7109))
        (PORT clk (2942:2942:2942) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2121:2121:2121))
        (PORT clk (2942:2942:2942) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2946:2946:2946) (3027:3027:3027))
        (PORT d[0] (3741:3741:3741) (3487:3487:3487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2947:2947:2947) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2947:2947:2947) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2947:2947:2947) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2947:2947:2947) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1526:1526:1526))
        (PORT datab (1552:1552:1552) (1512:1512:1512))
        (PORT datac (1380:1380:1380) (1246:1246:1246))
        (PORT datad (1614:1614:1614) (1553:1553:1553))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2319:2319:2319))
        (PORT clk (3063:3063:3063) (3147:3147:3147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (2812:2812:2812))
        (PORT d[1] (2327:2327:2327) (2412:2412:2412))
        (PORT d[2] (2488:2488:2488) (2532:2532:2532))
        (PORT d[3] (2545:2545:2545) (2612:2612:2612))
        (PORT d[4] (3009:3009:3009) (3096:3096:3096))
        (PORT d[5] (3267:3267:3267) (3216:3216:3216))
        (PORT d[6] (2560:2560:2560) (2634:2634:2634))
        (PORT d[7] (2734:2734:2734) (2722:2722:2722))
        (PORT d[8] (2804:2804:2804) (2835:2835:2835))
        (PORT d[9] (2928:2928:2928) (2985:2985:2985))
        (PORT d[10] (2450:2450:2450) (2457:2457:2457))
        (PORT d[11] (2896:2896:2896) (2950:2950:2950))
        (PORT d[12] (3014:3014:3014) (2987:2987:2987))
        (PORT clk (3060:3060:3060) (3143:3143:3143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2458:2458:2458))
        (PORT clk (3060:3060:3060) (3143:3143:3143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3063:3063:3063) (3147:3147:3147))
        (PORT d[0] (3370:3370:3370) (3244:3244:3244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3148:3148:3148))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3148:3148:3148))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3148:3148:3148))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3148:3148:3148))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (2997:2997:2997))
        (PORT clk (2908:2908:2908) (2992:2992:2992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5364:5364:5364) (5649:5649:5649))
        (PORT d[1] (4844:4844:4844) (5053:5053:5053))
        (PORT d[2] (5131:5131:5131) (5424:5424:5424))
        (PORT d[3] (5619:5619:5619) (5890:5890:5890))
        (PORT d[4] (5227:5227:5227) (5492:5492:5492))
        (PORT d[5] (5488:5488:5488) (5687:5687:5687))
        (PORT d[6] (5383:5383:5383) (5663:5663:5663))
        (PORT d[7] (5297:5297:5297) (5566:5566:5566))
        (PORT d[8] (6015:6015:6015) (6246:6246:6246))
        (PORT d[9] (4958:4958:4958) (5230:5230:5230))
        (PORT d[10] (5447:5447:5447) (5657:5657:5657))
        (PORT d[11] (7013:7013:7013) (7187:7187:7187))
        (PORT d[12] (6528:6528:6528) (6766:6766:6766))
        (PORT clk (2904:2904:2904) (2988:2988:2988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2227:2227:2227))
        (PORT clk (2904:2904:2904) (2988:2988:2988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2908:2908:2908) (2992:2992:2992))
        (PORT d[0] (3259:3259:3259) (3216:3216:3216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2909:2909:2909) (2993:2993:2993))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2909:2909:2909) (2993:2993:2993))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2909:2909:2909) (2993:2993:2993))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2909:2909:2909) (2993:2993:2993))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2349:2349:2349))
        (PORT clk (3056:3056:3056) (3157:3157:3157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2574:2574:2574) (2520:2520:2520))
        (PORT d[1] (3028:3028:3028) (3099:3099:3099))
        (PORT d[2] (2496:2496:2496) (2529:2529:2529))
        (PORT d[3] (2930:2930:2930) (2987:2987:2987))
        (PORT d[4] (2727:2727:2727) (2831:2831:2831))
        (PORT d[5] (2510:2510:2510) (2557:2557:2557))
        (PORT d[6] (2909:2909:2909) (2973:2973:2973))
        (PORT d[7] (2405:2405:2405) (2426:2426:2426))
        (PORT d[8] (3456:3456:3456) (3456:3456:3456))
        (PORT d[9] (2599:2599:2599) (2672:2672:2672))
        (PORT d[10] (2137:2137:2137) (2172:2172:2172))
        (PORT d[11] (2886:2886:2886) (2918:2918:2918))
        (PORT d[12] (3284:3284:3284) (3238:3238:3238))
        (PORT clk (3053:3053:3053) (3153:3153:3153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2342:2342:2342))
        (PORT clk (3053:3053:3053) (3153:3153:3153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3157:3157:3157))
        (PORT d[0] (3143:3143:3143) (3066:3066:3066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3057:3057:3057) (3158:3158:3158))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3057:3057:3057) (3158:3158:3158))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3057:3057:3057) (3158:3158:3158))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3057:3057:3057) (3158:3158:3158))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3367:3367:3367))
        (PORT clk (2965:2965:2965) (3016:3016:3016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5703:5703:5703) (5979:5979:5979))
        (PORT d[1] (5226:5226:5226) (5448:5448:5448))
        (PORT d[2] (5450:5450:5450) (5737:5737:5737))
        (PORT d[3] (5613:5613:5613) (5879:5879:5879))
        (PORT d[4] (5331:5331:5331) (5618:5618:5618))
        (PORT d[5] (5156:5156:5156) (5364:5364:5364))
        (PORT d[6] (5011:5011:5011) (5293:5293:5293))
        (PORT d[7] (5319:5319:5319) (5596:5596:5596))
        (PORT d[8] (5677:5677:5677) (5908:5908:5908))
        (PORT d[9] (5226:5226:5226) (5488:5488:5488))
        (PORT d[10] (6085:6085:6085) (6276:6276:6276))
        (PORT d[11] (7309:7309:7309) (7471:7471:7471))
        (PORT d[12] (6876:6876:6876) (7107:7107:7107))
        (PORT clk (2961:2961:2961) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2153:2153:2153))
        (PORT clk (2961:2961:2961) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2965:2965:2965) (3016:3016:3016))
        (PORT d[0] (4370:4370:4370) (4130:4130:4130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3017:3017:3017))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3017:3017:3017))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3017:3017:3017))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3017:3017:3017))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (1549:1549:1549) (1509:1509:1509))
        (PORT datac (1901:1901:1901) (1834:1834:1834))
        (PORT datad (1848:1848:1848) (1787:1787:1787))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2428:2428:2428) (2452:2452:2452))
        (PORT clk (3006:3006:3006) (3123:3123:3123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3221:3221:3221) (3135:3135:3135))
        (PORT d[1] (2311:2311:2311) (2391:2391:2391))
        (PORT d[2] (2713:2713:2713) (2752:2752:2752))
        (PORT d[3] (2870:2870:2870) (2937:2937:2937))
        (PORT d[4] (3138:3138:3138) (3271:3271:3271))
        (PORT d[5] (3199:3199:3199) (3228:3228:3228))
        (PORT d[6] (3359:3359:3359) (3473:3473:3473))
        (PORT d[7] (3137:3137:3137) (3165:3165:3165))
        (PORT d[8] (3555:3555:3555) (3616:3616:3616))
        (PORT d[9] (2479:2479:2479) (2508:2508:2508))
        (PORT d[10] (2303:2303:2303) (2368:2368:2368))
        (PORT d[11] (3185:3185:3185) (3235:3235:3235))
        (PORT d[12] (3333:3333:3333) (3313:3313:3313))
        (PORT clk (3003:3003:3003) (3119:3119:3119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2380:2380:2380))
        (PORT clk (3003:3003:3003) (3119:3119:3119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3006:3006:3006) (3123:3123:3123))
        (PORT d[0] (3195:3195:3195) (3122:3122:3122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3124:3124:3124))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3124:3124:3124))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3124:3124:3124))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3124:3124:3124))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3781:3781:3781) (3786:3786:3786))
        (PORT clk (2951:2951:2951) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5594:5594:5594) (5832:5832:5832))
        (PORT d[1] (5473:5473:5473) (5668:5668:5668))
        (PORT d[2] (5211:5211:5211) (5454:5454:5454))
        (PORT d[3] (5207:5207:5207) (5424:5424:5424))
        (PORT d[4] (5528:5528:5528) (5756:5756:5756))
        (PORT d[5] (5405:5405:5405) (5603:5603:5603))
        (PORT d[6] (5349:5349:5349) (5626:5626:5626))
        (PORT d[7] (6533:6533:6533) (6630:6630:6630))
        (PORT d[8] (5041:5041:5041) (5331:5331:5331))
        (PORT d[9] (5242:5242:5242) (5495:5495:5495))
        (PORT d[10] (5060:5060:5060) (5349:5349:5349))
        (PORT d[11] (5000:5000:5000) (5277:5277:5277))
        (PORT d[12] (5228:5228:5228) (5481:5481:5481))
        (PORT clk (2947:2947:2947) (3007:3007:3007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2390:2390:2390))
        (PORT clk (2947:2947:2947) (3007:3007:3007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2951:2951:2951) (3011:3011:3011))
        (PORT d[0] (3740:3740:3740) (3528:3528:3528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (3012:3012:3012))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (3012:3012:3012))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (3012:3012:3012))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (3012:3012:3012))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3035:3035:3035) (3017:3017:3017))
        (PORT clk (3101:3101:3101) (3175:3175:3175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3542:3542:3542) (3441:3441:3441))
        (PORT d[1] (2669:2669:2669) (2736:2736:2736))
        (PORT d[2] (3026:3026:3026) (3047:3047:3047))
        (PORT d[3] (3199:3199:3199) (3266:3266:3266))
        (PORT d[4] (3466:3466:3466) (3591:3591:3591))
        (PORT d[5] (3213:3213:3213) (3253:3253:3253))
        (PORT d[6] (2962:2962:2962) (3014:3014:3014))
        (PORT d[7] (3219:3219:3219) (3237:3237:3237))
        (PORT d[8] (3667:3667:3667) (3738:3738:3738))
        (PORT d[9] (2772:2772:2772) (2798:2798:2798))
        (PORT d[10] (2257:2257:2257) (2326:2326:2326))
        (PORT d[11] (3401:3401:3401) (3396:3396:3396))
        (PORT d[12] (2829:2829:2829) (2840:2840:2840))
        (PORT clk (3098:3098:3098) (3171:3171:3171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2606:2606:2606))
        (PORT clk (3098:3098:3098) (3171:3171:3171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3101:3101:3101) (3175:3175:3175))
        (PORT d[0] (3254:3254:3254) (3196:3196:3196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3102:3102:3102) (3176:3176:3176))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3102:3102:3102) (3176:3176:3176))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3102:3102:3102) (3176:3176:3176))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3102:3102:3102) (3176:3176:3176))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1209:1209:1209))
        (PORT clk (2955:2955:2955) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4552:4552:4552) (4797:4797:4797))
        (PORT d[1] (6128:6128:6128) (6289:6289:6289))
        (PORT d[2] (4889:4889:4889) (5145:5145:5145))
        (PORT d[3] (5554:5554:5554) (5764:5764:5764))
        (PORT d[4] (4883:4883:4883) (5124:5124:5124))
        (PORT d[5] (5753:5753:5753) (5940:5940:5940))
        (PORT d[6] (5972:5972:5972) (6226:6226:6226))
        (PORT d[7] (6024:6024:6024) (6172:6172:6172))
        (PORT d[8] (5244:5244:5244) (5500:5500:5500))
        (PORT d[9] (4910:4910:4910) (5152:5152:5152))
        (PORT d[10] (5203:5203:5203) (5448:5448:5448))
        (PORT d[11] (4967:4967:4967) (5237:5237:5237))
        (PORT d[12] (4909:4909:4909) (5174:5174:5174))
        (PORT clk (2951:2951:2951) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2340:2340:2340) (2291:2291:2291))
        (PORT clk (2951:2951:2951) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2955:2955:2955) (3032:3032:3032))
        (PORT d[0] (3990:3990:3990) (3821:3821:3821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3033:3033:3033))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3033:3033:3033))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3033:3033:3033))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3033:3033:3033))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2708:2708:2708) (2696:2696:2696))
        (PORT clk (3120:3120:3120) (3198:3198:3198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3101:3101:3101))
        (PORT d[1] (2963:2963:2963) (3013:3013:3013))
        (PORT d[2] (2458:2458:2458) (2505:2505:2505))
        (PORT d[3] (3209:3209:3209) (3263:3263:3263))
        (PORT d[4] (3494:3494:3494) (3615:3615:3615))
        (PORT d[5] (2880:2880:2880) (2935:2935:2935))
        (PORT d[6] (2925:2925:2925) (2983:2983:2983))
        (PORT d[7] (2840:2840:2840) (2899:2899:2899))
        (PORT d[8] (3308:3308:3308) (3396:3396:3396))
        (PORT d[9] (2774:2774:2774) (2794:2794:2794))
        (PORT d[10] (2263:2263:2263) (2323:2323:2323))
        (PORT d[11] (3105:3105:3105) (3116:3116:3116))
        (PORT d[12] (3142:3142:3142) (3162:3162:3162))
        (PORT clk (3117:3117:3117) (3194:3194:3194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2341:2341:2341))
        (PORT clk (3117:3117:3117) (3194:3194:3194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3120:3120:3120) (3198:3198:3198))
        (PORT d[0] (3256:3256:3256) (3116:3116:3116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3121:3121:3121) (3199:3199:3199))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3121:3121:3121) (3199:3199:3199))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3121:3121:3121) (3199:3199:3199))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3121:3121:3121) (3199:3199:3199))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4046:4046:4046) (4032:4032:4032))
        (PORT clk (2962:2962:2962) (3014:3014:3014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5844:5844:5844) (6065:6065:6065))
        (PORT d[1] (5794:5794:5794) (5978:5978:5978))
        (PORT d[2] (5259:5259:5259) (5502:5502:5502))
        (PORT d[3] (5554:5554:5554) (5763:5763:5763))
        (PORT d[4] (5535:5535:5535) (5762:5762:5762))
        (PORT d[5] (5476:5476:5476) (5672:5672:5672))
        (PORT d[6] (5355:5355:5355) (5633:5633:5633))
        (PORT d[7] (6528:6528:6528) (6624:6624:6624))
        (PORT d[8] (5067:5067:5067) (5354:5354:5354))
        (PORT d[9] (4875:4875:4875) (5143:5143:5143))
        (PORT d[10] (5020:5020:5020) (5307:5307:5307))
        (PORT d[11] (4991:4991:4991) (5267:5267:5267))
        (PORT d[12] (5240:5240:5240) (5492:5492:5492))
        (PORT clk (2958:2958:2958) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2385:2385:2385) (2327:2327:2327))
        (PORT clk (2958:2958:2958) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (3014:3014:3014))
        (PORT d[0] (4649:4649:4649) (4531:4531:4531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3015:3015:3015))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3015:3015:3015))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3015:3015:3015))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3015:3015:3015))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1549:1549:1549) (1519:1519:1519))
        (PORT datab (1550:1550:1550) (1510:1510:1510))
        (PORT datac (1904:1904:1904) (1827:1827:1827))
        (PORT datad (1956:1956:1956) (1913:1913:1913))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2315:2315:2315))
        (PORT clk (3130:3130:3130) (3220:3220:3220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (2864:2864:2864))
        (PORT d[1] (2668:2668:2668) (2744:2744:2744))
        (PORT d[2] (2495:2495:2495) (2541:2541:2541))
        (PORT d[3] (2530:2530:2530) (2594:2594:2594))
        (PORT d[4] (3001:3001:3001) (3089:3089:3089))
        (PORT d[5] (2938:2938:2938) (2902:2902:2902))
        (PORT d[6] (2859:2859:2859) (2893:2893:2893))
        (PORT d[7] (3191:3191:3191) (3250:3250:3250))
        (PORT d[8] (2790:2790:2790) (2819:2819:2819))
        (PORT d[9] (2935:2935:2935) (2991:2991:2991))
        (PORT d[10] (2434:2434:2434) (2445:2445:2445))
        (PORT d[11] (2861:2861:2861) (2919:2919:2919))
        (PORT d[12] (3274:3274:3274) (3224:3224:3224))
        (PORT clk (3127:3127:3127) (3216:3216:3216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2328:2328:2328))
        (PORT clk (3127:3127:3127) (3216:3216:3216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3130:3130:3130) (3220:3220:3220))
        (PORT d[0] (3144:3144:3144) (3060:3060:3060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3221:3221:3221))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3221:3221:3221))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3221:3221:3221))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3221:3221:3221))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2759:2759:2759) (2743:2743:2743))
        (PORT clk (2969:2969:2969) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5511:5511:5511) (5755:5755:5755))
        (PORT d[1] (5159:5159:5159) (5353:5353:5353))
        (PORT d[2] (5044:5044:5044) (5315:5315:5315))
        (PORT d[3] (5605:5605:5605) (5875:5875:5875))
        (PORT d[4] (5265:5265:5265) (5544:5544:5544))
        (PORT d[5] (5520:5520:5520) (5724:5724:5724))
        (PORT d[6] (5441:5441:5441) (5720:5720:5720))
        (PORT d[7] (5276:5276:5276) (5548:5548:5548))
        (PORT d[8] (6029:6029:6029) (6260:6260:6260))
        (PORT d[9] (5160:5160:5160) (5414:5414:5414))
        (PORT d[10] (5195:5195:5195) (5441:5441:5441))
        (PORT d[11] (6452:6452:6452) (6656:6656:6656))
        (PORT d[12] (6512:6512:6512) (6749:6749:6749))
        (PORT clk (2965:2965:2965) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2315:2315:2315))
        (PORT clk (2965:2965:2965) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (3024:3024:3024))
        (PORT d[0] (4802:4802:4802) (4667:4667:4667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1549:1549:1549) (1518:1518:1518))
        (PORT datab (1775:1775:1775) (1762:1762:1762))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1729:1729:1729) (1698:1698:1698))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2012:2012:2012) (1918:1918:1918))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3156:3156:3156) (3117:3117:3117))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1710:1710:1710) (1677:1677:1677))
        (PORT sload (2037:2037:2037) (2157:2157:2157))
        (PORT ena (2710:2710:2710) (2569:2569:2569))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[3\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1223:1223:1223))
        (PORT datab (1535:1535:1535) (1478:1478:1478))
        (PORT datac (1121:1121:1121) (1024:1024:1024))
        (PORT datad (660:660:660) (624:624:624))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[3\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1224:1224:1224))
        (PORT datab (1585:1585:1585) (1512:1512:1512))
        (PORT datac (351:351:351) (334:334:334))
        (PORT datad (594:594:594) (551:551:551))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[3\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (564:564:564))
        (PORT datab (239:239:239) (266:266:266))
        (PORT datac (1687:1687:1687) (1587:1587:1587))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[3\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (818:818:818))
        (PORT datab (3371:3371:3371) (3393:3393:3393))
        (PORT datac (1493:1493:1493) (1391:1391:1391))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[3\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (818:818:818))
        (PORT datab (676:676:676) (672:672:672))
        (PORT datac (893:893:893) (824:824:824))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (370:370:370) (363:363:363))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2603:2603:2603))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1860:1860:1860) (1785:1785:1785))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2344:2344:2344))
        (PORT clk (3029:3029:3029) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2194:2194:2194))
        (PORT d[1] (2999:2999:2999) (3059:3059:3059))
        (PORT d[2] (2365:2365:2365) (2364:2364:2364))
        (PORT d[3] (3499:3499:3499) (3548:3548:3548))
        (PORT d[4] (2793:2793:2793) (2915:2915:2915))
        (PORT d[5] (3116:3116:3116) (3139:3139:3139))
        (PORT d[6] (2910:2910:2910) (2971:2971:2971))
        (PORT d[7] (3173:3173:3173) (3177:3177:3177))
        (PORT d[8] (3234:3234:3234) (3294:3294:3294))
        (PORT d[9] (3090:3090:3090) (3103:3103:3103))
        (PORT d[10] (1917:1917:1917) (1965:1965:1965))
        (PORT d[11] (3003:3003:3003) (3054:3054:3054))
        (PORT d[12] (3148:3148:3148) (3151:3151:3151))
        (PORT clk (3026:3026:3026) (3127:3127:3127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2400:2400:2400) (2339:2339:2339))
        (PORT clk (3026:3026:3026) (3127:3127:3127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3131:3131:3131))
        (PORT d[0] (3155:3155:3155) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3132:3132:3132))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3132:3132:3132))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3132:3132:3132))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3132:3132:3132))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1523:1523:1523))
        (PORT clk (2937:2937:2937) (3022:3022:3022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4873:4873:4873) (5105:5105:5105))
        (PORT d[1] (6437:6437:6437) (6598:6598:6598))
        (PORT d[2] (5249:5249:5249) (5499:5499:5499))
        (PORT d[3] (5903:5903:5903) (6107:6107:6107))
        (PORT d[4] (4577:4577:4577) (4833:4833:4833))
        (PORT d[5] (5774:5774:5774) (5966:5966:5966))
        (PORT d[6] (6292:6292:6292) (6530:6530:6530))
        (PORT d[7] (6832:6832:6832) (6924:6924:6924))
        (PORT d[8] (5660:5660:5660) (5918:5918:5918))
        (PORT d[9] (4889:4889:4889) (5126:5126:5126))
        (PORT d[10] (5516:5516:5516) (5752:5752:5752))
        (PORT d[11] (5295:5295:5295) (5557:5557:5557))
        (PORT d[12] (4937:4937:4937) (5177:5177:5177))
        (PORT clk (2933:2933:2933) (3018:3018:3018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2209:2209:2209) (2085:2085:2085))
        (PORT clk (2933:2933:2933) (3018:3018:3018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (3022:3022:3022))
        (PORT d[0] (4200:4200:4200) (3896:3896:3896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2938:2938:2938) (3023:3023:3023))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2938:2938:2938) (3023:3023:3023))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2938:2938:2938) (3023:3023:3023))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2938:2938:2938) (3023:3023:3023))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2763:2763:2763) (2761:2761:2761))
        (PORT clk (3018:3018:3018) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2532:2532:2532))
        (PORT d[1] (2291:2291:2291) (2375:2375:2375))
        (PORT d[2] (2983:2983:2983) (2978:2978:2978))
        (PORT d[3] (2591:2591:2591) (2652:2652:2652))
        (PORT d[4] (1989:1989:1989) (2069:2069:2069))
        (PORT d[5] (2434:2434:2434) (2450:2450:2450))
        (PORT d[6] (2626:2626:2626) (2701:2701:2701))
        (PORT d[7] (3034:3034:3034) (3035:3035:3035))
        (PORT d[8] (2634:2634:2634) (2632:2632:2632))
        (PORT d[9] (3229:3229:3229) (3275:3275:3275))
        (PORT d[10] (2172:2172:2172) (2214:2214:2214))
        (PORT d[11] (2166:2166:2166) (2188:2188:2188))
        (PORT d[12] (2062:2062:2062) (2067:2067:2067))
        (PORT clk (3015:3015:3015) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (1992:1992:1992))
        (PORT clk (3015:3015:3015) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3018:3018:3018) (3121:3121:3121))
        (PORT d[0] (3104:3104:3104) (3010:3010:3010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3019:3019:3019) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3019:3019:3019) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3019:3019:3019) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3019:3019:3019) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (2989:2989:2989))
        (PORT clk (2987:2987:2987) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4929:4929:4929) (5169:5169:5169))
        (PORT d[1] (4241:4241:4241) (4453:4453:4453))
        (PORT d[2] (4256:4256:4256) (4507:4507:4507))
        (PORT d[3] (6975:6975:6975) (7191:7191:7191))
        (PORT d[4] (4865:4865:4865) (5083:5083:5083))
        (PORT d[5] (6865:6865:6865) (7038:7038:7038))
        (PORT d[6] (3879:3879:3879) (4103:4103:4103))
        (PORT d[7] (4088:4088:4088) (4288:4288:4288))
        (PORT d[8] (4612:4612:4612) (4854:4854:4854))
        (PORT d[9] (3815:3815:3815) (4030:4030:4030))
        (PORT d[10] (5099:5099:5099) (5290:5290:5290))
        (PORT d[11] (7253:7253:7253) (7489:7489:7489))
        (PORT d[12] (6255:6255:6255) (6491:6491:6491))
        (PORT clk (2983:2983:2983) (3031:3031:3031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2030:2030:2030) (1958:1958:1958))
        (PORT clk (2983:2983:2983) (3031:3031:3031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3035:3035:3035))
        (PORT d[0] (2762:2762:2762) (2678:2678:2678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2988:2988:2988) (3036:3036:3036))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2988:2988:2988) (3036:3036:3036))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2988:2988:2988) (3036:3036:3036))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2988:2988:2988) (3036:3036:3036))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1546:1546:1546) (1515:1515:1515))
        (PORT datab (1549:1549:1549) (1509:1509:1509))
        (PORT datac (1615:1615:1615) (1546:1546:1546))
        (PORT datad (1596:1596:1596) (1541:1541:1541))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2298:2298:2298))
        (PORT clk (3211:3211:3211) (3269:3269:3269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2521:2521:2521))
        (PORT d[1] (2318:2318:2318) (2407:2407:2407))
        (PORT d[2] (2763:2763:2763) (2781:2781:2781))
        (PORT d[3] (3952:3952:3952) (4028:4028:4028))
        (PORT d[4] (2300:2300:2300) (2373:2373:2373))
        (PORT d[5] (2888:2888:2888) (2959:2959:2959))
        (PORT d[6] (2950:2950:2950) (3023:3023:3023))
        (PORT d[7] (3092:3092:3092) (3117:3117:3117))
        (PORT d[8] (2735:2735:2735) (2763:2763:2763))
        (PORT d[9] (2744:2744:2744) (2748:2748:2748))
        (PORT d[10] (2328:2328:2328) (2410:2410:2410))
        (PORT d[11] (2345:2345:2345) (2408:2408:2408))
        (PORT d[12] (3199:3199:3199) (3224:3224:3224))
        (PORT clk (3208:3208:3208) (3265:3265:3265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2495:2495:2495))
        (PORT clk (3208:3208:3208) (3265:3265:3265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3211:3211:3211) (3269:3269:3269))
        (PORT d[0] (3218:3218:3218) (3158:3158:3158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3212:3212:3212) (3270:3270:3270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3212:3212:3212) (3270:3270:3270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3212:3212:3212) (3270:3270:3270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3212:3212:3212) (3270:3270:3270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3059:3059:3059) (3052:3052:3052))
        (PORT clk (2998:2998:2998) (3050:3050:3050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4553:4553:4553) (4758:4758:4758))
        (PORT d[1] (4585:4585:4585) (4824:4824:4824))
        (PORT d[2] (4144:4144:4144) (4362:4362:4362))
        (PORT d[3] (5554:5554:5554) (5747:5747:5747))
        (PORT d[4] (4163:4163:4163) (4387:4387:4387))
        (PORT d[5] (7382:7382:7382) (7522:7522:7522))
        (PORT d[6] (4965:4965:4965) (5221:5221:5221))
        (PORT d[7] (4443:4443:4443) (4618:4618:4618))
        (PORT d[8] (7068:7068:7068) (7301:7301:7301))
        (PORT d[9] (4136:4136:4136) (4367:4367:4367))
        (PORT d[10] (6888:6888:6888) (7095:7095:7095))
        (PORT d[11] (4552:4552:4552) (4805:4805:4805))
        (PORT d[12] (4531:4531:4531) (4778:4778:4778))
        (PORT clk (2994:2994:2994) (3046:3046:3046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2324:2324:2324))
        (PORT clk (2994:2994:2994) (3046:3046:3046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2998:2998:2998) (3050:3050:3050))
        (PORT d[0] (4498:4498:4498) (4301:4301:4301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2999:2999:2999) (3051:3051:3051))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2999:2999:2999) (3051:3051:3051))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2999:2999:2999) (3051:3051:3051))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2999:2999:2999) (3051:3051:3051))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1704:1704:1704))
        (PORT clk (2925:2925:2925) (3049:3049:3049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3030:3030:3030) (2998:2998:2998))
        (PORT d[1] (2645:2645:2645) (2710:2710:2710))
        (PORT d[2] (2790:2790:2790) (2807:2807:2807))
        (PORT d[3] (3287:3287:3287) (3390:3390:3390))
        (PORT d[4] (3380:3380:3380) (3458:3458:3458))
        (PORT d[5] (2770:2770:2770) (2789:2789:2789))
        (PORT d[6] (3540:3540:3540) (3574:3574:3574))
        (PORT d[7] (3103:3103:3103) (3106:3106:3106))
        (PORT d[8] (3556:3556:3556) (3585:3585:3585))
        (PORT d[9] (1870:1870:1870) (1907:1907:1907))
        (PORT d[10] (2637:2637:2637) (2726:2726:2726))
        (PORT d[11] (2666:2666:2666) (2730:2730:2730))
        (PORT d[12] (3151:3151:3151) (3156:3156:3156))
        (PORT clk (2922:2922:2922) (3045:3045:3045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (2576:2576:2576))
        (PORT clk (2922:2922:2922) (3045:3045:3045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2925:2925:2925) (3049:3049:3049))
        (PORT d[0] (3119:3119:3119) (3034:3034:3034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2926:2926:2926) (3050:3050:3050))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2926:2926:2926) (3050:3050:3050))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2926:2926:2926) (3050:3050:3050))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2926:2926:2926) (3050:3050:3050))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2398:2398:2398) (2388:2388:2388))
        (PORT clk (2913:2913:2913) (2987:2987:2987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4545:4545:4545) (4784:4784:4784))
        (PORT d[1] (7122:7122:7122) (7261:7261:7261))
        (PORT d[2] (4869:4869:4869) (5105:5105:5105))
        (PORT d[3] (4861:4861:4861) (5061:5061:5061))
        (PORT d[4] (5222:5222:5222) (5453:5453:5453))
        (PORT d[5] (6412:6412:6412) (6582:6582:6582))
        (PORT d[6] (6600:6600:6600) (6825:6825:6825))
        (PORT d[7] (7192:7192:7192) (7274:7274:7274))
        (PORT d[8] (6000:6000:6000) (6246:6246:6246))
        (PORT d[9] (4853:4853:4853) (5095:5095:5095))
        (PORT d[10] (6192:6192:6192) (6414:6414:6414))
        (PORT d[11] (4571:4571:4571) (4822:4822:4822))
        (PORT d[12] (4589:4589:4589) (4837:4837:4837))
        (PORT clk (2909:2909:2909) (2983:2983:2983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2094:2094:2094))
        (PORT clk (2909:2909:2909) (2983:2983:2983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2913:2913:2913) (2987:2987:2987))
        (PORT d[0] (3880:3880:3880) (3835:3835:3835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2914:2914:2914) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2914:2914:2914) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2914:2914:2914) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2914:2914:2914) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1551:1551:1551) (1511:1511:1511))
        (PORT datac (2195:2195:2195) (2108:2108:2108))
        (PORT datad (1855:1855:1855) (1760:1760:1760))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2358:2358:2358))
        (PORT clk (3002:3002:3002) (3114:3114:3114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2185:2185:2185))
        (PORT d[1] (3009:3009:3009) (3057:3057:3057))
        (PORT d[2] (2116:2116:2116) (2145:2145:2145))
        (PORT d[3] (3507:3507:3507) (3557:3557:3557))
        (PORT d[4] (3113:3113:3113) (3223:3223:3223))
        (PORT d[5] (3142:3142:3142) (3163:3163:3163))
        (PORT d[6] (2935:2935:2935) (2998:2998:2998))
        (PORT d[7] (2535:2535:2535) (2580:2580:2580))
        (PORT d[8] (3411:3411:3411) (3438:3438:3438))
        (PORT d[9] (3387:3387:3387) (3383:3383:3383))
        (PORT d[10] (2584:2584:2584) (2634:2634:2634))
        (PORT d[11] (3019:3019:3019) (3071:3071:3071))
        (PORT d[12] (2804:2804:2804) (2815:2815:2815))
        (PORT clk (2999:2999:2999) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2286:2286:2286))
        (PORT clk (2999:2999:2999) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3002:3002:3002) (3114:3114:3114))
        (PORT d[0] (3230:3230:3230) (3063:3063:3063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3115:3115:3115))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3115:3115:3115))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3115:3115:3115))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3115:3115:3115))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (1810:1810:1810))
        (PORT clk (2906:2906:2906) (2980:2980:2980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4543:4543:4543) (4790:4790:4790))
        (PORT d[1] (6773:6773:6773) (6919:6919:6919))
        (PORT d[2] (5558:5558:5558) (5793:5793:5793))
        (PORT d[3] (6245:6245:6245) (6435:6435:6435))
        (PORT d[4] (4867:4867:4867) (5113:5113:5113))
        (PORT d[5] (6059:6059:6059) (6243:6243:6243))
        (PORT d[6] (4785:4785:4785) (4966:4966:4966))
        (PORT d[7] (6847:6847:6847) (6939:6939:6939))
        (PORT d[8] (5694:5694:5694) (5954:5954:5954))
        (PORT d[9] (4541:4541:4541) (4792:4792:4792))
        (PORT d[10] (5524:5524:5524) (5767:5767:5767))
        (PORT d[11] (5334:5334:5334) (5595:5595:5595))
        (PORT d[12] (4922:4922:4922) (5162:5162:5162))
        (PORT clk (2902:2902:2902) (2976:2976:2976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2301:2301:2301))
        (PORT clk (2902:2902:2902) (2976:2976:2976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2906:2906:2906) (2980:2980:2980))
        (PORT d[0] (3375:3375:3375) (3158:3158:3158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2907:2907:2907) (2981:2981:2981))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2907:2907:2907) (2981:2981:2981))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2907:2907:2907) (2981:2981:2981))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2907:2907:2907) (2981:2981:2981))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2712:2712:2712) (2717:2717:2717))
        (PORT clk (3080:3080:3080) (3160:3160:3160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2268:2268:2268))
        (PORT d[1] (2609:2609:2609) (2679:2679:2679))
        (PORT d[2] (2980:2980:2980) (2956:2956:2956))
        (PORT d[3] (3833:3833:3833) (3900:3900:3900))
        (PORT d[4] (2308:2308:2308) (2356:2356:2356))
        (PORT d[5] (3447:3447:3447) (3453:3453:3453))
        (PORT d[6] (2577:2577:2577) (2651:2651:2651))
        (PORT d[7] (3604:3604:3604) (3652:3652:3652))
        (PORT d[8] (2828:2828:2828) (2882:2882:2882))
        (PORT d[9] (2924:2924:2924) (2984:2984:2984))
        (PORT d[10] (2163:2163:2163) (2204:2204:2204))
        (PORT d[11] (2440:2440:2440) (2439:2439:2439))
        (PORT d[12] (2443:2443:2443) (2465:2465:2465))
        (PORT clk (3077:3077:3077) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2410:2410:2410))
        (PORT clk (3077:3077:3077) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3080:3080:3080) (3160:3160:3160))
        (PORT d[0] (3234:3234:3234) (3185:3185:3185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3081:3081:3081) (3161:3161:3161))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3081:3081:3081) (3161:3161:3161))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3081:3081:3081) (3161:3161:3161))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3081:3081:3081) (3161:3161:3161))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (2717:2717:2717))
        (PORT clk (3042:3042:3042) (3091:3091:3091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4947:4947:4947) (5185:5185:5185))
        (PORT d[1] (4167:4167:4167) (4366:4366:4366))
        (PORT d[2] (4315:4315:4315) (4566:4566:4566))
        (PORT d[3] (6984:6984:6984) (7201:7201:7201))
        (PORT d[4] (4904:4904:4904) (5135:5135:5135))
        (PORT d[5] (3907:3907:3907) (4125:4125:4125))
        (PORT d[6] (3859:3859:3859) (4082:4082:4082))
        (PORT d[7] (4441:4441:4441) (4634:4634:4634))
        (PORT d[8] (4914:4914:4914) (5146:5146:5146))
        (PORT d[9] (3776:3776:3776) (3989:3989:3989))
        (PORT d[10] (5394:5394:5394) (5577:5577:5577))
        (PORT d[11] (7259:7259:7259) (7496:7496:7496))
        (PORT d[12] (6231:6231:6231) (6462:6462:6462))
        (PORT clk (3038:3038:3038) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2135:2135:2135))
        (PORT clk (3038:3038:3038) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (3091:3091:3091))
        (PORT d[0] (4358:4358:4358) (4199:4199:4199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3043:3043:3043) (3092:3092:3092))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3043:3043:3043) (3092:3092:3092))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3043:3043:3043) (3092:3092:3092))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3043:3043:3043) (3092:3092:3092))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2379:2379:2379) (2349:2349:2349))
        (PORT clk (2911:2911:2911) (3050:3050:3050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3347:3347:3347) (3297:3297:3297))
        (PORT d[1] (2332:2332:2332) (2407:2407:2407))
        (PORT d[2] (2460:2460:2460) (2487:2487:2487))
        (PORT d[3] (3508:3508:3508) (3558:3558:3558))
        (PORT d[4] (3101:3101:3101) (3213:3213:3213))
        (PORT d[5] (3096:3096:3096) (3118:3118:3118))
        (PORT d[6] (3275:3275:3275) (3316:3316:3316))
        (PORT d[7] (2788:2788:2788) (2805:2805:2805))
        (PORT d[8] (3207:3207:3207) (3268:3268:3268))
        (PORT d[9] (3399:3399:3399) (3395:3395:3395))
        (PORT d[10] (1911:1911:1911) (1959:1959:1959))
        (PORT d[11] (2995:2995:2995) (3045:3045:3045))
        (PORT d[12] (2789:2789:2789) (2803:2803:2803))
        (PORT clk (2908:2908:2908) (3046:3046:3046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2249:2249:2249))
        (PORT clk (2908:2908:2908) (3046:3046:3046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2911:2911:2911) (3050:3050:3050))
        (PORT d[0] (3090:3090:3090) (3094:3094:3094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2912:2912:2912) (3051:3051:3051))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2912:2912:2912) (3051:3051:3051))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2912:2912:2912) (3051:3051:3051))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2912:2912:2912) (3051:3051:3051))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2394:2394:2394))
        (PORT clk (2919:2919:2919) (2993:2993:2993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4886:4886:4886) (5121:5121:5121))
        (PORT d[1] (6469:6469:6469) (6630:6630:6630))
        (PORT d[2] (4499:4499:4499) (4740:4740:4740))
        (PORT d[3] (6235:6235:6235) (6427:6427:6427))
        (PORT d[4] (4900:4900:4900) (5145:5145:5145))
        (PORT d[5] (6074:6074:6074) (6259:6259:6259))
        (PORT d[6] (6289:6289:6289) (6530:6530:6530))
        (PORT d[7] (6854:6854:6854) (6947:6947:6947))
        (PORT d[8] (5664:5664:5664) (5921:5921:5921))
        (PORT d[9] (4554:4554:4554) (4810:4810:4810))
        (PORT d[10] (5843:5843:5843) (6074:6074:6074))
        (PORT d[11] (5335:5335:5335) (5596:5596:5596))
        (PORT d[12] (4598:4598:4598) (4852:4852:4852))
        (PORT clk (2915:2915:2915) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2359:2359:2359))
        (PORT clk (2915:2915:2915) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2919:2919:2919) (2993:2993:2993))
        (PORT d[0] (4003:4003:4003) (3835:3835:3835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2920:2920:2920) (2994:2994:2994))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2920:2920:2920) (2994:2994:2994))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2920:2920:2920) (2994:2994:2994))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2920:2920:2920) (2994:2994:2994))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2095:2095:2095))
        (PORT clk (3132:3132:3132) (3199:3199:3199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2621:2621:2621) (2580:2580:2580))
        (PORT d[1] (2320:2320:2320) (2399:2399:2399))
        (PORT d[2] (2786:2786:2786) (2797:2797:2797))
        (PORT d[3] (3647:3647:3647) (3760:3760:3760))
        (PORT d[4] (2637:2637:2637) (2696:2696:2696))
        (PORT d[5] (2870:2870:2870) (2941:2941:2941))
        (PORT d[6] (2594:2594:2594) (2674:2674:2674))
        (PORT d[7] (3137:3137:3137) (3146:3146:3146))
        (PORT d[8] (2853:2853:2853) (2899:2899:2899))
        (PORT d[9] (2389:2389:2389) (2408:2408:2408))
        (PORT d[10] (2299:2299:2299) (2378:2378:2378))
        (PORT d[11] (2620:2620:2620) (2675:2675:2675))
        (PORT d[12] (3192:3192:3192) (3216:3216:3216))
        (PORT clk (3129:3129:3129) (3195:3195:3195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2614:2614:2614))
        (PORT clk (3129:3129:3129) (3195:3195:3195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3132:3132:3132) (3199:3199:3199))
        (PORT d[0] (3261:3261:3261) (3120:3120:3120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3133:3133:3133) (3200:3200:3200))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3133:3133:3133) (3200:3200:3200))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3133:3133:3133) (3200:3200:3200))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3133:3133:3133) (3200:3200:3200))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2760:2760:2760) (2760:2760:2760))
        (PORT clk (2977:2977:2977) (3038:3038:3038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4832:4832:4832) (5037:5037:5037))
        (PORT d[1] (4461:4461:4461) (4643:4643:4643))
        (PORT d[2] (4512:4512:4512) (4720:4720:4720))
        (PORT d[3] (5881:5881:5881) (6059:6059:6059))
        (PORT d[4] (4150:4150:4150) (4368:4368:4368))
        (PORT d[5] (7436:7436:7436) (7577:7577:7577))
        (PORT d[6] (5287:5287:5287) (5522:5522:5522))
        (PORT d[7] (4058:4058:4058) (4237:4237:4237))
        (PORT d[8] (7359:7359:7359) (7578:7578:7578))
        (PORT d[9] (4492:4492:4492) (4705:4705:4705))
        (PORT d[10] (7239:7239:7239) (7427:7427:7427))
        (PORT d[11] (4537:4537:4537) (4785:4785:4785))
        (PORT d[12] (4191:4191:4191) (4409:4409:4409))
        (PORT clk (2973:2973:2973) (3034:3034:3034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2411:2411:2411))
        (PORT clk (2973:2973:2973) (3034:3034:3034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2977:2977:2977) (3038:3038:3038))
        (PORT d[0] (4170:4170:4170) (3987:3987:3987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2978:2978:2978) (3039:3039:3039))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2978:2978:2978) (3039:3039:3039))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2978:2978:2978) (3039:3039:3039))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2978:2978:2978) (3039:3039:3039))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1548:1548:1548) (1517:1517:1517))
        (PORT datab (1550:1550:1550) (1509:1509:1509))
        (PORT datac (1546:1546:1546) (1467:1467:1467))
        (PORT datad (2076:2076:2076) (2068:2068:2068))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1526:1526:1526))
        (PORT datab (1913:1913:1913) (1841:1841:1841))
        (PORT datac (1712:1712:1712) (1600:1600:1600))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2012:2012:2012) (1918:1918:1918))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3156:3156:3156) (3117:3117:3117))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1924:1924:1924) (1853:1853:1853))
        (PORT sload (2037:2037:2037) (2157:2157:2157))
        (PORT ena (2710:2710:2710) (2569:2569:2569))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datab (1585:1585:1585) (1512:1512:1512))
        (PORT datac (1207:1207:1207) (1190:1190:1190))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1222:1222:1222))
        (PORT datab (953:953:953) (883:883:883))
        (PORT datac (343:343:343) (334:334:334))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1838:1838:1838) (1735:1735:1735))
        (PORT datab (734:734:734) (713:713:713))
        (PORT datac (833:833:833) (779:779:779))
        (PORT datad (840:840:840) (779:779:779))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (818:818:818))
        (PORT datab (3350:3350:3350) (3358:3358:3358))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (366:366:366) (357:357:357))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2603:2603:2603))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1860:1860:1860) (1785:1785:1785))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2051:2051:2051))
        (PORT clk (2968:2968:2968) (3086:3086:3086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2158:2158:2158))
        (PORT d[1] (3078:3078:3078) (3200:3200:3200))
        (PORT d[2] (1961:1961:1961) (1947:1947:1947))
        (PORT d[3] (1686:1686:1686) (1694:1694:1694))
        (PORT d[4] (1251:1251:1251) (1279:1279:1279))
        (PORT d[5] (2670:2670:2670) (2595:2595:2595))
        (PORT d[6] (3460:3460:3460) (3476:3476:3476))
        (PORT d[7] (1704:1704:1704) (1688:1688:1688))
        (PORT d[8] (2173:2173:2173) (2186:2186:2186))
        (PORT d[9] (2115:2115:2115) (2157:2157:2157))
        (PORT d[10] (2884:2884:2884) (2933:2933:2933))
        (PORT d[11] (2797:2797:2797) (2780:2780:2780))
        (PORT d[12] (1959:1959:1959) (1906:1906:1906))
        (PORT clk (2965:2965:2965) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2018:2018:2018))
        (PORT clk (2965:2965:2965) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3086:3086:3086))
        (PORT d[0] (2766:2766:2766) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (3087:3087:3087))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (3087:3087:3087))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (3087:3087:3087))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (3087:3087:3087))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2695:2695:2695))
        (PORT clk (2826:2826:2826) (3015:3015:3015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7135:7135:7135) (7400:7400:7400))
        (PORT d[1] (6780:6780:6780) (6909:6909:6909))
        (PORT d[2] (4680:4680:4680) (4943:4943:4943))
        (PORT d[3] (7370:7370:7370) (7625:7625:7625))
        (PORT d[4] (6028:6028:6028) (6337:6337:6337))
        (PORT d[5] (5199:5199:5199) (5427:5427:5427))
        (PORT d[6] (6046:6046:6046) (6314:6314:6314))
        (PORT d[7] (6920:6920:6920) (7135:7135:7135))
        (PORT d[8] (6376:6376:6376) (6515:6515:6515))
        (PORT d[9] (5538:5538:5538) (5764:5764:5764))
        (PORT d[10] (5264:5264:5264) (5523:5523:5523))
        (PORT d[11] (7520:7520:7520) (7755:7755:7755))
        (PORT d[12] (8008:8008:8008) (8268:8268:8268))
        (PORT clk (2822:2822:2822) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (1691:1691:1691))
        (PORT clk (2822:2822:2822) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (3015:3015:3015))
        (PORT d[0] (2456:2456:2456) (2392:2392:2392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2827:2827:2827) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2827:2827:2827) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2827:2827:2827) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2827:2827:2827) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2364:2364:2364))
        (PORT clk (2946:2946:2946) (3077:3077:3077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1258:1258:1258))
        (PORT d[1] (3466:3466:3466) (3575:3575:3575))
        (PORT d[2] (1673:1673:1673) (1678:1678:1678))
        (PORT d[3] (1769:1769:1769) (1791:1791:1791))
        (PORT d[4] (864:864:864) (899:899:899))
        (PORT d[5] (2034:2034:2034) (1992:1992:1992))
        (PORT d[6] (3467:3467:3467) (3490:3490:3490))
        (PORT d[7] (1426:1426:1426) (1430:1430:1430))
        (PORT d[8] (1856:1856:1856) (1886:1886:1886))
        (PORT d[9] (2163:2163:2163) (2202:2202:2202))
        (PORT d[10] (3220:3220:3220) (3262:3262:3262))
        (PORT d[11] (2529:2529:2529) (2523:2523:2523))
        (PORT d[12] (1802:1802:1802) (1799:1799:1799))
        (PORT clk (2943:2943:2943) (3073:3073:3073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1878:1878:1878) (1749:1749:1749))
        (PORT clk (2943:2943:2943) (3073:3073:3073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2946:2946:2946) (3077:3077:3077))
        (PORT d[0] (2130:2130:2130) (2048:2048:2048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2947:2947:2947) (3078:3078:3078))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2947:2947:2947) (3078:3078:3078))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2947:2947:2947) (3078:3078:3078))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2947:2947:2947) (3078:3078:3078))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2367:2367:2367))
        (PORT clk (2620:2620:2620) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5704:5704:5704) (5958:5958:5958))
        (PORT d[1] (7128:7128:7128) (7243:7243:7243))
        (PORT d[2] (4576:4576:4576) (4818:4818:4818))
        (PORT d[3] (7744:7744:7744) (7976:7976:7976))
        (PORT d[4] (6402:6402:6402) (6712:6712:6712))
        (PORT d[5] (4224:4224:4224) (4463:4463:4463))
        (PORT d[6] (6396:6396:6396) (6659:6659:6659))
        (PORT d[7] (7280:7280:7280) (7482:7482:7482))
        (PORT d[8] (6728:6728:6728) (6863:6863:6863))
        (PORT d[9] (5851:5851:5851) (6063:6063:6063))
        (PORT d[10] (5917:5917:5917) (6155:6155:6155))
        (PORT d[11] (7624:7624:7624) (7876:7876:7876))
        (PORT d[12] (8064:8064:8064) (8326:8326:8326))
        (PORT clk (2616:2616:2616) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1437:1437:1437))
        (PORT clk (2616:2616:2616) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2620:2620:2620) (2686:2686:2686))
        (PORT d[0] (2016:2016:2016) (1884:1884:1884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2621:2621:2621) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2621:2621:2621) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2621:2621:2621) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2621:2621:2621) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1750:1750:1750) (1723:1723:1723))
        (PORT datab (1401:1401:1401) (1392:1392:1392))
        (PORT datac (1279:1279:1279) (1207:1207:1207))
        (PORT datad (1301:1301:1301) (1221:1221:1221))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (2119:2119:2119))
        (PORT clk (2951:2951:2951) (3064:3064:3064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (2734:2734:2734))
        (PORT d[1] (2757:2757:2757) (2867:2867:2867))
        (PORT d[2] (3337:3337:3337) (3337:3337:3337))
        (PORT d[3] (2036:2036:2036) (2056:2056:2056))
        (PORT d[4] (2853:2853:2853) (2827:2827:2827))
        (PORT d[5] (2767:2767:2767) (2799:2799:2799))
        (PORT d[6] (3555:3555:3555) (3633:3633:3633))
        (PORT d[7] (3373:3373:3373) (3371:3371:3371))
        (PORT d[8] (2860:2860:2860) (2874:2874:2874))
        (PORT d[9] (2543:2543:2543) (2600:2600:2600))
        (PORT d[10] (3346:3346:3346) (3323:3323:3323))
        (PORT d[11] (3560:3560:3560) (3601:3601:3601))
        (PORT d[12] (3432:3432:3432) (3365:3365:3365))
        (PORT clk (2948:2948:2948) (3060:3060:3060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2151:2151:2151))
        (PORT clk (2948:2948:2948) (3060:3060:3060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2951:2951:2951) (3064:3064:3064))
        (PORT d[0] (2777:2777:2777) (2688:2688:2688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (3065:3065:3065))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (3065:3065:3065))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (3065:3065:3065))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (3065:3065:3065))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2900:2900:2900) (2790:2790:2790))
        (PORT clk (2911:2911:2911) (2995:2995:2995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6022:6022:6022) (6294:6294:6294))
        (PORT d[1] (4735:4735:4735) (4919:4919:4919))
        (PORT d[2] (5126:5126:5126) (5420:5420:5420))
        (PORT d[3] (6368:6368:6368) (6647:6647:6647))
        (PORT d[4] (6013:6013:6013) (6287:6287:6287))
        (PORT d[5] (4864:4864:4864) (5132:5132:5132))
        (PORT d[6] (5737:5737:5737) (6015:6015:6015))
        (PORT d[7] (5892:5892:5892) (6134:6134:6134))
        (PORT d[8] (4991:4991:4991) (5163:5163:5163))
        (PORT d[9] (4519:4519:4519) (4768:4768:4768))
        (PORT d[10] (5527:5527:5527) (5785:5785:5785))
        (PORT d[11] (6326:6326:6326) (6631:6631:6631))
        (PORT d[12] (6652:6652:6652) (6951:6951:6951))
        (PORT clk (2907:2907:2907) (2991:2991:2991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2265:2265:2265))
        (PORT clk (2907:2907:2907) (2991:2991:2991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2911:2911:2911) (2995:2995:2995))
        (PORT d[0] (5445:5445:5445) (5315:5315:5315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2912:2912:2912) (2996:2996:2996))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2912:2912:2912) (2996:2996:2996))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2912:2912:2912) (2996:2996:2996))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2912:2912:2912) (2996:2996:2996))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2437:2437:2437))
        (PORT clk (2914:2914:2914) (3034:3034:3034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2162:2162:2162))
        (PORT d[1] (3077:3077:3077) (3195:3195:3195))
        (PORT d[2] (3379:3379:3379) (3423:3423:3423))
        (PORT d[3] (2806:2806:2806) (2818:2818:2818))
        (PORT d[4] (1884:1884:1884) (1888:1888:1888))
        (PORT d[5] (2977:2977:2977) (2897:2897:2897))
        (PORT d[6] (3244:3244:3244) (3291:3291:3291))
        (PORT d[7] (3429:3429:3429) (3430:3430:3430))
        (PORT d[8] (3520:3520:3520) (3511:3511:3511))
        (PORT d[9] (2458:2458:2458) (2491:2491:2491))
        (PORT d[10] (3044:3044:3044) (3052:3052:3052))
        (PORT d[11] (3217:3217:3217) (3189:3189:3189))
        (PORT d[12] (2083:2083:2083) (2052:2052:2052))
        (PORT clk (2911:2911:2911) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2263:2263:2263) (2129:2129:2129))
        (PORT clk (2911:2911:2911) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2914:2914:2914) (3034:3034:3034))
        (PORT d[0] (2861:2861:2861) (2700:2700:2700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2915:2915:2915) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2915:2915:2915) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2915:2915:2915) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2915:2915:2915) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2113:2113:2113))
        (PORT clk (2966:2966:2966) (3036:3036:3036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6778:6778:6778) (7058:7058:7058))
        (PORT d[1] (6403:6403:6403) (6527:6527:6527))
        (PORT d[2] (5461:5461:5461) (5734:5734:5734))
        (PORT d[3] (5645:5645:5645) (5920:5920:5920))
        (PORT d[4] (6615:6615:6615) (6896:6896:6896))
        (PORT d[5] (4913:4913:4913) (5154:5154:5154))
        (PORT d[6] (5375:5375:5375) (5657:5657:5657))
        (PORT d[7] (6609:6609:6609) (6834:6834:6834))
        (PORT d[8] (6016:6016:6016) (6171:6171:6171))
        (PORT d[9] (5187:5187:5187) (5422:5422:5422))
        (PORT d[10] (4950:4950:4950) (5229:5229:5229))
        (PORT d[11] (6965:6965:6965) (7249:7249:7249))
        (PORT d[12] (7381:7381:7381) (7664:7664:7664))
        (PORT clk (2962:2962:2962) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2099:2099:2099))
        (PORT clk (2962:2962:2962) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3036:3036:3036))
        (PORT d[0] (4589:4589:4589) (4439:4439:4439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1743:1743:1743) (1715:1715:1715))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (1995:1995:1995) (1925:1925:1925))
        (PORT datad (1605:1605:1605) (1550:1550:1550))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (765:765:765) (770:770:770))
        (PORT clk (2556:2556:2556) (2690:2690:2690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (768:768:768) (785:785:785))
        (PORT d[1] (1145:1145:1145) (1160:1160:1160))
        (PORT d[2] (2642:2642:2642) (2602:2602:2602))
        (PORT d[3] (2460:2460:2460) (2454:2454:2454))
        (PORT d[4] (1087:1087:1087) (1077:1077:1077))
        (PORT d[5] (809:809:809) (822:822:822))
        (PORT d[6] (3162:3162:3162) (3206:3206:3206))
        (PORT d[7] (1757:1757:1757) (1739:1739:1739))
        (PORT d[8] (1441:1441:1441) (1441:1441:1441))
        (PORT d[9] (1704:1704:1704) (1660:1660:1660))
        (PORT d[10] (1117:1117:1117) (1115:1115:1115))
        (PORT d[11] (2103:2103:2103) (2100:2100:2100))
        (PORT d[12] (1472:1472:1472) (1480:1480:1480))
        (PORT clk (2553:2553:2553) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1575:1575:1575))
        (PORT clk (2553:2553:2553) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2690:2690:2690))
        (PORT d[0] (2177:2177:2177) (2083:2083:2083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2691:2691:2691))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2691:2691:2691))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2691:2691:2691))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2691:2691:2691))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2350:2350:2350))
        (PORT clk (2532:2532:2532) (2707:2707:2707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5363:5363:5363) (5626:5626:5626))
        (PORT d[1] (7433:7433:7433) (7537:7537:7537))
        (PORT d[2] (5318:5318:5318) (5558:5558:5558))
        (PORT d[3] (8053:8053:8053) (8283:8283:8283))
        (PORT d[4] (6727:6727:6727) (7027:7027:7027))
        (PORT d[5] (4161:4161:4161) (4398:4398:4398))
        (PORT d[6] (6773:6773:6773) (7026:7026:7026))
        (PORT d[7] (7593:7593:7593) (7786:7786:7786))
        (PORT d[8] (7374:7374:7374) (7474:7474:7474))
        (PORT d[9] (6505:6505:6505) (6694:6694:6694))
        (PORT d[10] (4617:4617:4617) (4878:4878:4878))
        (PORT d[11] (8251:8251:8251) (8476:8476:8476))
        (PORT d[12] (5620:5620:5620) (5902:5902:5902))
        (PORT clk (2528:2528:2528) (2703:2703:2703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1633:1633:1633) (1508:1508:1508))
        (PORT clk (2528:2528:2528) (2703:2703:2703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2707:2707:2707))
        (PORT d[0] (3566:3566:3566) (3535:3535:3535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2708:2708:2708))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2708:2708:2708))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2708:2708:2708))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2708:2708:2708))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2186:2186:2186))
        (PORT clk (2981:2981:2981) (3097:3097:3097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2178:2178:2178))
        (PORT d[1] (3415:3415:3415) (3511:3511:3511))
        (PORT d[2] (3352:3352:3352) (3384:3384:3384))
        (PORT d[3] (2473:2473:2473) (2499:2499:2499))
        (PORT d[4] (2252:2252:2252) (2251:2251:2251))
        (PORT d[5] (3000:3000:3000) (2929:2929:2929))
        (PORT d[6] (3239:3239:3239) (3316:3316:3316))
        (PORT d[7] (2866:2866:2866) (2901:2901:2901))
        (PORT d[8] (3553:3553:3553) (3553:3553:3553))
        (PORT d[9] (2140:2140:2140) (2183:2183:2183))
        (PORT d[10] (2510:2510:2510) (2561:2561:2561))
        (PORT d[11] (3537:3537:3537) (3504:3504:3504))
        (PORT d[12] (2461:2461:2461) (2434:2434:2434))
        (PORT clk (2978:2978:2978) (3093:3093:3093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (1861:1861:1861))
        (PORT clk (2978:2978:2978) (3093:3093:3093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3097:3097:3097))
        (PORT d[0] (2526:2526:2526) (2446:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3098:3098:3098))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3098:3098:3098))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3098:3098:3098))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3098:3098:3098))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3550:3550:3550) (3420:3420:3420))
        (PORT clk (2923:2923:2923) (3001:3001:3001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6434:6434:6434) (6722:6722:6722))
        (PORT d[1] (5784:5784:5784) (5946:5946:5946))
        (PORT d[2] (5452:5452:5452) (5734:5734:5734))
        (PORT d[3] (6696:6696:6696) (6972:6972:6972))
        (PORT d[4] (6595:6595:6595) (6841:6841:6841))
        (PORT d[5] (4529:4529:4529) (4784:4784:4784))
        (PORT d[6] (5303:5303:5303) (5565:5565:5565))
        (PORT d[7] (6246:6246:6246) (6482:6482:6482))
        (PORT d[8] (5728:5728:5728) (5894:5894:5894))
        (PORT d[9] (4864:4864:4864) (5111:5111:5111))
        (PORT d[10] (5004:5004:5004) (5284:5284:5284))
        (PORT d[11] (6651:6651:6651) (6941:6941:6941))
        (PORT d[12] (7326:7326:7326) (7606:7606:7606))
        (PORT clk (2919:2919:2919) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (1844:1844:1844))
        (PORT clk (2919:2919:2919) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2923:2923:2923) (3001:3001:3001))
        (PORT d[0] (3835:3835:3835) (3544:3544:3544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2924:2924:2924) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2924:2924:2924) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2924:2924:2924) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2924:2924:2924) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (686:686:686))
        (PORT datab (1399:1399:1399) (1389:1389:1389))
        (PORT datac (1695:1695:1695) (1675:1675:1675))
        (PORT datad (1924:1924:1924) (1856:1856:1856))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2433:2433:2433))
        (PORT clk (3007:3007:3007) (3115:3115:3115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3150:3150:3150) (3039:3039:3039))
        (PORT d[1] (3093:3093:3093) (3202:3202:3202))
        (PORT d[2] (3678:3678:3678) (3669:3669:3669))
        (PORT d[3] (2130:2130:2130) (2164:2164:2164))
        (PORT d[4] (2554:2554:2554) (2544:2544:2544))
        (PORT d[5] (2440:2440:2440) (2478:2478:2478))
        (PORT d[6] (3520:3520:3520) (3575:3575:3575))
        (PORT d[7] (2760:2760:2760) (2766:2766:2766))
        (PORT d[8] (3202:3202:3202) (3218:3218:3218))
        (PORT d[9] (2877:2877:2877) (2925:2925:2925))
        (PORT d[10] (3338:3338:3338) (3329:3329:3329))
        (PORT d[11] (3551:3551:3551) (3629:3629:3629))
        (PORT d[12] (2791:2791:2791) (2752:2752:2752))
        (PORT clk (3004:3004:3004) (3111:3111:3111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2402:2402:2402))
        (PORT clk (3004:3004:3004) (3111:3111:3111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3115:3115:3115))
        (PORT d[0] (2984:2984:2984) (2845:2845:2845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3116:3116:3116))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3116:3116:3116))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3116:3116:3116))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3116:3116:3116))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3196:3196:3196) (3080:3080:3080))
        (PORT clk (2944:2944:2944) (2995:2995:2995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6314:6314:6314) (6573:6573:6573))
        (PORT d[1] (5450:5450:5450) (5622:5622:5622))
        (PORT d[2] (5110:5110:5110) (5401:5401:5401))
        (PORT d[3] (6392:6392:6392) (6675:6675:6675))
        (PORT d[4] (6666:6666:6666) (6932:6932:6932))
        (PORT d[5] (4565:4565:4565) (4816:4816:4816))
        (PORT d[6] (5394:5394:5394) (5681:5681:5681))
        (PORT d[7] (5911:5911:5911) (6159:6159:6159))
        (PORT d[8] (5400:5400:5400) (5578:5578:5578))
        (PORT d[9] (4534:4534:4534) (4790:4790:4790))
        (PORT d[10] (5949:5949:5949) (6221:6221:6221))
        (PORT d[11] (6690:6690:6690) (6984:6984:6984))
        (PORT d[12] (6987:6987:6987) (7278:7278:7278))
        (PORT clk (2940:2940:2940) (2991:2991:2991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1819:1819:1819) (1696:1696:1696))
        (PORT clk (2940:2940:2940) (2991:2991:2991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2944:2944:2944) (2995:2995:2995))
        (PORT d[0] (4787:4787:4787) (4554:4554:4554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (2996:2996:2996))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (2996:2996:2996))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (2996:2996:2996))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (2996:2996:2996))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2127:2127:2127) (2138:2138:2138))
        (PORT clk (2940:2940:2940) (3063:3063:3063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3016:3016:3016))
        (PORT d[1] (2732:2732:2732) (2842:2842:2842))
        (PORT d[2] (3328:3328:3328) (3331:3331:3331))
        (PORT d[3] (2131:2131:2131) (2164:2164:2164))
        (PORT d[4] (2897:2897:2897) (2869:2869:2869))
        (PORT d[5] (2518:2518:2518) (2564:2564:2564))
        (PORT d[6] (3582:3582:3582) (3647:3647:3647))
        (PORT d[7] (3626:3626:3626) (3606:3606:3606))
        (PORT d[8] (2851:2851:2851) (2869:2869:2869))
        (PORT d[9] (2544:2544:2544) (2601:2601:2601))
        (PORT d[10] (3648:3648:3648) (3607:3607:3607))
        (PORT d[11] (3157:3157:3157) (3160:3160:3160))
        (PORT d[12] (3336:3336:3336) (3328:3328:3328))
        (PORT clk (2937:2937:2937) (3059:3059:3059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2212:2212:2212))
        (PORT clk (2937:2937:2937) (3059:3059:3059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (3063:3063:3063))
        (PORT d[0] (3186:3186:3186) (3058:3058:3058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3064:3064:3064))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3064:3064:3064))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3064:3064:3064))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3064:3064:3064))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (2774:2774:2774))
        (PORT clk (2942:2942:2942) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6051:6051:6051) (6333:6333:6333))
        (PORT d[1] (5136:5136:5136) (5307:5307:5307))
        (PORT d[2] (5093:5093:5093) (5386:5386:5386))
        (PORT d[3] (6318:6318:6318) (6583:6583:6583))
        (PORT d[4] (5964:5964:5964) (6229:6229:6229))
        (PORT d[5] (4897:4897:4897) (5160:5160:5160))
        (PORT d[6] (5761:5761:5761) (6038:6038:6038))
        (PORT d[7] (5925:5925:5925) (6172:6172:6172))
        (PORT d[8] (4997:4997:4997) (5169:5169:5169))
        (PORT d[9] (4506:4506:4506) (4752:4752:4752))
        (PORT d[10] (5615:5615:5615) (5897:5897:5897))
        (PORT d[11] (6353:6353:6353) (6654:6654:6654))
        (PORT d[12] (6667:6667:6667) (6968:6968:6968))
        (PORT clk (2938:2938:2938) (3016:3016:3016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (1843:1843:1843))
        (PORT clk (2938:2938:2938) (3016:3016:3016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (3020:3020:3020))
        (PORT d[0] (2848:2848:2848) (2789:2789:2789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3021:3021:3021))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3021:3021:3021))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3021:3021:3021))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3021:3021:3021))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1401:1401:1401) (1391:1391:1391))
        (PORT datac (1976:1976:1976) (1839:1839:1839))
        (PORT datad (1914:1914:1914) (1840:1840:1840))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[10\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1051:1051:1051))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (2934:2934:2934))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1058:1058:1058) (1024:1024:1024))
        (PORT sload (1359:1359:1359) (1384:1384:1384))
        (PORT ena (1428:1428:1428) (1413:1413:1413))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[10\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (780:780:780))
        (PORT datab (246:246:246) (275:275:275))
        (PORT datac (956:956:956) (930:930:930))
        (PORT datad (1637:1637:1637) (1605:1605:1605))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[10\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (268:268:268))
        (PORT datab (1283:1283:1283) (1186:1186:1186))
        (PORT datac (1047:1047:1047) (1046:1046:1046))
        (PORT datad (861:861:861) (769:769:769))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[10\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1638:1638:1638) (1514:1514:1514))
        (PORT datad (594:594:594) (543:543:543))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[10\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1778:1778:1778) (1644:1644:1644))
        (PORT datab (2063:2063:2063) (1941:1941:1941))
        (PORT datac (2210:2210:2210) (2036:2036:2036))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[10\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (665:665:665))
        (PORT datab (1860:1860:1860) (1748:1748:1748))
        (PORT datac (667:667:667) (633:633:633))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (1886:1886:1886))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2189:2189:2189) (2097:2097:2097))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1603:1603:1603) (1497:1497:1497))
        (PORT datac (200:200:200) (236:236:236))
        (PORT datad (810:810:810) (838:838:838))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|DR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1827:1827:1827))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1236:1236:1236))
        (PORT datab (440:440:440) (476:476:476))
        (PORT datac (1252:1252:1252) (1225:1225:1225))
        (PORT datad (1502:1502:1502) (1431:1431:1431))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2286:2286:2286))
        (PORT asdata (1236:1236:1236) (1175:1175:1175))
        (PORT ena (1934:1934:1934) (1824:1824:1824))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[11\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (842:842:842))
        (PORT datab (993:993:993) (956:956:956))
        (PORT datad (766:766:766) (790:790:790))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[11\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (955:955:955))
        (PORT datab (1070:1070:1070) (1049:1049:1049))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[11\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1035:1035:1035))
        (PORT datab (644:644:644) (644:644:644))
        (PORT datac (823:823:823) (853:853:853))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[11\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (469:469:469))
        (PORT datab (698:698:698) (676:676:676))
        (PORT datac (826:826:826) (857:857:857))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[11\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1221:1221:1221))
        (PORT datac (656:656:656) (628:628:628))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[11\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1044:1044:1044) (1024:1024:1024))
        (PORT datac (996:996:996) (962:962:962))
        (PORT datad (684:684:684) (654:654:654))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2137:2137:2137))
        (PORT clk (2984:2984:2984) (3107:3107:3107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2813:2813:2813) (2769:2769:2769))
        (PORT d[1] (3291:3291:3291) (3355:3355:3355))
        (PORT d[2] (2843:2843:2843) (2823:2823:2823))
        (PORT d[3] (2515:2515:2515) (2564:2564:2564))
        (PORT d[4] (1971:1971:1971) (2029:2029:2029))
        (PORT d[5] (2694:2694:2694) (2671:2671:2671))
        (PORT d[6] (2644:2644:2644) (2718:2718:2718))
        (PORT d[7] (3471:3471:3471) (3502:3502:3502))
        (PORT d[8] (2440:2440:2440) (2371:2371:2371))
        (PORT d[9] (3298:3298:3298) (3372:3372:3372))
        (PORT d[10] (2876:2876:2876) (2932:2932:2932))
        (PORT d[11] (2593:2593:2593) (2649:2649:2649))
        (PORT d[12] (3005:3005:3005) (3019:3019:3019))
        (PORT clk (2981:2981:2981) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2246:2246:2246))
        (PORT clk (2981:2981:2981) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3107:3107:3107))
        (PORT d[0] (2888:2888:2888) (2746:2746:2746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2985:2985:2985) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2985:2985:2985) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2985:2985:2985) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2985:2985:2985) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2945:2945:2945) (2911:2911:2911))
        (PORT clk (2942:2942:2942) (3004:3004:3004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (3230:3230:3230))
        (PORT d[1] (3992:3992:3992) (4143:4143:4143))
        (PORT d[2] (4943:4943:4943) (5151:5151:5151))
        (PORT d[3] (4171:4171:4171) (4346:4346:4346))
        (PORT d[4] (3042:3042:3042) (3196:3196:3196))
        (PORT d[5] (6196:6196:6196) (6363:6363:6363))
        (PORT d[6] (4073:4073:4073) (4248:4248:4248))
        (PORT d[7] (3447:3447:3447) (3616:3616:3616))
        (PORT d[8] (3717:3717:3717) (3917:3917:3917))
        (PORT d[9] (3080:3080:3080) (3258:3258:3258))
        (PORT d[10] (4481:4481:4481) (4694:4694:4694))
        (PORT d[11] (3649:3649:3649) (3808:3808:3808))
        (PORT d[12] (6339:6339:6339) (6627:6627:6627))
        (PORT clk (2938:2938:2938) (3000:3000:3000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2179:2179:2179))
        (PORT clk (2938:2938:2938) (3000:3000:3000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (3004:3004:3004))
        (PORT d[0] (4675:4675:4675) (4510:4510:4510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3005:3005:3005))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3005:3005:3005))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3005:3005:3005))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3005:3005:3005))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3265:3265:3265))
        (PORT clk (3165:3165:3165) (3224:3224:3224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2548:2548:2548))
        (PORT d[1] (2314:2314:2314) (2409:2409:2409))
        (PORT d[2] (2451:2451:2451) (2492:2492:2492))
        (PORT d[3] (3607:3607:3607) (3687:3687:3687))
        (PORT d[4] (2677:2677:2677) (2752:2752:2752))
        (PORT d[5] (2896:2896:2896) (2975:2975:2975))
        (PORT d[6] (3230:3230:3230) (3292:3292:3292))
        (PORT d[7] (3148:3148:3148) (3168:3168:3168))
        (PORT d[8] (3444:3444:3444) (3464:3464:3464))
        (PORT d[9] (3004:3004:3004) (3002:3002:3002))
        (PORT d[10] (2633:2633:2633) (2697:2697:2697))
        (PORT d[11] (2336:2336:2336) (2397:2397:2397))
        (PORT d[12] (3165:3165:3165) (3191:3191:3191))
        (PORT clk (3162:3162:3162) (3220:3220:3220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2343:2343:2343))
        (PORT clk (3162:3162:3162) (3220:3220:3220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3165:3165:3165) (3224:3224:3224))
        (PORT d[0] (3192:3192:3192) (3122:3122:3122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3166:3166:3166) (3225:3225:3225))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3166:3166:3166) (3225:3225:3225))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3166:3166:3166) (3225:3225:3225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3166:3166:3166) (3225:3225:3225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2779:2779:2779) (2766:2766:2766))
        (PORT clk (2935:2935:2935) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5244:5244:5244) (5479:5479:5479))
        (PORT d[1] (4620:4620:4620) (4859:4859:4859))
        (PORT d[2] (4479:4479:4479) (4690:4690:4690))
        (PORT d[3] (5595:5595:5595) (5787:5787:5787))
        (PORT d[4] (4152:4152:4152) (4366:4366:4366))
        (PORT d[5] (7366:7366:7366) (7497:7497:7497))
        (PORT d[6] (4643:4643:4643) (4911:4911:4911))
        (PORT d[7] (4899:4899:4899) (5022:5022:5022))
        (PORT d[8] (7059:7059:7059) (7291:7291:7291))
        (PORT d[9] (5569:5569:5569) (5803:5803:5803))
        (PORT d[10] (6901:6901:6901) (7108:7108:7108))
        (PORT d[11] (4598:4598:4598) (4848:4848:4848))
        (PORT d[12] (4551:4551:4551) (4805:4805:4805))
        (PORT clk (2931:2931:2931) (2985:2985:2985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2453:2453:2453) (2416:2416:2416))
        (PORT clk (2931:2931:2931) (2985:2985:2985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2935:2935:2935) (2989:2989:2989))
        (PORT d[0] (3705:3705:3705) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2936:2936:2936) (2990:2990:2990))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2936:2936:2936) (2990:2990:2990))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2936:2936:2936) (2990:2990:2990))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2936:2936:2936) (2990:2990:2990))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2843:2843:2843) (2934:2934:2934))
        (PORT clk (2993:2993:2993) (3094:3094:3094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3176:3176:3176) (3076:3076:3076))
        (PORT d[1] (2616:2616:2616) (2686:2686:2686))
        (PORT d[2] (2689:2689:2689) (2704:2704:2704))
        (PORT d[3] (3856:3856:3856) (3922:3922:3922))
        (PORT d[4] (2928:2928:2928) (2980:2980:2980))
        (PORT d[5] (3433:3433:3433) (3438:3438:3438))
        (PORT d[6] (2607:2607:2607) (2681:2681:2681))
        (PORT d[7] (3236:3236:3236) (3294:3294:3294))
        (PORT d[8] (2837:2837:2837) (2892:2892:2892))
        (PORT d[9] (3099:3099:3099) (3123:3123:3123))
        (PORT d[10] (1902:1902:1902) (1960:1960:1960))
        (PORT d[11] (2469:2469:2469) (2477:2477:2477))
        (PORT d[12] (2357:2357:2357) (2376:2376:2376))
        (PORT clk (2990:2990:2990) (3090:3090:3090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2228:2228:2228))
        (PORT clk (2990:2990:2990) (3090:3090:3090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3094:3094:3094))
        (PORT d[0] (3179:3179:3179) (3027:3027:3027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3095:3095:3095))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3095:3095:3095))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3095:3095:3095))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3095:3095:3095))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3260:3260:3260) (3190:3190:3190))
        (PORT clk (2965:2965:2965) (3014:3014:3014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5252:5252:5252) (5480:5480:5480))
        (PORT d[1] (3907:3907:3907) (4126:4126:4126))
        (PORT d[2] (4456:4456:4456) (4633:4633:4633))
        (PORT d[3] (7311:7311:7311) (7517:7517:7517))
        (PORT d[4] (5244:5244:5244) (5467:5467:5467))
        (PORT d[5] (4141:4141:4141) (4355:4355:4355))
        (PORT d[6] (3856:3856:3856) (4077:4077:4077))
        (PORT d[7] (4476:4476:4476) (4669:4669:4669))
        (PORT d[8] (4964:4964:4964) (5190:5190:5190))
        (PORT d[9] (3782:3782:3782) (3995:3995:3995))
        (PORT d[10] (5452:5452:5452) (5640:5640:5640))
        (PORT d[11] (7570:7570:7570) (7794:7794:7794))
        (PORT d[12] (6599:6599:6599) (6826:6826:6826))
        (PORT clk (2961:2961:2961) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2252:2252:2252))
        (PORT clk (2961:2961:2961) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2965:2965:2965) (3014:3014:3014))
        (PORT d[0] (3929:3929:3929) (3776:3776:3776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3015:3015:3015))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3015:3015:3015))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3015:3015:3015))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3015:3015:3015))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2234:2234:2234))
        (PORT clk (3114:3114:3114) (3195:3195:3195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3198:3198:3198) (3111:3111:3111))
        (PORT d[1] (2648:2648:2648) (2716:2716:2716))
        (PORT d[2] (3089:3089:3089) (3111:3111:3111))
        (PORT d[3] (3823:3823:3823) (3896:3896:3896))
        (PORT d[4] (2596:2596:2596) (2658:2658:2658))
        (PORT d[5] (3114:3114:3114) (3133:3133:3133))
        (PORT d[6] (2598:2598:2598) (2673:2673:2673))
        (PORT d[7] (3254:3254:3254) (3304:3304:3304))
        (PORT d[8] (3438:3438:3438) (3475:3475:3475))
        (PORT d[9] (2795:2795:2795) (2829:2829:2829))
        (PORT d[10] (2475:2475:2475) (2502:2502:2502))
        (PORT d[11] (2721:2721:2721) (2727:2727:2727))
        (PORT d[12] (2394:2394:2394) (2416:2416:2416))
        (PORT clk (3111:3111:3111) (3191:3191:3191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2387:2387:2387))
        (PORT clk (3111:3111:3111) (3191:3191:3191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3114:3114:3114) (3195:3195:3195))
        (PORT d[0] (2866:2866:2866) (2800:2800:2800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3115:3115:3115) (3196:3196:3196))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3115:3115:3115) (3196:3196:3196))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3115:3115:3115) (3196:3196:3196))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3115:3115:3115) (3196:3196:3196))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3238:3238:3238) (3168:3168:3168))
        (PORT clk (2962:2962:2962) (3033:3033:3033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5604:5604:5604) (5821:5821:5821))
        (PORT d[1] (4505:4505:4505) (4701:4701:4701))
        (PORT d[2] (4386:4386:4386) (4565:4565:4565))
        (PORT d[3] (7650:7650:7650) (7842:7842:7842))
        (PORT d[4] (5223:5223:5223) (5439:5439:5439))
        (PORT d[5] (3863:3863:3863) (4091:4091:4091))
        (PORT d[6] (3838:3838:3838) (4060:4060:4060))
        (PORT d[7] (4801:4801:4801) (4985:4985:4985))
        (PORT d[8] (5282:5282:5282) (5495:5495:5495))
        (PORT d[9] (3778:3778:3778) (3991:3991:3991))
        (PORT d[10] (5806:5806:5806) (5988:5988:5988))
        (PORT d[11] (4849:4849:4849) (5067:5067:5067))
        (PORT d[12] (6885:6885:6885) (7090:7090:7090))
        (PORT clk (2958:2958:2958) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (2089:2089:2089))
        (PORT clk (2958:2958:2958) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (3033:3033:3033))
        (PORT d[0] (3228:3228:3228) (3039:3039:3039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3034:3034:3034))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3034:3034:3034))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3034:3034:3034))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3034:3034:3034))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2178:2178:2178) (2120:2120:2120))
        (PORT datab (2879:2879:2879) (2871:2871:2871))
        (PORT datac (679:679:679) (639:639:639))
        (PORT datad (974:974:974) (921:921:921))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2259:2259:2259) (2193:2193:2193))
        (PORT datab (1726:1726:1726) (1634:1634:1634))
        (PORT datac (1975:1975:1975) (1939:1939:1939))
        (PORT datad (1548:1548:1548) (1510:1510:1510))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (2986:2986:2986))
        (PORT clk (3062:3062:3062) (3164:3164:3164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2648:2648:2648) (2626:2626:2626))
        (PORT d[1] (2712:2712:2712) (2797:2797:2797))
        (PORT d[2] (2768:2768:2768) (2797:2797:2797))
        (PORT d[3] (3295:3295:3295) (3400:3400:3400))
        (PORT d[4] (3047:3047:3047) (3104:3104:3104))
        (PORT d[5] (2918:2918:2918) (3001:3001:3001))
        (PORT d[6] (3275:3275:3275) (3336:3336:3336))
        (PORT d[7] (3449:3449:3449) (3456:3456:3456))
        (PORT d[8] (3220:3220:3220) (3258:3258:3258))
        (PORT d[9] (3362:3362:3362) (3349:3349:3349))
        (PORT d[10] (2663:2663:2663) (2748:2748:2748))
        (PORT d[11] (2641:2641:2641) (2703:2703:2703))
        (PORT d[12] (3143:3143:3143) (3169:3169:3169))
        (PORT clk (3059:3059:3059) (3160:3160:3160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (2579:2579:2579))
        (PORT clk (3059:3059:3059) (3160:3160:3160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3062:3062:3062) (3164:3164:3164))
        (PORT d[0] (3125:3125:3125) (3026:3026:3026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3063:3063:3063) (3165:3165:3165))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3063:3063:3063) (3165:3165:3165))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3063:3063:3063) (3165:3165:3165))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3063:3063:3063) (3165:3165:3165))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2772:2772:2772))
        (PORT clk (2976:2976:2976) (3045:3045:3045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5225:5225:5225) (5459:5459:5459))
        (PORT d[1] (7452:7452:7452) (7581:7581:7581))
        (PORT d[2] (4264:4264:4264) (4512:4512:4512))
        (PORT d[3] (5209:5209:5209) (5410:5410:5410))
        (PORT d[4] (5245:5245:5245) (5477:5477:5477))
        (PORT d[5] (7088:7088:7088) (7243:7243:7243))
        (PORT d[6] (4648:4648:4648) (4908:4908:4908))
        (PORT d[7] (4744:4744:4744) (4907:4907:4907))
        (PORT d[8] (6712:6712:6712) (6948:6948:6948))
        (PORT d[9] (5271:5271:5271) (5515:5515:5515))
        (PORT d[10] (6562:6562:6562) (6781:6781:6781))
        (PORT d[11] (4568:4568:4568) (4819:4819:4819))
        (PORT d[12] (4565:4565:4565) (4818:4818:4818))
        (PORT clk (2972:2972:2972) (3041:3041:3041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2431:2431:2431))
        (PORT clk (2972:2972:2972) (3041:3041:3041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2976:2976:2976) (3045:3045:3045))
        (PORT d[0] (3859:3859:3859) (3805:3805:3805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2977:2977:2977) (3046:3046:3046))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2977:2977:2977) (3046:3046:3046))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2977:2977:2977) (3046:3046:3046))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2977:2977:2977) (3046:3046:3046))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2627:2627:2627))
        (PORT clk (2979:2979:2979) (3081:3081:3081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2580:2580:2580) (2514:2514:2514))
        (PORT d[1] (2900:2900:2900) (2953:2953:2953))
        (PORT d[2] (3004:3004:3004) (3003:3003:3003))
        (PORT d[3] (2541:2541:2541) (2605:2605:2605))
        (PORT d[4] (2626:2626:2626) (2684:2684:2684))
        (PORT d[5] (2445:2445:2445) (2469:2469:2469))
        (PORT d[6] (2938:2938:2938) (3006:3006:3006))
        (PORT d[7] (3374:3374:3374) (3375:3375:3375))
        (PORT d[8] (3503:3503:3503) (3529:3529:3529))
        (PORT d[9] (2598:2598:2598) (2671:2671:2671))
        (PORT d[10] (2127:2127:2127) (2153:2153:2153))
        (PORT d[11] (2816:2816:2816) (2815:2815:2815))
        (PORT d[12] (2070:2070:2070) (2079:2079:2079))
        (PORT clk (2976:2976:2976) (3077:3077:3077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2146:2146:2146))
        (PORT clk (2976:2976:2976) (3077:3077:3077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3081:3081:3081))
        (PORT d[0] (2987:2987:2987) (2951:2951:2951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3082:3082:3082))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3082:3082:3082))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3082:3082:3082))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3082:3082:3082))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3711:3711:3711) (3661:3661:3661))
        (PORT clk (2998:2998:2998) (3046:3046:3046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4560:4560:4560) (4806:4806:4806))
        (PORT d[1] (7542:7542:7542) (7687:7687:7687))
        (PORT d[2] (4904:4904:4904) (5144:5144:5144))
        (PORT d[3] (6599:6599:6599) (6825:6825:6825))
        (PORT d[4] (4511:4511:4511) (4752:4752:4752))
        (PORT d[5] (6523:6523:6523) (6712:6712:6712))
        (PORT d[6] (5102:5102:5102) (5296:5296:5296))
        (PORT d[7] (5568:5568:5568) (5765:5765:5765))
        (PORT d[8] (6029:6029:6029) (6253:6253:6253))
        (PORT d[9] (3836:3836:3836) (4053:4053:4053))
        (PORT d[10] (4713:4713:4713) (4910:4910:4910))
        (PORT d[11] (6638:6638:6638) (6897:6897:6897))
        (PORT d[12] (5919:5919:5919) (6160:6160:6160))
        (PORT clk (2994:2994:2994) (3042:3042:3042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2158:2158:2158) (2100:2100:2100))
        (PORT clk (2994:2994:2994) (3042:3042:3042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2998:2998:2998) (3046:3046:3046))
        (PORT d[0] (2088:2088:2088) (1963:1963:1963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2999:2999:2999) (3047:3047:3047))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2999:2999:2999) (3047:3047:3047))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2999:2999:2999) (3047:3047:3047))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2999:2999:2999) (3047:3047:3047))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2564:2564:2564))
        (PORT clk (2998:2998:2998) (3104:3104:3104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2254:2254:2254))
        (PORT d[1] (2609:2609:2609) (2664:2664:2664))
        (PORT d[2] (2726:2726:2726) (2742:2742:2742))
        (PORT d[3] (3669:3669:3669) (3784:3784:3784))
        (PORT d[4] (2240:2240:2240) (2286:2286:2286))
        (PORT d[5] (2460:2460:2460) (2483:2483:2483))
        (PORT d[6] (2602:2602:2602) (2678:2678:2678))
        (PORT d[7] (2855:2855:2855) (2902:2902:2902))
        (PORT d[8] (2918:2918:2918) (2888:2888:2888))
        (PORT d[9] (3230:3230:3230) (3275:3275:3275))
        (PORT d[10] (2437:2437:2437) (2443:2443:2443))
        (PORT d[11] (2461:2461:2461) (2469:2469:2469))
        (PORT d[12] (2323:2323:2323) (2311:2311:2311))
        (PORT clk (2995:2995:2995) (3100:3100:3100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2210:2210:2210))
        (PORT clk (2995:2995:2995) (3100:3100:3100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2998:2998:2998) (3104:3104:3104))
        (PORT d[0] (2902:2902:2902) (2851:2851:2851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2999:2999:2999) (3105:3105:3105))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2999:2999:2999) (3105:3105:3105))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2999:2999:2999) (3105:3105:3105))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2999:2999:2999) (3105:3105:3105))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3381:3381:3381) (3347:3347:3347))
        (PORT clk (2974:2974:2974) (3022:3022:3022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4595:4595:4595) (4840:4840:4840))
        (PORT d[1] (4231:4231:4231) (4446:4446:4446))
        (PORT d[2] (4522:4522:4522) (4734:4734:4734))
        (PORT d[3] (6935:6935:6935) (7151:7151:7151))
        (PORT d[4] (4559:4559:4559) (4798:4798:4798))
        (PORT d[5] (6864:6864:6864) (7037:7037:7037))
        (PORT d[6] (3880:3880:3880) (4104:4104:4104))
        (PORT d[7] (5890:5890:5890) (6074:6074:6074))
        (PORT d[8] (4635:4635:4635) (4877:4877:4877))
        (PORT d[9] (3787:3787:3787) (4006:4006:4006))
        (PORT d[10] (5091:5091:5091) (5280:5280:5280))
        (PORT d[11] (7273:7273:7273) (7507:7507:7507))
        (PORT d[12] (6248:6248:6248) (6484:6484:6484))
        (PORT clk (2970:2970:2970) (3018:3018:3018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (1946:1946:1946))
        (PORT clk (2970:2970:2970) (3018:3018:3018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3022:3022:3022))
        (PORT d[0] (3064:3064:3064) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3023:3023:3023))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3023:3023:3023))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3023:3023:3023))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3023:3023:3023))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2708:2708:2708) (2620:2620:2620))
        (PORT datab (684:684:684) (643:643:643))
        (PORT datac (2185:2185:2185) (2147:2147:2147))
        (PORT datad (1006:1006:1006) (953:953:953))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2923:2923:2923) (3010:3010:3010))
        (PORT clk (3186:3186:3186) (3243:3243:3243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2293:2293:2293))
        (PORT d[1] (2612:2612:2612) (2665:2665:2665))
        (PORT d[2] (2488:2488:2488) (2529:2529:2529))
        (PORT d[3] (3643:3643:3643) (3756:3756:3756))
        (PORT d[4] (2620:2620:2620) (2677:2677:2677))
        (PORT d[5] (2903:2903:2903) (2970:2970:2970))
        (PORT d[6] (2941:2941:2941) (3013:3013:3013))
        (PORT d[7] (3093:3093:3093) (3111:3111:3111))
        (PORT d[8] (2869:2869:2869) (2912:2912:2912))
        (PORT d[9] (2706:2706:2706) (2708:2708:2708))
        (PORT d[10] (2295:2295:2295) (2377:2377:2377))
        (PORT d[11] (2578:2578:2578) (2624:2624:2624))
        (PORT d[12] (3224:3224:3224) (3249:3249:3249))
        (PORT clk (3183:3183:3183) (3239:3239:3239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2482:2482:2482))
        (PORT clk (3183:3183:3183) (3239:3239:3239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3186:3186:3186) (3243:3243:3243))
        (PORT d[0] (3140:3140:3140) (3084:3084:3084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3187:3187:3187) (3244:3244:3244))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3187:3187:3187) (3244:3244:3244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3187:3187:3187) (3244:3244:3244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3187:3187:3187) (3244:3244:3244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (3056:3056:3056))
        (PORT clk (2976:2976:2976) (3036:3036:3036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4525:4525:4525) (4743:4743:4743))
        (PORT d[1] (4132:4132:4132) (4320:4320:4320))
        (PORT d[2] (4130:4130:4130) (4355:4355:4355))
        (PORT d[3] (5874:5874:5874) (6051:6051:6051))
        (PORT d[4] (5574:5574:5574) (5791:5791:5791))
        (PORT d[5] (7454:7454:7454) (7592:7592:7592))
        (PORT d[6] (4973:4973:4973) (5229:5229:5229))
        (PORT d[7] (4403:4403:4403) (4577:4577:4577))
        (PORT d[8] (7340:7340:7340) (7560:7560:7560))
        (PORT d[9] (4474:4474:4474) (4686:4686:4686))
        (PORT d[10] (6895:6895:6895) (7105:7105:7105))
        (PORT d[11] (4520:4520:4520) (4768:4768:4768))
        (PORT d[12] (4494:4494:4494) (4701:4701:4701))
        (PORT clk (2972:2972:2972) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2386:2386:2386))
        (PORT clk (2972:2972:2972) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2976:2976:2976) (3036:3036:3036))
        (PORT d[0] (4513:4513:4513) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2977:2977:2977) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2977:2977:2977) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2977:2977:2977) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2977:2977:2977) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1544:1544:1544) (1503:1503:1503))
        (PORT datab (1968:1968:1968) (1881:1881:1881))
        (PORT datac (1555:1555:1555) (1521:1521:1521))
        (PORT datad (1971:1971:1971) (1915:1915:1915))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[11\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1436:1436:1436) (1368:1368:1368))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3059:3059:3059) (3007:3007:3007))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1917:1917:1917) (1757:1757:1757))
        (PORT sload (2340:2340:2340) (2474:2474:2474))
        (PORT ena (2133:2133:2133) (2038:2038:2038))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[11\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (875:875:875))
        (PORT datab (1615:1615:1615) (1563:1563:1563))
        (PORT datac (1407:1407:1407) (1287:1287:1287))
        (PORT datad (194:194:194) (215:215:215))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[11\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (274:274:274))
        (PORT datab (1035:1035:1035) (1038:1038:1038))
        (PORT datac (1826:1826:1826) (1740:1740:1740))
        (PORT datad (388:388:388) (372:372:372))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[11\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1565:1565:1565))
        (PORT datab (431:431:431) (403:403:403))
        (PORT datac (672:672:672) (640:640:640))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[11\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1630:1630:1630) (1507:1507:1507))
        (PORT datab (1785:1785:1785) (1677:1677:1677))
        (PORT datac (1567:1567:1567) (1490:1490:1490))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[11\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1600:1600:1600) (1524:1524:1524))
        (PORT datab (1549:1549:1549) (1462:1462:1462))
        (PORT datac (665:665:665) (631:631:631))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1845:1845:1845) (1759:1759:1759))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (270:270:270))
        (PORT datab (1469:1469:1469) (1408:1408:1408))
        (PORT datac (790:790:790) (815:815:815))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|DR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1827:1827:1827))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1270:1270:1270))
        (PORT datab (1020:1020:1020) (1017:1017:1017))
        (PORT datac (982:982:982) (972:972:972))
        (PORT datad (1229:1229:1229) (1196:1196:1196))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1574:1574:1574))
        (PORT asdata (1033:1033:1033) (1010:1010:1010))
        (PORT ena (1508:1508:1508) (1406:1406:1406))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[9\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (813:813:813))
        (PORT datab (519:519:519) (567:567:567))
        (PORT datad (522:522:522) (569:569:569))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[9\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1122:1122:1122))
        (PORT datab (572:572:572) (609:609:609))
        (PORT datac (456:456:456) (474:474:474))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[9\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (736:736:736))
        (PORT datab (791:791:791) (794:794:794))
        (PORT datac (1153:1153:1153) (1094:1094:1094))
        (PORT datad (520:520:520) (567:567:567))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[9\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (695:695:695))
        (PORT datab (1335:1335:1335) (1243:1243:1243))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (489:489:489) (531:531:531))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[9\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (558:558:558))
        (PORT datac (190:190:190) (221:221:221))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (843:843:843))
        (PORT datab (1039:1039:1039) (1018:1018:1018))
        (PORT datad (668:668:668) (644:644:644))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (2036:2036:2036))
        (PORT clk (3063:3063:3063) (3167:3167:3167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2606:2606:2606))
        (PORT d[1] (1982:1982:1982) (2049:2049:2049))
        (PORT d[2] (2432:2432:2432) (2478:2478:2478))
        (PORT d[3] (3237:3237:3237) (3286:3286:3286))
        (PORT d[4] (2987:2987:2987) (3080:3080:3080))
        (PORT d[5] (3127:3127:3127) (3157:3157:3157))
        (PORT d[6] (3543:3543:3543) (3568:3568:3568))
        (PORT d[7] (2688:2688:2688) (2671:2671:2671))
        (PORT d[8] (3101:3101:3101) (3109:3109:3109))
        (PORT d[9] (2417:2417:2417) (2437:2437:2437))
        (PORT d[10] (2154:2154:2154) (2189:2189:2189))
        (PORT d[11] (2501:2501:2501) (2540:2540:2540))
        (PORT d[12] (3920:3920:3920) (3847:3847:3847))
        (PORT clk (3060:3060:3060) (3163:3163:3163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (1924:1924:1924))
        (PORT clk (3060:3060:3060) (3163:3163:3163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3063:3063:3063) (3167:3167:3167))
        (PORT d[0] (3182:3182:3182) (3100:3100:3100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3168:3168:3168))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3168:3168:3168))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3168:3168:3168))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3168:3168:3168))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3761:3761:3761) (3721:3721:3721))
        (PORT clk (2915:2915:2915) (2973:2973:2973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6367:6367:6367) (6624:6624:6624))
        (PORT d[1] (5887:5887:5887) (6076:6076:6076))
        (PORT d[2] (5017:5017:5017) (5275:5275:5275))
        (PORT d[3] (5930:5930:5930) (6188:6188:6188))
        (PORT d[4] (5991:5991:5991) (6256:6256:6256))
        (PORT d[5] (5177:5177:5177) (5390:5390:5390))
        (PORT d[6] (5010:5010:5010) (5294:5294:5294))
        (PORT d[7] (5649:5649:5649) (5913:5913:5913))
        (PORT d[8] (5313:5313:5313) (5563:5563:5563))
        (PORT d[9] (5569:5569:5569) (5822:5822:5822))
        (PORT d[10] (6157:6157:6157) (6368:6368:6368))
        (PORT d[11] (7635:7635:7635) (7788:7788:7788))
        (PORT d[12] (7227:7227:7227) (7448:7448:7448))
        (PORT clk (2911:2911:2911) (2969:2969:2969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2001:2001:2001))
        (PORT clk (2911:2911:2911) (2969:2969:2969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2915:2915:2915) (2973:2973:2973))
        (PORT d[0] (3846:3846:3846) (3686:3686:3686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2916:2916:2916) (2974:2974:2974))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2916:2916:2916) (2974:2974:2974))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2916:2916:2916) (2974:2974:2974))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2916:2916:2916) (2974:2974:2974))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2276:2276:2276))
        (PORT clk (3060:3060:3060) (3163:3163:3163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2804:2804:2804))
        (PORT d[1] (2690:2690:2690) (2771:2771:2771))
        (PORT d[2] (2382:2382:2382) (2419:2419:2419))
        (PORT d[3] (2579:2579:2579) (2646:2646:2646))
        (PORT d[4] (3354:3354:3354) (3426:3426:3426))
        (PORT d[5] (3258:3258:3258) (3208:3208:3208))
        (PORT d[6] (2876:2876:2876) (2936:2936:2936))
        (PORT d[7] (2460:2460:2460) (2474:2474:2474))
        (PORT d[8] (2835:2835:2835) (2868:2868:2868))
        (PORT d[9] (2903:2903:2903) (2940:2940:2940))
        (PORT d[10] (2189:2189:2189) (2222:2222:2222))
        (PORT d[11] (2856:2856:2856) (2911:2911:2911))
        (PORT d[12] (3596:3596:3596) (3528:3528:3528))
        (PORT clk (3057:3057:3057) (3159:3159:3159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2343:2343:2343))
        (PORT clk (3057:3057:3057) (3159:3159:3159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3060:3060:3060) (3163:3163:3163))
        (PORT d[0] (3186:3186:3186) (3100:3100:3100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3164:3164:3164))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3164:3164:3164))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3164:3164:3164))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3164:3164:3164))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3328:3328:3328))
        (PORT clk (2926:2926:2926) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5688:5688:5688) (5965:5965:5965))
        (PORT d[1] (5216:5216:5216) (5436:5436:5436))
        (PORT d[2] (5152:5152:5152) (5445:5445:5445))
        (PORT d[3] (5678:5678:5678) (5949:5949:5949))
        (PORT d[4] (5322:5322:5322) (5608:5608:5608))
        (PORT d[5] (5209:5209:5209) (5419:5419:5419))
        (PORT d[6] (5052:5052:5052) (5336:5336:5336))
        (PORT d[7] (5303:5303:5303) (5579:5579:5579))
        (PORT d[8] (5675:5675:5675) (5923:5923:5923))
        (PORT d[9] (4929:4929:4929) (5209:5209:5209))
        (PORT d[10] (5509:5509:5509) (5743:5743:5743))
        (PORT d[11] (7290:7290:7290) (7450:7450:7450))
        (PORT d[12] (6531:6531:6531) (6768:6768:6768))
        (PORT clk (2922:2922:2922) (3008:3008:3008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2372:2372:2372))
        (PORT clk (2922:2922:2922) (3008:3008:3008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2926:2926:2926) (3012:3012:3012))
        (PORT d[0] (4743:4743:4743) (4620:4620:4620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2927:2927:2927) (3013:3013:3013))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2927:2927:2927) (3013:3013:3013))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2927:2927:2927) (3013:3013:3013))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2927:2927:2927) (3013:3013:3013))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1977:1977:1977) (1958:1958:1958))
        (PORT clk (3036:3036:3036) (3138:3138:3138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (3458:3458:3458))
        (PORT d[1] (2664:2664:2664) (2720:2720:2720))
        (PORT d[2] (3109:3109:3109) (3137:3137:3137))
        (PORT d[3] (3207:3207:3207) (3276:3276:3276))
        (PORT d[4] (3381:3381:3381) (3459:3459:3459))
        (PORT d[5] (3246:3246:3246) (3286:3286:3286))
        (PORT d[6] (2958:2958:2958) (3010:3010:3010))
        (PORT d[7] (3488:3488:3488) (3517:3517:3517))
        (PORT d[8] (3431:3431:3431) (3459:3459:3459))
        (PORT d[9] (3091:3091:3091) (3101:3101:3101))
        (PORT d[10] (2253:2253:2253) (2308:2308:2308))
        (PORT d[11] (3349:3349:3349) (3380:3380:3380))
        (PORT d[12] (2781:2781:2781) (2793:2793:2793))
        (PORT clk (3033:3033:3033) (3134:3134:3134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2504:2504:2504))
        (PORT clk (3033:3033:3033) (3134:3134:3134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3036:3036:3036) (3138:3138:3138))
        (PORT d[0] (3243:3243:3243) (3106:3106:3106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3037:3037:3037) (3139:3139:3139))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3037:3037:3037) (3139:3139:3139))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3037:3037:3037) (3139:3139:3139))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3037:3037:3037) (3139:3139:3139))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1599:1599:1599) (1514:1514:1514))
        (PORT clk (2906:2906:2906) (2985:2985:2985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4892:4892:4892) (5124:5124:5124))
        (PORT d[1] (6423:6423:6423) (6565:6565:6565))
        (PORT d[2] (5225:5225:5225) (5463:5463:5463))
        (PORT d[3] (5919:5919:5919) (6120:6120:6120))
        (PORT d[4] (4841:4841:4841) (5084:5084:5084))
        (PORT d[5] (5747:5747:5747) (5936:5936:5936))
        (PORT d[6] (5975:5975:5975) (6229:6229:6229))
        (PORT d[7] (6517:6517:6517) (6621:6621:6621))
        (PORT d[8] (5268:5268:5268) (5525:5525:5525))
        (PORT d[9] (4854:4854:4854) (5095:5095:5095))
        (PORT d[10] (5508:5508:5508) (5744:5744:5744))
        (PORT d[11] (4987:4987:4987) (5258:5258:5258))
        (PORT d[12] (4938:4938:4938) (5178:5178:5178))
        (PORT clk (2902:2902:2902) (2981:2981:2981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2009:2009:2009))
        (PORT clk (2902:2902:2902) (2981:2981:2981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2906:2906:2906) (2985:2985:2985))
        (PORT d[0] (4542:4542:4542) (4385:4385:4385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2907:2907:2907) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2907:2907:2907) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2907:2907:2907) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2907:2907:2907) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2322:2322:2322))
        (PORT clk (2949:2949:2949) (3060:3060:3060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3038:3038:3038) (3007:3007:3007))
        (PORT d[1] (2655:2655:2655) (2709:2709:2709))
        (PORT d[2] (2485:2485:2485) (2515:2515:2515))
        (PORT d[3] (3605:3605:3605) (3701:3701:3701))
        (PORT d[4] (3080:3080:3080) (3189:3189:3189))
        (PORT d[5] (2815:2815:2815) (2851:2851:2851))
        (PORT d[6] (3275:3275:3275) (3322:3322:3322))
        (PORT d[7] (2821:2821:2821) (2847:2847:2847))
        (PORT d[8] (3530:3530:3530) (3561:3561:3561))
        (PORT d[9] (2357:2357:2357) (2354:2354:2354))
        (PORT d[10] (2683:2683:2683) (2771:2771:2771))
        (PORT d[11] (2650:2650:2650) (2712:2712:2712))
        (PORT d[12] (3133:3133:3133) (3136:3136:3136))
        (PORT clk (2946:2946:2946) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2206:2206:2206))
        (PORT clk (2946:2946:2946) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2949:2949:2949) (3060:3060:3060))
        (PORT d[0] (3148:3148:3148) (3065:3065:3065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2394:2394:2394))
        (PORT clk (2932:2932:2932) (3007:3007:3007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4866:4866:4866) (5101:5101:5101))
        (PORT d[1] (4819:4819:4819) (5013:5013:5013))
        (PORT d[2] (4837:4837:4837) (5071:5071:5071))
        (PORT d[3] (4485:4485:4485) (4692:4692:4692))
        (PORT d[4] (4581:4581:4581) (4831:4831:4831))
        (PORT d[5] (6464:6464:6464) (6631:6631:6631))
        (PORT d[6] (4478:4478:4478) (4671:4671:4671))
        (PORT d[7] (7185:7185:7185) (7266:7266:7266))
        (PORT d[8] (6005:6005:6005) (6255:6255:6255))
        (PORT d[9] (4838:4838:4838) (5079:5079:5079))
        (PORT d[10] (5867:5867:5867) (6099:6099:6099))
        (PORT d[11] (4939:4939:4939) (5214:5214:5214))
        (PORT d[12] (4562:4562:4562) (4813:4813:4813))
        (PORT clk (2928:2928:2928) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2324:2324:2324))
        (PORT clk (2928:2928:2928) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2932:2932:2932) (3007:3007:3007))
        (PORT d[0] (4313:4313:4313) (4128:4128:4128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2933:2933:2933) (3008:3008:3008))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2933:2933:2933) (3008:3008:3008))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2933:2933:2933) (3008:3008:3008))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2933:2933:2933) (3008:3008:3008))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1829:1829:1829) (1768:1768:1768))
        (PORT datab (1862:1862:1862) (1780:1780:1780))
        (PORT datac (1393:1393:1393) (1358:1358:1358))
        (PORT datad (1760:1760:1760) (1674:1674:1674))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1830:1830:1830) (1769:1769:1769))
        (PORT datab (1915:1915:1915) (1856:1856:1856))
        (PORT datac (1590:1590:1590) (1549:1549:1549))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2051:2051:2051))
        (PORT clk (3121:3121:3121) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2536:2536:2536))
        (PORT d[1] (2689:2689:2689) (2770:2770:2770))
        (PORT d[2] (2449:2449:2449) (2494:2494:2494))
        (PORT d[3] (2603:2603:2603) (2671:2671:2671))
        (PORT d[4] (3315:3315:3315) (3387:3387:3387))
        (PORT d[5] (3275:3275:3275) (3224:3224:3224))
        (PORT d[6] (2586:2586:2586) (2661:2661:2661))
        (PORT d[7] (2751:2751:2751) (2740:2740:2740))
        (PORT d[8] (3159:3159:3159) (3174:3174:3174))
        (PORT d[9] (2570:2570:2570) (2632:2632:2632))
        (PORT d[10] (2157:2157:2157) (2192:2192:2192))
        (PORT d[11] (2877:2877:2877) (2937:2937:2937))
        (PORT d[12] (3562:3562:3562) (3497:3497:3497))
        (PORT clk (3118:3118:3118) (3208:3208:3208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2457:2457:2457))
        (PORT clk (3118:3118:3118) (3208:3208:3208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3121:3121:3121) (3212:3212:3212))
        (PORT d[0] (3395:3395:3395) (3269:3269:3269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3122:3122:3122) (3213:3213:3213))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3122:3122:3122) (3213:3213:3213))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3122:3122:3122) (3213:3213:3213))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3122:3122:3122) (3213:3213:3213))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3073:3073:3073) (3050:3050:3050))
        (PORT clk (2966:2966:2966) (3021:3021:3021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5699:5699:5699) (5975:5975:5975))
        (PORT d[1] (5173:5173:5173) (5390:5390:5390))
        (PORT d[2] (5429:5429:5429) (5713:5713:5713))
        (PORT d[3] (5652:5652:5652) (5922:5922:5922))
        (PORT d[4] (5292:5292:5292) (5565:5565:5565))
        (PORT d[5] (5241:5241:5241) (5455:5455:5455))
        (PORT d[6] (5400:5400:5400) (5678:5678:5678))
        (PORT d[7] (4980:4980:4980) (5270:5270:5270))
        (PORT d[8] (5973:5973:5973) (6202:6202:6202))
        (PORT d[9] (4915:4915:4915) (5192:5192:5192))
        (PORT d[10] (5804:5804:5804) (6009:6009:6009))
        (PORT d[11] (6997:6997:6997) (7174:7174:7174))
        (PORT d[12] (6530:6530:6530) (6767:6767:6767))
        (PORT clk (2962:2962:2962) (3017:3017:3017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2208:2208:2208))
        (PORT clk (2962:2962:2962) (3017:3017:3017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3021:3021:3021))
        (PORT d[0] (3227:3227:3227) (3184:3184:3184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3022:3022:3022))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3022:3022:3022))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3022:3022:3022))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3022:3022:3022))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (2070:2070:2070))
        (PORT clk (3162:3162:3162) (3227:3227:3227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (2771:2771:2771))
        (PORT d[1] (2684:2684:2684) (2752:2752:2752))
        (PORT d[2] (3049:3049:3049) (3063:3063:3063))
        (PORT d[3] (2866:2866:2866) (2943:2943:2943))
        (PORT d[4] (3445:3445:3445) (3566:3566:3566))
        (PORT d[5] (2553:2553:2553) (2608:2608:2608))
        (PORT d[6] (3351:3351:3351) (3466:3466:3466))
        (PORT d[7] (3182:3182:3182) (3219:3219:3219))
        (PORT d[8] (3016:3016:3016) (3118:3118:3118))
        (PORT d[9] (2791:2791:2791) (2811:2811:2811))
        (PORT d[10] (2282:2282:2282) (2346:2346:2346))
        (PORT d[11] (3205:3205:3205) (3258:3258:3258))
        (PORT d[12] (3147:3147:3147) (3166:3166:3166))
        (PORT clk (3159:3159:3159) (3223:3223:3223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2755:2755:2755))
        (PORT clk (3159:3159:3159) (3223:3223:3223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3162:3162:3162) (3227:3227:3227))
        (PORT d[0] (3149:3149:3149) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3163:3163:3163) (3228:3228:3228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3163:3163:3163) (3228:3228:3228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3163:3163:3163) (3228:3228:3228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3163:3163:3163) (3228:3228:3228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3453:3453:3453) (3473:3473:3473))
        (PORT clk (3073:3073:3073) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5249:5249:5249) (5492:5492:5492))
        (PORT d[1] (5428:5428:5428) (5623:5623:5623))
        (PORT d[2] (4861:4861:4861) (5117:5117:5117))
        (PORT d[3] (5206:5206:5206) (5420:5420:5420))
        (PORT d[4] (4947:4947:4947) (5210:5210:5210))
        (PORT d[5] (5070:5070:5070) (5280:5280:5280))
        (PORT d[6] (5021:5021:5021) (5310:5310:5310))
        (PORT d[7] (5631:5631:5631) (5785:5785:5785))
        (PORT d[8] (5375:5375:5375) (5643:5643:5643))
        (PORT d[9] (5195:5195:5195) (5449:5449:5449))
        (PORT d[10] (5391:5391:5391) (5668:5668:5668))
        (PORT d[11] (5315:5315:5315) (5577:5577:5577))
        (PORT d[12] (4965:4965:4965) (5233:5233:5233))
        (PORT clk (3069:3069:3069) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2360:2360:2360))
        (PORT clk (3069:3069:3069) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3073:3073:3073) (3121:3121:3121))
        (PORT d[0] (4496:4496:4496) (4293:4293:4293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3074:3074:3074) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3074:3074:3074) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3074:3074:3074) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3074:3074:3074) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2086:2086:2086))
        (PORT clk (2982:2982:2982) (3109:3109:3109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (2657:2657:2657))
        (PORT d[1] (3025:3025:3025) (3106:3106:3106))
        (PORT d[2] (2792:2792:2792) (2806:2806:2806))
        (PORT d[3] (3302:3302:3302) (3408:3408:3408))
        (PORT d[4] (2776:2776:2776) (2884:2884:2884))
        (PORT d[5] (2536:2536:2536) (2595:2595:2595))
        (PORT d[6] (3600:3600:3600) (3655:3655:3655))
        (PORT d[7] (3423:3423:3423) (3431:3431:3431))
        (PORT d[8] (3236:3236:3236) (3281:3281:3281))
        (PORT d[9] (2133:2133:2133) (2161:2161:2161))
        (PORT d[10] (2660:2660:2660) (2751:2751:2751))
        (PORT d[11] (2341:2341:2341) (2410:2410:2410))
        (PORT d[12] (3131:3131:3131) (3157:3157:3157))
        (PORT clk (2979:2979:2979) (3105:3105:3105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2355:2355:2355))
        (PORT clk (2979:2979:2979) (3105:3105:3105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3109:3109:3109))
        (PORT d[0] (3003:3003:3003) (2971:2971:2971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3110:3110:3110))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3110:3110:3110))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3110:3110:3110))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3110:3110:3110))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2418:2418:2418))
        (PORT clk (2905:2905:2905) (2979:2979:2979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4888:4888:4888) (5125:5125:5125))
        (PORT d[1] (7106:7106:7106) (7246:7246:7246))
        (PORT d[2] (5180:5180:5180) (5399:5399:5399))
        (PORT d[3] (4863:4863:4863) (5070:5070:5070))
        (PORT d[4] (5565:5565:5565) (5779:5779:5779))
        (PORT d[5] (6722:6722:6722) (6889:6889:6889))
        (PORT d[6] (4985:4985:4985) (5224:5224:5224))
        (PORT d[7] (7523:7523:7523) (7591:7591:7591))
        (PORT d[8] (6406:6406:6406) (6657:6657:6657))
        (PORT d[9] (4888:4888:4888) (5130:5130:5130))
        (PORT d[10] (6217:6217:6217) (6441:6441:6441))
        (PORT d[11] (4611:4611:4611) (4863:4863:4863))
        (PORT d[12] (4557:4557:4557) (4808:4808:4808))
        (PORT clk (2901:2901:2901) (2975:2975:2975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2327:2327:2327))
        (PORT clk (2901:2901:2901) (2975:2975:2975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2905:2905:2905) (2979:2979:2979))
        (PORT d[0] (4816:4816:4816) (4484:4484:4484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2906:2906:2906) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2906:2906:2906) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2906:2906:2906) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2906:2906:2906) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (1912:1912:1912))
        (PORT clk (2986:2986:2986) (3101:3101:3101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2200:2200:2200))
        (PORT d[1] (2541:2541:2541) (2571:2571:2571))
        (PORT d[2] (2095:2095:2095) (2115:2115:2115))
        (PORT d[3] (2204:2204:2204) (2245:2245:2245))
        (PORT d[4] (2641:2641:2641) (2707:2707:2707))
        (PORT d[5] (1746:1746:1746) (1757:1757:1757))
        (PORT d[6] (2489:2489:2489) (2526:2526:2526))
        (PORT d[7] (2491:2491:2491) (2524:2524:2524))
        (PORT d[8] (3571:3571:3571) (3609:3609:3609))
        (PORT d[9] (2958:2958:2958) (3047:3047:3047))
        (PORT d[10] (2163:2163:2163) (2195:2195:2195))
        (PORT d[11] (2512:2512:2512) (2559:2559:2559))
        (PORT d[12] (2737:2737:2737) (2705:2705:2705))
        (PORT clk (2983:2983:2983) (3097:3097:3097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2319:2319:2319))
        (PORT clk (2983:2983:2983) (3097:3097:3097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2986:2986:2986) (3101:3101:3101))
        (PORT d[0] (2829:2829:2829) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3102:3102:3102))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3102:3102:3102))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3102:3102:3102))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3102:3102:3102))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1488:1488:1488))
        (PORT clk (2970:2970:2970) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7028:7028:7028) (7269:7269:7269))
        (PORT d[1] (6500:6500:6500) (6677:6677:6677))
        (PORT d[2] (4609:4609:4609) (4877:4877:4877))
        (PORT d[3] (5620:5620:5620) (5871:5871:5871))
        (PORT d[4] (6666:6666:6666) (6914:6914:6914))
        (PORT d[5] (5504:5504:5504) (5709:5709:5709))
        (PORT d[6] (5689:5689:5689) (5952:5952:5952))
        (PORT d[7] (4836:4836:4836) (5040:5040:5040))
        (PORT d[8] (5027:5027:5027) (5287:5287:5287))
        (PORT d[9] (4154:4154:4154) (4390:4390:4390))
        (PORT d[10] (6795:6795:6795) (6986:6986:6986))
        (PORT d[11] (5615:5615:5615) (5900:5900:5900))
        (PORT d[12] (8217:8217:8217) (8415:8415:8415))
        (PORT clk (2966:2966:2966) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (1991:1991:1991))
        (PORT clk (2966:2966:2966) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3024:3024:3024))
        (PORT d[0] (3303:3303:3303) (3177:3177:3177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1826:1826:1826) (1765:1765:1765))
        (PORT datab (1861:1861:1861) (1779:1779:1779))
        (PORT datac (1860:1860:1860) (1786:1786:1786))
        (PORT datad (1403:1403:1403) (1268:1268:1268))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2030:2030:2030) (1963:1963:1963))
        (PORT datab (1862:1862:1862) (1780:1780:1780))
        (PORT datac (1963:1963:1963) (1917:1917:1917))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[9\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1805:1805:1805) (1703:1703:1703))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3140:3140:3140) (3109:3109:3109))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1945:1945:1945) (1904:1904:1904))
        (PORT sload (2061:2061:2061) (2180:2180:2180))
        (PORT ena (2184:2184:2184) (2102:2102:2102))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[9\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (558:558:558))
        (PORT datab (227:227:227) (255:255:255))
        (PORT datac (1156:1156:1156) (1073:1073:1073))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[9\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1030:1030:1030))
        (PORT datab (1014:1014:1014) (1011:1011:1011))
        (PORT datac (719:719:719) (691:691:691))
        (PORT datad (667:667:667) (643:643:643))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[9\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (820:820:820))
        (PORT datab (1437:1437:1437) (1330:1330:1330))
        (PORT datac (351:351:351) (332:332:332))
        (PORT datad (683:683:683) (651:651:651))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[9\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2850:2850:2850) (2836:2836:2836))
        (PORT datab (1249:1249:1249) (1180:1180:1180))
        (PORT datac (968:968:968) (935:935:935))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[9\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (563:563:563))
        (PORT datab (643:643:643) (638:638:638))
        (PORT datac (1214:1214:1214) (1147:1147:1147))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2203:2203:2203))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1841:1841:1841) (1771:1771:1771))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1265:1265:1265))
        (PORT datab (786:786:786) (823:823:823))
        (PORT datac (1357:1357:1357) (1345:1345:1345))
        (PORT datad (206:206:206) (234:234:234))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector17\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2597:2597:2597) (2409:2409:2409))
        (PORT datab (1222:1222:1222) (1147:1147:1147))
        (PORT datac (1825:1825:1825) (1768:1768:1768))
        (PORT datad (933:933:933) (873:873:873))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1800:1800:1800))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1865:1865:1865) (1749:1749:1749))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (770:770:770))
        (PORT datab (358:358:358) (451:451:451))
        (PORT datac (930:930:930) (910:910:910))
        (PORT datad (314:314:314) (399:399:399))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (666:666:666))
        (PORT datab (682:682:682) (694:694:694))
        (PORT datac (1304:1304:1304) (1282:1282:1282))
        (PORT datad (894:894:894) (827:827:827))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (693:693:693))
        (PORT datab (709:709:709) (700:700:700))
        (PORT datac (781:781:781) (809:809:809))
        (PORT datad (765:765:765) (790:790:790))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (491:491:491))
        (PORT datab (290:290:290) (363:363:363))
        (PORT datac (781:781:781) (809:809:809))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1084:1084:1084) (1076:1076:1076))
        (PORT datac (191:191:191) (222:222:222))
        (PORT datad (937:937:937) (871:871:871))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1011:1011:1011) (980:980:980))
        (PORT datac (875:875:875) (826:826:826))
        (PORT datad (229:229:229) (249:249:249))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3077:3077:3077) (2960:2960:2960))
        (PORT clk (3016:3016:3016) (3136:3136:3136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2236:2236:2236))
        (PORT d[1] (2254:2254:2254) (2313:2313:2313))
        (PORT d[2] (2146:2146:2146) (2182:2182:2182))
        (PORT d[3] (2209:2209:2209) (2247:2247:2247))
        (PORT d[4] (3438:3438:3438) (3531:3531:3531))
        (PORT d[5] (2614:2614:2614) (2601:2601:2601))
        (PORT d[6] (3120:3120:3120) (3125:3125:3125))
        (PORT d[7] (2739:2739:2739) (2749:2749:2749))
        (PORT d[8] (3506:3506:3506) (3538:3538:3538))
        (PORT d[9] (2917:2917:2917) (3006:3006:3006))
        (PORT d[10] (1820:1820:1820) (1868:1868:1868))
        (PORT d[11] (2466:2466:2466) (2505:2505:2505))
        (PORT d[12] (2675:2675:2675) (2652:2652:2652))
        (PORT clk (3013:3013:3013) (3132:3132:3132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2129:2129:2129))
        (PORT clk (3013:3013:3013) (3132:3132:3132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3016:3016:3016) (3136:3136:3136))
        (PORT d[0] (2941:2941:2941) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3137:3137:3137))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3137:3137:3137))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3137:3137:3137))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3137:3137:3137))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (957:957:957) (881:881:881))
        (PORT clk (2934:2934:2934) (3008:3008:3008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6718:6718:6718) (6969:6969:6969))
        (PORT d[1] (6472:6472:6472) (6642:6642:6642))
        (PORT d[2] (4620:4620:4620) (4873:4873:4873))
        (PORT d[3] (5287:5287:5287) (5548:5548:5548))
        (PORT d[4] (6321:6321:6321) (6576:6576:6576))
        (PORT d[5] (5484:5484:5484) (5689:5689:5689))
        (PORT d[6] (5699:5699:5699) (5959:5959:5959))
        (PORT d[7] (4847:4847:4847) (5044:5044:5044))
        (PORT d[8] (4972:4972:4972) (5230:5230:5230))
        (PORT d[9] (4169:4169:4169) (4402:4402:4402))
        (PORT d[10] (5308:5308:5308) (5577:5577:5577))
        (PORT d[11] (5581:5581:5581) (5857:5857:5857))
        (PORT d[12] (7868:7868:7868) (8074:8074:8074))
        (PORT clk (2930:2930:2930) (3004:3004:3004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (1924:1924:1924))
        (PORT clk (2930:2930:2930) (3004:3004:3004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2934:2934:2934) (3008:3008:3008))
        (PORT d[0] (3513:3513:3513) (3458:3458:3458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2935:2935:2935) (3009:3009:3009))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2935:2935:2935) (3009:3009:3009))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2935:2935:2935) (3009:3009:3009))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2935:2935:2935) (3009:3009:3009))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2923:2923:2923) (2853:2853:2853))
        (PORT clk (2923:2923:2923) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2152:2152:2152))
        (PORT d[1] (3065:3065:3065) (3186:3186:3186))
        (PORT d[2] (3051:3051:3051) (3107:3107:3107))
        (PORT d[3] (2811:2811:2811) (2822:2822:2822))
        (PORT d[4] (2243:2243:2243) (2241:2241:2241))
        (PORT d[5] (3017:3017:3017) (2944:2944:2944))
        (PORT d[6] (3279:3279:3279) (3354:3354:3354))
        (PORT d[7] (3144:3144:3144) (3161:3161:3161))
        (PORT d[8] (3534:3534:3534) (3537:3537:3537))
        (PORT d[9] (2165:2165:2165) (2204:2204:2204))
        (PORT d[10] (2198:2198:2198) (2255:2255:2255))
        (PORT d[11] (3170:3170:3170) (3144:3144:3144))
        (PORT d[12] (2445:2445:2445) (2416:2416:2416))
        (PORT clk (2920:2920:2920) (3052:3052:3052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2251:2251:2251))
        (PORT clk (2920:2920:2920) (3052:3052:3052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2923:2923:2923) (3056:3056:3056))
        (PORT d[0] (2972:2972:2972) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2924:2924:2924) (3057:3057:3057))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2924:2924:2924) (3057:3057:3057))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2924:2924:2924) (3057:3057:3057))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2924:2924:2924) (3057:3057:3057))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3421:3421:3421))
        (PORT clk (2974:2974:2974) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6403:6403:6403) (6682:6682:6682))
        (PORT d[1] (5759:5759:5759) (5921:5921:5921))
        (PORT d[2] (5468:5468:5468) (5752:5752:5752))
        (PORT d[3] (6703:6703:6703) (6981:6981:6981))
        (PORT d[4] (6910:6910:6910) (7125:7125:7125))
        (PORT d[5] (4544:4544:4544) (4799:4799:4799))
        (PORT d[6] (5665:5665:5665) (5936:5936:5936))
        (PORT d[7] (6279:6279:6279) (6514:6514:6514))
        (PORT d[8] (5010:5010:5010) (5171:5171:5171))
        (PORT d[9] (4871:4871:4871) (5119:5119:5119))
        (PORT d[10] (5004:5004:5004) (5283:5283:5283))
        (PORT d[11] (6660:6660:6660) (6960:6960:6960))
        (PORT d[12] (7341:7341:7341) (7622:7622:7622))
        (PORT clk (2970:2970:2970) (3040:3040:3040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1939:1939:1939) (1826:1826:1826))
        (PORT clk (2970:2970:2970) (3040:3040:3040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3044:3044:3044))
        (PORT d[0] (4429:4429:4429) (4199:4199:4199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3045:3045:3045))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3045:3045:3045))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3045:3045:3045))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3045:3045:3045))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (1927:1927:1927))
        (PORT clk (2843:2843:2843) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2460:2460:2460))
        (PORT d[1] (1076:1076:1076) (1080:1080:1080))
        (PORT d[2] (1631:1631:1631) (1615:1615:1615))
        (PORT d[3] (2134:2134:2134) (2143:2143:2143))
        (PORT d[4] (912:912:912) (949:949:949))
        (PORT d[5] (2335:2335:2335) (2271:2271:2271))
        (PORT d[6] (3506:3506:3506) (3528:3528:3528))
        (PORT d[7] (1413:1413:1413) (1414:1414:1414))
        (PORT d[8] (2077:2077:2077) (2077:2077:2077))
        (PORT d[9] (2136:2136:2136) (2178:2178:2178))
        (PORT d[10] (3220:3220:3220) (3262:3262:3262))
        (PORT d[11] (2456:2456:2456) (2447:2447:2447))
        (PORT d[12] (1445:1445:1445) (1441:1441:1441))
        (PORT clk (2840:2840:2840) (2982:2982:2982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1567:1567:1567) (1461:1461:1461))
        (PORT clk (2840:2840:2840) (2982:2982:2982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2843:2843:2843) (2986:2986:2986))
        (PORT d[0] (2492:2492:2492) (2388:2388:2388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2392:2392:2392))
        (PORT clk (2622:2622:2622) (2687:2687:2687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5703:5703:5703) (5957:5957:5957))
        (PORT d[1] (7109:7109:7109) (7225:7225:7225))
        (PORT d[2] (4963:4963:4963) (5208:5208:5208))
        (PORT d[3] (7716:7716:7716) (7961:7961:7961))
        (PORT d[4] (6403:6403:6403) (6713:6713:6713))
        (PORT d[5] (4216:4216:4216) (4454:4454:4454))
        (PORT d[6] (6436:6436:6436) (6699:6699:6699))
        (PORT d[7] (7255:7255:7255) (7459:7459:7459))
        (PORT d[8] (7045:7045:7045) (7165:7165:7165))
        (PORT d[9] (6171:6171:6171) (6372:6372:6372))
        (PORT d[10] (5198:5198:5198) (5428:5428:5428))
        (PORT d[11] (8169:8169:8169) (8369:8369:8369))
        (PORT d[12] (8342:8342:8342) (8590:8590:8590))
        (PORT clk (2618:2618:2618) (2683:2683:2683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1290:1290:1290))
        (PORT clk (2618:2618:2618) (2683:2683:2683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2622:2622:2622) (2687:2687:2687))
        (PORT d[0] (3907:3907:3907) (3857:3857:3857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2623:2623:2623) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2623:2623:2623) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2623:2623:2623) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2623:2623:2623) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2366:2366:2366))
        (PORT clk (3001:3001:3001) (3125:3125:3125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2991:2991:2991) (2938:2938:2938))
        (PORT d[1] (1979:1979:1979) (2040:2040:2040))
        (PORT d[2] (2471:2471:2471) (2503:2503:2503))
        (PORT d[3] (3561:3561:3561) (3595:3595:3595))
        (PORT d[4] (3090:3090:3090) (3193:3193:3193))
        (PORT d[5] (2332:2332:2332) (2333:2333:2333))
        (PORT d[6] (2817:2817:2817) (2841:2841:2841))
        (PORT d[7] (2428:2428:2428) (2444:2444:2444))
        (PORT d[8] (3483:3483:3483) (3528:3528:3528))
        (PORT d[9] (2963:2963:2963) (3053:3053:3053))
        (PORT d[10] (2142:2142:2142) (2162:2162:2162))
        (PORT d[11] (2485:2485:2485) (2522:2522:2522))
        (PORT d[12] (2730:2730:2730) (2707:2707:2707))
        (PORT clk (2998:2998:2998) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2248:2248:2248))
        (PORT clk (2998:2998:2998) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3001:3001:3001) (3125:3125:3125))
        (PORT d[0] (2913:2913:2913) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3002:3002:3002) (3126:3126:3126))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3002:3002:3002) (3126:3126:3126))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3002:3002:3002) (3126:3126:3126))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3002:3002:3002) (3126:3126:3126))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1416:1416:1416))
        (PORT clk (2910:2910:2910) (2978:2978:2978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6376:6376:6376) (6635:6635:6635))
        (PORT d[1] (5875:5875:5875) (6090:6090:6090))
        (PORT d[2] (4705:4705:4705) (4968:4968:4968))
        (PORT d[3] (5290:5290:5290) (5549:5549:5549))
        (PORT d[4] (5977:5977:5977) (6241:6241:6241))
        (PORT d[5] (5511:5511:5511) (5716:5716:5716))
        (PORT d[6] (5342:5342:5342) (5614:5614:5614))
        (PORT d[7] (5130:5130:5130) (5312:5312:5312))
        (PORT d[8] (4986:4986:4986) (5245:5245:5245))
        (PORT d[9] (5590:5590:5590) (5843:5843:5843))
        (PORT d[10] (4982:4982:4982) (5259:5259:5259))
        (PORT d[11] (5942:5942:5942) (6210:6210:6210))
        (PORT d[12] (7570:7570:7570) (7788:7788:7788))
        (PORT clk (2906:2906:2906) (2974:2974:2974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2071:2071:2071))
        (PORT clk (2906:2906:2906) (2974:2974:2974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2978:2978:2978))
        (PORT d[0] (3447:3447:3447) (3211:3211:3211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2911:2911:2911) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2911:2911:2911) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2911:2911:2911) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2911:2911:2911) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1835:1835:1835) (1774:1774:1774))
        (PORT datab (1862:1862:1862) (1781:1781:1781))
        (PORT datac (1069:1069:1069) (951:951:951))
        (PORT datad (1567:1567:1567) (1519:1519:1519))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1769:1769:1769) (1607:1607:1607))
        (PORT datab (1753:1753:1753) (1708:1708:1708))
        (PORT datac (1820:1820:1820) (1749:1749:1749))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3092:3092:3092) (2986:2986:2986))
        (PORT clk (2973:2973:2973) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2494:2494:2494))
        (PORT d[1] (1949:1949:1949) (2027:2027:2027))
        (PORT d[2] (2437:2437:2437) (2452:2452:2452))
        (PORT d[3] (2106:2106:2106) (2142:2142:2142))
        (PORT d[4] (3406:3406:3406) (3499:3499:3499))
        (PORT d[5] (2585:2585:2585) (2558:2558:2558))
        (PORT d[6] (2228:2228:2228) (2274:2274:2274))
        (PORT d[7] (2721:2721:2721) (2707:2707:2707))
        (PORT d[8] (3187:3187:3187) (3251:3251:3251))
        (PORT d[9] (2907:2907:2907) (2994:2994:2994))
        (PORT d[10] (2411:2411:2411) (2420:2420:2420))
        (PORT d[11] (2491:2491:2491) (2528:2528:2528))
        (PORT d[12] (2722:2722:2722) (2698:2698:2698))
        (PORT clk (2970:2970:2970) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2221:2221:2221))
        (PORT clk (2970:2970:2970) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3110:3110:3110))
        (PORT d[0] (2846:2846:2846) (2779:2779:2779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1423:1423:1423))
        (PORT clk (2953:2953:2953) (3027:3027:3027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6687:6687:6687) (6938:6938:6938))
        (PORT d[1] (6457:6457:6457) (6628:6628:6628))
        (PORT d[2] (4645:4645:4645) (4917:4917:4917))
        (PORT d[3] (5286:5286:5286) (5547:5547:5547))
        (PORT d[4] (6313:6313:6313) (6567:6567:6567))
        (PORT d[5] (5152:5152:5152) (5366:5366:5366))
        (PORT d[6] (5350:5350:5350) (5623:5623:5623))
        (PORT d[7] (4863:4863:4863) (5065:5065:5065))
        (PORT d[8] (4689:4689:4689) (4958:4958:4958))
        (PORT d[9] (4190:4190:4190) (4422:4422:4422))
        (PORT d[10] (5275:5275:5275) (5545:5545:5545))
        (PORT d[11] (5614:5614:5614) (5901:5901:5901))
        (PORT d[12] (7886:7886:7886) (8091:8091:8091))
        (PORT clk (2949:2949:2949) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2437:2437:2437) (2292:2292:2292))
        (PORT clk (2949:2949:2949) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3027:3027:3027))
        (PORT d[0] (4374:4374:4374) (4236:4236:4236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2761:2761:2761) (2662:2662:2662))
        (PORT clk (3009:3009:3009) (3133:3133:3133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (2937:2937:2937))
        (PORT d[1] (1953:1953:1953) (2012:2012:2012))
        (PORT d[2] (2433:2433:2433) (2465:2465:2465))
        (PORT d[3] (3586:3586:3586) (3620:3620:3620))
        (PORT d[4] (3082:3082:3082) (3183:3183:3183))
        (PORT d[5] (3148:3148:3148) (3178:3178:3178))
        (PORT d[6] (2463:2463:2463) (2489:2489:2489))
        (PORT d[7] (2687:2687:2687) (2670:2670:2670))
        (PORT d[8] (3401:3401:3401) (3397:3397:3397))
        (PORT d[9] (2972:2972:2972) (3061:3061:3061))
        (PORT d[10] (2104:2104:2104) (2127:2127:2127))
        (PORT d[11] (2512:2512:2512) (2550:2550:2550))
        (PORT d[12] (3971:3971:3971) (3895:3895:3895))
        (PORT clk (3006:3006:3006) (3129:3129:3129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2185:2185:2185))
        (PORT clk (3006:3006:3006) (3129:3129:3129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3009:3009:3009) (3133:3133:3133))
        (PORT d[0] (2899:2899:2899) (2844:2844:2844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3134:3134:3134))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3134:3134:3134))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3134:3134:3134))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3134:3134:3134))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4065:4065:4065) (3997:3997:3997))
        (PORT clk (2894:2894:2894) (2970:2970:2970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6388:6388:6388) (6645:6645:6645))
        (PORT d[1] (5884:5884:5884) (6080:6080:6080))
        (PORT d[2] (4670:4670:4670) (4944:4944:4944))
        (PORT d[3] (4994:4994:4994) (5270:5270:5270))
        (PORT d[4] (5998:5998:5998) (6264:6264:6264))
        (PORT d[5] (5519:5519:5519) (5721:5721:5721))
        (PORT d[6] (5360:5360:5360) (5630:5630:5630))
        (PORT d[7] (5203:5203:5203) (5395:5395:5395))
        (PORT d[8] (5026:5026:5026) (5285:5285:5285))
        (PORT d[9] (5589:5589:5589) (5842:5842:5842))
        (PORT d[10] (6157:6157:6157) (6370:6370:6370))
        (PORT d[11] (5919:5919:5919) (6188:6188:6188))
        (PORT d[12] (7595:7595:7595) (7810:7810:7810))
        (PORT clk (2890:2890:2890) (2966:2966:2966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2120:2120:2120))
        (PORT clk (2890:2890:2890) (2966:2966:2966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2970:2970:2970))
        (PORT d[0] (3839:3839:3839) (3679:3679:3679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2895:2895:2895) (2971:2971:2971))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2895:2895:2895) (2971:2971:2971))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2895:2895:2895) (2971:2971:2971))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2895:2895:2895) (2971:2971:2971))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2488:2488:2488) (2421:2421:2421))
        (PORT clk (3160:3160:3160) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3218:3218:3218) (3134:3134:3134))
        (PORT d[1] (2946:2946:2946) (2997:2997:2997))
        (PORT d[2] (2798:2798:2798) (2841:2841:2841))
        (PORT d[3] (2880:2880:2880) (2950:2950:2950))
        (PORT d[4] (3465:3465:3465) (3590:3590:3590))
        (PORT d[5] (3198:3198:3198) (3238:3238:3238))
        (PORT d[6] (2939:2939:2939) (2997:2997:2997))
        (PORT d[7] (3191:3191:3191) (3230:3230:3230))
        (PORT d[8] (3574:3574:3574) (3629:3629:3629))
        (PORT d[9] (3483:3483:3483) (3476:3476:3476))
        (PORT d[10] (2282:2282:2282) (2349:2349:2349))
        (PORT d[11] (3192:3192:3192) (3241:3241:3241))
        (PORT d[12] (2829:2829:2829) (2840:2840:2840))
        (PORT clk (3157:3157:3157) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (2614:2614:2614))
        (PORT clk (3157:3157:3157) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3160:3160:3160) (3225:3225:3225))
        (PORT d[0] (3270:3270:3270) (3126:3126:3126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3161:3161:3161) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3161:3161:3161) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3161:3161:3161) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3161:3161:3161) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1183:1183:1183))
        (PORT clk (2930:2930:2930) (3007:3007:3007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5911:5911:5911) (6131:6131:6131))
        (PORT d[1] (5802:5802:5802) (5987:5987:5987))
        (PORT d[2] (5576:5576:5576) (5802:5802:5802))
        (PORT d[3] (5589:5589:5589) (5787:5787:5787))
        (PORT d[4] (5844:5844:5844) (6059:6059:6059))
        (PORT d[5] (5458:5458:5458) (5655:5655:5655))
        (PORT d[6] (5699:5699:5699) (5965:5965:5965))
        (PORT d[7] (5991:5991:5991) (6138:6138:6138))
        (PORT d[8] (4957:4957:4957) (5236:5236:5236))
        (PORT d[9] (4878:4878:4878) (5121:5121:5121))
        (PORT d[10] (4953:4953:4953) (5242:5242:5242))
        (PORT d[11] (4919:4919:4919) (5186:5186:5186))
        (PORT d[12] (4908:4908:4908) (5172:5172:5172))
        (PORT clk (2926:2926:2926) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2256:2256:2256))
        (PORT clk (2926:2926:2926) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (3007:3007:3007))
        (PORT d[0] (4643:4643:4643) (4523:4523:4523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2931:2931:2931) (3008:3008:3008))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2931:2931:2931) (3008:3008:3008))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2931:2931:2931) (3008:3008:3008))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2931:2931:2931) (3008:3008:3008))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (2964:2964:2964))
        (PORT clk (3000:3000:3000) (3114:3114:3114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3503:3503:3503) (3403:3403:3403))
        (PORT d[1] (2653:2653:2653) (2722:2722:2722))
        (PORT d[2] (3343:3343:3343) (3350:3350:3350))
        (PORT d[3] (3206:3206:3206) (3275:3275:3275))
        (PORT d[4] (3086:3086:3086) (3195:3195:3195))
        (PORT d[5] (3220:3220:3220) (3261:3261:3261))
        (PORT d[6] (2610:2610:2610) (2687:2687:2687))
        (PORT d[7] (3465:3465:3465) (3494:3494:3494))
        (PORT d[8] (3635:3635:3635) (3708:3708:3708))
        (PORT d[9] (3084:3084:3084) (3094:3094:3094))
        (PORT d[10] (2283:2283:2283) (2351:2351:2351))
        (PORT d[11] (3210:3210:3210) (3248:3248:3248))
        (PORT d[12] (2796:2796:2796) (2808:2808:2808))
        (PORT clk (2997:2997:2997) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2572:2572:2572))
        (PORT clk (2997:2997:2997) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3000:3000:3000) (3114:3114:3114))
        (PORT d[0] (3097:3097:3097) (3102:3102:3102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3001:3001:3001) (3115:3115:3115))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3001:3001:3001) (3115:3115:3115))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3001:3001:3001) (3115:3115:3115))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3001:3001:3001) (3115:3115:3115))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1609:1609:1609) (1521:1521:1521))
        (PORT clk (2921:2921:2921) (2999:2999:2999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4893:4893:4893) (5125:5125:5125))
        (PORT d[1] (6133:6133:6133) (6306:6306:6306))
        (PORT d[2] (5582:5582:5582) (5809:5809:5809))
        (PORT d[3] (5903:5903:5903) (6103:6103:6103))
        (PORT d[4] (4546:4546:4546) (4796:4796:4796))
        (PORT d[5] (5799:5799:5799) (5985:5985:5985))
        (PORT d[6] (6295:6295:6295) (6528:6528:6528))
        (PORT d[7] (6511:6511:6511) (6614:6614:6614))
        (PORT d[8] (5259:5259:5259) (5516:5516:5516))
        (PORT d[9] (4901:4901:4901) (5143:5143:5143))
        (PORT d[10] (5246:5246:5246) (5495:5495:5495))
        (PORT d[11] (4948:4948:4948) (5219:5219:5219))
        (PORT d[12] (4908:4908:4908) (5173:5173:5173))
        (PORT clk (2917:2917:2917) (2995:2995:2995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2265:2265:2265))
        (PORT clk (2917:2917:2917) (2995:2995:2995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2921:2921:2921) (2999:2999:2999))
        (PORT d[0] (3689:3689:3689) (3534:3534:3534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2922:2922:2922) (3000:3000:3000))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2922:2922:2922) (3000:3000:3000))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2922:2922:2922) (3000:3000:3000))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2922:2922:2922) (3000:3000:3000))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1834:1834:1834) (1773:1773:1773))
        (PORT datab (1863:1863:1863) (1781:1781:1781))
        (PORT datac (1908:1908:1908) (1833:1833:1833))
        (PORT datad (1573:1573:1573) (1520:1520:1520))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1828:1828:1828) (1767:1767:1767))
        (PORT datab (1686:1686:1686) (1547:1547:1547))
        (PORT datac (1933:1933:1933) (1769:1769:1769))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1800:1800:1800) (1697:1697:1697))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3140:3140:3140) (3109:3109:3109))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1638:1638:1638) (1606:1606:1606))
        (PORT sload (2061:2061:2061) (2180:2180:2180))
        (PORT ena (2184:2184:2184) (2102:2102:2102))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (967:967:967))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (1048:1048:1048) (1047:1047:1047))
        (PORT datad (937:937:937) (871:871:871))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (425:425:425))
        (PORT datab (1284:1284:1284) (1270:1270:1270))
        (PORT datac (1284:1284:1284) (1253:1253:1253))
        (PORT datad (887:887:887) (806:806:806))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datab (684:684:684) (649:649:649))
        (PORT datac (1283:1283:1283) (1253:1253:1253))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2491:2491:2491) (2423:2423:2423))
        (PORT datab (240:240:240) (266:266:266))
        (PORT datac (207:207:207) (235:235:235))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1775:1775:1775) (1641:1641:1641))
        (PORT datab (909:909:909) (857:857:857))
        (PORT datac (899:899:899) (829:829:829))
        (PORT datad (355:355:355) (327:327:327))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (715:715:715) (695:695:695))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3063:3063:3063) (2988:2988:2988))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1089:1089:1089) (1080:1080:1080))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2866:2866:2866) (2927:2927:2927))
        (PORT clk (3138:3138:3138) (3216:3216:3216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2483:2483:2483))
        (PORT d[1] (2662:2662:2662) (2729:2729:2729))
        (PORT d[2] (3072:3072:3072) (3076:3076:3076))
        (PORT d[3] (3149:3149:3149) (3200:3200:3200))
        (PORT d[4] (3132:3132:3132) (3258:3258:3258))
        (PORT d[5] (2511:2511:2511) (2567:2567:2567))
        (PORT d[6] (3595:3595:3595) (3668:3668:3668))
        (PORT d[7] (3150:3150:3150) (3185:3185:3185))
        (PORT d[8] (3295:3295:3295) (3367:3367:3367))
        (PORT d[9] (2792:2792:2792) (2812:2812:2812))
        (PORT d[10] (2232:2232:2232) (2293:2293:2293))
        (PORT d[11] (3519:3519:3519) (3552:3552:3552))
        (PORT d[12] (3178:3178:3178) (3196:3196:3196))
        (PORT clk (3135:3135:3135) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2962:2962:2962) (2850:2850:2850))
        (PORT clk (3135:3135:3135) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3138:3138:3138) (3216:3216:3216))
        (PORT d[0] (3203:3203:3203) (3159:3159:3159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3139:3139:3139) (3217:3217:3217))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3139:3139:3139) (3217:3217:3217))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3139:3139:3139) (3217:3217:3217))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3139:3139:3139) (3217:3217:3217))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3447:3447:3447) (3465:3465:3465))
        (PORT clk (3046:3046:3046) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4912:4912:4912) (5174:5174:5174))
        (PORT d[1] (5129:5129:5129) (5338:5338:5338))
        (PORT d[2] (4882:4882:4882) (5131:5131:5131))
        (PORT d[3] (4860:4860:4860) (5085:5085:5085))
        (PORT d[4] (5215:5215:5215) (5464:5464:5464))
        (PORT d[5] (4757:4757:4757) (4976:4976:4976))
        (PORT d[6] (5006:5006:5006) (5293:5293:5293))
        (PORT d[7] (5025:5025:5025) (5221:5221:5221))
        (PORT d[8] (5346:5346:5346) (5619:5619:5619))
        (PORT d[9] (4915:4915:4915) (5184:5184:5184))
        (PORT d[10] (5366:5366:5366) (5645:5645:5645))
        (PORT d[11] (5329:5329:5329) (5591:5591:5591))
        (PORT d[12] (4924:4924:4924) (5189:5189:5189))
        (PORT clk (3042:3042:3042) (3095:3095:3095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2318:2318:2318))
        (PORT clk (3042:3042:3042) (3095:3095:3095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3046:3046:3046) (3099:3099:3099))
        (PORT d[0] (4518:4518:4518) (4313:4313:4313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3100:3100:3100))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3100:3100:3100))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3100:3100:3100))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3100:3100:3100))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2367:2367:2367) (2383:2383:2383))
        (PORT clk (3079:3079:3079) (3180:3180:3180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2569:2569:2569))
        (PORT d[1] (2336:2336:2336) (2425:2425:2425))
        (PORT d[2] (2457:2457:2457) (2490:2490:2490))
        (PORT d[3] (2897:2897:2897) (2953:2953:2953))
        (PORT d[4] (3335:3335:3335) (3408:3408:3408))
        (PORT d[5] (3284:3284:3284) (3233:3233:3233))
        (PORT d[6] (2909:2909:2909) (2968:2968:2968))
        (PORT d[7] (2718:2718:2718) (2705:2705:2705))
        (PORT d[8] (3417:3417:3417) (3418:3418:3418))
        (PORT d[9] (2556:2556:2556) (2619:2619:2619))
        (PORT d[10] (2150:2150:2150) (2184:2184:2184))
        (PORT d[11] (2842:2842:2842) (2896:2896:2896))
        (PORT d[12] (3272:3272:3272) (3227:3227:3227))
        (PORT clk (3076:3076:3076) (3176:3176:3176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2158:2158:2158))
        (PORT clk (3076:3076:3076) (3176:3176:3176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3079:3079:3079) (3180:3180:3180))
        (PORT d[0] (3049:3049:3049) (2932:2932:2932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3080:3080:3080) (3181:3181:3181))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3080:3080:3080) (3181:3181:3181))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3080:3080:3080) (3181:3181:3181))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3080:3080:3080) (3181:3181:3181))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3343:3343:3343) (3304:3304:3304))
        (PORT clk (2942:2942:2942) (3018:3018:3018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5695:5695:5695) (5972:5972:5972))
        (PORT d[1] (5250:5250:5250) (5474:5474:5474))
        (PORT d[2] (5153:5153:5153) (5447:5447:5447))
        (PORT d[3] (5308:5308:5308) (5596:5596:5596))
        (PORT d[4] (5331:5331:5331) (5617:5617:5617))
        (PORT d[5] (5205:5205:5205) (5419:5419:5419))
        (PORT d[6] (5044:5044:5044) (5326:5326:5326))
        (PORT d[7] (5285:5285:5285) (5563:5563:5563))
        (PORT d[8] (5707:5707:5707) (5954:5954:5954))
        (PORT d[9] (4936:4936:4936) (5217:5217:5217))
        (PORT d[10] (5509:5509:5509) (5744:5744:5744))
        (PORT d[11] (7024:7024:7024) (7204:7204:7204))
        (PORT d[12] (6861:6861:6861) (7090:7090:7090))
        (PORT clk (2938:2938:2938) (3014:3014:3014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (1968:1968:1968))
        (PORT clk (2938:2938:2938) (3014:3014:3014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (3018:3018:3018))
        (PORT d[0] (3177:3177:3177) (3114:3114:3114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3019:3019:3019))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3019:3019:3019))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3019:3019:3019))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3019:3019:3019))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1650:1650:1650) (1625:1625:1625))
        (PORT clk (2433:2433:2433) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2317:2317:2317))
        (PORT d[1] (1433:1433:1433) (1437:1437:1437))
        (PORT d[2] (2617:2617:2617) (2577:2577:2577))
        (PORT d[3] (2472:2472:2472) (2465:2465:2465))
        (PORT d[4] (1101:1101:1101) (1093:1093:1093))
        (PORT d[5] (1687:1687:1687) (1654:1654:1654))
        (PORT d[6] (2579:2579:2579) (2499:2499:2499))
        (PORT d[7] (1364:1364:1364) (1356:1356:1356))
        (PORT d[8] (1489:1489:1489) (1487:1487:1487))
        (PORT d[9] (1709:1709:1709) (1668:1668:1668))
        (PORT d[10] (1100:1100:1100) (1100:1100:1100))
        (PORT d[11] (1774:1774:1774) (1778:1778:1778))
        (PORT d[12] (1463:1463:1463) (1470:1470:1470))
        (PORT clk (2430:2430:2430) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1701:1701:1701) (1600:1600:1600))
        (PORT clk (2430:2430:2430) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2599:2599:2599))
        (PORT d[0] (2162:2162:2162) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2387:2387:2387))
        (PORT clk (2533:2533:2533) (2707:2707:2707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5355:5355:5355) (5617:5617:5617))
        (PORT d[1] (7433:7433:7433) (7536:7536:7536))
        (PORT d[2] (5282:5282:5282) (5522:5522:5522))
        (PORT d[3] (8053:8053:8053) (8283:8283:8283))
        (PORT d[4] (7070:7070:7070) (7349:7349:7349))
        (PORT d[5] (4177:4177:4177) (4414:4414:4414))
        (PORT d[6] (6774:6774:6774) (7026:7026:7026))
        (PORT d[7] (7626:7626:7626) (7819:7819:7819))
        (PORT d[8] (5043:5043:5043) (5206:5206:5206))
        (PORT d[9] (6510:6510:6510) (6700:6700:6700))
        (PORT d[10] (4617:4617:4617) (4877:4877:4877))
        (PORT d[11] (8257:8257:8257) (8482:8482:8482))
        (PORT d[12] (8687:8687:8687) (8922:8922:8922))
        (PORT clk (2529:2529:2529) (2703:2703:2703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1480:1480:1480))
        (PORT clk (2529:2529:2529) (2703:2703:2703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2707:2707:2707))
        (PORT d[0] (3559:3559:3559) (3527:3527:3527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2708:2708:2708))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2708:2708:2708))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2708:2708:2708))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2708:2708:2708))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2749:2749:2749) (2760:2760:2760))
        (PORT clk (3037:3037:3037) (3149:3149:3149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2605:2605:2605))
        (PORT d[1] (3360:3360:3360) (3417:3417:3417))
        (PORT d[2] (2472:2472:2472) (2517:2517:2517))
        (PORT d[3] (3261:3261:3261) (3311:3311:3311))
        (PORT d[4] (3044:3044:3044) (3140:3140:3140))
        (PORT d[5] (2842:2842:2842) (2884:2884:2884))
        (PORT d[6] (3220:3220:3220) (3270:3270:3270))
        (PORT d[7] (2665:2665:2665) (2659:2659:2659))
        (PORT d[8] (2810:2810:2810) (2849:2849:2849))
        (PORT d[9] (2681:2681:2681) (2695:2695:2695))
        (PORT d[10] (2186:2186:2186) (2219:2219:2219))
        (PORT d[11] (2542:2542:2542) (2580:2580:2580))
        (PORT d[12] (3651:3651:3651) (3592:3592:3592))
        (PORT clk (3034:3034:3034) (3145:3145:3145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2307:2307:2307))
        (PORT clk (3034:3034:3034) (3145:3145:3145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3037:3037:3037) (3149:3149:3149))
        (PORT d[0] (2919:2919:2919) (2858:2858:2858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3150:3150:3150))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3150:3150:3150))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3150:3150:3150))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3150:3150:3150))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4034:4034:4034) (3977:3977:3977))
        (PORT clk (2958:2958:2958) (3027:3027:3027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6036:6036:6036) (6302:6302:6302))
        (PORT d[1] (5541:5541:5541) (5749:5749:5749))
        (PORT d[2] (5809:5809:5809) (6080:6080:6080))
        (PORT d[3] (5259:5259:5259) (5518:5518:5518))
        (PORT d[4] (5657:5657:5657) (5934:5934:5934))
        (PORT d[5] (5183:5183:5183) (5397:5397:5397))
        (PORT d[6] (5002:5002:5002) (5285:5285:5285))
        (PORT d[7] (5649:5649:5649) (5912:5912:5912))
        (PORT d[8] (5328:5328:5328) (5580:5580:5580))
        (PORT d[9] (4470:4470:4470) (4694:4694:4694))
        (PORT d[10] (6137:6137:6137) (6350:6350:6350))
        (PORT d[11] (7643:7643:7643) (7794:7794:7794))
        (PORT d[12] (7225:7225:7225) (7447:7447:7447))
        (PORT clk (2954:2954:2954) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2112:2112:2112))
        (PORT clk (2954:2954:2954) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (3027:3027:3027))
        (PORT d[0] (4353:4353:4353) (4065:4065:4065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1552:1552:1552) (1521:1521:1521))
        (PORT datab (1551:1551:1551) (1511:1511:1511))
        (PORT datac (1667:1667:1667) (1515:1515:1515))
        (PORT datad (1551:1551:1551) (1505:1505:1505))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1928:1928:1928) (1872:1872:1872))
        (PORT datab (1550:1550:1550) (1509:1509:1509))
        (PORT datac (1600:1600:1600) (1560:1560:1560))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2286:2286:2286))
        (PORT clk (2982:2982:2982) (3092:3092:3092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2808:2808:2808) (2697:2697:2697))
        (PORT d[1] (2723:2723:2723) (2832:2832:2832))
        (PORT d[2] (3007:3007:3007) (3011:3011:3011))
        (PORT d[3] (2098:2098:2098) (2119:2119:2119))
        (PORT d[4] (2879:2879:2879) (2852:2852:2852))
        (PORT d[5] (2816:2816:2816) (2846:2846:2846))
        (PORT d[6] (3589:3589:3589) (3653:3653:3653))
        (PORT d[7] (3099:3099:3099) (3133:3133:3133))
        (PORT d[8] (2518:2518:2518) (2545:2545:2545))
        (PORT d[9] (2568:2568:2568) (2624:2624:2624))
        (PORT d[10] (3650:3650:3650) (3605:3605:3605))
        (PORT d[11] (3505:3505:3505) (3548:3548:3548))
        (PORT d[12] (3448:3448:3448) (3388:3388:3388))
        (PORT clk (2979:2979:2979) (3088:3088:3088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2286:2286:2286))
        (PORT clk (2979:2979:2979) (3088:3088:3088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3092:3092:3092))
        (PORT d[0] (3005:3005:3005) (2865:2865:2865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3093:3093:3093))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3093:3093:3093))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3093:3093:3093))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3093:3093:3093))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2859:2859:2859) (2748:2748:2748))
        (PORT clk (2936:2936:2936) (3008:3008:3008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5589:5589:5589) (5870:5870:5870))
        (PORT d[1] (5075:5075:5075) (5254:5254:5254))
        (PORT d[2] (5399:5399:5399) (5675:5675:5675))
        (PORT d[3] (6359:6359:6359) (6635:6635:6635))
        (PORT d[4] (5673:5673:5673) (5971:5971:5971))
        (PORT d[5] (4876:4876:4876) (5145:5145:5145))
        (PORT d[6] (6097:6097:6097) (6363:6363:6363))
        (PORT d[7] (5634:5634:5634) (5900:5900:5900))
        (PORT d[8] (4978:4978:4978) (5150:5150:5150))
        (PORT d[9] (4526:4526:4526) (4775:4775:4775))
        (PORT d[10] (5297:5297:5297) (5588:5588:5588))
        (PORT d[11] (6327:6327:6327) (6632:6632:6632))
        (PORT d[12] (6362:6362:6362) (6669:6669:6669))
        (PORT clk (2932:2932:2932) (3004:3004:3004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2188:2188:2188))
        (PORT clk (2932:2932:2932) (3004:3004:3004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2936:2936:2936) (3008:3008:3008))
        (PORT d[0] (5431:5431:5431) (5294:5294:5294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (3009:3009:3009))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (3009:3009:3009))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (3009:3009:3009))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (3009:3009:3009))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2638:2638:2638))
        (PORT clk (3014:3014:3014) (3129:3129:3129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2432:2432:2432))
        (PORT d[1] (2662:2662:2662) (2715:2715:2715))
        (PORT d[2] (3037:3037:3037) (3053:3053:3053))
        (PORT d[3] (3175:3175:3175) (3225:3225:3225))
        (PORT d[4] (3453:3453:3453) (3572:3572:3572))
        (PORT d[5] (2562:2562:2562) (2618:2618:2618))
        (PORT d[6] (3590:3590:3590) (3664:3664:3664))
        (PORT d[7] (3509:3509:3509) (3525:3525:3525))
        (PORT d[8] (3555:3555:3555) (3615:3615:3615))
        (PORT d[9] (3125:3125:3125) (3136:3136:3136))
        (PORT d[10] (2302:2302:2302) (2368:2368:2368))
        (PORT d[11] (3269:3269:3269) (3311:3311:3311))
        (PORT d[12] (3100:3100:3100) (3128:3128:3128))
        (PORT clk (3011:3011:3011) (3125:3125:3125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2336:2336:2336))
        (PORT clk (3011:3011:3011) (3125:3125:3125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (3129:3129:3129))
        (PORT d[0] (3303:3303:3303) (3179:3179:3179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3130:3130:3130))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3130:3130:3130))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3130:3130:3130))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3130:3130:3130))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3759:3759:3759) (3751:3751:3751))
        (PORT clk (2972:2972:2972) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5612:5612:5612) (5848:5848:5848))
        (PORT d[1] (4906:4906:4906) (5130:5130:5130))
        (PORT d[2] (5251:5251:5251) (5493:5493:5493))
        (PORT d[3] (5206:5206:5206) (5423:5423:5423))
        (PORT d[4] (5513:5513:5513) (5740:5740:5740))
        (PORT d[5] (5093:5093:5093) (5305:5305:5305))
        (PORT d[6] (5029:5029:5029) (5319:5319:5319))
        (PORT d[7] (5651:5651:5651) (5808:5808:5808))
        (PORT d[8] (5589:5589:5589) (5826:5826:5826))
        (PORT d[9] (5216:5216:5216) (5470:5470:5470))
        (PORT d[10] (5030:5030:5030) (5318:5318:5318))
        (PORT d[11] (5001:5001:5001) (5278:5278:5278))
        (PORT d[12] (4905:4905:4905) (5172:5172:5172))
        (PORT clk (2968:2968:2968) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2406:2406:2406))
        (PORT clk (2968:2968:2968) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3024:3024:3024))
        (PORT d[0] (3462:3462:3462) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2055:2055:2055))
        (PORT clk (2940:2940:2940) (3062:3062:3062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (1835:1835:1835))
        (PORT d[1] (3058:3058:3058) (3177:3177:3177))
        (PORT d[2] (3385:3385:3385) (3430:3430:3430))
        (PORT d[3] (2017:2017:2017) (2022:2022:2022))
        (PORT d[4] (1901:1901:1901) (1904:1904:1904))
        (PORT d[5] (2683:2683:2683) (2620:2620:2620))
        (PORT d[6] (3240:3240:3240) (3288:3288:3288))
        (PORT d[7] (3455:3455:3455) (3453:3453:3453))
        (PORT d[8] (2412:2412:2412) (2395:2395:2395))
        (PORT d[9] (2152:2152:2152) (2195:2195:2195))
        (PORT d[10] (2535:2535:2535) (2592:2592:2592))
        (PORT d[11] (2846:2846:2846) (2830:2830:2830))
        (PORT d[12] (2103:2103:2103) (2082:2082:2082))
        (PORT clk (2937:2937:2937) (3058:3058:3058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1903:1903:1903) (1782:1782:1782))
        (PORT clk (2937:2937:2937) (3058:3058:3058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (3062:3062:3062))
        (PORT d[0] (2434:2434:2434) (2333:2333:2333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3063:3063:3063))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3063:3063:3063))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3063:3063:3063))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3063:3063:3063))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3866:3866:3866) (3720:3720:3720))
        (PORT clk (2847:2847:2847) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7073:7073:7073) (7327:7327:7327))
        (PORT d[1] (6440:6440:6440) (6578:6578:6578))
        (PORT d[2] (5806:5806:5806) (6076:6076:6076))
        (PORT d[3] (5352:5352:5352) (5617:5617:5617))
        (PORT d[4] (6647:6647:6647) (6927:6927:6927))
        (PORT d[5] (4883:4883:4883) (5129:5129:5129))
        (PORT d[6] (5694:5694:5694) (5969:5969:5969))
        (PORT d[7] (6618:6618:6618) (6843:6843:6843))
        (PORT d[8] (4695:4695:4695) (4872:4872:4872))
        (PORT d[9] (5209:5209:5209) (5445:5445:5445))
        (PORT d[10] (4938:4938:4938) (5215:5215:5215))
        (PORT d[11] (7288:7288:7288) (7552:7552:7552))
        (PORT d[12] (7681:7681:7681) (7951:7951:7951))
        (PORT clk (2843:2843:2843) (3031:3031:3031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (1736:1736:1736))
        (PORT clk (2843:2843:2843) (3031:3031:3031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (3035:3035:3035))
        (PORT d[0] (5360:5360:5360) (5275:5275:5275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2848:2848:2848) (3036:3036:3036))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2848:2848:2848) (3036:3036:3036))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2848:2848:2848) (3036:3036:3036))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2848:2848:2848) (3036:3036:3036))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2604:2604:2604))
        (PORT clk (2992:2992:2992) (3120:3120:3120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3243:3243:3243) (3159:3159:3159))
        (PORT d[1] (2328:2328:2328) (2399:2399:2399))
        (PORT d[2] (2785:2785:2785) (2829:2829:2829))
        (PORT d[3] (2879:2879:2879) (2959:2959:2959))
        (PORT d[4] (3508:3508:3508) (3631:3631:3631))
        (PORT d[5] (2906:2906:2906) (2960:2960:2960))
        (PORT d[6] (3385:3385:3385) (3492:3492:3492))
        (PORT d[7] (3145:3145:3145) (3184:3184:3184))
        (PORT d[8] (3628:3628:3628) (3676:3676:3676))
        (PORT d[9] (2763:2763:2763) (2788:2788:2788))
        (PORT d[10] (2260:2260:2260) (2326:2326:2326))
        (PORT d[11] (3180:3180:3180) (3227:3227:3227))
        (PORT d[12] (3123:3123:3123) (3145:3145:3145))
        (PORT clk (2989:2989:2989) (3116:3116:3116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (2624:2624:2624))
        (PORT clk (2989:2989:2989) (3116:3116:3116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3120:3120:3120))
        (PORT d[0] (3203:3203:3203) (3163:3163:3163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3121:3121:3121))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3121:3121:3121))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3121:3121:3121))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3121:3121:3121))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1214:1214:1214))
        (PORT clk (2949:2949:2949) (3001:3001:3001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5930:5930:5930) (6150:6150:6150))
        (PORT d[1] (6081:6081:6081) (6234:6234:6234))
        (PORT d[2] (5522:5522:5522) (5738:5738:5738))
        (PORT d[3] (5570:5570:5570) (5778:5778:5778))
        (PORT d[4] (5562:5562:5562) (5789:5789:5789))
        (PORT d[5] (5410:5410:5410) (5614:5614:5614))
        (PORT d[6] (5356:5356:5356) (5633:5633:5633))
        (PORT d[7] (5982:5982:5982) (6129:6129:6129))
        (PORT d[8] (5589:5589:5589) (5828:5828:5828))
        (PORT d[9] (5196:5196:5196) (5441:5441:5441))
        (PORT d[10] (4978:4978:4978) (5266:5266:5266))
        (PORT d[11] (4944:4944:4944) (5218:5218:5218))
        (PORT d[12] (5246:5246:5246) (5498:5498:5498))
        (PORT clk (2945:2945:2945) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2287:2287:2287))
        (PORT clk (2945:2945:2945) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2949:2949:2949) (3001:3001:3001))
        (PORT d[0] (3641:3641:3641) (3471:3471:3471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1545:1545:1545) (1514:1514:1514))
        (PORT datab (1549:1549:1549) (1508:1508:1508))
        (PORT datac (1737:1737:1737) (1585:1585:1585))
        (PORT datad (1775:1775:1775) (1756:1756:1756))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1545:1545:1545) (1513:1513:1513))
        (PORT datab (2427:2427:2427) (2387:2387:2387))
        (PORT datac (1946:1946:1946) (1885:1885:1885))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2013:2013:2013) (1918:1918:1918))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3156:3156:3156) (3117:3117:3117))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1914:1914:1914) (1848:1848:1848))
        (PORT sload (2037:2037:2037) (2157:2157:2157))
        (PORT ena (2710:2710:2710) (2569:2569:2569))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1279:1279:1279))
        (PORT datab (1023:1023:1023) (1017:1017:1017))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (848:848:848))
        (PORT datab (435:435:435) (412:412:412))
        (PORT datac (993:993:993) (991:991:991))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1536:1536:1536) (1435:1435:1435))
        (PORT datab (704:704:704) (694:694:694))
        (PORT datac (1532:1532:1532) (1433:1433:1433))
        (PORT datad (805:805:805) (721:721:721))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1334:1334:1334))
        (PORT datab (1570:1570:1570) (1463:1463:1463))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1166:1166:1166) (1112:1112:1112))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (2974:2974:2974))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1721:1721:1721) (1689:1689:1689))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2396:2396:2396))
        (PORT clk (2917:2917:2917) (3125:3125:3125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1760:1760:1760) (1744:1744:1744))
        (PORT d[1] (2759:2759:2759) (2761:2761:2761))
        (PORT d[2] (2271:2271:2271) (2246:2246:2246))
        (PORT d[3] (2442:2442:2442) (2490:2490:2490))
        (PORT d[4] (1577:1577:1577) (1622:1622:1622))
        (PORT d[5] (2325:2325:2325) (2281:2281:2281))
        (PORT d[6] (2160:2160:2160) (2083:2083:2083))
        (PORT d[7] (1999:1999:1999) (1966:1966:1966))
        (PORT d[8] (2578:2578:2578) (2532:2532:2532))
        (PORT d[9] (3256:3256:3256) (3328:3328:3328))
        (PORT d[10] (3489:3489:3489) (3512:3512:3512))
        (PORT d[11] (3203:3203:3203) (3241:3241:3241))
        (PORT d[12] (2356:2356:2356) (2320:2320:2320))
        (PORT clk (2914:2914:2914) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (1952:1952:1952))
        (PORT clk (2914:2914:2914) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2917:2917:2917) (3125:3125:3125))
        (PORT d[0] (2484:2484:2484) (2391:2391:2391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2918:2918:2918) (3126:3126:3126))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2918:2918:2918) (3126:3126:3126))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2918:2918:2918) (3126:3126:3126))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2918:2918:2918) (3126:3126:3126))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2694:2694:2694))
        (PORT clk (2893:2893:2893) (2971:2971:2971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5276:5276:5276) (5531:5531:5531))
        (PORT d[1] (5680:5680:5680) (5816:5816:5816))
        (PORT d[2] (4233:4233:4233) (4473:4473:4473))
        (PORT d[3] (3774:3774:3774) (3958:3958:3958))
        (PORT d[4] (3996:3996:3996) (4137:4137:4137))
        (PORT d[5] (5505:5505:5505) (5701:5701:5701))
        (PORT d[6] (7816:7816:7816) (8043:8043:8043))
        (PORT d[7] (4074:4074:4074) (4249:4249:4249))
        (PORT d[8] (3937:3937:3937) (4094:4094:4094))
        (PORT d[9] (3766:3766:3766) (3979:3979:3979))
        (PORT d[10] (5294:5294:5294) (5531:5531:5531))
        (PORT d[11] (4054:4054:4054) (4230:4230:4230))
        (PORT d[12] (6297:6297:6297) (6566:6566:6566))
        (PORT clk (2889:2889:2889) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2060:2060:2060) (1905:1905:1905))
        (PORT clk (2889:2889:2889) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2893:2893:2893) (2971:2971:2971))
        (PORT d[0] (5572:5572:5572) (5379:5379:5379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2972:2972:2972))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2972:2972:2972))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2972:2972:2972))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2972:2972:2972))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3074:3074:3074) (3039:3039:3039))
        (PORT clk (2871:2871:2871) (3008:3008:3008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1455:1455:1455) (1449:1449:1449))
        (PORT d[1] (1503:1503:1503) (1525:1525:1525))
        (PORT d[2] (2910:2910:2910) (2874:2874:2874))
        (PORT d[3] (2127:2127:2127) (2166:2166:2166))
        (PORT d[4] (1628:1628:1628) (1672:1672:1672))
        (PORT d[5] (1503:1503:1503) (1503:1503:1503))
        (PORT d[6] (2188:2188:2188) (2115:2115:2115))
        (PORT d[7] (1384:1384:1384) (1385:1385:1385))
        (PORT d[8] (2624:2624:2624) (2578:2578:2578))
        (PORT d[9] (1634:1634:1634) (1571:1571:1571))
        (PORT d[10] (1494:1494:1494) (1489:1489:1489))
        (PORT d[11] (1725:1725:1725) (1717:1717:1717))
        (PORT d[12] (1768:1768:1768) (1755:1755:1755))
        (PORT clk (2868:2868:2868) (3004:3004:3004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1642:1642:1642) (1540:1540:1540))
        (PORT clk (2868:2868:2868) (3004:3004:3004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2871:2871:2871) (3008:3008:3008))
        (PORT d[0] (2154:2154:2154) (2058:2058:2058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2872:2872:2872) (3009:3009:3009))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2872:2872:2872) (3009:3009:3009))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2872:2872:2872) (3009:3009:3009))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2872:2872:2872) (3009:3009:3009))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2423:2423:2423))
        (PORT clk (2881:2881:2881) (2965:2965:2965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4973:4973:4973) (5228:5228:5228))
        (PORT d[1] (4701:4701:4701) (4869:4869:4869))
        (PORT d[2] (5655:5655:5655) (5898:5898:5898))
        (PORT d[3] (4097:4097:4097) (4291:4291:4291))
        (PORT d[4] (7404:7404:7404) (7681:7681:7681))
        (PORT d[5] (4844:4844:4844) (5061:5061:5061))
        (PORT d[6] (7407:7407:7407) (7641:7641:7641))
        (PORT d[7] (3816:3816:3816) (4003:4003:4003))
        (PORT d[8] (5751:5751:5751) (5912:5912:5912))
        (PORT d[9] (6849:6849:6849) (7029:7029:7029))
        (PORT d[10] (4562:4562:4562) (4815:4815:4815))
        (PORT d[11] (4004:4004:4004) (4182:4182:4182))
        (PORT d[12] (5655:5655:5655) (5946:5946:5946))
        (PORT clk (2877:2877:2877) (2961:2961:2961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (1785:1785:1785))
        (PORT clk (2877:2877:2877) (2961:2961:2961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2881:2881:2881) (2965:2965:2965))
        (PORT d[0] (2777:2777:2777) (2704:2704:2704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2882:2882:2882) (2966:2966:2966))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2882:2882:2882) (2966:2966:2966))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2882:2882:2882) (2966:2966:2966))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2882:2882:2882) (2966:2966:2966))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3063:3063:3063))
        (PORT clk (2915:2915:2915) (3138:3138:3138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2582:2582:2582))
        (PORT d[1] (3082:3082:3082) (3069:3069:3069))
        (PORT d[2] (2884:2884:2884) (2850:2850:2850))
        (PORT d[3] (2422:2422:2422) (2432:2432:2432))
        (PORT d[4] (1597:1597:1597) (1641:1641:1641))
        (PORT d[5] (2009:2009:2009) (1967:1967:1967))
        (PORT d[6] (2205:2205:2205) (2131:2131:2131))
        (PORT d[7] (1419:1419:1419) (1413:1413:1413))
        (PORT d[8] (2655:2655:2655) (2608:2608:2608))
        (PORT d[9] (1621:1621:1621) (1570:1570:1570))
        (PORT d[10] (3470:3470:3470) (3501:3501:3501))
        (PORT d[11] (3563:3563:3563) (3580:3580:3580))
        (PORT d[12] (1399:1399:1399) (1399:1399:1399))
        (PORT clk (2912:2912:2912) (3134:3134:3134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (1771:1771:1771))
        (PORT clk (2912:2912:2912) (3134:3134:3134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2915:2915:2915) (3138:3138:3138))
        (PORT d[0] (2194:2194:2194) (2103:2103:2103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2916:2916:2916) (3139:3139:3139))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2916:2916:2916) (3139:3139:3139))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2916:2916:2916) (3139:3139:3139))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2916:2916:2916) (3139:3139:3139))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2337:2337:2337))
        (PORT clk (2888:2888:2888) (2971:2971:2971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4951:4951:4951) (5218:5218:5218))
        (PORT d[1] (5007:5007:5007) (5159:5159:5159))
        (PORT d[2] (5680:5680:5680) (5923:5923:5923))
        (PORT d[3] (3844:3844:3844) (4056:4056:4056))
        (PORT d[4] (3750:3750:3750) (3908:3908:3908))
        (PORT d[5] (4851:4851:4851) (5070:5070:5070))
        (PORT d[6] (7422:7422:7422) (7656:7656:7656))
        (PORT d[7] (3776:3776:3776) (3964:3964:3964))
        (PORT d[8] (5720:5720:5720) (5878:5878:5878))
        (PORT d[9] (3774:3774:3774) (3988:3988:3988))
        (PORT d[10] (4568:4568:4568) (4822:4822:4822))
        (PORT d[11] (4087:4087:4087) (4261:4261:4261))
        (PORT d[12] (5688:5688:5688) (5979:5979:5979))
        (PORT clk (2884:2884:2884) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (1773:1773:1773))
        (PORT clk (2884:2884:2884) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2888:2888:2888) (2971:2971:2971))
        (PORT d[0] (3825:3825:3825) (3627:3627:3627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2889:2889:2889) (2972:2972:2972))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2889:2889:2889) (2972:2972:2972))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2889:2889:2889) (2972:2972:2972))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2889:2889:2889) (2972:2972:2972))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (2096:2096:2096))
        (PORT clk (3006:3006:3006) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2069:2069:2069))
        (PORT d[1] (2457:2457:2457) (2470:2470:2470))
        (PORT d[2] (2615:2615:2615) (2577:2577:2577))
        (PORT d[3] (2805:2805:2805) (2837:2837:2837))
        (PORT d[4] (1944:1944:1944) (2005:2005:2005))
        (PORT d[5] (2662:2662:2662) (2608:2608:2608))
        (PORT d[6] (2936:2936:2936) (2999:2999:2999))
        (PORT d[7] (3460:3460:3460) (3494:3494:3494))
        (PORT d[8] (2016:2016:2016) (2005:2005:2005))
        (PORT d[9] (2922:2922:2922) (3006:3006:3006))
        (PORT d[10] (2827:2827:2827) (2885:2885:2885))
        (PORT d[11] (3147:3147:3147) (3166:3166:3166))
        (PORT d[12] (3914:3914:3914) (3860:3860:3860))
        (PORT clk (3003:3003:3003) (3095:3095:3095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2141:2141:2141))
        (PORT clk (3003:3003:3003) (3095:3095:3095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3006:3006:3006) (3099:3099:3099))
        (PORT d[0] (2742:2742:2742) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3100:3100:3100))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3100:3100:3100))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3100:3100:3100))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3100:3100:3100))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (2940:2940:2940))
        (PORT clk (2894:2894:2894) (2993:2993:2993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5611:5611:5611) (5840:5840:5840))
        (PORT d[1] (6015:6015:6015) (6139:6139:6139))
        (PORT d[2] (4575:4575:4575) (4806:4806:4806))
        (PORT d[3] (3445:3445:3445) (3648:3648:3648))
        (PORT d[4] (3422:3422:3422) (3601:3601:3601))
        (PORT d[5] (5513:5513:5513) (5712:5712:5712))
        (PORT d[6] (3710:3710:3710) (3871:3871:3871))
        (PORT d[7] (4004:4004:4004) (4154:4154:4154))
        (PORT d[8] (4308:4308:4308) (4454:4454:4454))
        (PORT d[9] (4107:4107:4107) (4309:4309:4309))
        (PORT d[10] (5595:5595:5595) (5823:5823:5823))
        (PORT d[11] (4019:4019:4019) (4194:4194:4194))
        (PORT d[12] (6006:6006:6006) (6305:6305:6305))
        (PORT clk (2890:2890:2890) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1878:1878:1878) (1758:1758:1758))
        (PORT clk (2890:2890:2890) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2993:2993:2993))
        (PORT d[0] (3045:3045:3045) (2911:2911:2911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2895:2895:2895) (2994:2994:2994))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2895:2895:2895) (2994:2994:2994))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2895:2895:2895) (2994:2994:2994))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2895:2895:2895) (2994:2994:2994))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1740:1740:1740) (1712:1712:1712))
        (PORT datab (1398:1398:1398) (1388:1388:1388))
        (PORT datac (1328:1328:1328) (1263:1263:1263))
        (PORT datad (1322:1322:1322) (1261:1261:1261))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1571:1571:1571))
        (PORT datab (1401:1401:1401) (1391:1391:1391))
        (PORT datac (1301:1301:1301) (1249:1249:1249))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2741:2741:2741) (2717:2717:2717))
        (PORT clk (2905:2905:2905) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (2876:2876:2876))
        (PORT d[1] (3067:3067:3067) (3051:3051:3051))
        (PORT d[2] (2623:2623:2623) (2600:2600:2600))
        (PORT d[3] (2428:2428:2428) (2445:2445:2445))
        (PORT d[4] (1558:1558:1558) (1604:1604:1604))
        (PORT d[5] (1993:1993:1993) (1957:1957:1957))
        (PORT d[6] (1733:1733:1733) (1710:1710:1710))
        (PORT d[7] (2042:2042:2042) (2007:2007:2007))
        (PORT d[8] (2577:2577:2577) (2532:2532:2532))
        (PORT d[9] (1887:1887:1887) (1814:1814:1814))
        (PORT d[10] (2525:2525:2525) (2558:2558:2558))
        (PORT d[11] (2046:2046:2046) (2022:2022:2022))
        (PORT d[12] (2407:2407:2407) (2373:2373:2373))
        (PORT clk (2902:2902:2902) (3098:3098:3098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2036:2036:2036))
        (PORT clk (2902:2902:2902) (3098:3098:3098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2905:2905:2905) (3102:3102:3102))
        (PORT d[0] (2480:2480:2480) (2366:2366:2366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2906:2906:2906) (3103:3103:3103))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2906:2906:2906) (3103:3103:3103))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2906:2906:2906) (3103:3103:3103))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2906:2906:2906) (3103:3103:3103))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2435:2435:2435))
        (PORT clk (2881:2881:2881) (2963:2963:2963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4983:4983:4983) (5248:5248:5248))
        (PORT d[1] (5330:5330:5330) (5463:5463:5463))
        (PORT d[2] (4208:4208:4208) (4445:4445:4445))
        (PORT d[3] (4467:4467:4467) (4652:4652:4652))
        (PORT d[4] (3368:3368:3368) (3546:3546:3546))
        (PORT d[5] (5171:5171:5171) (5379:5379:5379))
        (PORT d[6] (7463:7463:7463) (7697:7697:7697))
        (PORT d[7] (3767:3767:3767) (3961:3961:3961))
        (PORT d[8] (6108:6108:6108) (6251:6251:6251))
        (PORT d[9] (3753:3753:3753) (3964:3964:3964))
        (PORT d[10] (4946:4946:4946) (5193:5193:5193))
        (PORT d[11] (4037:4037:4037) (4215:4215:4215))
        (PORT d[12] (6317:6317:6317) (6601:6601:6601))
        (PORT clk (2877:2877:2877) (2959:2959:2959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2100:2100:2100))
        (PORT clk (2877:2877:2877) (2959:2959:2959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2881:2881:2881) (2963:2963:2963))
        (PORT d[0] (4345:4345:4345) (4125:4125:4125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2882:2882:2882) (2964:2964:2964))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2882:2882:2882) (2964:2964:2964))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2882:2882:2882) (2964:2964:2964))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2882:2882:2882) (2964:2964:2964))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2121:2121:2121))
        (PORT clk (2985:2985:2985) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2410:2410:2410))
        (PORT d[1] (2685:2685:2685) (2688:2688:2688))
        (PORT d[2] (2945:2945:2945) (2919:2919:2919))
        (PORT d[3] (2830:2830:2830) (2862:2862:2862))
        (PORT d[4] (1957:1957:1957) (2018:2018:2018))
        (PORT d[5] (3036:3036:3036) (3003:3003:3003))
        (PORT d[6] (2948:2948:2948) (3014:3014:3014))
        (PORT d[7] (3459:3459:3459) (3493:3493:3493))
        (PORT d[8] (2285:2285:2285) (2254:2254:2254))
        (PORT d[9] (2565:2565:2565) (2462:2462:2462))
        (PORT d[10] (2510:2510:2510) (2551:2551:2551))
        (PORT d[11] (3178:3178:3178) (3197:3197:3197))
        (PORT d[12] (2720:2720:2720) (2748:2748:2748))
        (PORT clk (2982:2982:2982) (3098:3098:3098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (1758:1758:1758))
        (PORT clk (2982:2982:2982) (3098:3098:3098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2985:2985:2985) (3102:3102:3102))
        (PORT d[0] (3090:3090:3090) (2962:2962:2962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2986:2986:2986) (3103:3103:3103))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2986:2986:2986) (3103:3103:3103))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2986:2986:2986) (3103:3103:3103))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2986:2986:2986) (3103:3103:3103))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3100:3100:3100) (3054:3054:3054))
        (PORT clk (2902:2902:2902) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5640:5640:5640) (5879:5879:5879))
        (PORT d[1] (6003:6003:6003) (6127:6127:6127))
        (PORT d[2] (4590:4590:4590) (4824:4824:4824))
        (PORT d[3] (3825:3825:3825) (4016:4016:4016))
        (PORT d[4] (4341:4341:4341) (4478:4478:4478))
        (PORT d[5] (5824:5824:5824) (6009:6009:6009))
        (PORT d[6] (3447:3447:3447) (3645:3645:3645))
        (PORT d[7] (4022:4022:4022) (4170:4170:4170))
        (PORT d[8] (4569:4569:4569) (4697:4697:4697))
        (PORT d[9] (4107:4107:4107) (4310:4310:4310))
        (PORT d[10] (4204:4204:4204) (4431:4431:4431))
        (PORT d[11] (3699:3699:3699) (3857:3857:3857))
        (PORT d[12] (6310:6310:6310) (6597:6597:6597))
        (PORT clk (2898:2898:2898) (2985:2985:2985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (1849:1849:1849))
        (PORT clk (2898:2898:2898) (2985:2985:2985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2902:2902:2902) (2989:2989:2989))
        (PORT d[0] (2490:2490:2490) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (2990:2990:2990))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (2990:2990:2990))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (2990:2990:2990))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (2990:2990:2990))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2637:2637:2637))
        (PORT clk (2982:2982:2982) (3101:3101:3101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2083:2083:2083))
        (PORT d[1] (2738:2738:2738) (2739:2739:2739))
        (PORT d[2] (2574:2574:2574) (2540:2540:2540))
        (PORT d[3] (2820:2820:2820) (2822:2822:2822))
        (PORT d[4] (1936:1936:1936) (1997:1997:1997))
        (PORT d[5] (2312:2312:2312) (2264:2264:2264))
        (PORT d[6] (3270:3270:3270) (3312:3312:3312))
        (PORT d[7] (2028:2028:2028) (1999:1999:1999))
        (PORT d[8] (2750:2750:2750) (2736:2736:2736))
        (PORT d[9] (2258:2258:2258) (2173:2173:2173))
        (PORT d[10] (2836:2836:2836) (2894:2894:2894))
        (PORT d[11] (3517:3517:3517) (3517:3517:3517))
        (PORT d[12] (2305:2305:2305) (2259:2259:2259))
        (PORT clk (2979:2979:2979) (3097:3097:3097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2239:2239:2239) (2102:2102:2102))
        (PORT clk (2979:2979:2979) (3097:3097:3097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3101:3101:3101))
        (PORT d[0] (2780:2780:2780) (2653:2653:2653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3102:3102:3102))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3102:3102:3102))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3102:3102:3102))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3102:3102:3102))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (2744:2744:2744))
        (PORT clk (2942:2942:2942) (3015:3015:3015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5305:5305:5305) (5553:5553:5553))
        (PORT d[1] (5678:5678:5678) (5816:5816:5816))
        (PORT d[2] (4267:4267:4267) (4499:4499:4499))
        (PORT d[3] (3519:3519:3519) (3710:3710:3710))
        (PORT d[4] (3685:3685:3685) (3851:3851:3851))
        (PORT d[5] (5526:5526:5526) (5722:5722:5722))
        (PORT d[6] (3977:3977:3977) (4124:4124:4124))
        (PORT d[7] (4045:4045:4045) (4195:4195:4195))
        (PORT d[8] (4562:4562:4562) (4693:4693:4693))
        (PORT d[9] (4085:4085:4085) (4286:4286:4286))
        (PORT d[10] (5614:5614:5614) (5835:5835:5835))
        (PORT d[11] (4062:4062:4062) (4239:4239:4239))
        (PORT d[12] (6328:6328:6328) (6592:6592:6592))
        (PORT clk (2938:2938:2938) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (1796:1796:1796))
        (PORT clk (2938:2938:2938) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (3015:3015:3015))
        (PORT d[0] (4499:4499:4499) (4282:4282:4282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2467:2467:2467) (2383:2383:2383))
        (PORT datab (2394:2394:2394) (2295:2295:2295))
        (PORT datac (985:985:985) (930:930:930))
        (PORT datad (663:663:663) (623:623:623))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1764:1764:1764) (1772:1772:1772))
        (PORT clk (3002:3002:3002) (3107:3107:3107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (2743:2743:2743))
        (PORT d[1] (3506:3506:3506) (3543:3543:3543))
        (PORT d[2] (2857:2857:2857) (2839:2839:2839))
        (PORT d[3] (2520:2520:2520) (2566:2566:2566))
        (PORT d[4] (1994:1994:1994) (2056:2056:2056))
        (PORT d[5] (2716:2716:2716) (2694:2694:2694))
        (PORT d[6] (2621:2621:2621) (2697:2697:2697))
        (PORT d[7] (3137:3137:3137) (3188:3188:3188))
        (PORT d[8] (2788:2788:2788) (2704:2704:2704))
        (PORT d[9] (3197:3197:3197) (3253:3253:3253))
        (PORT d[10] (2841:2841:2841) (2898:2898:2898))
        (PORT d[11] (2572:2572:2572) (2636:2636:2636))
        (PORT d[12] (3604:3604:3604) (3569:3569:3569))
        (PORT clk (2999:2999:2999) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2008:2008:2008) (1916:1916:1916))
        (PORT clk (2999:2999:2999) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3002:3002:3002) (3107:3107:3107))
        (PORT d[0] (2935:2935:2935) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3262:3262:3262) (3196:3196:3196))
        (PORT clk (2969:2969:2969) (3026:3026:3026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3088:3088:3088) (3251:3251:3251))
        (PORT d[1] (3415:3415:3415) (3616:3616:3616))
        (PORT d[2] (4911:4911:4911) (5129:5129:5129))
        (PORT d[3] (4172:4172:4172) (4355:4355:4355))
        (PORT d[4] (3368:3368:3368) (3515:3515:3515))
        (PORT d[5] (3709:3709:3709) (3890:3890:3890))
        (PORT d[6] (3806:3806:3806) (3998:3998:3998))
        (PORT d[7] (3693:3693:3693) (3851:3851:3851))
        (PORT d[8] (3699:3699:3699) (3859:3859:3859))
        (PORT d[9] (3088:3088:3088) (3267:3267:3267))
        (PORT d[10] (4133:4133:4133) (4357:4357:4357))
        (PORT d[11] (3983:3983:3983) (4119:4119:4119))
        (PORT d[12] (3284:3284:3284) (3448:3448:3448))
        (PORT clk (2965:2965:2965) (3022:3022:3022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2072:2072:2072))
        (PORT clk (2965:2965:2965) (3022:3022:3022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (3026:3026:3026))
        (PORT d[0] (4668:4668:4668) (4504:4504:4504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3027:3027:3027))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3027:3027:3027))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3027:3027:3027))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3027:3027:3027))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1751:1751:1751) (1725:1725:1725))
        (PORT datab (1611:1611:1611) (1515:1515:1515))
        (PORT datac (1246:1246:1246) (1193:1193:1193))
        (PORT datad (1877:1877:1877) (1788:1788:1788))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[8\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1050:1050:1050))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (2934:2934:2934))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1033:1033:1033) (990:990:990))
        (PORT sload (1359:1359:1359) (1384:1384:1384))
        (PORT ena (1428:1428:1428) (1413:1413:1413))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[8\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1149:1149:1149))
        (PORT datab (1618:1618:1618) (1567:1567:1567))
        (PORT datac (1187:1187:1187) (1100:1100:1100))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[8\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1724:1724:1724) (1639:1639:1639))
        (PORT datab (1268:1268:1268) (1223:1223:1223))
        (PORT datac (663:663:663) (633:633:633))
        (PORT datad (1188:1188:1188) (1112:1112:1112))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[8\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (678:678:678))
        (PORT datab (1434:1434:1434) (1326:1326:1326))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (695:695:695) (668:668:668))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[8\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (978:978:978))
        (PORT datab (1248:1248:1248) (1179:1179:1179))
        (PORT datac (924:924:924) (904:904:904))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[8\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1074:1074:1074))
        (PORT datab (1331:1331:1331) (1300:1300:1300))
        (PORT datac (819:819:819) (734:734:734))
        (PORT datad (614:614:614) (557:557:557))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2005:2005:2005))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1619:1619:1619) (1570:1570:1570))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2162:2162:2162))
        (PORT asdata (1297:1297:1297) (1240:1240:1240))
        (PORT ena (2163:2163:2163) (2028:2028:2028))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (212:212:212) (231:231:231))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2043:2043:2043))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2444:2444:2444) (2318:2318:2318))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2144:2144:2144))
        (PORT asdata (1324:1324:1324) (1276:1276:1276))
        (PORT ena (891:891:891) (884:884:884))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2012:2012:2012))
        (PORT asdata (1113:1113:1113) (1094:1094:1094))
        (PORT ena (2013:2013:2013) (1870:1870:1870))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[13\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (728:728:728))
        (PORT datab (1045:1045:1045) (1033:1033:1033))
        (PORT datad (735:735:735) (741:741:741))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[13\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (741:741:741))
        (PORT datab (797:797:797) (796:796:796))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (522:522:522) (572:572:572))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (752:752:752) (732:732:732))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1258:1258:1258) (1174:1174:1174))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (1984:1984:1984))
        (PORT asdata (998:998:998) (963:963:963))
        (PORT ena (2152:2152:2152) (2030:2030:2030))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[13\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1047:1047:1047))
        (PORT datab (932:932:932) (923:923:923))
        (PORT datad (1007:1007:1007) (1006:1006:1006))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (738:738:738) (722:722:722))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2046:2046:2046))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2592:2592:2592) (2387:2387:2387))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2202:2202:2202))
        (PORT asdata (997:997:997) (961:961:961))
        (PORT ena (2025:2025:2025) (1865:1865:1865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[13\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1232:1232:1232) (1173:1173:1173))
        (PORT datad (1009:1009:1009) (1008:1008:1008))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[13\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1367:1367:1367))
        (PORT datac (888:888:888) (819:819:819))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[13\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (849:849:849))
        (PORT datac (609:609:609) (565:565:565))
        (PORT datad (995:995:995) (983:983:983))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1623:1623:1623) (1573:1573:1573))
        (PORT datab (390:390:390) (383:383:383))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2147:2147:2147) (2091:2091:2091))
        (PORT clk (3069:3069:3069) (3153:3153:3153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2169:2169:2169))
        (PORT d[1] (1578:1578:1578) (1620:1620:1620))
        (PORT d[2] (2720:2720:2720) (2717:2717:2717))
        (PORT d[3] (2589:2589:2589) (2652:2652:2652))
        (PORT d[4] (2318:2318:2318) (2410:2410:2410))
        (PORT d[5] (2424:2424:2424) (2451:2451:2451))
        (PORT d[6] (3322:3322:3322) (3380:3380:3380))
        (PORT d[7] (3136:3136:3136) (3176:3176:3176))
        (PORT d[8] (3183:3183:3183) (3244:3244:3244))
        (PORT d[9] (2920:2920:2920) (2986:2986:2986))
        (PORT d[10] (2841:2841:2841) (2863:2863:2863))
        (PORT d[11] (2848:2848:2848) (2848:2848:2848))
        (PORT d[12] (2714:2714:2714) (2676:2676:2676))
        (PORT clk (3066:3066:3066) (3149:3149:3149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2079:2079:2079))
        (PORT clk (3066:3066:3066) (3149:3149:3149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3069:3069:3069) (3153:3153:3153))
        (PORT d[0] (3028:3028:3028) (2917:2917:2917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3070:3070:3070) (3154:3154:3154))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3070:3070:3070) (3154:3154:3154))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3070:3070:3070) (3154:3154:3154))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3070:3070:3070) (3154:3154:3154))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3709:3709:3709) (3667:3667:3667))
        (PORT clk (2954:2954:2954) (3001:3001:3001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4615:4615:4615) (4863:4863:4863))
        (PORT d[1] (7203:7203:7203) (7358:7358:7358))
        (PORT d[2] (4604:4604:4604) (4869:4869:4869))
        (PORT d[3] (6300:6300:6300) (6534:6534:6534))
        (PORT d[4] (7308:7308:7308) (7529:7529:7529))
        (PORT d[5] (6212:6212:6212) (6411:6411:6411))
        (PORT d[6] (6331:6331:6331) (6566:6566:6566))
        (PORT d[7] (5509:5509:5509) (5705:5705:5705))
        (PORT d[8] (5690:5690:5690) (5926:5926:5926))
        (PORT d[9] (4211:4211:4211) (4427:4427:4427))
        (PORT d[10] (7430:7430:7430) (7592:7592:7592))
        (PORT d[11] (5970:5970:5970) (6251:6251:6251))
        (PORT d[12] (5598:5598:5598) (5847:5847:5847))
        (PORT clk (2950:2950:2950) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2244:2244:2244) (2148:2148:2148))
        (PORT clk (2950:2950:2950) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (3001:3001:3001))
        (PORT d[0] (3354:3354:3354) (3095:3095:3095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2955:2955:2955) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2955:2955:2955) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2955:2955:2955) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2955:2955:2955) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2121:2121:2121))
        (PORT clk (2988:2988:2988) (3109:3109:3109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1872:1872:1872))
        (PORT d[1] (2195:2195:2195) (2201:2201:2201))
        (PORT d[2] (2420:2420:2420) (2432:2432:2432))
        (PORT d[3] (2537:2537:2537) (2596:2596:2596))
        (PORT d[4] (2650:2650:2650) (2718:2718:2718))
        (PORT d[5] (2106:2106:2106) (2104:2104:2104))
        (PORT d[6] (2853:2853:2853) (2876:2876:2876))
        (PORT d[7] (2827:2827:2827) (2860:2860:2860))
        (PORT d[8] (3459:3459:3459) (3505:3505:3505))
        (PORT d[9] (3298:3298:3298) (3358:3358:3358))
        (PORT d[10] (1440:1440:1440) (1450:1450:1450))
        (PORT d[11] (2822:2822:2822) (2853:2853:2853))
        (PORT d[12] (3020:3020:3020) (2974:2974:2974))
        (PORT clk (2985:2985:2985) (3105:3105:3105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2274:2274:2274))
        (PORT clk (2985:2985:2985) (3105:3105:3105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2988:2988:2988) (3109:3109:3109))
        (PORT d[0] (3036:3036:3036) (2908:2908:2908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2989:2989:2989) (3110:3110:3110))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2989:2989:2989) (3110:3110:3110))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2989:2989:2989) (3110:3110:3110))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2989:2989:2989) (3110:3110:3110))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (1768:1768:1768))
        (PORT clk (2983:2983:2983) (3052:3052:3052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4951:4951:4951) (5185:5185:5185))
        (PORT d[1] (6806:6806:6806) (6965:6965:6965))
        (PORT d[2] (4658:4658:4658) (4923:4923:4923))
        (PORT d[3] (5953:5953:5953) (6193:6193:6193))
        (PORT d[4] (6981:6981:6981) (7215:7215:7215))
        (PORT d[5] (5832:5832:5832) (6032:6032:6032))
        (PORT d[6] (6012:6012:6012) (6263:6263:6263))
        (PORT d[7] (4852:4852:4852) (5059:5059:5059))
        (PORT d[8] (5324:5324:5324) (5572:5572:5572))
        (PORT d[9] (4163:4163:4163) (4396:4396:4396))
        (PORT d[10] (7111:7111:7111) (7289:7289:7289))
        (PORT d[11] (5640:5640:5640) (5929:5929:5929))
        (PORT d[12] (5292:5292:5292) (5556:5556:5556))
        (PORT clk (2979:2979:2979) (3048:3048:3048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (1956:1956:1956))
        (PORT clk (2979:2979:2979) (3048:3048:3048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3052:3052:3052))
        (PORT d[0] (3737:3737:3737) (3497:3497:3497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3053:3053:3053))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3053:3053:3053))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3053:3053:3053))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3053:3053:3053))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (1805:1805:1805))
        (PORT clk (3015:3015:3015) (3136:3136:3136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2254:2254:2254) (2195:2195:2195))
        (PORT d[1] (1865:1865:1865) (1893:1893:1893))
        (PORT d[2] (2745:2745:2745) (2742:2742:2742))
        (PORT d[3] (2533:2533:2533) (2597:2597:2597))
        (PORT d[4] (2952:2952:2952) (2997:2997:2997))
        (PORT d[5] (2468:2468:2468) (2497:2497:2497))
        (PORT d[6] (3298:3298:3298) (3357:3357:3357))
        (PORT d[7] (3180:3180:3180) (3220:3220:3220))
        (PORT d[8] (3542:3542:3542) (3590:3590:3590))
        (PORT d[9] (2953:2953:2953) (3019:3019:3019))
        (PORT d[10] (2842:2842:2842) (2864:2864:2864))
        (PORT d[11] (3200:3200:3200) (3197:3197:3197))
        (PORT d[12] (2683:2683:2683) (2645:2645:2645))
        (PORT clk (3012:3012:3012) (3132:3132:3132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (1940:1940:1940))
        (PORT clk (3012:3012:3012) (3132:3132:3132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3136:3136:3136))
        (PORT d[0] (2473:2473:2473) (2397:2397:2397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3016:3016:3016) (3137:3137:3137))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3016:3016:3016) (3137:3137:3137))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3016:3016:3016) (3137:3137:3137))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3016:3016:3016) (3137:3137:3137))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3684:3684:3684) (3641:3641:3641))
        (PORT clk (2966:2966:2966) (3013:3013:3013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4904:4904:4904) (5138:5138:5138))
        (PORT d[1] (7146:7146:7146) (7302:7302:7302))
        (PORT d[2] (4656:4656:4656) (4921:4921:4921))
        (PORT d[3] (6257:6257:6257) (6491:6491:6491))
        (PORT d[4] (6964:6964:6964) (7194:7194:7194))
        (PORT d[5] (6186:6186:6186) (6386:6386:6386))
        (PORT d[6] (4222:4222:4222) (4458:4458:4458))
        (PORT d[7] (5209:5209:5209) (5413:5413:5413))
        (PORT d[8] (5656:5656:5656) (5894:5894:5894))
        (PORT d[9] (4213:4213:4213) (4427:4427:4427))
        (PORT d[10] (7430:7430:7430) (7591:7591:7591))
        (PORT d[11] (5995:5995:5995) (6274:6274:6274))
        (PORT d[12] (5575:5575:5575) (5821:5821:5821))
        (PORT clk (2962:2962:2962) (3009:3009:3009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2011:2011:2011))
        (PORT clk (2962:2962:2962) (3009:3009:3009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3013:3013:3013))
        (PORT d[0] (3020:3020:3020) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3014:3014:3014))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3014:3014:3014))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3014:3014:3014))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3014:3014:3014))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (853:853:853))
        (PORT datab (1652:1652:1652) (1643:1643:1643))
        (PORT datac (2036:2036:2036) (1982:1982:1982))
        (PORT datad (1593:1593:1593) (1537:1537:1537))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2564:2564:2564))
        (PORT clk (3125:3125:3125) (3210:3210:3210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2272:2272:2272))
        (PORT d[1] (2688:2688:2688) (2774:2774:2774))
        (PORT d[2] (2781:2781:2781) (2809:2809:2809))
        (PORT d[3] (3602:3602:3602) (3684:3684:3684))
        (PORT d[4] (2981:2981:2981) (3039:3039:3039))
        (PORT d[5] (2568:2568:2568) (2628:2628:2628))
        (PORT d[6] (3543:3543:3543) (3589:3589:3589))
        (PORT d[7] (3422:3422:3422) (3410:3410:3410))
        (PORT d[8] (3194:3194:3194) (3234:3234:3234))
        (PORT d[9] (1879:1879:1879) (1920:1920:1920))
        (PORT d[10] (2618:2618:2618) (2707:2707:2707))
        (PORT d[11] (2356:2356:2356) (2426:2426:2426))
        (PORT d[12] (3446:3446:3446) (3437:3437:3437))
        (PORT clk (3122:3122:3122) (3206:3206:3206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2304:2304:2304))
        (PORT clk (3122:3122:3122) (3206:3206:3206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3125:3125:3125) (3210:3210:3210))
        (PORT d[0] (3105:3105:3105) (3017:3017:3017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3126:3126:3126) (3211:3211:3211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3126:3126:3126) (3211:3211:3211))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3126:3126:3126) (3211:3211:3211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3126:3126:3126) (3211:3211:3211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (2764:2764:2764))
        (PORT clk (2930:2930:2930) (3004:3004:3004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4917:4917:4917) (5168:5168:5168))
        (PORT d[1] (7476:7476:7476) (7606:7606:7606))
        (PORT d[2] (5205:5205:5205) (5426:5426:5426))
        (PORT d[3] (5252:5252:5252) (5451:5451:5451))
        (PORT d[4] (5189:5189:5189) (5410:5410:5410))
        (PORT d[5] (6729:6729:6729) (6895:6895:6895))
        (PORT d[6] (4602:4602:4602) (4863:4863:4863))
        (PORT d[7] (7533:7533:7533) (7603:7603:7603))
        (PORT d[8] (6709:6709:6709) (6950:6950:6950))
        (PORT d[9] (5301:5301:5301) (5550:5550:5550))
        (PORT d[10] (6546:6546:6546) (6764:6764:6764))
        (PORT d[11] (4552:4552:4552) (4804:4804:4804))
        (PORT d[12] (4532:4532:4532) (4783:4783:4783))
        (PORT clk (2926:2926:2926) (3000:3000:3000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2288:2288:2288))
        (PORT clk (2926:2926:2926) (3000:3000:3000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (3004:3004:3004))
        (PORT d[0] (3579:3579:3579) (3557:3557:3557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2931:2931:2931) (3005:3005:3005))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2931:2931:2931) (3005:3005:3005))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2931:2931:2931) (3005:3005:3005))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2931:2931:2931) (3005:3005:3005))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1579:1579:1579))
        (PORT datab (1649:1649:1649) (1640:1640:1640))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (1718:1718:1718) (1699:1699:1699))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2476:2476:2476))
        (PORT clk (2932:2932:2932) (3062:3062:3062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2809:2809:2809) (2732:2732:2732))
        (PORT d[1] (2234:2234:2234) (2281:2281:2281))
        (PORT d[2] (2114:2114:2114) (2150:2150:2150))
        (PORT d[3] (2519:2519:2519) (2537:2537:2537))
        (PORT d[4] (3438:3438:3438) (3532:3532:3532))
        (PORT d[5] (2647:2647:2647) (2632:2632:2632))
        (PORT d[6] (3162:3162:3162) (3163:3163:3163))
        (PORT d[7] (2797:2797:2797) (2823:2823:2823))
        (PORT d[8] (3506:3506:3506) (3548:3548:3548))
        (PORT d[9] (2906:2906:2906) (2994:2994:2994))
        (PORT d[10] (2147:2147:2147) (2179:2179:2179))
        (PORT d[11] (2493:2493:2493) (2537:2537:2537))
        (PORT d[12] (2444:2444:2444) (2431:2431:2431))
        (PORT clk (2929:2929:2929) (3058:3058:3058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (1925:1925:1925))
        (PORT clk (2929:2929:2929) (3058:3058:3058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2932:2932:2932) (3062:3062:3062))
        (PORT d[0] (2878:2878:2878) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2933:2933:2933) (3063:3063:3063))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2933:2933:2933) (3063:3063:3063))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2933:2933:2933) (3063:3063:3063))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2933:2933:2933) (3063:3063:3063))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1462:1462:1462))
        (PORT clk (2929:2929:2929) (3007:3007:3007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6712:6712:6712) (6961:6961:6961))
        (PORT d[1] (6504:6504:6504) (6676:6676:6676))
        (PORT d[2] (4685:4685:4685) (4953:4953:4953))
        (PORT d[3] (5573:5573:5573) (5823:5823:5823))
        (PORT d[4] (6322:6322:6322) (6577:6577:6577))
        (PORT d[5] (5500:5500:5500) (5706:5706:5706))
        (PORT d[6] (5681:5681:5681) (5943:5943:5943))
        (PORT d[7] (4842:4842:4842) (5036:5036:5036))
        (PORT d[8] (5019:5019:5019) (5277:5277:5277))
        (PORT d[9] (4171:4171:4171) (4409:4409:4409))
        (PORT d[10] (5309:5309:5309) (5578:5578:5578))
        (PORT d[11] (5626:5626:5626) (5908:5908:5908))
        (PORT d[12] (7876:7876:7876) (8083:8083:8083))
        (PORT clk (2925:2925:2925) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2049:2049:2049))
        (PORT clk (2925:2925:2925) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (3007:3007:3007))
        (PORT d[0] (4371:4371:4371) (4228:4228:4228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (3008:3008:3008))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (3008:3008:3008))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (3008:3008:3008))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (3008:3008:3008))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2281:2281:2281))
        (PORT clk (2963:2963:2963) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (2959:2959:2959))
        (PORT d[1] (3051:3051:3051) (3133:3133:3133))
        (PORT d[2] (2460:2460:2460) (2498:2498:2498))
        (PORT d[3] (3588:3588:3588) (3683:3683:3683))
        (PORT d[4] (3088:3088:3088) (3193:3193:3193))
        (PORT d[5] (3249:3249:3249) (3319:3319:3319))
        (PORT d[6] (3545:3545:3545) (3576:3576:3576))
        (PORT d[7] (3155:3155:3155) (3167:3167:3167))
        (PORT d[8] (3510:3510:3510) (3540:3540:3540))
        (PORT d[9] (2076:2076:2076) (2079:2079:2079))
        (PORT d[10] (2643:2643:2643) (2734:2734:2734))
        (PORT d[11] (2716:2716:2716) (2779:2779:2779))
        (PORT d[12] (3141:3141:3141) (3144:3144:3144))
        (PORT clk (2960:2960:2960) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2225:2225:2225))
        (PORT clk (2960:2960:2960) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3103:3103:3103))
        (PORT d[0] (2832:2832:2832) (2770:2770:2770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3104:3104:3104))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3104:3104:3104))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3104:3104:3104))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3104:3104:3104))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2423:2423:2423))
        (PORT clk (3064:3064:3064) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4896:4896:4896) (5126:5126:5126))
        (PORT d[1] (7140:7140:7140) (7268:7268:7268))
        (PORT d[2] (5914:5914:5914) (6138:6138:6138))
        (PORT d[3] (4906:4906:4906) (5110:5110:5110))
        (PORT d[4] (5223:5223:5223) (5453:5453:5453))
        (PORT d[5] (6405:6405:6405) (6583:6583:6583))
        (PORT d[6] (6639:6639:6639) (6861:6861:6861))
        (PORT d[7] (7506:7506:7506) (7575:7575:7575))
        (PORT d[8] (6373:6373:6373) (6623:6623:6623))
        (PORT d[9] (4919:4919:4919) (5161:5161:5161))
        (PORT d[10] (6242:6242:6242) (6466:6466:6466))
        (PORT d[11] (4561:4561:4561) (4812:4812:4812))
        (PORT d[12] (4543:4543:4543) (4794:4794:4794))
        (PORT clk (3060:3060:3060) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2272:2272:2272))
        (PORT clk (3060:3060:3060) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3106:3106:3106))
        (PORT d[0] (3700:3700:3700) (3493:3493:3493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3065:3065:3065) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3065:3065:3065) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3065:3065:3065) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3065:3065:3065) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2878:2878:2878) (2802:2802:2802))
        (PORT clk (3055:3055:3055) (3163:3163:3163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2530:2530:2530))
        (PORT d[1] (2171:2171:2171) (2190:2190:2190))
        (PORT d[2] (2678:2678:2678) (2670:2670:2670))
        (PORT d[3] (2525:2525:2525) (2587:2587:2587))
        (PORT d[4] (2367:2367:2367) (2445:2445:2445))
        (PORT d[5] (2068:2068:2068) (2067:2067:2067))
        (PORT d[6] (2529:2529:2529) (2573:2573:2573))
        (PORT d[7] (3087:3087:3087) (3078:3078:3078))
        (PORT d[8] (3224:3224:3224) (3288:3288:3288))
        (PORT d[9] (3331:3331:3331) (3389:3389:3389))
        (PORT d[10] (2017:2017:2017) (1997:1997:1997))
        (PORT d[11] (2855:2855:2855) (2883:2883:2883))
        (PORT d[12] (3013:3013:3013) (2967:2967:2967))
        (PORT clk (3052:3052:3052) (3159:3159:3159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2151:2151:2151))
        (PORT clk (3052:3052:3052) (3159:3159:3159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3055:3055:3055) (3163:3163:3163))
        (PORT d[0] (2680:2680:2680) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3164:3164:3164))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3164:3164:3164))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3164:3164:3164))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3164:3164:3164))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (1755:1755:1755))
        (PORT clk (2990:2990:2990) (3048:3048:3048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7028:7028:7028) (7261:7261:7261))
        (PORT d[1] (6802:6802:6802) (6967:6967:6967))
        (PORT d[2] (4642:4642:4642) (4906:4906:4906))
        (PORT d[3] (5912:5912:5912) (6153:6153:6153))
        (PORT d[4] (6647:6647:6647) (6893:6893:6893))
        (PORT d[5] (5854:5854:5854) (6057:6057:6057))
        (PORT d[6] (4232:4232:4232) (4475:4475:4475))
        (PORT d[7] (4851:4851:4851) (5058:5058:5058))
        (PORT d[8] (4625:4625:4625) (4888:4888:4888))
        (PORT d[9] (4163:4163:4163) (4395:4395:4395))
        (PORT d[10] (7096:7096:7096) (7272:7272:7272))
        (PORT d[11] (5665:5665:5665) (5953:5953:5953))
        (PORT d[12] (8251:8251:8251) (8448:8448:8448))
        (PORT clk (2986:2986:2986) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (1808:1808:1808))
        (PORT clk (2986:2986:2986) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2990:2990:2990) (3048:3048:3048))
        (PORT d[0] (4573:4573:4573) (4435:4435:4435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2557:2557:2557))
        (PORT clk (3050:3050:3050) (3150:3150:3150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3261:3261:3261))
        (PORT d[1] (2624:2624:2624) (2688:2688:2688))
        (PORT d[2] (2476:2476:2476) (2506:2506:2506))
        (PORT d[3] (3266:3266:3266) (3360:3360:3360))
        (PORT d[4] (2747:2747:2747) (2853:2853:2853))
        (PORT d[5] (2791:2791:2791) (2829:2829:2829))
        (PORT d[6] (3232:3232:3232) (3279:3279:3279))
        (PORT d[7] (2849:2849:2849) (2868:2868:2868))
        (PORT d[8] (3151:3151:3151) (3204:3204:3204))
        (PORT d[9] (2102:2102:2102) (2122:2122:2122))
        (PORT d[10] (1891:1891:1891) (1941:1941:1941))
        (PORT d[11] (3044:3044:3044) (3094:3094:3094))
        (PORT d[12] (2815:2815:2815) (2828:2828:2828))
        (PORT clk (3047:3047:3047) (3146:3146:3146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2223:2223:2223))
        (PORT clk (3047:3047:3047) (3146:3146:3146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3050:3050:3050) (3150:3150:3150))
        (PORT d[0] (3193:3193:3193) (3119:3119:3119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3051:3051:3051) (3151:3151:3151))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3051:3051:3051) (3151:3151:3151))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3051:3051:3051) (3151:3151:3151))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3051:3051:3051) (3151:3151:3151))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2429:2429:2429) (2419:2419:2419))
        (PORT clk (2947:2947:2947) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4885:4885:4885) (5120:5120:5120))
        (PORT d[1] (6806:6806:6806) (6944:6944:6944))
        (PORT d[2] (4502:4502:4502) (4744:4744:4744))
        (PORT d[3] (6268:6268:6268) (6461:6461:6461))
        (PORT d[4] (4926:4926:4926) (5171:5171:5171))
        (PORT d[5] (6082:6082:6082) (6267:6267:6267))
        (PORT d[6] (4745:4745:4745) (4930:4930:4930))
        (PORT d[7] (6855:6855:6855) (6948:6948:6948))
        (PORT d[8] (5951:5951:5951) (6198:6198:6198))
        (PORT d[9] (4834:4834:4834) (5063:5063:5063))
        (PORT d[10] (5890:5890:5890) (6122:6122:6122))
        (PORT d[11] (4948:4948:4948) (5220:5220:5220))
        (PORT d[12] (4572:4572:4572) (4827:4827:4827))
        (PORT clk (2943:2943:2943) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2353:2353:2353))
        (PORT clk (2943:2943:2943) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2947:2947:2947) (3028:3028:3028))
        (PORT d[0] (4336:4336:4336) (4147:4147:4147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2948:2948:2948) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2948:2948:2948) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2948:2948:2948) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2948:2948:2948) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2569:2569:2569) (2384:2384:2384))
        (PORT datab (2413:2413:2413) (2324:2324:2324))
        (PORT datac (608:608:608) (553:553:553))
        (PORT datad (1151:1151:1151) (1032:1032:1032))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (917:917:917))
        (PORT datab (2412:2412:2412) (2322:2322:2322))
        (PORT datac (1403:1403:1403) (1280:1280:1280))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[13\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1581:1581:1581) (1534:1534:1534))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datad (1335:1335:1335) (1297:1297:1297))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (2923:2923:2923))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1573:1573:1573) (1494:1494:1494))
        (PORT sload (1682:1682:1682) (1726:1726:1726))
        (PORT ena (1754:1754:1754) (1722:1722:1722))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1365:1365:1365))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (884:884:884) (815:815:815))
        (PORT datad (868:868:868) (801:801:801))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (688:688:688))
        (PORT datab (563:563:563) (615:615:615))
        (PORT datad (512:512:512) (557:557:557))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1083:1083:1083))
        (PORT datab (964:964:964) (943:943:943))
        (PORT datad (911:911:911) (840:840:840))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (929:929:929))
        (PORT datab (755:755:755) (759:759:759))
        (PORT datac (926:926:926) (905:905:905))
        (PORT datad (686:686:686) (688:688:688))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (PORT datab (756:756:756) (760:760:760))
        (PORT datac (937:937:937) (916:916:916))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (801:801:801))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1031:1031:1031) (1022:1022:1022))
        (PORT datad (667:667:667) (634:634:634))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (805:805:805))
        (PORT datac (1504:1504:1504) (1436:1436:1436))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1032:1032:1032))
        (PORT datab (1010:1010:1010) (1006:1006:1006))
        (PORT datad (677:677:677) (652:652:652))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (596:596:596))
        (PORT datab (1490:1490:1490) (1373:1373:1373))
        (PORT datac (591:591:591) (540:540:540))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1620:1620:1620) (1550:1550:1550))
        (PORT datab (990:990:990) (971:971:971))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (922:922:922) (868:868:868))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1288:1288:1288))
        (PORT datab (994:994:994) (976:976:976))
        (PORT datac (916:916:916) (851:851:851))
        (PORT datad (1545:1545:1545) (1444:1444:1444))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1160:1160:1160))
        (PORT datab (240:240:240) (267:267:267))
        (PORT datac (207:207:207) (234:234:234))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (608:608:608))
        (PORT datab (727:727:727) (706:706:706))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (376:376:376))
        (PORT datab (1297:1297:1297) (1220:1220:1220))
        (PORT datac (391:391:391) (373:373:373))
        (PORT datad (690:690:690) (661:661:661))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (856:856:856))
        (PORT datab (993:993:993) (939:939:939))
        (PORT datac (576:576:576) (528:528:528))
        (PORT datad (599:599:599) (545:545:545))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2841:2841:2841) (2707:2707:2707))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1975:1975:1975) (1925:1925:1925))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (558:558:558))
        (PORT datab (688:688:688) (649:649:649))
        (PORT datac (195:195:195) (226:226:226))
        (PORT datad (1602:1602:1602) (1560:1560:1560))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (888:888:888))
        (PORT datab (834:834:834) (852:852:852))
        (PORT datac (796:796:796) (832:832:832))
        (PORT datad (808:808:808) (836:836:836))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (826:826:826))
        (PORT datab (801:801:801) (834:834:834))
        (PORT datac (687:687:687) (671:671:671))
        (PORT datad (956:956:956) (914:914:914))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (414:414:414))
        (PORT datab (418:418:418) (393:393:393))
        (PORT datac (646:646:646) (613:613:613))
        (PORT datad (414:414:414) (400:400:400))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2958:2958:2958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|current_state\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1786:1786:1786))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1068:1068:1068) (1080:1080:1080))
        (PORT datad (1100:1100:1100) (1125:1125:1125))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (983:983:983))
        (PORT datab (1008:1008:1008) (985:985:985))
        (PORT datac (1301:1301:1301) (1279:1279:1279))
        (PORT datad (1050:1050:1050) (1005:1005:1005))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (717:717:717))
        (PORT datab (523:523:523) (578:578:578))
        (PORT datac (701:701:701) (701:701:701))
        (PORT datad (948:948:948) (918:918:918))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (533:533:533) (566:566:566))
        (PORT datad (768:768:768) (796:796:796))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (827:827:827))
        (PORT datab (784:784:784) (803:803:803))
        (PORT datac (195:195:195) (228:228:228))
        (PORT datad (743:743:743) (747:747:747))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2841:2841:2841) (2707:2707:2707))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1975:1975:1975) (1925:1925:1925))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (401:401:401))
        (PORT datab (243:243:243) (270:270:270))
        (PORT datac (1315:1315:1315) (1291:1291:1291))
        (PORT datad (413:413:413) (398:398:398))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1909:1909:1909) (1829:1829:1829))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (809:809:809) (725:725:725))
        (PORT datad (358:358:358) (342:342:342))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2958:2958:2958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|current_state\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1786:1786:1786))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1910:1910:1910) (1830:1830:1830))
        (PORT datab (1009:1009:1009) (986:986:986))
        (PORT datac (1300:1300:1300) (1278:1278:1278))
        (PORT datad (1052:1052:1052) (1007:1007:1007))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2841:2841:2841) (2707:2707:2707))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1975:1975:1975) (1925:1925:1925))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (689:689:689) (651:651:651))
        (PORT datad (1468:1468:1468) (1382:1382:1382))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2958:2958:2958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|current_state\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (232:232:232) (303:303:303))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1786:1786:1786))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (575:575:575))
        (PORT datad (464:464:464) (493:493:493))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (575:575:575))
        (PORT datab (461:461:461) (502:502:502))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (1026:1026:1026) (983:983:983))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (286:286:286))
        (PORT datab (513:513:513) (533:533:533))
        (PORT datac (692:692:692) (698:698:698))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (424:424:424))
        (PORT datab (267:267:267) (297:297:297))
        (PORT datac (555:555:555) (517:517:517))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2560:2560:2560))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|current_state\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (405:405:405) (438:438:438))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1759:1759:1759))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector5\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (538:538:538) (572:572:572))
        (PORT datac (763:763:763) (781:781:781))
        (PORT datad (770:770:770) (799:799:799))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (533:533:533))
        (PORT datab (785:785:785) (805:805:805))
        (PORT datac (765:765:765) (783:783:783))
        (PORT datad (488:488:488) (529:529:529))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datac (766:766:766) (793:793:793))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (268:268:268))
        (PORT datab (801:801:801) (834:834:834))
        (PORT datac (766:766:766) (793:793:793))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (826:826:826))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|ldIR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1853:1853:1853))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2203:2203:2203))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1841:1841:1841) (1771:1771:1771))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (982:982:982))
        (PORT datab (304:304:304) (373:373:373))
        (PORT datac (449:449:449) (489:489:489))
        (PORT datad (1052:1052:1052) (1008:1008:1008))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (261:261:261))
        (PORT datab (799:799:799) (814:814:814))
        (PORT datac (747:747:747) (774:774:774))
        (PORT datad (358:358:358) (342:342:342))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (377:377:377))
        (PORT datab (681:681:681) (642:642:642))
        (PORT datac (191:191:191) (222:222:222))
        (PORT datad (1856:1856:1856) (1784:1784:1784))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (929:929:929))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (652:652:652) (617:617:617))
        (PORT datad (834:834:834) (754:754:754))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2958:2958:2958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|current_state\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (233:233:233) (304:304:304))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1786:1786:1786))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1175:1175:1175))
        (PORT datac (1068:1068:1068) (1080:1080:1080))
        (PORT datad (1109:1109:1109) (1136:1136:1136))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1174:1174:1174) (1173:1173:1173))
        (PORT datab (1135:1135:1135) (1131:1131:1131))
        (PORT datac (1072:1072:1072) (1079:1079:1079))
        (PORT datad (1106:1106:1106) (1133:1133:1133))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (372:372:372))
        (PORT datab (1140:1140:1140) (1148:1148:1148))
        (PORT datac (364:364:364) (348:348:348))
        (PORT datad (1326:1326:1326) (1321:1321:1321))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1173:1173:1173))
        (PORT datab (1135:1135:1135) (1131:1131:1131))
        (PORT datac (1073:1073:1073) (1080:1080:1080))
        (PORT datad (1105:1105:1105) (1131:1131:1131))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (374:374:374))
        (PORT datab (1144:1144:1144) (1153:1153:1153))
        (PORT datac (362:362:362) (346:346:346))
        (PORT datad (1330:1330:1330) (1325:1325:1325))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (197:197:197) (230:230:230))
        (PORT datad (198:198:198) (220:220:220))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (263:263:263))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|ldPC)
    (DELAY
      (ABSOLUTE
        (PORT clk (1663:1663:1663) (1759:1759:1759))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2093:2093:2093))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1843:1843:1843) (1762:1762:1762))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (645:645:645))
        (PORT datab (693:693:693) (673:673:673))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (361:361:361) (345:345:345))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2093:2093:2093))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1843:1843:1843) (1762:1762:1762))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2870:2870:2870) (2908:2908:2908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1880:1880:1880) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2870:2870:2870) (2908:2908:2908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1880:1880:1880) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2870:2870:2870) (2908:2908:2908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1880:1880:1880) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2870:2870:2870) (2908:2908:2908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1880:1880:1880) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2870:2870:2870) (2908:2908:2908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1880:1880:1880) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2870:2870:2870) (2908:2908:2908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1880:1880:1880) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[8\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2870:2870:2870) (2908:2908:2908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1880:1880:1880) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[9\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2870:2870:2870) (2908:2908:2908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1880:1880:1880) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[10\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (342:342:342))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2870:2870:2870) (2908:2908:2908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1880:1880:1880) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2870:2870:2870) (2908:2908:2908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1880:1880:1880) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[12\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (471:471:471))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2870:2870:2870) (2908:2908:2908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1880:1880:1880) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[13\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2870:2870:2870) (2908:2908:2908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1880:1880:1880) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[14\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2870:2870:2870) (2908:2908:2908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1880:1880:1880) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[15\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2870:2870:2870) (2908:2908:2908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1880:1880:1880) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2336:2336:2336))
        (PORT asdata (833:833:833) (852:852:852))
        (PORT ena (1876:1876:1876) (1800:1800:1800))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1630:1630:1630))
        (PORT asdata (960:960:960) (917:917:917))
        (PORT ena (1899:1899:1899) (1798:1798:1798))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1854:1854:1854))
        (PORT asdata (1284:1284:1284) (1232:1232:1232))
        (PORT ena (1800:1800:1800) (1692:1692:1692))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2002:2002:2002))
        (PORT asdata (1281:1281:1281) (1229:1229:1229))
        (PORT ena (1869:1869:1869) (1760:1760:1760))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (723:723:723) (699:699:699))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2113:2113:2113))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1891:1891:1891) (1795:1795:1795))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[15\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (686:686:686))
        (PORT datab (828:828:828) (838:838:838))
        (PORT datac (626:626:626) (618:618:618))
        (PORT datad (759:759:759) (779:779:779))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[15\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1212:1212:1212))
        (PORT datab (824:824:824) (834:834:834))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (587:587:587) (543:543:543))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2202:2202:2202))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2025:2025:2025) (1865:1865:1865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (902:902:902) (849:849:849))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1725:1725:1725))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1284:1284:1284) (1221:1221:1221))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (1964:1964:1964))
        (PORT asdata (1305:1305:1305) (1244:1244:1244))
        (PORT ena (1258:1258:1258) (1174:1174:1174))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[15\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1260:1260:1260))
        (PORT datab (691:691:691) (675:675:675))
        (PORT datac (1170:1170:1170) (1127:1127:1127))
        (PORT datad (1022:1022:1022) (1002:1002:1002))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (902:902:902) (849:849:849))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2352:2352:2352))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1277:1277:1277) (1193:1193:1193))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[15\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1258:1258:1258))
        (PORT datab (1262:1262:1262) (1231:1231:1231))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1524:1524:1524) (1432:1432:1432))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[15\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (873:873:873))
        (PORT datab (694:694:694) (655:655:655))
        (PORT datac (652:652:652) (625:625:625))
        (PORT datad (914:914:914) (844:844:844))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[15\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (660:660:660))
        (PORT datab (1390:1390:1390) (1351:1351:1351))
        (PORT datad (914:914:914) (845:845:845))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux1\|out\[15\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (652:652:652))
        (PORT datab (1004:1004:1004) (1009:1009:1009))
        (PORT datad (1009:1009:1009) (1005:1005:1005))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux1\|out\[15\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1212:1212:1212))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datac (997:997:997) (997:997:997))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux1\|out\[15\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (808:808:808))
        (PORT datab (692:692:692) (676:676:676))
        (PORT datad (999:999:999) (987:987:987))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux1\|out\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1008:1008:1008))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (672:672:672) (654:654:654))
        (PORT datad (999:999:999) (986:986:986))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[15\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1195:1195:1195) (1164:1164:1164))
        (PORT datac (1421:1421:1421) (1335:1335:1335))
        (PORT datad (889:889:889) (819:819:819))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (2509:2509:2509))
        (PORT clk (2991:2991:2991) (3091:3091:3091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2875:2875:2875) (2805:2805:2805))
        (PORT d[1] (2631:2631:2631) (2688:2688:2688))
        (PORT d[2] (2665:2665:2665) (2679:2679:2679))
        (PORT d[3] (3506:3506:3506) (3597:3597:3597))
        (PORT d[4] (2260:2260:2260) (2323:2323:2323))
        (PORT d[5] (2738:2738:2738) (2735:2735:2735))
        (PORT d[6] (2625:2625:2625) (2700:2700:2700))
        (PORT d[7] (3553:3553:3553) (3604:3604:3604))
        (PORT d[8] (3164:3164:3164) (3204:3204:3204))
        (PORT d[9] (3182:3182:3182) (3227:3227:3227))
        (PORT d[10] (2168:2168:2168) (2210:2210:2210))
        (PORT d[11] (2443:2443:2443) (2449:2449:2449))
        (PORT d[12] (2094:2094:2094) (2097:2097:2097))
        (PORT clk (2988:2988:2988) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2214:2214:2214))
        (PORT clk (2988:2988:2988) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3091:3091:3091))
        (PORT d[0] (3227:3227:3227) (3091:3091:3091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3092:3092:3092))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3092:3092:3092))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3092:3092:3092))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3092:3092:3092))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3374:3374:3374) (3340:3340:3340))
        (PORT clk (2943:2943:2943) (2999:2999:2999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4914:4914:4914) (5153:5153:5153))
        (PORT d[1] (3867:3867:3867) (4092:4092:4092))
        (PORT d[2] (4595:4595:4595) (4832:4832:4832))
        (PORT d[3] (6994:6994:6994) (7200:7200:7200))
        (PORT d[4] (4896:4896:4896) (5125:5125:5125))
        (PORT d[5] (6841:6841:6841) (7007:7007:7007))
        (PORT d[6] (3905:3905:3905) (4127:4127:4127))
        (PORT d[7] (4425:4425:4425) (4616:4616:4616))
        (PORT d[8] (4644:4644:4644) (4888:4888:4888))
        (PORT d[9] (3797:3797:3797) (4007:4007:4007))
        (PORT d[10] (5099:5099:5099) (5290:5290:5290))
        (PORT d[11] (7290:7290:7290) (7528:7528:7528))
        (PORT d[12] (6230:6230:6230) (6461:6461:6461))
        (PORT clk (2939:2939:2939) (2995:2995:2995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2252:2252:2252))
        (PORT clk (2939:2939:2939) (2995:2995:2995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (2999:2999:2999))
        (PORT d[0] (3899:3899:3899) (3725:3725:3725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2944:2944:2944) (3000:3000:3000))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2944:2944:2944) (3000:3000:3000))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2944:2944:2944) (3000:3000:3000))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2944:2944:2944) (3000:3000:3000))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2354:2354:2354))
        (PORT clk (2970:2970:2970) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2420:2420:2420))
        (PORT d[1] (2100:2100:2100) (2124:2124:2124))
        (PORT d[2] (2855:2855:2855) (2837:2837:2837))
        (PORT d[3] (2783:2783:2783) (2813:2813:2813))
        (PORT d[4] (1938:1938:1938) (2000:2000:2000))
        (PORT d[5] (2616:2616:2616) (2552:2552:2552))
        (PORT d[6] (2975:2975:2975) (3037:3037:3037))
        (PORT d[7] (2311:2311:2311) (2269:2269:2269))
        (PORT d[8] (2821:2821:2821) (2736:2736:2736))
        (PORT d[9] (2972:2972:2972) (3055:3055:3055))
        (PORT d[10] (2826:2826:2826) (2882:2882:2882))
        (PORT d[11] (2584:2584:2584) (2649:2649:2649))
        (PORT d[12] (2795:2795:2795) (2823:2823:2823))
        (PORT clk (2967:2967:2967) (3079:3079:3079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (1795:1795:1795))
        (PORT clk (2967:2967:2967) (3079:3079:3079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3083:3083:3083))
        (PORT d[0] (2800:2800:2800) (2688:2688:2688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3084:3084:3084))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3084:3084:3084))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3084:3084:3084))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3084:3084:3084))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (2902:2902:2902))
        (PORT clk (2861:2861:2861) (2960:2960:2960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5647:5647:5647) (5887:5887:5887))
        (PORT d[1] (6035:6035:6035) (6159:6159:6159))
        (PORT d[2] (4584:4584:4584) (4806:4806:4806))
        (PORT d[3] (4140:4140:4140) (4323:4323:4323))
        (PORT d[4] (3401:3401:3401) (3548:3548:3548))
        (PORT d[5] (5845:5845:5845) (6030:6030:6030))
        (PORT d[6] (3824:3824:3824) (4013:4013:4013))
        (PORT d[7] (3701:3701:3701) (3860:3860:3860))
        (PORT d[8] (3752:3752:3752) (3953:3953:3953))
        (PORT d[9] (3391:3391:3391) (3548:3548:3548))
        (PORT d[10] (4152:4152:4152) (4384:4384:4384))
        (PORT d[11] (4040:4040:4040) (4216:4216:4216))
        (PORT d[12] (6030:6030:6030) (6336:6336:6336))
        (PORT clk (2857:2857:2857) (2956:2956:2956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1966:1966:1966) (1868:1868:1868))
        (PORT clk (2857:2857:2857) (2956:2956:2956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2861:2861:2861) (2960:2960:2960))
        (PORT d[0] (2519:2519:2519) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2862:2862:2862) (2961:2961:2961))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2862:2862:2862) (2961:2961:2961))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2862:2862:2862) (2961:2961:2961))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2862:2862:2862) (2961:2961:2961))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (853:853:853))
        (PORT datab (1653:1653:1653) (1644:1644:1644))
        (PORT datac (1565:1565:1565) (1519:1519:1519))
        (PORT datad (1685:1685:1685) (1639:1639:1639))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (2696:2696:2696))
        (PORT clk (2989:2989:2989) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2780:2780:2780) (2735:2735:2735))
        (PORT d[1] (3572:3572:3572) (3611:3611:3611))
        (PORT d[2] (2870:2870:2870) (2844:2844:2844))
        (PORT d[3] (2485:2485:2485) (2532:2532:2532))
        (PORT d[4] (1945:1945:1945) (2008:2008:2008))
        (PORT d[5] (2741:2741:2741) (2717:2717:2717))
        (PORT d[6] (2620:2620:2620) (2696:2696:2696))
        (PORT d[7] (2609:2609:2609) (2549:2549:2549))
        (PORT d[8] (2340:2340:2340) (2319:2319:2319))
        (PORT d[9] (2947:2947:2947) (3033:3033:3033))
        (PORT d[10] (2906:2906:2906) (2963:2963:2963))
        (PORT d[11] (2534:2534:2534) (2593:2593:2593))
        (PORT d[12] (2801:2801:2801) (2830:2830:2830))
        (PORT clk (2986:2986:2986) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2225:2225:2225))
        (PORT clk (2986:2986:2986) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2989:2989:2989) (3106:3106:3106))
        (PORT d[0] (2947:2947:2947) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2990:2990:2990) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2990:2990:2990) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2990:2990:2990) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2990:2990:2990) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (3168:3168:3168))
        (PORT clk (2914:2914:2914) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3351:3351:3351) (3494:3494:3494))
        (PORT d[1] (3700:3700:3700) (3860:3860:3860))
        (PORT d[2] (4926:4926:4926) (5145:5145:5145))
        (PORT d[3] (4199:4199:4199) (4381:4381:4381))
        (PORT d[4] (3404:3404:3404) (3548:3548:3548))
        (PORT d[5] (6151:6151:6151) (6319:6319:6319))
        (PORT d[6] (3775:3775:3775) (3967:3967:3967))
        (PORT d[7] (3671:3671:3671) (3827:3827:3827))
        (PORT d[8] (3726:3726:3726) (3883:3883:3883))
        (PORT d[9] (3055:3055:3055) (3234:3234:3234))
        (PORT d[10] (4480:4480:4480) (4682:4682:4682))
        (PORT d[11] (3607:3607:3607) (3759:3759:3759))
        (PORT d[12] (6331:6331:6331) (6619:6619:6619))
        (PORT clk (2910:2910:2910) (3001:3001:3001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2049:2049:2049))
        (PORT clk (2910:2910:2910) (3001:3001:3001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2914:2914:2914) (3005:3005:3005))
        (PORT d[0] (4662:4662:4662) (4498:4498:4498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2915:2915:2915) (3006:3006:3006))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2915:2915:2915) (3006:3006:3006))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2915:2915:2915) (3006:3006:3006))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2915:2915:2915) (3006:3006:3006))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2275:2275:2275))
        (PORT clk (2962:2962:2962) (3072:3072:3072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (2770:2770:2770))
        (PORT d[1] (2333:2333:2333) (2423:2423:2423))
        (PORT d[2] (2981:2981:2981) (2979:2979:2979))
        (PORT d[3] (3668:3668:3668) (3784:3784:3784))
        (PORT d[4] (2309:2309:2309) (2378:2378:2378))
        (PORT d[5] (2429:2429:2429) (2453:2453:2453))
        (PORT d[6] (2915:2915:2915) (2981:2981:2981))
        (PORT d[7] (3066:3066:3066) (3082:3082:3082))
        (PORT d[8] (3184:3184:3184) (3226:3226:3226))
        (PORT d[9] (3206:3206:3206) (3252:3252:3252))
        (PORT d[10] (2180:2180:2180) (2222:2222:2222))
        (PORT d[11] (2501:2501:2501) (2508:2508:2508))
        (PORT d[12] (2071:2071:2071) (2080:2080:2080))
        (PORT clk (2959:2959:2959) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2244:2244:2244) (2138:2138:2138))
        (PORT clk (2959:2959:2959) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (3072:3072:3072))
        (PORT d[0] (2760:2760:2760) (2657:2657:2657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3073:3073:3073))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3073:3073:3073))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3073:3073:3073))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3073:3073:3073))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3016:3016:3016) (2998:2998:2998))
        (PORT clk (2980:2980:2980) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4921:4921:4921) (5159:5159:5159))
        (PORT d[1] (4239:4239:4239) (4453:4453:4453))
        (PORT d[2] (4211:4211:4211) (4462:4462:4462))
        (PORT d[3] (6648:6648:6648) (6875:6875:6875))
        (PORT d[4] (4558:4558:4558) (4798:4798:4798))
        (PORT d[5] (6890:6890:6890) (7060:7060:7060))
        (PORT d[6] (5121:5121:5121) (5314:5314:5314))
        (PORT d[7] (4415:4415:4415) (4602:4602:4602))
        (PORT d[8] (4587:4587:4587) (4827:4827:4827))
        (PORT d[9] (3778:3778:3778) (3992:3992:3992))
        (PORT d[10] (5043:5043:5043) (5232:5232:5232))
        (PORT d[11] (6971:6971:6971) (7223:7223:7223))
        (PORT d[12] (5912:5912:5912) (6154:6154:6154))
        (PORT clk (2976:2976:2976) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (1984:1984:1984))
        (PORT clk (2976:2976:2976) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3028:3028:3028))
        (PORT d[0] (3729:3729:3729) (3530:3530:3530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (856:856:856))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (1634:1634:1634) (1571:1571:1571))
        (PORT datad (1962:1962:1962) (1868:1868:1868))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2078:2078:2078))
        (PORT clk (2966:2966:2966) (3098:3098:3098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2119:2119:2119))
        (PORT d[1] (2784:2784:2784) (2786:2786:2786))
        (PORT d[2] (2569:2569:2569) (2529:2529:2529))
        (PORT d[3] (2794:2794:2794) (2796:2796:2796))
        (PORT d[4] (1599:1599:1599) (1642:1642:1642))
        (PORT d[5] (2332:2332:2332) (2289:2289:2289))
        (PORT d[6] (3241:3241:3241) (3288:3288:3288))
        (PORT d[7] (2046:2046:2046) (2014:2014:2014))
        (PORT d[8] (2672:2672:2672) (2664:2664:2664))
        (PORT d[9] (2942:2942:2942) (3027:3027:3027))
        (PORT d[10] (2232:2232:2232) (2281:2281:2281))
        (PORT d[11] (3498:3498:3498) (3500:3500:3500))
        (PORT d[12] (2012:2012:2012) (1986:1986:1986))
        (PORT clk (2963:2963:2963) (3094:3094:3094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2144:2144:2144))
        (PORT clk (2963:2963:2963) (3094:3094:3094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3098:3098:3098))
        (PORT d[0] (2755:2755:2755) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3099:3099:3099))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3099:3099:3099))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3099:3099:3099))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3099:3099:3099))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2786:2786:2786) (2762:2762:2762))
        (PORT clk (2848:2848:2848) (2935:2935:2935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5314:5314:5314) (5569:5569:5569))
        (PORT d[1] (5670:5670:5670) (5807:5807:5807))
        (PORT d[2] (4248:4248:4248) (4492:4492:4492))
        (PORT d[3] (3762:3762:3762) (3946:3946:3946))
        (PORT d[4] (4019:4019:4019) (4172:4172:4172))
        (PORT d[5] (5519:5519:5519) (5715:5715:5715))
        (PORT d[6] (8102:8102:8102) (8318:8318:8318))
        (PORT d[7] (4338:4338:4338) (4471:4471:4471))
        (PORT d[8] (4253:4253:4253) (4397:4397:4397))
        (PORT d[9] (3772:3772:3772) (3986:3986:3986))
        (PORT d[10] (5267:5267:5267) (5507:5507:5507))
        (PORT d[11] (4036:4036:4036) (4214:4214:4214))
        (PORT d[12] (6331:6331:6331) (6597:6597:6597))
        (PORT clk (2844:2844:2844) (2931:2931:2931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (1741:1741:1741))
        (PORT clk (2844:2844:2844) (2931:2931:2931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2848:2848:2848) (2935:2935:2935))
        (PORT d[0] (2722:2722:2722) (2614:2614:2614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2849:2849:2849) (2936:2936:2936))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2849:2849:2849) (2936:2936:2936))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2849:2849:2849) (2936:2936:2936))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2849:2849:2849) (2936:2936:2936))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1398:1398:1398))
        (PORT clk (2771:2771:2771) (2952:2952:2952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2576:2576:2576))
        (PORT d[1] (1817:1817:1817) (1821:1821:1821))
        (PORT d[2] (2898:2898:2898) (2861:2861:2861))
        (PORT d[3] (2117:2117:2117) (2151:2151:2151))
        (PORT d[4] (1566:1566:1566) (1611:1611:1611))
        (PORT d[5] (1456:1456:1456) (1457:1457:1457))
        (PORT d[6] (2253:2253:2253) (2179:2179:2179))
        (PORT d[7] (1667:1667:1667) (1652:1652:1652))
        (PORT d[8] (1411:1411:1411) (1405:1405:1405))
        (PORT d[9] (1627:1627:1627) (1576:1576:1576))
        (PORT d[10] (1953:1953:1953) (1899:1899:1899))
        (PORT d[11] (1437:1437:1437) (1450:1450:1450))
        (PORT d[12] (2700:2700:2700) (2655:2655:2655))
        (PORT clk (2768:2768:2768) (2948:2948:2948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (1765:1765:1765))
        (PORT clk (2768:2768:2768) (2948:2948:2948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2952:2952:2952))
        (PORT d[0] (1894:1894:1894) (1808:1808:1808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2953:2953:2953))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2953:2953:2953))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2953:2953:2953))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2953:2953:2953))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2686:2686:2686))
        (PORT clk (2866:2866:2866) (2950:2950:2950))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5005:5005:5005) (5274:5274:5274))
        (PORT d[1] (4689:4689:4689) (4846:4846:4846))
        (PORT d[2] (5697:5697:5697) (5939:5939:5939))
        (PORT d[3] (3848:3848:3848) (4057:4057:4057))
        (PORT d[4] (7372:7372:7372) (7650:7650:7650))
        (PORT d[5] (4524:4524:4524) (4753:4753:4753))
        (PORT d[6] (7125:7125:7125) (7372:7372:7372))
        (PORT d[7] (7967:7967:7967) (8147:8147:8147))
        (PORT d[8] (5768:5768:5768) (5927:5927:5927))
        (PORT d[9] (6848:6848:6848) (7028:7028:7028))
        (PORT d[10] (4548:4548:4548) (4801:4801:4801))
        (PORT d[11] (3741:3741:3741) (3938:3938:3938))
        (PORT d[12] (6595:6595:6595) (6865:6865:6865))
        (PORT clk (2862:2862:2862) (2946:2946:2946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (1992:1992:1992))
        (PORT clk (2862:2862:2862) (2946:2946:2946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2866:2866:2866) (2950:2950:2950))
        (PORT d[0] (3802:3802:3802) (3602:3602:3602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2867:2867:2867) (2951:2951:2951))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2867:2867:2867) (2951:2951:2951))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2867:2867:2867) (2951:2951:2951))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2867:2867:2867) (2951:2951:2951))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (852:852:852))
        (PORT datab (1654:1654:1654) (1645:1645:1645))
        (PORT datac (1614:1614:1614) (1554:1554:1554))
        (PORT datad (736:736:736) (701:701:701))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (2615:2615:2615))
        (PORT clk (3016:3016:3016) (3119:3119:3119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2571:2571:2571) (2502:2502:2502))
        (PORT d[1] (2933:2933:2933) (2987:2987:2987))
        (PORT d[2] (3319:3319:3319) (3301:3301:3301))
        (PORT d[3] (2812:2812:2812) (2862:2862:2862))
        (PORT d[4] (2630:2630:2630) (2685:2685:2685))
        (PORT d[5] (2700:2700:2700) (2710:2710:2710))
        (PORT d[6] (3315:3315:3315) (3377:3377:3377))
        (PORT d[7] (2818:2818:2818) (2871:2871:2871))
        (PORT d[8] (3553:3553:3553) (3592:3592:3592))
        (PORT d[9] (2896:2896:2896) (2962:2962:2962))
        (PORT d[10] (2858:2858:2858) (2884:2884:2884))
        (PORT d[11] (2868:2868:2868) (2867:2867:2867))
        (PORT d[12] (2671:2671:2671) (2633:2633:2633))
        (PORT clk (3013:3013:3013) (3115:3115:3115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2094:2094:2094))
        (PORT clk (3013:3013:3013) (3115:3115:3115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3016:3016:3016) (3119:3119:3119))
        (PORT d[0] (2664:2664:2664) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3120:3120:3120))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3120:3120:3120))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3120:3120:3120))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3120:3120:3120))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3674:3674:3674) (3631:3631:3631))
        (PORT clk (2940:2940:2940) (2981:2981:2981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4610:4610:4610) (4856:4856:4856))
        (PORT d[1] (4534:4534:4534) (4734:4734:4734))
        (PORT d[2] (4655:4655:4655) (4921:4921:4921))
        (PORT d[3] (6313:6313:6313) (6549:6549:6549))
        (PORT d[4] (7318:7318:7318) (7540:7540:7540))
        (PORT d[5] (6195:6195:6195) (6388:6388:6388))
        (PORT d[6] (4800:4800:4800) (5008:5008:5008))
        (PORT d[7] (5533:5533:5533) (5730:5730:5730))
        (PORT d[8] (6021:6021:6021) (6245:6245:6245))
        (PORT d[9] (3852:3852:3852) (4072:4072:4072))
        (PORT d[10] (4443:4443:4443) (4651:4651:4651))
        (PORT d[11] (6281:6281:6281) (6547:6547:6547))
        (PORT d[12] (5609:5609:5609) (5858:5858:5858))
        (PORT clk (2936:2936:2936) (2977:2977:2977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2103:2103:2103))
        (PORT clk (2936:2936:2936) (2977:2977:2977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (2981:2981:2981))
        (PORT d[0] (3874:3874:3874) (3826:3826:3826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (2713:2713:2713))
        (PORT clk (3130:3130:3130) (3197:3197:3197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2323:2323:2323))
        (PORT d[1] (2617:2617:2617) (2684:2684:2684))
        (PORT d[2] (2782:2782:2782) (2799:2799:2799))
        (PORT d[3] (3981:3981:3981) (4048:4048:4048))
        (PORT d[4] (2608:2608:2608) (2666:2666:2666))
        (PORT d[5] (2915:2915:2915) (2982:2982:2982))
        (PORT d[6] (2855:2855:2855) (2888:2888:2888))
        (PORT d[7] (3109:3109:3109) (3134:3134:3134))
        (PORT d[8] (3155:3155:3155) (3182:3182:3182))
        (PORT d[9] (2949:2949:2949) (2932:2932:2932))
        (PORT d[10] (2313:2313:2313) (2393:2393:2393))
        (PORT d[11] (2653:2653:2653) (2705:2705:2705))
        (PORT d[12] (3191:3191:3191) (3215:3215:3215))
        (PORT clk (3127:3127:3127) (3193:3193:3193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2431:2431:2431))
        (PORT clk (3127:3127:3127) (3193:3193:3193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3130:3130:3130) (3197:3197:3197))
        (PORT d[0] (3203:3203:3203) (3154:3154:3154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3198:3198:3198))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3198:3198:3198))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3198:3198:3198))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3198:3198:3198))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (2773:2773:2773))
        (PORT clk (3067:3067:3067) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4551:4551:4551) (4767:4767:4767))
        (PORT d[1] (4449:4449:4449) (4631:4631:4631))
        (PORT d[2] (4457:4457:4457) (4657:4657:4657))
        (PORT d[3] (5880:5880:5880) (6058:6058:6058))
        (PORT d[4] (4457:4457:4457) (4667:4667:4667))
        (PORT d[5] (7403:7403:7403) (7544:7544:7544))
        (PORT d[6] (4973:4973:4973) (5230:5230:5230))
        (PORT d[7] (4362:4362:4362) (4535:4535:4535))
        (PORT d[8] (7378:7378:7378) (7596:7596:7596))
        (PORT d[9] (4454:4454:4454) (4668:4668:4668))
        (PORT d[10] (7194:7194:7194) (7386:7386:7386))
        (PORT d[11] (4836:4836:4836) (5068:5068:5068))
        (PORT d[12] (4857:4857:4857) (5094:5094:5094))
        (PORT clk (3063:3063:3063) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2279:2279:2279))
        (PORT clk (3063:3063:3063) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3067:3067:3067) (3117:3117:3117))
        (PORT d[0] (4517:4517:4517) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3068:3068:3068) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3068:3068:3068) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3068:3068:3068) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3068:3068:3068) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (750:750:750))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1578:1578:1578) (1502:1502:1502))
        (PORT datad (2182:2182:2182) (2203:2203:2203))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[15\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1274:1274:1274) (1218:1218:1218))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (2923:2923:2923))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1468:1468:1468) (1379:1379:1379))
        (PORT sload (1682:1682:1682) (1726:1726:1726))
        (PORT ena (1754:1754:1754) (1722:1722:1722))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[15\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (980:980:980))
        (PORT datab (1207:1207:1207) (1161:1161:1161))
        (PORT datac (663:663:663) (635:635:635))
        (PORT datad (1816:1816:1816) (1730:1730:1730))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[15\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datab (246:246:246) (276:276:276))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1221:1221:1221) (1184:1184:1184))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1651:1651:1651))
        (PORT asdata (1064:1064:1064) (1054:1054:1054))
        (PORT ena (2354:2354:2354) (2198:2198:2198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2074:2074:2074))
        (PORT asdata (1245:1245:1245) (1180:1180:1180))
        (PORT ena (2017:2017:2017) (1857:1857:1857))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1616:1616:1616))
        (PORT asdata (1065:1065:1065) (1055:1055:1055))
        (PORT ena (1917:1917:1917) (1828:1828:1828))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1769:1769:1769))
        (PORT asdata (1000:1000:1000) (965:965:965))
        (PORT ena (2194:2194:2194) (2065:2065:2065))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[14\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1406:1406:1406))
        (PORT datab (712:712:712) (690:690:690))
        (PORT datac (1248:1248:1248) (1199:1199:1199))
        (PORT datad (1066:1066:1066) (1055:1055:1055))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[14\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1662:1662:1662) (1549:1549:1549))
        (PORT datab (1062:1062:1062) (1043:1043:1043))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2162:2162:2162))
        (PORT asdata (1267:1267:1267) (1204:1204:1204))
        (PORT ena (2163:2163:2163) (2028:2028:2028))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2202:2202:2202))
        (PORT asdata (1246:1246:1246) (1181:1181:1181))
        (PORT ena (1911:1911:1911) (1795:1795:1795))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2180:2180:2180))
        (PORT asdata (1264:1264:1264) (1201:1201:1201))
        (PORT ena (1738:1738:1738) (1621:1621:1621))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (672:672:672) (652:652:652))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2144:2144:2144))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (891:891:891) (884:884:884))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[14\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1093:1093:1093))
        (PORT datab (1177:1177:1177) (1123:1123:1123))
        (PORT datac (1248:1248:1248) (1199:1199:1199))
        (PORT datad (1175:1175:1175) (1115:1115:1115))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[14\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1095:1095:1095))
        (PORT datab (1247:1247:1247) (1189:1189:1189))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[14\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (256:256:256))
        (PORT datac (1291:1291:1291) (1243:1243:1243))
        (PORT datad (210:210:210) (228:228:228))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1079:1079:1079))
        (PORT datab (754:754:754) (758:758:758))
        (PORT datac (252:252:252) (323:323:323))
        (PORT datad (1319:1319:1319) (1292:1292:1292))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (947:947:947))
        (PORT datab (1232:1232:1232) (1197:1197:1197))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (966:966:966))
        (PORT datab (893:893:893) (919:919:919))
        (PORT datad (752:752:752) (773:773:773))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1058:1058:1058))
        (PORT datab (957:957:957) (895:895:895))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (797:797:797))
        (PORT datab (1063:1063:1063) (1051:1051:1051))
        (PORT datac (187:187:187) (216:216:216))
        (PORT datad (843:843:843) (769:769:769))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (796:796:796))
        (PORT datab (1621:1621:1621) (1545:1545:1545))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1207:1207:1207))
        (PORT datab (639:639:639) (590:590:590))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1043:1043:1043))
        (PORT datab (1253:1253:1253) (1172:1172:1172))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[15\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1726:1726:1726) (1641:1641:1641))
        (PORT datab (698:698:698) (667:667:667))
        (PORT datad (1221:1221:1221) (1184:1184:1184))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[15\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (263:263:263))
        (PORT datab (247:247:247) (276:276:276))
        (PORT datac (1396:1396:1396) (1297:1297:1297))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (970:970:970))
        (PORT datab (2424:2424:2424) (2279:2279:2279))
        (PORT datac (1216:1216:1216) (1149:1149:1149))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[15\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (978:978:978))
        (PORT datab (380:380:380) (370:370:370))
        (PORT datac (384:384:384) (366:366:366))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[15\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (973:973:973))
        (PORT datab (1037:1037:1037) (1016:1016:1016))
        (PORT datad (384:384:384) (369:369:369))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (736:736:736) (743:743:743))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2933:2933:2933) (2933:2933:2933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1964:1964:1964) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[14\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (886:886:886))
        (PORT datac (671:671:671) (627:627:627))
        (PORT datad (646:646:646) (644:644:644))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1624:1624:1624) (1573:1573:1573))
        (PORT datab (371:371:371) (362:362:362))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (966:966:966) (942:942:942))
        (PORT datad (379:379:379) (356:356:356))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[15\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (970:970:970))
        (PORT datab (1248:1248:1248) (1178:1178:1178))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (553:553:553) (508:508:508))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2617:2617:2617))
        (PORT asdata (1507:1507:1507) (1401:1401:1401))
        (PORT ena (1719:1719:1719) (1687:1687:1687))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1712w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (521:521:521))
        (PORT datab (376:376:376) (493:493:493))
        (PORT datac (1010:1010:1010) (1008:1008:1008))
        (PORT datad (346:346:346) (438:438:438))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1385:1385:1385))
        (PORT clk (2846:2846:2846) (3002:3002:3002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2595:2595:2595) (2516:2516:2516))
        (PORT d[1] (1069:1069:1069) (1073:1073:1073))
        (PORT d[2] (1672:1672:1672) (1676:1676:1676))
        (PORT d[3] (2149:2149:2149) (2158:2158:2158))
        (PORT d[4] (850:850:850) (884:884:884))
        (PORT d[5] (2026:2026:2026) (1982:1982:1982))
        (PORT d[6] (2898:2898:2898) (2955:2955:2955))
        (PORT d[7] (1637:1637:1637) (1595:1595:1595))
        (PORT d[8] (1808:1808:1808) (1833:1833:1833))
        (PORT d[9] (2057:2057:2057) (1997:1997:1997))
        (PORT d[10] (3232:3232:3232) (3267:3267:3267))
        (PORT d[11] (2155:2155:2155) (2151:2151:2151))
        (PORT d[12] (1399:1399:1399) (1395:1395:1395))
        (PORT clk (2843:2843:2843) (2998:2998:2998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1222:1222:1222))
        (PORT clk (2843:2843:2843) (2998:2998:2998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2846:2846:2846) (3002:3002:3002))
        (PORT d[0] (1808:1808:1808) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (3003:3003:3003))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (3003:3003:3003))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (3003:3003:3003))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (3003:3003:3003))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (2654:2654:2654))
        (PORT clk (2222:2222:2222) (2379:2379:2379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5950:5950:5950) (6193:6193:6193))
        (PORT d[1] (4389:4389:4389) (4551:4551:4551))
        (PORT d[2] (4956:4956:4956) (5200:5200:5200))
        (PORT d[3] (7717:7717:7717) (7962:7962:7962))
        (PORT d[4] (6700:6700:6700) (6998:6998:6998))
        (PORT d[5] (4239:4239:4239) (4476:4476:4476))
        (PORT d[6] (6437:6437:6437) (6700:6700:6700))
        (PORT d[7] (7289:7289:7289) (7491:7491:7491))
        (PORT d[8] (4658:4658:4658) (4837:4837:4837))
        (PORT d[9] (6218:6218:6218) (6422:6422:6422))
        (PORT d[10] (5957:5957:5957) (6193:6193:6193))
        (PORT d[11] (8182:8182:8182) (8382:8382:8382))
        (PORT d[12] (8356:8356:8356) (8604:8604:8604))
        (PORT clk (2218:2218:2218) (2375:2375:2375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1239:1239:1239) (1126:1126:1126))
        (PORT clk (2218:2218:2218) (2375:2375:2375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2379:2379:2379))
        (PORT d[0] (1438:1438:1438) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2168:2168:2168))
        (PORT clk (3007:3007:3007) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (2975:2975:2975))
        (PORT d[1] (3054:3054:3054) (3142:3142:3142))
        (PORT d[2] (2639:2639:2639) (2671:2671:2671))
        (PORT d[3] (2317:2317:2317) (2313:2313:2313))
        (PORT d[4] (3164:3164:3164) (3121:3121:3121))
        (PORT d[5] (2829:2829:2829) (2858:2858:2858))
        (PORT d[6] (3546:3546:3546) (3607:3607:3607))
        (PORT d[7] (3378:3378:3378) (3386:3386:3386))
        (PORT d[8] (2526:2526:2526) (2549:2549:2549))
        (PORT d[9] (2521:2521:2521) (2577:2577:2577))
        (PORT d[10] (3606:3606:3606) (3565:3565:3565))
        (PORT d[11] (3141:3141:3141) (3142:3142:3142))
        (PORT d[12] (3460:3460:3460) (3401:3401:3401))
        (PORT clk (3004:3004:3004) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2163:2163:2163))
        (PORT clk (3004:3004:3004) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3117:3117:3117))
        (PORT d[0] (2733:2733:2733) (2636:2636:2636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2528:2528:2528) (2420:2420:2420))
        (PORT clk (2977:2977:2977) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5706:5706:5706) (5998:5998:5998))
        (PORT d[1] (4749:4749:4749) (4936:4936:4936))
        (PORT d[2] (5392:5392:5392) (5671:5671:5671))
        (PORT d[3] (6026:6026:6026) (6309:6309:6309))
        (PORT d[4] (5673:5673:5673) (5972:5972:5972))
        (PORT d[5] (4880:4880:4880) (5137:5137:5137))
        (PORT d[6] (6104:6104:6104) (6370:6370:6370))
        (PORT d[7] (5943:5943:5943) (6184:6184:6184))
        (PORT d[8] (4721:4721:4721) (4924:4924:4924))
        (PORT d[9] (4559:4559:4559) (4807:4807:4807))
        (PORT d[10] (5308:5308:5308) (5599:5599:5599))
        (PORT d[11] (7008:7008:7008) (7284:7284:7284))
        (PORT d[12] (6328:6328:6328) (6637:6637:6637))
        (PORT clk (2973:2973:2973) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2275:2275:2275))
        (PORT clk (2973:2973:2973) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2977:2977:2977) (3032:3032:3032))
        (PORT d[0] (5416:5416:5416) (5280:5280:5280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2978:2978:2978) (3033:3033:3033))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2978:2978:2978) (3033:3033:3033))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2978:2978:2978) (3033:3033:3033))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2978:2978:2978) (3033:3033:3033))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1070:1070:1070))
        (PORT clk (2429:2429:2429) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1122:1122:1122) (1123:1123:1123))
        (PORT d[1] (1424:1424:1424) (1429:1429:1429))
        (PORT d[2] (3232:3232:3232) (3183:3183:3183))
        (PORT d[3] (2487:2487:2487) (2514:2514:2514))
        (PORT d[4] (1133:1133:1133) (1126:1126:1126))
        (PORT d[5] (1158:1158:1158) (1162:1162:1162))
        (PORT d[6] (2578:2578:2578) (2499:2499:2499))
        (PORT d[7] (1722:1722:1722) (1706:1706:1706))
        (PORT d[8] (1803:1803:1803) (1792:1792:1792))
        (PORT d[9] (1316:1316:1316) (1266:1266:1266))
        (PORT d[10] (1139:1139:1139) (1140:1140:1140))
        (PORT d[11] (1804:1804:1804) (1812:1812:1812))
        (PORT d[12] (1414:1414:1414) (1416:1416:1416))
        (PORT clk (2426:2426:2426) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1857:1857:1857) (1728:1728:1728))
        (PORT clk (2426:2426:2426) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2602:2602:2602))
        (PORT d[0] (1877:1877:1877) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2368:2368:2368))
        (PORT clk (2898:2898:2898) (2990:2990:2990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5324:5324:5324) (5574:5574:5574))
        (PORT d[1] (4063:4063:4063) (4254:4254:4254))
        (PORT d[2] (5331:5331:5331) (5584:5584:5584))
        (PORT d[3] (3846:3846:3846) (4053:4053:4053))
        (PORT d[4] (7067:7067:7067) (7357:7357:7357))
        (PORT d[5] (4184:4184:4184) (4423:4423:4423))
        (PORT d[6] (7062:7062:7062) (7306:7306:7306))
        (PORT d[7] (4121:4121:4121) (4301:4301:4301))
        (PORT d[8] (5336:5336:5336) (5493:5493:5493))
        (PORT d[9] (6520:6520:6520) (6715:6715:6715))
        (PORT d[10] (4861:4861:4861) (5095:5095:5095))
        (PORT d[11] (8572:8572:8572) (8782:8782:8782))
        (PORT d[12] (8721:8721:8721) (8953:8953:8953))
        (PORT clk (2894:2894:2894) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (1726:1726:1726))
        (PORT clk (2894:2894:2894) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2898:2898:2898) (2990:2990:2990))
        (PORT d[0] (2114:2114:2114) (2035:2035:2035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2991:2991:2991))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2991:2991:2991))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2991:2991:2991))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2991:2991:2991))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2094:2094:2094) (2079:2079:2079))
        (PORT clk (2981:2981:2981) (3100:3100:3100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2278:2278:2278) (2216:2216:2216))
        (PORT d[1] (3104:3104:3104) (3226:3226:3226))
        (PORT d[2] (1985:1985:1985) (1973:1973:1973))
        (PORT d[3] (1773:1773:1773) (1792:1792:1792))
        (PORT d[4] (1225:1225:1225) (1254:1254:1254))
        (PORT d[5] (2351:2351:2351) (2296:2296:2296))
        (PORT d[6] (3442:3442:3442) (3457:3457:3457))
        (PORT d[7] (1434:1434:1434) (1438:1438:1438))
        (PORT d[8] (2196:2196:2196) (2209:2209:2209))
        (PORT d[9] (2059:2059:2059) (2093:2093:2093))
        (PORT d[10] (2910:2910:2910) (2958:2958:2958))
        (PORT d[11] (2483:2483:2483) (2476:2476:2476))
        (PORT d[12] (2135:2135:2135) (2120:2120:2120))
        (PORT clk (2978:2978:2978) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1596:1596:1596) (1488:1488:1488))
        (PORT clk (2978:2978:2978) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3100:3100:3100))
        (PORT d[0] (2127:2127:2127) (2041:2041:2041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3101:3101:3101))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3101:3101:3101))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3101:3101:3101))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3101:3101:3101))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (2720:2720:2720))
        (PORT clk (2535:2535:2535) (2708:2708:2708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6016:6016:6016) (6252:6252:6252))
        (PORT d[1] (6789:6789:6789) (6921:6921:6921))
        (PORT d[2] (4649:4649:4649) (4912:4912:4912))
        (PORT d[3] (7371:7371:7371) (7626:7626:7626))
        (PORT d[4] (6376:6376:6376) (6681:6681:6681))
        (PORT d[5] (5204:5204:5204) (5433:5433:5433))
        (PORT d[6] (6086:6086:6086) (6354:6354:6354))
        (PORT d[7] (6953:6953:6953) (7167:7167:7167))
        (PORT d[8] (4359:4359:4359) (4552:4552:4552))
        (PORT d[9] (5539:5539:5539) (5764:5764:5764))
        (PORT d[10] (5639:5639:5639) (5892:5892:5892))
        (PORT d[11] (7815:7815:7815) (8035:8035:8035))
        (PORT d[12] (8023:8023:8023) (8284:8284:8284))
        (PORT clk (2531:2531:2531) (2704:2704:2704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1446:1446:1446))
        (PORT clk (2531:2531:2531) (2704:2704:2704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2708:2708:2708))
        (PORT d[0] (1996:1996:1996) (1877:1877:1877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2709:2709:2709))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2709:2709:2709))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2709:2709:2709))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2709:2709:2709))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (854:854:854))
        (PORT datab (1651:1651:1651) (1642:1642:1642))
        (PORT datac (703:703:703) (662:662:662))
        (PORT datad (1034:1034:1034) (986:986:986))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (855:855:855))
        (PORT datab (1030:1030:1030) (958:958:958))
        (PORT datac (1702:1702:1702) (1691:1691:1691))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2159:2159:2159) (2179:2179:2179))
        (PORT clk (3013:3013:3013) (3120:3120:3120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3460:3460:3460) (3332:3332:3332))
        (PORT d[1] (3428:3428:3428) (3530:3530:3530))
        (PORT d[2] (3668:3668:3668) (3660:3660:3660))
        (PORT d[3] (2474:2474:2474) (2498:2498:2498))
        (PORT d[4] (2528:2528:2528) (2517:2517:2517))
        (PORT d[5] (3344:3344:3344) (3254:3254:3254))
        (PORT d[6] (3219:3219:3219) (3300:3300:3300))
        (PORT d[7] (3063:3063:3063) (3080:3080:3080))
        (PORT d[8] (3210:3210:3210) (3227:3227:3227))
        (PORT d[9] (2160:2160:2160) (2205:2205:2205))
        (PORT d[10] (2568:2568:2568) (2616:2616:2616))
        (PORT d[11] (3088:3088:3088) (3087:3087:3087))
        (PORT d[12] (2776:2776:2776) (2737:2737:2737))
        (PORT clk (3010:3010:3010) (3116:3116:3116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2208:2208:2208))
        (PORT clk (3010:3010:3010) (3116:3116:3116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3013:3013:3013) (3120:3120:3120))
        (PORT d[0] (3066:3066:3066) (2965:2965:2965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (3121:3121:3121))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (3121:3121:3121))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (3121:3121:3121))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (3121:3121:3121))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3222:3222:3222) (3105:3105:3105))
        (PORT clk (2957:2957:2957) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6340:6340:6340) (6599:6599:6599))
        (PORT d[1] (5478:5478:5478) (5637:5637:5637))
        (PORT d[2] (5125:5125:5125) (5420:5420:5420))
        (PORT d[3] (6406:6406:6406) (6691:6691:6691))
        (PORT d[4] (6585:6585:6585) (6817:6817:6817))
        (PORT d[5] (4557:4557:4557) (4808:4808:4808))
        (PORT d[6] (5425:5425:5425) (5713:5713:5713))
        (PORT d[7] (5945:5945:5945) (6190:6190:6190))
        (PORT d[8] (5400:5400:5400) (5579:5579:5579))
        (PORT d[9] (4541:4541:4541) (4798:4798:4798))
        (PORT d[10] (5950:5950:5950) (6222:6222:6222))
        (PORT d[11] (6676:6676:6676) (6970:6970:6970))
        (PORT d[12] (6984:6984:6984) (7273:7273:7273))
        (PORT clk (2953:2953:2953) (3019:3019:3019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1975:1975:1975) (1859:1859:1859))
        (PORT clk (2953:2953:2953) (3019:3019:3019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2957:2957:2957) (3023:3023:3023))
        (PORT d[0] (4796:4796:4796) (4561:4561:4561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (3024:3024:3024))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (3024:3024:3024))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (3024:3024:3024))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (3024:3024:3024))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2168:2168:2168))
        (PORT clk (2961:2961:2961) (3073:3073:3073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3175:3175:3175) (3063:3063:3063))
        (PORT d[1] (3117:3117:3117) (3227:3227:3227))
        (PORT d[2] (3346:3346:3346) (3339:3339:3339))
        (PORT d[3] (2129:2129:2129) (2163:2163:2163))
        (PORT d[4] (2553:2553:2553) (2542:2542:2542))
        (PORT d[5] (3350:3350:3350) (3261:3261:3261))
        (PORT d[6] (3507:3507:3507) (3542:3542:3542))
        (PORT d[7] (3114:3114:3114) (3129:3129:3129))
        (PORT d[8] (2861:2861:2861) (2880:2880:2880))
        (PORT d[9] (2472:2472:2472) (2502:2502:2502))
        (PORT d[10] (2861:2861:2861) (2905:2905:2905))
        (PORT d[11] (3108:3108:3108) (3108:3108:3108))
        (PORT d[12] (3117:3117:3117) (3071:3071:3071))
        (PORT clk (2958:2958:2958) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2166:2166:2166))
        (PORT clk (2958:2958:2958) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (3073:3073:3073))
        (PORT d[0] (3055:3055:3055) (2909:2909:2909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (3074:3074:3074))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (3074:3074:3074))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (3074:3074:3074))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (3074:3074:3074))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3241:3241:3241) (3122:3122:3122))
        (PORT clk (2934:2934:2934) (3013:3013:3013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6307:6307:6307) (6566:6566:6566))
        (PORT d[1] (5470:5470:5470) (5639:5639:5639))
        (PORT d[2] (5078:5078:5078) (5352:5352:5352))
        (PORT d[3] (6046:6046:6046) (6327:6327:6327))
        (PORT d[4] (6233:6233:6233) (6490:6490:6490))
        (PORT d[5] (4565:4565:4565) (4817:4817:4817))
        (PORT d[6] (5754:5754:5754) (6030:6030:6030))
        (PORT d[7] (5269:5269:5269) (5545:5545:5545))
        (PORT d[8] (5359:5359:5359) (5538:5538:5538))
        (PORT d[9] (4519:4519:4519) (4772:4772:4772))
        (PORT d[10] (5636:5636:5636) (5921:5921:5921))
        (PORT d[11] (6037:6037:6037) (6358:6358:6358))
        (PORT d[12] (6709:6709:6709) (7012:7012:7012))
        (PORT clk (2930:2930:2930) (3009:3009:3009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (1844:1844:1844))
        (PORT clk (2930:2930:2930) (3009:3009:3009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2934:2934:2934) (3013:3013:3013))
        (PORT d[0] (2876:2876:2876) (2804:2804:2804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2935:2935:2935) (3014:3014:3014))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2935:2935:2935) (3014:3014:3014))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2935:2935:2935) (3014:3014:3014))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2935:2935:2935) (3014:3014:3014))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1395:1395:1395))
        (PORT clk (2796:2796:2796) (2942:2942:2942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1057:1057:1057) (1044:1044:1044))
        (PORT d[1] (775:775:775) (795:795:795))
        (PORT d[2] (1741:1741:1741) (1742:1742:1742))
        (PORT d[3] (2107:2107:2107) (2118:2118:2118))
        (PORT d[4] (794:794:794) (811:811:811))
        (PORT d[5] (1979:1979:1979) (1926:1926:1926))
        (PORT d[6] (1705:1705:1705) (1684:1684:1684))
        (PORT d[7] (1148:1148:1148) (1156:1156:1156))
        (PORT d[8] (1474:1474:1474) (1474:1474:1474))
        (PORT d[9] (2013:2013:2013) (1954:1954:1954))
        (PORT d[10] (788:788:788) (807:807:807))
        (PORT d[11] (2176:2176:2176) (2176:2176:2176))
        (PORT d[12] (1466:1466:1466) (1470:1470:1470))
        (PORT clk (2793:2793:2793) (2938:2938:2938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (1741:1741:1741))
        (PORT clk (2793:2793:2793) (2938:2938:2938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2942:2942:2942))
        (PORT d[0] (2196:2196:2196) (2090:2090:2090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2943:2943:2943))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2943:2943:2943))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2943:2943:2943))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2943:2943:2943))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2349:2349:2349))
        (PORT clk (2510:2510:2510) (2694:2694:2694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5364:5364:5364) (5627:5627:5627))
        (PORT d[1] (7451:7451:7451) (7554:7554:7554))
        (PORT d[2] (4995:4995:4995) (5259:5259:5259))
        (PORT d[3] (8046:8046:8046) (8275:8275:8275))
        (PORT d[4] (6733:6733:6733) (7030:7030:7030))
        (PORT d[5] (4194:4194:4194) (4419:4419:4419))
        (PORT d[6] (6733:6733:6733) (6985:6985:6985))
        (PORT d[7] (7618:7618:7618) (7809:7809:7809))
        (PORT d[8] (7047:7047:7047) (7164:7164:7164))
        (PORT d[9] (6195:6195:6195) (6399:6399:6399))
        (PORT d[10] (4902:4902:4902) (5151:5151:5151))
        (PORT d[11] (8188:8188:8188) (8389:8389:8389))
        (PORT d[12] (8667:8667:8667) (8901:8901:8901))
        (PORT clk (2506:2506:2506) (2690:2690:2690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1577:1577:1577) (1463:1463:1463))
        (PORT clk (2506:2506:2506) (2690:2690:2690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2694:2694:2694))
        (PORT d[0] (3904:3904:3904) (3855:3855:3855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2695:2695:2695))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2695:2695:2695))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2695:2695:2695))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2695:2695:2695))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2233:2233:2233))
        (PORT clk (2982:2982:2982) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2455:2455:2455))
        (PORT d[1] (2992:2992:2992) (3051:3051:3051))
        (PORT d[2] (3122:3122:3122) (3149:3149:3149))
        (PORT d[3] (3174:3174:3174) (3234:3234:3234))
        (PORT d[4] (3093:3093:3093) (3200:3200:3200))
        (PORT d[5] (3116:3116:3116) (3140:3140:3140))
        (PORT d[6] (2915:2915:2915) (2973:2973:2973))
        (PORT d[7] (3245:3245:3245) (3295:3295:3295))
        (PORT d[8] (3454:3454:3454) (3473:3473:3473))
        (PORT d[9] (3091:3091:3091) (3102:3102:3102))
        (PORT d[10] (2249:2249:2249) (2315:2315:2315))
        (PORT d[11] (3279:3279:3279) (3315:3315:3315))
        (PORT d[12] (3153:3153:3153) (3157:3157:3157))
        (PORT clk (2979:2979:2979) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2324:2324:2324))
        (PORT clk (2979:2979:2979) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3110:3110:3110))
        (PORT d[0] (3158:3158:3158) (3071:3071:3071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1546:1546:1546))
        (PORT clk (2957:2957:2957) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4861:4861:4861) (5094:5094:5094))
        (PORT d[1] (6140:6140:6140) (6315:6315:6315))
        (PORT d[2] (5223:5223:5223) (5474:5474:5474))
        (PORT d[3] (5928:5928:5928) (6132:6132:6132))
        (PORT d[4] (4569:4569:4569) (4827:4827:4827))
        (PORT d[5] (5741:5741:5741) (5934:5934:5934))
        (PORT d[6] (6026:6026:6026) (6280:6280:6280))
        (PORT d[7] (6298:6298:6298) (6429:6429:6429))
        (PORT d[8] (5294:5294:5294) (5550:5550:5550))
        (PORT d[9] (4533:4533:4533) (4791:4791:4791))
        (PORT d[10] (5548:5548:5548) (5782:5782:5782))
        (PORT d[11] (5281:5281:5281) (5542:5542:5542))
        (PORT d[12] (4938:4938:4938) (5178:5178:5178))
        (PORT clk (2953:2953:2953) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2271:2271:2271))
        (PORT clk (2953:2953:2953) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2957:2957:2957) (3028:3028:3028))
        (PORT d[0] (3884:3884:3884) (3596:3596:3596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (404:404:404))
        (PORT datab (1273:1273:1273) (1213:1213:1213))
        (PORT datac (1032:1032:1032) (1027:1027:1027))
        (PORT datad (1996:1996:1996) (1937:1937:1937))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1581:1581:1581) (1489:1489:1489))
        (PORT datab (1069:1069:1069) (1056:1056:1056))
        (PORT datac (1668:1668:1668) (1626:1626:1626))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[14\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1273:1273:1273) (1218:1218:1218))
        (PORT datad (651:651:651) (612:612:612))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (2923:2923:2923))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1034:1034:1034) (1009:1009:1009))
        (PORT sload (1682:1682:1682) (1726:1726:1726))
        (PORT ena (1754:1754:1754) (1722:1722:1722))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (393:393:393))
        (PORT datab (229:229:229) (260:260:260))
        (PORT datac (879:879:879) (812:812:812))
        (PORT datad (1298:1298:1298) (1249:1249:1249))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (893:893:893))
        (PORT datab (988:988:988) (933:933:933))
        (PORT datac (1010:1010:1010) (1000:1000:1000))
        (PORT datad (868:868:868) (819:819:819))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (664:664:664))
        (PORT datab (907:907:907) (809:809:809))
        (PORT datac (1458:1458:1458) (1411:1411:1411))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1205:1205:1205))
        (PORT datab (1188:1188:1188) (1159:1159:1159))
        (PORT datad (869:869:869) (812:812:812))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1360:1360:1360))
        (PORT datab (260:260:260) (287:287:287))
        (PORT datac (209:209:209) (237:237:237))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (731:731:731))
        (PORT datab (1216:1216:1216) (1129:1129:1129))
        (PORT datac (1447:1447:1447) (1354:1354:1354))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (991:991:991) (936:936:936))
        (PORT datac (840:840:840) (744:744:744))
        (PORT datad (874:874:874) (813:813:813))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2001:2001:2001) (1963:1963:1963))
        (PORT datab (387:387:387) (376:376:376))
        (PORT datac (1588:1588:1588) (1506:1506:1506))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2617:2617:2617))
        (PORT asdata (1246:1246:1246) (1189:1189:1189))
        (PORT ena (1719:1719:1719) (1687:1687:1687))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1722w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (521:521:521))
        (PORT datab (375:375:375) (492:492:492))
        (PORT datac (1011:1011:1011) (1009:1009:1009))
        (PORT datad (345:345:345) (437:437:437))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2148:2148:2148))
        (PORT asdata (4388:4388:4388) (4596:4596:4596))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2148:2148:2148))
        (PORT asdata (4388:4388:4388) (4593:4593:4593))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2140:2140:2140) (2054:2054:2054))
        (PORT datab (2378:2378:2378) (2276:2276:2276))
        (PORT datac (2076:2076:2076) (1935:1935:1935))
        (PORT datad (1792:1792:1792) (1614:1614:1614))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3015:3015:3015) (2873:2873:2873))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (2346:2346:2346) (2248:2248:2248))
        (PORT datad (2078:2078:2078) (1971:1971:1971))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2137:2137:2137) (2052:2052:2052))
        (PORT datab (2382:2382:2382) (2280:2280:2280))
        (PORT datac (2518:2518:2518) (2298:2298:2298))
        (PORT datad (1189:1189:1189) (1103:1103:1103))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2258:2258:2258) (2223:2223:2223))
        (PORT datab (1794:1794:1794) (1766:1766:1766))
        (PORT datac (2103:2103:2103) (2016:2016:2016))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1827:1827:1827) (1760:1760:1760))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2662:2662:2662) (2530:2530:2530))
        (PORT datab (1142:1142:1142) (1048:1048:1048))
        (PORT datac (2126:2126:2126) (2052:2052:2052))
        (PORT datad (2195:2195:2195) (2065:2065:2065))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2082:2082:2082) (1944:1944:1944))
        (PORT datab (1507:1507:1507) (1378:1378:1378))
        (PORT datac (2126:2126:2126) (2052:2052:2052))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2662:2662:2662) (2530:2530:2530))
        (PORT datab (2168:2168:2168) (2083:2083:2083))
        (PORT datac (1777:1777:1777) (1662:1662:1662))
        (PORT datad (1125:1125:1125) (1016:1016:1016))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (788:788:788))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2613:2613:2613) (2491:2491:2491))
        (PORT datad (2435:2435:2435) (2294:2294:2294))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datac (2096:2096:2096) (1992:1992:1992))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2662:2662:2662) (2530:2530:2530))
        (PORT datab (2170:2170:2170) (2086:2086:2086))
        (PORT datac (1455:1455:1455) (1341:1341:1341))
        (PORT datad (1695:1695:1695) (1531:1531:1531))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1808:1808:1808) (1712:1712:1712))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (2613:2613:2613) (2491:2491:2491))
        (PORT datad (2411:2411:2411) (2270:2270:2270))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2662:2662:2662) (2530:2530:2530))
        (PORT datab (1275:1275:1275) (1174:1174:1174))
        (PORT datac (2126:2126:2126) (2051:2051:2051))
        (PORT datad (1903:1903:1903) (1787:1787:1787))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1609:1609:1609) (1519:1519:1519))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2128:2128:2128) (2055:2055:2055))
        (PORT datad (2525:2525:2525) (2385:2385:2385))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datac (2096:2096:2096) (1992:1992:1992))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2138:2138:2138) (2052:2052:2052))
        (PORT datab (1094:1094:1094) (1000:1000:1000))
        (PORT datac (2344:2344:2344) (2246:2246:2246))
        (PORT datad (2315:2315:2315) (2161:2161:2161))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2506:2506:2506) (2288:2288:2288))
        (PORT datab (668:668:668) (607:607:607))
        (PORT datac (2102:2102:2102) (2015:2015:2015))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2663:2663:2663) (2531:2531:2531))
        (PORT datab (1455:1455:1455) (1300:1300:1300))
        (PORT datac (2124:2124:2124) (2049:2049:2049))
        (PORT datad (1468:1468:1468) (1342:1342:1342))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1262:1262:1262))
        (PORT datab (1210:1210:1210) (1099:1099:1099))
        (PORT datac (2343:2343:2343) (2245:2245:2245))
        (PORT datad (931:931:931) (851:851:851))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (1791:1791:1791) (1726:1726:1726))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1420:1420:1420))
        (PORT datab (2376:2376:2376) (2255:2255:2255))
        (PORT datac (1854:1854:1854) (1781:1781:1781))
        (PORT datad (1786:1786:1786) (1618:1618:1618))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5509:5509:5509) (5763:5763:5763))
        (PORT datab (4006:4006:4006) (4199:4199:4199))
        (PORT datac (258:258:258) (333:333:333))
        (PORT datad (274:274:274) (337:337:337))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6014:6014:6014) (6253:6253:6253))
        (PORT datab (784:784:784) (786:786:786))
        (PORT datac (978:978:978) (950:950:950))
        (PORT datad (625:625:625) (563:563:563))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4024:4024:4024) (4225:4225:4225))
        (PORT datab (287:287:287) (357:357:357))
        (PORT datac (5971:5971:5971) (6220:6220:6220))
        (PORT datad (704:704:704) (716:716:716))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux14\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (530:530:530))
        (PORT datab (678:678:678) (676:676:676))
        (PORT datac (4263:4263:4263) (4436:4436:4436))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux14\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5534:5534:5534) (5747:5747:5747))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (2079:2079:2079))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux13\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6018:6018:6018) (6258:6258:6258))
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (4263:4263:4263) (4436:4436:4436))
        (PORT datad (730:730:730) (738:738:738))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux13\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (707:707:707))
        (PORT datab (4330:4330:4330) (4504:4504:4504))
        (PORT datac (890:890:890) (842:842:842))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5508:5508:5508) (5762:5762:5762))
        (PORT datab (4005:4005:4005) (4198:4198:4198))
        (PORT datac (259:259:259) (335:335:335))
        (PORT datad (263:263:263) (330:330:330))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (587:587:587))
        (PORT datab (5902:5902:5902) (6127:6127:6127))
        (PORT datac (955:955:955) (929:929:929))
        (PORT datad (721:721:721) (733:733:733))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux13\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5534:5534:5534) (5747:5747:5747))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (2079:2079:2079))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux15\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4027:4027:4027) (4228:4228:4228))
        (PORT datab (304:304:304) (373:373:373))
        (PORT datac (5966:5966:5966) (6214:6214:6214))
        (PORT datad (767:767:767) (776:776:776))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux15\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4025:4025:4025) (4226:4226:4226))
        (PORT datab (454:454:454) (484:484:484))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (876:876:876) (817:817:817))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6148:6148:6148) (6354:6354:6354))
        (PORT datab (3978:3978:3978) (4175:4175:4175))
        (PORT datac (254:254:254) (326:326:326))
        (PORT datad (761:761:761) (768:768:768))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6016:6016:6016) (6255:6255:6255))
        (PORT datab (757:757:757) (775:775:775))
        (PORT datac (903:903:903) (896:896:896))
        (PORT datad (382:382:382) (359:359:359))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux15\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5535:5535:5535) (5748:5748:5748))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (2079:2079:2079))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4249:4249:4249) (4476:4476:4476))
        (PORT datab (2025:2025:2025) (1988:1988:1988))
        (PORT datac (1686:1686:1686) (1679:1679:1679))
        (PORT datad (1846:1846:1846) (1778:1778:1778))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (681:681:681))
        (PORT datac (4210:4210:4210) (4446:4446:4446))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1419:1419:1419))
        (PORT datab (2375:2375:2375) (2255:2255:2255))
        (PORT datac (1854:1854:1854) (1782:1782:1782))
        (PORT datad (1786:1786:1786) (1619:1619:1619))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4253:4253:4253) (4481:4481:4481))
        (PORT datab (2025:2025:2025) (1988:1988:1988))
        (PORT datac (1686:1686:1686) (1678:1678:1678))
        (PORT datad (1845:1845:1845) (1777:1777:1777))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (673:673:673) (638:638:638))
        (PORT datac (4208:4208:4208) (4444:4444:4444))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1416:1416:1416))
        (PORT datab (2371:2371:2371) (2250:2250:2250))
        (PORT datac (1854:1854:1854) (1782:1782:1782))
        (PORT datad (1789:1789:1789) (1622:1622:1622))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4256:4256:4256) (4485:4485:4485))
        (PORT datab (2024:2024:2024) (1988:1988:1988))
        (PORT datac (1685:1685:1685) (1678:1678:1678))
        (PORT datad (1844:1844:1844) (1776:1776:1776))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (706:706:706) (672:672:672))
        (PORT datac (4198:4198:4198) (4431:4431:4431))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4260:4260:4260) (4490:4490:4490))
        (PORT datab (2024:2024:2024) (1988:1988:1988))
        (PORT datac (1685:1685:1685) (1677:1677:1677))
        (PORT datad (1842:1842:1842) (1774:1774:1774))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1415:1415:1415))
        (PORT datab (2371:2371:2371) (2249:2249:2249))
        (PORT datac (1855:1855:1855) (1782:1782:1782))
        (PORT datad (1789:1789:1789) (1622:1622:1622))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4090:4090:4090) (4295:4295:4295))
        (PORT datac (633:633:633) (603:603:603))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1421:1421:1421))
        (PORT datab (2377:2377:2377) (2256:2256:2256))
        (PORT datac (1854:1854:1854) (1782:1782:1782))
        (PORT datad (1786:1786:1786) (1618:1618:1618))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4261:4261:4261) (4492:4492:4492))
        (PORT datab (2024:2024:2024) (1987:1987:1987))
        (PORT datac (1684:1684:1684) (1677:1677:1677))
        (PORT datad (1842:1842:1842) (1774:1774:1774))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (676:676:676) (640:640:640))
        (PORT datac (4213:4213:4213) (4450:4450:4450))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4250:4250:4250) (4477:4477:4477))
        (PORT datab (2025:2025:2025) (1988:1988:1988))
        (PORT datac (1686:1686:1686) (1679:1679:1679))
        (PORT datad (1846:1846:1846) (1778:1778:1778))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1412:1412:1412))
        (PORT datab (2367:2367:2367) (2246:2246:2246))
        (PORT datac (1855:1855:1855) (1782:1782:1782))
        (PORT datad (1791:1791:1791) (1625:1625:1625))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4251:4251:4251) (4478:4478:4478))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (636:636:636) (608:608:608))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1835:1835:1835) (1657:1657:1657))
        (PORT datac (2338:2338:2338) (2222:2222:2222))
        (PORT datad (1382:1382:1382) (1375:1375:1375))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4252:4252:4252) (4479:4479:4479))
        (PORT datab (2025:2025:2025) (1988:1988:1988))
        (PORT datac (1686:1686:1686) (1679:1679:1679))
        (PORT datad (1845:1845:1845) (1778:1778:1778))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1889:1889:1889) (1817:1817:1817))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (641:641:641) (607:607:607))
        (PORT datad (4061:4061:4061) (4256:4256:4256))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1532:1532:1532) (1469:1469:1469))
        (PORT datab (1075:1075:1075) (1014:1014:1014))
        (PORT datac (1525:1525:1525) (1486:1486:1486))
        (PORT datad (1605:1605:1605) (1558:1558:1558))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1636:1636:1636) (1601:1601:1601))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1626:1626:1626) (1474:1474:1474))
        (PORT datad (1532:1532:1532) (1454:1454:1454))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1637:1637:1637) (1602:1602:1602))
        (PORT datab (1504:1504:1504) (1412:1412:1412))
        (PORT datac (1524:1524:1524) (1485:1485:1485))
        (PORT datad (1229:1229:1229) (1142:1142:1142))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1251:1251:1251))
        (PORT datab (1598:1598:1598) (1483:1483:1483))
        (PORT datac (1523:1523:1523) (1484:1484:1484))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1535:1535:1535) (1489:1489:1489))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2137:2137:2137) (2051:2051:2051))
        (PORT datab (2382:2382:2382) (2280:2280:2280))
        (PORT datac (914:914:914) (838:838:838))
        (PORT datad (1239:1239:1239) (1145:1145:1145))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2380:2380:2380) (2278:2278:2278))
        (PORT datac (2189:2189:2189) (2066:2066:2066))
        (PORT datad (1507:1507:1507) (1400:1400:1400))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2138:2138:2138) (2052:2052:2052))
        (PORT datab (943:943:943) (868:868:868))
        (PORT datac (2345:2345:2345) (2246:2246:2246))
        (PORT datad (1146:1146:1146) (1068:1068:1068))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2160:2160:2160) (1964:1964:1964))
        (PORT datab (2069:2069:2069) (1952:1952:1952))
        (PORT datac (2099:2099:2099) (2012:2012:2012))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datac (1795:1795:1795) (1731:1731:1731))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2336:2336:2336) (2217:2217:2217))
        (PORT datab (745:745:745) (699:699:699))
        (PORT datac (579:579:579) (532:532:532))
        (PORT datad (2037:2037:2037) (2033:2033:2033))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1281:1281:1281))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2297:2297:2297) (2175:2175:2175))
        (PORT datad (1351:1351:1351) (1306:1306:1306))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2342:2342:2342) (2223:2223:2223))
        (PORT datab (1313:1313:1313) (1223:1223:1223))
        (PORT datac (1010:1010:1010) (956:956:956))
        (PORT datad (2032:2032:2032) (2027:2027:2027))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2092:2092:2092) (2079:2079:2079))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1648:1648:1648) (1623:1623:1623))
        (PORT datad (1027:1027:1027) (971:971:971))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datac (2459:2459:2459) (2296:2296:2296))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (973:973:973))
        (PORT datab (1960:1960:1960) (1908:1908:1908))
        (PORT datac (1913:1913:1913) (1791:1791:1791))
        (PORT datad (1620:1620:1620) (1534:1534:1534))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1820:1820:1820) (1719:1719:1719))
        (PORT datab (752:752:752) (706:706:706))
        (PORT datac (1923:1923:1923) (1874:1874:1874))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1948:1948:1948) (1828:1828:1828))
        (PORT datab (1956:1956:1956) (1904:1904:1904))
        (PORT datac (704:704:704) (665:665:665))
        (PORT datad (372:372:372) (349:349:349))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1886:1886:1886) (1727:1727:1727))
        (PORT datab (290:290:290) (363:363:363))
        (PORT datac (2706:2706:2706) (2573:2573:2573))
        (PORT datad (1135:1135:1135) (1040:1040:1040))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (1610:1610:1610) (1546:1546:1546))
        (PORT datac (263:263:263) (340:340:340))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2250:2250:2250) (2089:2089:2089))
        (PORT datab (2952:2952:2952) (2708:2708:2708))
        (PORT datac (1724:1724:1724) (1635:1635:1635))
        (PORT datad (2198:2198:2198) (2036:2036:2036))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3668:3668:3668) (3864:3864:3864))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2248:2248:2248) (2087:2087:2087))
        (PORT datab (2950:2950:2950) (2706:2706:2706))
        (PORT datac (1720:1720:1720) (1630:1630:1630))
        (PORT datad (2195:2195:2195) (2032:2032:2032))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3664:3664:3664) (3858:3858:3858))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2249:2249:2249) (2087:2087:2087))
        (PORT datab (2950:2950:2950) (2706:2706:2706))
        (PORT datac (1721:1721:1721) (1632:1632:1632))
        (PORT datad (2196:2196:2196) (2033:2033:2033))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3675:3675:3675) (3872:3872:3872))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2248:2248:2248) (2086:2086:2086))
        (PORT datab (2949:2949:2949) (2705:2705:2705))
        (PORT datac (1718:1718:1718) (1629:1629:1629))
        (PORT datad (2194:2194:2194) (2031:2031:2031))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3667:3667:3667) (3862:3862:3862))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2250:2250:2250) (2090:2090:2090))
        (PORT datab (2952:2952:2952) (2708:2708:2708))
        (PORT datac (1725:1725:1725) (1636:1636:1636))
        (PORT datad (2198:2198:2198) (2036:2036:2036))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3672:3672:3672) (3868:3868:3868))
        (PORT datac (186:186:186) (214:214:214))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2251:2251:2251) (2090:2090:2090))
        (PORT datab (2952:2952:2952) (2709:2709:2709))
        (PORT datac (1726:1726:1726) (1637:1637:1637))
        (PORT datad (2199:2199:2199) (2037:2037:2037))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3674:3674:3674) (3870:3870:3870))
        (PORT datac (187:187:187) (215:215:215))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2249:2249:2249) (2088:2088:2088))
        (PORT datab (2951:2951:2951) (2707:2707:2707))
        (PORT datac (1722:1722:1722) (1633:1633:1633))
        (PORT datad (2196:2196:2196) (2034:2034:2034))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3671:3671:3671) (3867:3867:3867))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2544:2544:2544) (2399:2399:2399))
        (PORT datab (2032:2032:2032) (1986:1986:1986))
        (PORT datac (968:968:968) (909:909:909))
        (PORT datad (1247:1247:1247) (1176:1176:1176))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2546:2546:2546) (2402:2402:2402))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (992:992:992) (934:934:934))
        (PORT datad (952:952:952) (901:901:901))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2543:2543:2543) (2398:2398:2398))
        (PORT datab (2032:2032:2032) (1986:1986:1986))
        (PORT datac (1263:1263:1263) (1193:1193:1193))
        (PORT datad (1335:1335:1335) (1263:1263:1263))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (648:648:648))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1586:1586:1586) (1514:1514:1514))
        (PORT datad (1987:1987:1987) (1950:1950:1950))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datac (2168:2168:2168) (2025:2025:2025))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2662:2662:2662) (2530:2530:2530))
        (PORT datab (2171:2171:2171) (2087:2087:2087))
        (PORT datac (1158:1158:1158) (1055:1055:1055))
        (PORT datad (1111:1111:1111) (1018:1018:1018))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1809:1809:1809) (1681:1681:1681))
        (PORT datac (2613:2613:2613) (2491:2491:2491))
        (PORT datad (2167:2167:2167) (2032:2032:2032))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2661:2661:2661) (2530:2530:2530))
        (PORT datab (2173:2173:2173) (2089:2089:2089))
        (PORT datac (1687:1687:1687) (1522:1522:1522))
        (PORT datad (905:905:905) (835:835:835))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (248:248:248))
        (PORT datab (1709:1709:1709) (1587:1587:1587))
        (PORT datac (2131:2131:2131) (2058:2058:2058))
        (PORT datad (2073:2073:2073) (1952:1952:1952))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (2096:2096:2096) (1991:1991:1991))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1267:1267:1267))
        (PORT datab (737:737:737) (688:688:688))
        (PORT datac (1771:1771:1771) (1719:1719:1719))
        (PORT datad (371:371:371) (348:348:348))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1263:1263:1263))
        (PORT datab (1373:1373:1373) (1235:1235:1235))
        (PORT datac (1745:1745:1745) (1626:1626:1626))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2119:2119:2119) (1975:1975:1975))
        (PORT datab (296:296:296) (371:371:371))
        (PORT datac (711:711:711) (704:704:704))
        (PORT datad (1885:1885:1885) (1820:1820:1820))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2344:2344:2344) (2201:2201:2201))
        (PORT datab (2873:2873:2873) (2747:2747:2747))
        (PORT datac (265:265:265) (342:342:342))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1077:1077:1077))
        (PORT datac (266:266:266) (344:344:344))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2339:2339:2339) (2221:2221:2221))
        (PORT datab (1541:1541:1541) (1429:1429:1429))
        (PORT datac (972:972:972) (916:916:916))
        (PORT datad (2034:2034:2034) (2029:2029:2029))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1965:1965:1965) (1890:1890:1890))
        (PORT datab (1922:1922:1922) (1800:1800:1800))
        (PORT datac (2303:2303:2303) (2183:2183:2183))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2341:2341:2341) (2223:2223:2223))
        (PORT datab (726:726:726) (677:677:677))
        (PORT datac (926:926:926) (848:848:848))
        (PORT datad (2032:2032:2032) (2027:2027:2027))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2096:2096:2096) (2083:2083:2083))
        (PORT datab (2131:2131:2131) (2005:2005:2005))
        (PORT datac (1491:1491:1491) (1374:1374:1374))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (2459:2459:2459) (2296:2296:2296))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2043:2043:2043) (1921:1921:1921))
        (PORT datab (3506:3506:3506) (3445:3445:3445))
        (PORT datac (2111:2111:2111) (2047:2047:2047))
        (PORT datad (2924:2924:2924) (2752:2752:2752))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (3046:3046:3046) (3232:3232:3232))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2040:2040:2040) (1918:1918:1918))
        (PORT datab (3507:3507:3507) (3447:3447:3447))
        (PORT datac (2112:2112:2112) (2048:2048:2048))
        (PORT datad (2923:2923:2923) (2751:2751:2751))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (3050:3050:3050) (3238:3238:3238))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2039:2039:2039) (1917:1917:1917))
        (PORT datab (3509:3509:3509) (3449:3449:3449))
        (PORT datac (2113:2113:2113) (2049:2049:2049))
        (PORT datad (2923:2923:2923) (2751:2751:2751))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (3051:3051:3051) (3239:3239:3239))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2041:2041:2041) (1919:1919:1919))
        (PORT datab (3506:3506:3506) (3446:3446:3446))
        (PORT datac (2112:2112:2112) (2047:2047:2047))
        (PORT datad (2923:2923:2923) (2752:2752:2752))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (3043:3043:3043) (3229:3229:3229))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2047:2047:2047) (1926:1926:1926))
        (PORT datab (3502:3502:3502) (3441:3441:3441))
        (PORT datac (2109:2109:2109) (2044:2044:2044))
        (PORT datad (2925:2925:2925) (2753:2753:2753))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (3048:3048:3048) (3235:3235:3235))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2046:2046:2046) (1925:1925:1925))
        (PORT datab (3503:3503:3503) (3442:3442:3442))
        (PORT datac (2109:2109:2109) (2045:2045:2045))
        (PORT datad (2925:2925:2925) (2753:2753:2753))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (3042:3042:3042) (3227:3227:3227))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2045:2045:2045) (1924:1924:1924))
        (PORT datab (3504:3504:3504) (3443:3443:3443))
        (PORT datac (2110:2110:2110) (2046:2046:2046))
        (PORT datad (2924:2924:2924) (2752:2752:2752))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (3045:3045:3045) (3231:3231:3231))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1608:1608:1608))
        (PORT datab (984:984:984) (930:930:930))
        (PORT datac (1518:1518:1518) (1478:1478:1478))
        (PORT datad (1262:1262:1262) (1177:1177:1177))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (716:716:716))
        (PORT datab (2082:2082:2082) (1947:1947:1947))
        (PORT datac (188:188:188) (215:215:215))
        (PORT datad (1604:1604:1604) (1556:1556:1556))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1518:1518:1518))
        (PORT datab (2525:2525:2525) (2424:2424:2424))
        (PORT datac (1551:1551:1551) (1443:1443:1443))
        (PORT datad (1609:1609:1609) (1563:1563:1563))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1554:1554:1554) (1516:1516:1516))
        (PORT datab (726:726:726) (684:684:684))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1270:1270:1270) (1215:1215:1215))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (1536:1536:1536) (1489:1489:1489))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1253:1253:1253))
        (PORT datab (2363:2363:2363) (2230:2230:2230))
        (PORT datac (1248:1248:1248) (1202:1202:1202))
        (PORT datad (372:372:372) (349:349:349))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1251:1251:1251))
        (PORT datab (1044:1044:1044) (1000:1000:1000))
        (PORT datac (2108:2108:2108) (2028:2028:2028))
        (PORT datad (665:665:665) (631:631:631))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (808:808:808))
        (PORT datab (287:287:287) (360:360:360))
        (PORT datac (263:263:263) (340:340:340))
        (PORT datad (1198:1198:1198) (1100:1100:1100))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (744:744:744))
        (PORT datab (2063:2063:2063) (1911:1911:1911))
        (PORT datac (1178:1178:1178) (1072:1072:1072))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (751:751:751))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (264:264:264) (342:342:342))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (975:975:975))
        (PORT datab (2033:2033:2033) (1987:1987:1987))
        (PORT datac (2513:2513:2513) (2368:2368:2368))
        (PORT datad (1003:1003:1003) (944:944:944))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1640:1640:1640) (1605:1605:1605))
        (PORT datab (1523:1523:1523) (1418:1418:1418))
        (PORT datac (878:878:878) (817:817:817))
        (PORT datad (1827:1827:1827) (1729:1729:1729))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1604:1604:1604))
        (PORT datab (741:741:741) (694:694:694))
        (PORT datac (1521:1521:1521) (1482:1482:1482))
        (PORT datad (2795:2795:2795) (2660:2660:2660))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (685:685:685))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1521:1521:1521) (1482:1482:1482))
        (PORT datad (3062:3062:3062) (2907:2907:2907))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1535:1535:1535) (1489:1489:1489))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2089:2089:2089) (2075:2075:2075))
        (PORT datab (2920:2920:2920) (2659:2659:2659))
        (PORT datac (2302:2302:2302) (2181:2181:2181))
        (PORT datad (983:983:983) (927:927:927))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1890:1890:1890) (1760:1760:1760))
        (PORT datac (2293:2293:2293) (2171:2171:2171))
        (PORT datad (1616:1616:1616) (1537:1537:1537))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2334:2334:2334) (2215:2215:2215))
        (PORT datab (1298:1298:1298) (1199:1199:1199))
        (PORT datac (694:694:694) (653:653:653))
        (PORT datad (2038:2038:2038) (2034:2034:2034))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (2076:2076:2076))
        (PORT datab (1382:1382:1382) (1316:1316:1316))
        (PORT datac (709:709:709) (670:670:670))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2455:2455:2455) (2291:2291:2291))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2808:2808:2808) (2633:2633:2633))
        (PORT datab (3317:3317:3317) (3252:3252:3252))
        (PORT datac (1910:1910:1910) (1878:1878:1878))
        (PORT datad (1645:1645:1645) (1633:1633:1633))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (3042:3042:3042) (3227:3227:3227))
        (PORT datad (810:810:810) (728:728:728))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2807:2807:2807) (2633:2633:2633))
        (PORT datab (3319:3319:3319) (3254:3254:3254))
        (PORT datac (1909:1909:1909) (1876:1876:1876))
        (PORT datad (1642:1642:1642) (1630:1630:1630))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (3365:3365:3365) (3561:3561:3561))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2807:2807:2807) (2633:2633:2633))
        (PORT datab (3320:3320:3320) (3255:3255:3255))
        (PORT datac (1908:1908:1908) (1875:1875:1875))
        (PORT datad (1639:1639:1639) (1627:1627:1627))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (3367:3367:3367) (3564:3564:3564))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2807:2807:2807) (2633:2633:2633))
        (PORT datab (3318:3318:3318) (3253:3253:3253))
        (PORT datac (1909:1909:1909) (1877:1877:1877))
        (PORT datad (1643:1643:1643) (1631:1631:1631))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datac (3368:3368:3368) (3564:3564:3564))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2808:2808:2808) (2634:2634:2634))
        (PORT datab (3317:3317:3317) (3252:3252:3252))
        (PORT datac (1910:1910:1910) (1878:1878:1878))
        (PORT datad (1645:1645:1645) (1634:1634:1634))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datac (3366:3366:3366) (3562:3562:3562))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2808:2808:2808) (2634:2634:2634))
        (PORT datab (3318:3318:3318) (3252:3252:3252))
        (PORT datac (1910:1910:1910) (1878:1878:1878))
        (PORT datad (1644:1644:1644) (1632:1632:1632))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datac (3365:3365:3365) (3561:3561:3561))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2807:2807:2807) (2632:2632:2632))
        (PORT datab (3320:3320:3320) (3255:3255:3255))
        (PORT datac (1908:1908:1908) (1875:1875:1875))
        (PORT datad (1638:1638:1638) (1626:1626:1626))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (3367:3367:3367) (3563:3563:3563))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (884:884:884))
        (PORT datab (887:887:887) (923:923:923))
        (PORT datac (772:772:772) (799:799:799))
        (PORT datad (853:853:853) (878:878:878))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (871:871:871))
        (PORT datab (797:797:797) (841:841:841))
        (PORT datac (830:830:830) (862:862:862))
        (PORT datad (814:814:814) (830:830:830))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (870:870:870))
        (PORT datab (796:796:796) (840:840:840))
        (PORT datac (830:830:830) (862:862:862))
        (PORT datad (814:814:814) (831:831:831))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (865:865:865))
        (PORT datab (793:793:793) (837:837:837))
        (PORT datac (831:831:831) (863:863:863))
        (PORT datad (815:815:815) (832:832:832))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (887:887:887))
        (PORT datab (886:886:886) (923:923:923))
        (PORT datac (768:768:768) (795:795:795))
        (PORT datad (856:856:856) (882:882:882))
        (IOPATH dataa combout (367:367:367) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (885:885:885))
        (PORT datab (887:887:887) (923:923:923))
        (PORT datac (770:770:770) (797:797:797))
        (PORT datad (854:854:854) (880:880:880))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (871:871:871))
        (PORT datab (796:796:796) (841:841:841))
        (PORT datac (830:830:830) (862:862:862))
        (PORT datad (814:814:814) (830:830:830))
        (IOPATH dataa combout (328:328:328) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp2\|SYNTHESIZED_WIRE_25)
    (DELAY
      (ABSOLUTE
        (PORT datac (4807:4807:4807) (4782:4782:4782))
        (PORT datad (5785:5785:5785) (5483:5483:5483))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
)
