--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Top_level.twx Top_level.ncd -o Top_level.twr Top_level.pcf

Design file:              Top_level.ncd
Physical constraint file: Top_level.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6586195 paths analyzed, 4003 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.056ns.
--------------------------------------------------------------------------------

Paths for end point Position_PID/Position_Error_16_1 (SLICE_X11Y26.AX), 80 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_7 (FF)
  Destination:          Position_PID/Position_Error_16_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.895ns (Levels of Logic = 4)
  Clock Path Skew:      -0.098ns (0.710 - 0.808)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_7 to Position_PID/Position_Error_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y49.CQ      Tcko                  0.430   Decoder/tick<7>
                                                       Decoder/tick_7
    SLICE_X7Y53.D1       net (fanout=11)       1.549   Decoder/tick<7>
    SLICE_X7Y53.D        Tilo                  0.259   Decoder/overflow<0>
                                                       Decoder/PWR_7_o_tick[16]_LessThan_137_o2111
    SLICE_X7Y53.A3       net (fanout=1)        0.359   Decoder/PWR_7_o_tick[16]_LessThan_137_o211
    SLICE_X7Y53.A        Tilo                  0.259   Decoder/overflow<0>
                                                       Decoder/PWR_7_o_tick[16]_LessThan_137_o2113
    SLICE_X12Y34.D5      net (fanout=9)        2.584   Decoder/GND_7_o_tick[16]_equal_116_o<16>1
    SLICE_X12Y34.COUT    Topcyd                0.312   Position_PID/Position_Error<15>
                                                       Position_PID/Msub_Position_setpoint[31]_Position_input[31]_sub_7_OUT<31:0>_lut<15>
                                                       Position_PID/Msub_Position_setpoint[31]_Position_input[31]_sub_7_OUT<31:0>_cy<15>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   Position_PID/Msub_Position_setpoint[31]_Position_input[31]_sub_7_OUT<31:0>_cy<15>
    SLICE_X12Y35.AMUX    Tcina                 0.220   Position_PID/Position_setpoint[31]_Position_input[31]_sub_7_OUT<16>
                                                       Position_PID/Msub_Position_setpoint[31]_Position_input[31]_sub_7_OUT<31:0>_xor<16>
    SLICE_X11Y26.AX      net (fanout=2)        1.806   Position_PID/Position_setpoint[31]_Position_input[31]_sub_7_OUT<16>
    SLICE_X11Y26.CLK     Tdick                 0.114   Position_PID/Position_Error_8_1
                                                       Position_PID/Position_Error_16_1
    -------------------------------------------------  ---------------------------
    Total                                      7.895ns (1.594ns logic, 6.301ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_3 (FF)
  Destination:          Position_PID/Position_Error_16_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.879ns (Levels of Logic = 4)
  Clock Path Skew:      -0.099ns (0.710 - 0.809)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_3 to Position_PID/Position_Error_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.CQ      Tcko                  0.430   Decoder/tick<3>
                                                       Decoder/tick_3
    SLICE_X7Y52.A1       net (fanout=11)       1.565   Decoder/tick<3>
    SLICE_X7Y52.A        Tilo                  0.259   Decoder/PWR_7_o_tick[16]_LessThan_137_o2111
                                                       Decoder/PWR_7_o_tick[16]_LessThan_137_o2112
    SLICE_X7Y53.A6       net (fanout=1)        0.327   Decoder/PWR_7_o_tick[16]_LessThan_137_o2111
    SLICE_X7Y53.A        Tilo                  0.259   Decoder/overflow<0>
                                                       Decoder/PWR_7_o_tick[16]_LessThan_137_o2113
    SLICE_X12Y34.D5      net (fanout=9)        2.584   Decoder/GND_7_o_tick[16]_equal_116_o<16>1
    SLICE_X12Y34.COUT    Topcyd                0.312   Position_PID/Position_Error<15>
                                                       Position_PID/Msub_Position_setpoint[31]_Position_input[31]_sub_7_OUT<31:0>_lut<15>
                                                       Position_PID/Msub_Position_setpoint[31]_Position_input[31]_sub_7_OUT<31:0>_cy<15>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   Position_PID/Msub_Position_setpoint[31]_Position_input[31]_sub_7_OUT<31:0>_cy<15>
    SLICE_X12Y35.AMUX    Tcina                 0.220   Position_PID/Position_setpoint[31]_Position_input[31]_sub_7_OUT<16>
                                                       Position_PID/Msub_Position_setpoint[31]_Position_input[31]_sub_7_OUT<31:0>_xor<16>
    SLICE_X11Y26.AX      net (fanout=2)        1.806   Position_PID/Position_setpoint[31]_Position_input[31]_sub_7_OUT<16>
    SLICE_X11Y26.CLK     Tdick                 0.114   Position_PID/Position_Error_8_1
                                                       Position_PID/Position_Error_16_1
    -------------------------------------------------  ---------------------------
    Total                                      7.879ns (1.594ns logic, 6.285ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_2 (FF)
  Destination:          Position_PID/Position_Error_16_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.643ns (Levels of Logic = 4)
  Clock Path Skew:      -0.099ns (0.710 - 0.809)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_2 to Position_PID/Position_Error_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.AQ      Tcko                  0.430   Decoder/tick<3>
                                                       Decoder/tick_2
    SLICE_X7Y52.A2       net (fanout=11)       1.329   Decoder/tick<2>
    SLICE_X7Y52.A        Tilo                  0.259   Decoder/PWR_7_o_tick[16]_LessThan_137_o2111
                                                       Decoder/PWR_7_o_tick[16]_LessThan_137_o2112
    SLICE_X7Y53.A6       net (fanout=1)        0.327   Decoder/PWR_7_o_tick[16]_LessThan_137_o2111
    SLICE_X7Y53.A        Tilo                  0.259   Decoder/overflow<0>
                                                       Decoder/PWR_7_o_tick[16]_LessThan_137_o2113
    SLICE_X12Y34.D5      net (fanout=9)        2.584   Decoder/GND_7_o_tick[16]_equal_116_o<16>1
    SLICE_X12Y34.COUT    Topcyd                0.312   Position_PID/Position_Error<15>
                                                       Position_PID/Msub_Position_setpoint[31]_Position_input[31]_sub_7_OUT<31:0>_lut<15>
                                                       Position_PID/Msub_Position_setpoint[31]_Position_input[31]_sub_7_OUT<31:0>_cy<15>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   Position_PID/Msub_Position_setpoint[31]_Position_input[31]_sub_7_OUT<31:0>_cy<15>
    SLICE_X12Y35.AMUX    Tcina                 0.220   Position_PID/Position_setpoint[31]_Position_input[31]_sub_7_OUT<16>
                                                       Position_PID/Msub_Position_setpoint[31]_Position_input[31]_sub_7_OUT<31:0>_xor<16>
    SLICE_X11Y26.AX      net (fanout=2)        1.806   Position_PID/Position_setpoint[31]_Position_input[31]_sub_7_OUT<16>
    SLICE_X11Y26.CLK     Tdick                 0.114   Position_PID/Position_Error_8_1
                                                       Position_PID/Position_Error_16_1
    -------------------------------------------------  ---------------------------
    Total                                      7.643ns (1.594ns logic, 6.049ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point Decoder/temp_tick2_8 (SLICE_X5Y51.A5), 133 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_0 (FF)
  Destination:          Decoder/temp_tick2_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.913ns (Levels of Logic = 5)
  Clock Path Skew:      0.044ns (0.697 - 0.653)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_0 to Decoder/temp_tick2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.525   Decoder/tick<1>
                                                       Decoder/tick_0
    SLICE_X12Y48.A2      net (fanout=11)       1.512   Decoder/tick<0>
    SLICE_X12Y48.COUT    Topcya                0.474   Decoder/Madd_n0338_Madd_cy<3>
                                                       Decoder/Madd_n0338_Madd_lut<0>_INV_0
                                                       Decoder/Madd_n0338_Madd_cy<3>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   Decoder/Madd_n0338_Madd_cy<3>
    SLICE_X12Y49.DMUX    Tcind                 0.320   Decoder/Madd_n0338_Madd_cy<7>
                                                       Decoder/Madd_n0338_Madd_cy<7>
    SLICE_X4Y50.D4       net (fanout=2)        1.031   Decoder/n0338<7>
    SLICE_X4Y50.DMUX     Tilo                  0.326   Decoder/n0228<7>
                                                       Decoder/Madd_n0228_Madd7
    SLICE_X4Y51.A4       net (fanout=2)        1.251   Decoder/Madd_n0228_Madd7
    SLICE_X4Y51.AQ       Tad_logic             0.934   Decoder/n0228<11>
                                                       Decoder/Madd_n0228_Madd_lut<0>8
                                                       Decoder/Madd_n0228_Madd_cy<0>_10
                                                       Decoder/n0228<8>_rt
    SLICE_X5Y51.A5       net (fanout=1)        1.164   Decoder/n0228<8>
    SLICE_X5Y51.CLK      Tas                   0.373   Decoder/temp_tick2<11>
                                                       Decoder/Mmux_tick[16]_BUS_0011_mux_69_OUT151
                                                       Decoder/temp_tick2_8
    -------------------------------------------------  ---------------------------
    Total                                      7.913ns (2.952ns logic, 4.961ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_0 (FF)
  Destination:          Decoder/temp_tick2_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.852ns (Levels of Logic = 6)
  Clock Path Skew:      0.044ns (0.697 - 0.653)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_0 to Decoder/temp_tick2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.525   Decoder/tick<1>
                                                       Decoder/tick_0
    SLICE_X12Y48.A2      net (fanout=11)       1.512   Decoder/tick<0>
    SLICE_X12Y48.COUT    Topcya                0.474   Decoder/Madd_n0338_Madd_cy<3>
                                                       Decoder/Madd_n0338_Madd_lut<0>_INV_0
                                                       Decoder/Madd_n0338_Madd_cy<3>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   Decoder/Madd_n0338_Madd_cy<3>
    SLICE_X12Y49.AMUX    Tcina                 0.220   Decoder/Madd_n0338_Madd_cy<7>
                                                       Decoder/Madd_n0338_Madd_cy<7>
    SLICE_X4Y50.A5       net (fanout=2)        0.969   Decoder/n0338<4>
    SLICE_X4Y50.AMUX     Tilo                  0.326   Decoder/n0228<7>
                                                       Decoder/Madd_n0228_Madd4
    SLICE_X4Y50.BX       net (fanout=2)        1.429   Decoder/Madd_n0228_Madd4
    SLICE_X4Y50.COUT     Tbxcy                 0.156   Decoder/n0228<7>
                                                       Decoder/Madd_n0228_Madd_cy<0>_6
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   Decoder/Madd_n0228_Madd_cy<0>7
    SLICE_X4Y51.AQ       Tito_logic            0.698   Decoder/n0228<11>
                                                       Decoder/Madd_n0228_Madd_cy<0>_10
                                                       Decoder/n0228<8>_rt
    SLICE_X5Y51.A5       net (fanout=1)        1.164   Decoder/n0228<8>
    SLICE_X5Y51.CLK      Tas                   0.373   Decoder/temp_tick2<11>
                                                       Decoder/Mmux_tick[16]_BUS_0011_mux_69_OUT151
                                                       Decoder/temp_tick2_8
    -------------------------------------------------  ---------------------------
    Total                                      7.852ns (2.772ns logic, 5.080ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_0 (FF)
  Destination:          Decoder/temp_tick2_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.503ns (Levels of Logic = 5)
  Clock Path Skew:      0.044ns (0.697 - 0.653)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_0 to Decoder/temp_tick2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.525   Decoder/tick<1>
                                                       Decoder/tick_0
    SLICE_X12Y48.A2      net (fanout=11)       1.512   Decoder/tick<0>
    SLICE_X12Y48.DMUX    Topad                 0.667   Decoder/Madd_n0338_Madd_cy<3>
                                                       Decoder/Madd_n0338_Madd_lut<0>_INV_0
                                                       Decoder/Madd_n0338_Madd_cy<3>
    SLICE_X4Y49.D4       net (fanout=2)        1.031   Decoder/n0338<3>
    SLICE_X4Y49.DMUX     Tilo                  0.326   Decoder/n0228<3>
                                                       Decoder/Madd_n0228_Madd3
    SLICE_X4Y50.A2       net (fanout=2)        0.730   Decoder/Madd_n0228_Madd3
    SLICE_X4Y50.COUT     Topcya                0.474   Decoder/n0228<7>
                                                       Decoder/Madd_n0228_Madd_lut<0>4
                                                       Decoder/Madd_n0228_Madd_cy<0>_6
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   Decoder/Madd_n0228_Madd_cy<0>7
    SLICE_X4Y51.AQ       Tito_logic            0.698   Decoder/n0228<11>
                                                       Decoder/Madd_n0228_Madd_cy<0>_10
                                                       Decoder/n0228<8>_rt
    SLICE_X5Y51.A5       net (fanout=1)        1.164   Decoder/n0228<8>
    SLICE_X5Y51.CLK      Tas                   0.373   Decoder/temp_tick2<11>
                                                       Decoder/Mmux_tick[16]_BUS_0011_mux_69_OUT151
                                                       Decoder/temp_tick2_8
    -------------------------------------------------  ---------------------------
    Total                                      7.503ns (3.063ns logic, 4.440ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Decoder/temp_tick2_11 (SLICE_X5Y51.D2), 232 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_0 (FF)
  Destination:          Decoder/temp_tick2_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.697ns (Levels of Logic = 5)
  Clock Path Skew:      0.044ns (0.697 - 0.653)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_0 to Decoder/temp_tick2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.525   Decoder/tick<1>
                                                       Decoder/tick_0
    SLICE_X12Y48.A2      net (fanout=11)       1.512   Decoder/tick<0>
    SLICE_X12Y48.COUT    Topcya                0.474   Decoder/Madd_n0338_Madd_cy<3>
                                                       Decoder/Madd_n0338_Madd_lut<0>_INV_0
                                                       Decoder/Madd_n0338_Madd_cy<3>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   Decoder/Madd_n0338_Madd_cy<3>
    SLICE_X12Y49.DMUX    Tcind                 0.320   Decoder/Madd_n0338_Madd_cy<7>
                                                       Decoder/Madd_n0338_Madd_cy<7>
    SLICE_X4Y50.D4       net (fanout=2)        1.031   Decoder/n0338<7>
    SLICE_X4Y50.DMUX     Tilo                  0.326   Decoder/n0228<7>
                                                       Decoder/Madd_n0228_Madd7
    SLICE_X4Y51.A4       net (fanout=2)        1.251   Decoder/Madd_n0228_Madd7
    SLICE_X4Y51.DQ       Tad_logic             1.145   Decoder/n0228<11>
                                                       Decoder/Madd_n0228_Madd_lut<0>8
                                                       Decoder/Madd_n0228_Madd_cy<0>_10
                                                       Decoder/n0228<11>_rt
    SLICE_X5Y51.D2       net (fanout=1)        0.737   Decoder/n0228<11>
    SLICE_X5Y51.CLK      Tas                   0.373   Decoder/temp_tick2<11>
                                                       Decoder/Mmux_tick[16]_BUS_0011_mux_69_OUT31
                                                       Decoder/temp_tick2_11
    -------------------------------------------------  ---------------------------
    Total                                      7.697ns (3.163ns logic, 4.534ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_0 (FF)
  Destination:          Decoder/temp_tick2_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.663ns (Levels of Logic = 5)
  Clock Path Skew:      0.044ns (0.697 - 0.653)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_0 to Decoder/temp_tick2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.525   Decoder/tick<1>
                                                       Decoder/tick_0
    SLICE_X12Y48.A2      net (fanout=11)       1.512   Decoder/tick<0>
    SLICE_X12Y48.COUT    Topcya                0.474   Decoder/Madd_n0338_Madd_cy<3>
                                                       Decoder/Madd_n0338_Madd_lut<0>_INV_0
                                                       Decoder/Madd_n0338_Madd_cy<3>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   Decoder/Madd_n0338_Madd_cy<3>
    SLICE_X12Y49.DMUX    Tcind                 0.320   Decoder/Madd_n0338_Madd_cy<7>
                                                       Decoder/Madd_n0338_Madd_cy<7>
    SLICE_X4Y50.D4       net (fanout=2)        1.031   Decoder/n0338<7>
    SLICE_X4Y50.DMUX     Tilo                  0.326   Decoder/n0228<7>
                                                       Decoder/Madd_n0228_Madd7
    SLICE_X4Y51.AX       net (fanout=2)        1.446   Decoder/Madd_n0228_Madd7
    SLICE_X4Y51.DQ       Tito_logic            0.916   Decoder/n0228<11>
                                                       Decoder/Madd_n0228_Madd_cy<0>_10
                                                       Decoder/n0228<11>_rt
    SLICE_X5Y51.D2       net (fanout=1)        0.737   Decoder/n0228<11>
    SLICE_X5Y51.CLK      Tas                   0.373   Decoder/temp_tick2<11>
                                                       Decoder/Mmux_tick[16]_BUS_0011_mux_69_OUT31
                                                       Decoder/temp_tick2_11
    -------------------------------------------------  ---------------------------
    Total                                      7.663ns (2.934ns logic, 4.729ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_0 (FF)
  Destination:          Decoder/temp_tick2_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.525ns (Levels of Logic = 6)
  Clock Path Skew:      0.044ns (0.697 - 0.653)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_0 to Decoder/temp_tick2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.525   Decoder/tick<1>
                                                       Decoder/tick_0
    SLICE_X12Y48.A2      net (fanout=11)       1.512   Decoder/tick<0>
    SLICE_X12Y48.COUT    Topcya                0.474   Decoder/Madd_n0338_Madd_cy<3>
                                                       Decoder/Madd_n0338_Madd_lut<0>_INV_0
                                                       Decoder/Madd_n0338_Madd_cy<3>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   Decoder/Madd_n0338_Madd_cy<3>
    SLICE_X12Y49.AMUX    Tcina                 0.220   Decoder/Madd_n0338_Madd_cy<7>
                                                       Decoder/Madd_n0338_Madd_cy<7>
    SLICE_X4Y50.A5       net (fanout=2)        0.969   Decoder/n0338<4>
    SLICE_X4Y50.AMUX     Tilo                  0.326   Decoder/n0228<7>
                                                       Decoder/Madd_n0228_Madd4
    SLICE_X4Y50.BX       net (fanout=2)        1.429   Decoder/Madd_n0228_Madd4
    SLICE_X4Y50.COUT     Tbxcy                 0.156   Decoder/n0228<7>
                                                       Decoder/Madd_n0228_Madd_cy<0>_6
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   Decoder/Madd_n0228_Madd_cy<0>7
    SLICE_X4Y51.DQ       Tito_logic            0.798   Decoder/n0228<11>
                                                       Decoder/Madd_n0228_Madd_cy<0>_10
                                                       Decoder/n0228<11>_rt
    SLICE_X5Y51.D2       net (fanout=1)        0.737   Decoder/n0228<11>
    SLICE_X5Y51.CLK      Tas                   0.373   Decoder/temp_tick2<11>
                                                       Decoder/Mmux_tick[16]_BUS_0011_mux_69_OUT31
                                                       Decoder/temp_tick2_11
    -------------------------------------------------  ---------------------------
    Total                                      7.525ns (2.872ns logic, 4.653ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point I2C_Master_Module/addr_rw_1 (SLICE_X7Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I2C_Handler/slave_address_0 (FF)
  Destination:          I2C_Master_Module/addr_rw_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I2C_Handler/slave_address_0 to I2C_Master_Module/addr_rw_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.CMUX     Tshcko                0.238   I2C_Handler/slave_address<2>
                                                       I2C_Handler/slave_address_0
    SLICE_X7Y36.AX       net (fanout=2)        0.104   I2C_Handler/slave_address<0>
    SLICE_X7Y36.CLK      Tckdi       (-Th)    -0.059   I2C_Master_Module/addr_rw<3>
                                                       I2C_Master_Module/addr_rw_1
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.297ns logic, 0.104ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

Paths for end point MCU_UART_Transmitter/r_Bit_Index_2 (SLICE_X18Y60.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MCU_UART_Transmitter/r_Bit_Index_1 (FF)
  Destination:          MCU_UART_Transmitter/r_Bit_Index_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MCU_UART_Transmitter/r_Bit_Index_1 to MCU_UART_Transmitter/r_Bit_Index_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.BQ      Tcko                  0.200   MCU_UART_Transmitter/r_Bit_Index<1>
                                                       MCU_UART_Transmitter/r_Bit_Index_1
    SLICE_X18Y60.B5      net (fanout=4)        0.078   MCU_UART_Transmitter/r_Bit_Index<1>
    SLICE_X18Y60.CLK     Tah         (-Th)    -0.121   MCU_UART_Transmitter/r_Bit_Index<1>
                                                       MCU_UART_Transmitter/Mmux__n008511
                                                       MCU_UART_Transmitter/r_Bit_Index_2
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point Sabertooth_UART_Transmitter/r_Bit_Index_2 (SLICE_X6Y33.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Sabertooth_UART_Transmitter/r_Bit_Index_1 (FF)
  Destination:          Sabertooth_UART_Transmitter/r_Bit_Index_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Sabertooth_UART_Transmitter/r_Bit_Index_1 to Sabertooth_UART_Transmitter/r_Bit_Index_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.BQ       Tcko                  0.200   Sabertooth_UART_Transmitter/r_Bit_Index<1>
                                                       Sabertooth_UART_Transmitter/r_Bit_Index_1
    SLICE_X6Y33.B5       net (fanout=4)        0.084   Sabertooth_UART_Transmitter/r_Bit_Index<1>
    SLICE_X6Y33.CLK      Tah         (-Th)    -0.121   Sabertooth_UART_Transmitter/r_Bit_Index<1>
                                                       Sabertooth_UART_Transmitter/Mmux__n008511
                                                       Sabertooth_UART_Transmitter/r_Bit_Index_2
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.321ns logic, 0.084ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.041ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.959ns (337.952MHz) (Tdspper_PREG)
  Physical resource: Position_PID/Mmult_n01731/CLK
  Logical resource: Position_PID/Mmult_n01731/CLK
  Location pin: DSP48_X0Y5.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 17.041ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.959ns (337.952MHz) (Tdspper_PREG)
  Physical resource: Velocity_PID/Mmult_n01701/CLK
  Logical resource: Velocity_PID/Mmult_n01701/CLK
  Location pin: DSP48_X0Y1.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   12.389|    8.028|    5.570|    6.772|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6586195 paths, 0 nets, and 7908 connections

Design statistics:
   Minimum period:  16.056ns{1}   (Maximum frequency:  62.282MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr 22 02:10:52 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 420 MB



