{
  "design": {
    "design_info": {
      "boundary_crc": "0xCC6CFA533DC59CAD",
      "device": "xc7z020clg400-1",
      "name": "Multi_convo_core",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2021.1"
    },
    "design_tree": {
      "Core": {
        "controller_0": "",
        "Convo_core_0": "",
        "Convo_core_1": "",
        "Multi_accumulator_0": "",
        "Convo_core_2": "",
        "Convo_core_3": ""
      },
      "processing_system7_0": "",
      "axi_cdma_0": "",
      "axi_bram_ctrl_out_0": "",
      "ps7_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {}
      },
      "rst_ps7_0_100M": "",
      "axi_bram_ctrl_out_1": "",
      "smartconnect_0": "",
      "axi_bram_ctrl_out_2": "",
      "axi_bram_ctrl_out_3": "",
      "axi_bram_ctrl_weight_0_0": "",
      "axi_bram_ctrl_weight_0_2": "",
      "axi_bram_ctrl_weight_0_1": "",
      "axi_bram_ctrl_weight_0_3": "",
      "axi_bram_ctrl_weight_1_0": "",
      "axi_bram_ctrl_weight_1_1": "",
      "axi_bram_ctrl_weight_1_2": "",
      "axi_bram_ctrl_weight_1_3": "",
      "axi_bram_ctrl_weight_2_0": "",
      "axi_bram_ctrl_weight_2_1": "",
      "axi_bram_ctrl_weight_2_2": "",
      "axi_bram_ctrl_weight_2_3": "",
      "axi_bram_ctrl_weight_3_0": "",
      "axi_bram_ctrl_weight_3_1": "",
      "axi_bram_ctrl_weight_3_2": "",
      "axi_bram_ctrl_weight_3_3": "",
      "axi_bram_ctrl_img_0": "",
      "axi_bram_ctrl_img_1": "",
      "axi_bram_ctrl_img_2": "",
      "axi_bram_ctrl_img_3": "",
      "regs_file_0": "",
      "blk_mem_gen_0": "",
      "axi_bram_ctrl_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
      }
    },
    "components": {
      "Core": {
        "interface_ports": {
          "BRAM_weight_0_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_weight_0_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_weight_0_2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_weight_0_3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_weight_1_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_weight_1_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_weight_1_2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_weight_1_3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_out_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_out_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_out_2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_out_3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_weight_2_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_weight_2_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_weight_2_2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_weight_2_3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_weight_3_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_weight_3_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_weight_3_2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_weight_3_3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "start_core_in": {
            "direction": "I"
          },
          "end_core_out": {
            "direction": "O"
          },
          "stride": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "width_input_img": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "channel_input_img": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "weight_size_1_16": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "BRAM_img_sel": {
            "direction": "I"
          },
          "BRAM_img_addr_0": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "BRAM_img_din_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "BRAM_img_dout_0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_img_en_0": {
            "direction": "I"
          },
          "BRAM_img_rst_0": {
            "type": "rst",
            "direction": "I"
          },
          "BRAM_img_wen_0": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "BRAM_img_addr_1": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "BRAM_img_din_1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "BRAM_img_dout_1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_img_en_1": {
            "direction": "I"
          },
          "BRAM_img_rst_1": {
            "type": "rst",
            "direction": "I"
          },
          "BRAM_img_wen_1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WxW_out": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "no_channel_out": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "BRAM_img_addr_2": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "BRAM_img_din_2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "BRAM_img_dout_2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_img_en_2": {
            "direction": "I"
          },
          "BRAM_img_rst_2": {
            "type": "rst",
            "direction": "I"
          },
          "BRAM_img_wen_2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "BRAM_img_addr_3": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "BRAM_img_din_3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "BRAM_img_dout_3": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_img_en_3": {
            "direction": "I"
          },
          "BRAM_img_rst_3": {
            "type": "rst",
            "direction": "I"
          },
          "BRAM_img_wen_3": {
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        },
        "components": {
          "controller_0": {
            "vlnv": "xilinx.com:module_ref:controller:1.0",
            "xci_name": "Multi_convo_core_controller_0_0",
            "xci_path": "ip\\Multi_convo_core_controller_0_0\\Multi_convo_core_controller_0_0.xci",
            "inst_hier_path": "Core/controller_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "controller",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "Multi_convo_core_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I"
              },
              "start_core_in": {
                "direction": "I"
              },
              "weight_end_in": {
                "direction": "I"
              },
              "img_end_in": {
                "direction": "I"
              },
              "start_core_out": {
                "direction": "O"
              },
              "en_core_out": {
                "direction": "O"
              },
              "end_core_out": {
                "direction": "O"
              }
            }
          },
          "Convo_core_0": {
            "parameters": {
              "ACTIVE_SIM_BD": {
                "value": "Convo_core.bd"
              },
              "ACTIVE_SYNTH_BD": {
                "value": "Convo_core.bd"
              },
              "ENABLE_DFX": {
                "value": "0"
              },
              "LIST_SIM_BD": {
                "value": "Convo_core.bd"
              },
              "LIST_SYNTH_BD": {
                "value": "Convo_core.bd"
              },
              "LOCK_PROPAGATE": {
                "value": "0"
              }
            },
            "interface_ports": {
              "BRAM_weight_AXI_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_weight_AXI_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_weight_AXI_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_weight_AXI_3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "rst": {
                "type": "rst",
                "direction": "I"
              },
              "out_psum0": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "out_psum1": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "out_psum2": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "out_psum3": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "out_psum_vld": {
                "direction": "O"
              },
              "stride": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "width_input_img": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "channel_input_img": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "init_signal": {
                "direction": "I"
              },
              "en": {
                "direction": "I"
              },
              "weight_size_1_16": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "weight_end": {
                "direction": "O"
              },
              "accum_done": {
                "direction": "I"
              },
              "BRAM_img_sel": {
                "direction": "I"
              },
              "BRAM_img_AXI_addr": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "BRAM_img_AXI_din": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "BRAM_img_AXI_dout": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "BRAM_img_AXI_en": {
                "direction": "I"
              },
              "BRAM_img_AXI_rst": {
                "type": "rst",
                "direction": "I"
              },
              "BRAM_img_AXI_wen": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "channel_end": {
                "direction": "O"
              },
              "img_end_0": {
                "direction": "O"
              }
            },
            "post_compiled_compname": "Convo_core_inst_0",
            "architecture": "zynq",
            "variant_info": {
              "Convo_core.bd": {
                "scoped_diagram": "Convo_core_inst_0.bd",
                "design_checksum": "0x3816A50F",
                "ref_name": "Convo_core",
                "ref_subinst_path": "Multi_convo_core_Convo_core_0",
                "ref_type": "Block Design",
                "source_type": "all",
                "active": "all"
              }
            }
          },
          "Convo_core_1": {
            "parameters": {
              "ACTIVE_SIM_BD": {
                "value": "Convo_core.bd"
              },
              "ACTIVE_SYNTH_BD": {
                "value": "Convo_core.bd"
              },
              "ENABLE_DFX": {
                "value": "0"
              },
              "LIST_SIM_BD": {
                "value": "Convo_core.bd"
              },
              "LIST_SYNTH_BD": {
                "value": "Convo_core.bd"
              },
              "LOCK_PROPAGATE": {
                "value": "0"
              }
            },
            "interface_ports": {
              "BRAM_weight_AXI_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_weight_AXI_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_weight_AXI_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_weight_AXI_3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "rst": {
                "type": "rst",
                "direction": "I"
              },
              "out_psum0": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "out_psum1": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "out_psum2": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "out_psum3": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "out_psum_vld": {
                "direction": "O"
              },
              "stride": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "width_input_img": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "channel_input_img": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "init_signal": {
                "direction": "I"
              },
              "en": {
                "direction": "I"
              },
              "weight_size_1_16": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "weight_end": {
                "direction": "O"
              },
              "accum_done": {
                "direction": "I"
              },
              "BRAM_img_sel": {
                "direction": "I"
              },
              "BRAM_img_AXI_addr": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "BRAM_img_AXI_din": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "BRAM_img_AXI_dout": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "BRAM_img_AXI_en": {
                "direction": "I"
              },
              "BRAM_img_AXI_rst": {
                "type": "rst",
                "direction": "I"
              },
              "BRAM_img_AXI_wen": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "channel_end": {
                "direction": "O"
              },
              "img_end_0": {
                "direction": "O"
              }
            },
            "post_compiled_compname": "Convo_core_inst_1",
            "architecture": "zynq",
            "variant_info": {
              "Convo_core.bd": {
                "scoped_diagram": "Convo_core_inst_1.bd",
                "design_checksum": "0x3816A50F",
                "ref_name": "Convo_core",
                "ref_subinst_path": "Multi_convo_coreConvo_core_1",
                "ref_type": "Block Design",
                "source_type": "all",
                "active": "all"
              }
            }
          },
          "Multi_accumulator_0": {
            "parameters": {
              "ACTIVE_SIM_BD": {
                "value": "Multi_accumulator.bd"
              },
              "ACTIVE_SYNTH_BD": {
                "value": "Multi_accumulator.bd"
              },
              "ENABLE_DFX": {
                "value": "0"
              },
              "LIST_SIM_BD": {
                "value": "Multi_accumulator.bd"
              },
              "LIST_SYNTH_BD": {
                "value": "Multi_accumulator.bd"
              },
              "LOCK_PROPAGATE": {
                "value": "0"
              }
            },
            "interface_ports": {
              "BRAM_out_AXI_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_out_AXI_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_out_AXI_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_out_AXI_3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "psum0_0": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "psum0_1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "psum0_2": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "psum0_3": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "psum1_0": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "psum1_1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "psum1_2": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "psum1_3": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "psum2_0": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "psum2_1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "psum2_2": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "psum2_3": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "psum3_0": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "psum3_1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "psum3_2": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "psum3_3": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "rst": {
                "direction": "I"
              },
              "mac_done_0": {
                "direction": "I"
              },
              "mac_done_1": {
                "direction": "I"
              },
              "mac_done_2": {
                "direction": "I"
              },
              "mac_done_3": {
                "direction": "I"
              },
              "accum_done": {
                "direction": "O"
              },
              "WxW_out": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "no_channel_out": {
                "direction": "I",
                "left": "10",
                "right": "0"
              },
              "bram_dout_0": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "bram_dout_1": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "bram_dout_2": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "bram_dout_3": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "BRAM_addr_sim": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            },
            "post_compiled_compname": "Multi_accumulator_inst_0",
            "architecture": "zynq",
            "variant_info": {
              "Multi_accumulator.bd": {
                "scoped_diagram": "Multi_accumulator_inst_0.bd",
                "design_checksum": "0x2A44A5A3",
                "ref_name": "Multi_accumulator",
                "ref_subinst_path": "Multi_convo_core_Multi_accumulator_0",
                "ref_type": "Block Design",
                "source_type": "all",
                "active": "all"
              }
            }
          },
          "Convo_core_2": {
            "parameters": {
              "ACTIVE_SIM_BD": {
                "value": "Convo_core.bd"
              },
              "ACTIVE_SYNTH_BD": {
                "value": "Convo_core.bd"
              },
              "ENABLE_DFX": {
                "value": "0"
              },
              "LIST_SIM_BD": {
                "value": "Convo_core.bd"
              },
              "LIST_SYNTH_BD": {
                "value": "Convo_core.bd"
              },
              "LOCK_PROPAGATE": {
                "value": "0"
              }
            },
            "interface_ports": {
              "BRAM_weight_AXI_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_weight_AXI_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_weight_AXI_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_weight_AXI_3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "rst": {
                "type": "rst",
                "direction": "I"
              },
              "out_psum0": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "out_psum1": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "out_psum2": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "out_psum3": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "out_psum_vld": {
                "direction": "O"
              },
              "stride": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "width_input_img": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "channel_input_img": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "init_signal": {
                "direction": "I"
              },
              "en": {
                "direction": "I"
              },
              "weight_size_1_16": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "weight_end": {
                "direction": "O"
              },
              "accum_done": {
                "direction": "I"
              },
              "BRAM_img_sel": {
                "direction": "I"
              },
              "BRAM_img_AXI_addr": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "BRAM_img_AXI_din": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "BRAM_img_AXI_dout": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "BRAM_img_AXI_en": {
                "direction": "I"
              },
              "BRAM_img_AXI_rst": {
                "type": "rst",
                "direction": "I"
              },
              "BRAM_img_AXI_wen": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "channel_end": {
                "direction": "O"
              },
              "img_end_0": {
                "direction": "O"
              }
            },
            "post_compiled_compname": "Convo_core_inst_2",
            "architecture": "zynq",
            "variant_info": {
              "Convo_core.bd": {
                "scoped_diagram": "Convo_core_inst_2.bd",
                "design_checksum": "0x3816A50F",
                "ref_name": "Convo_core",
                "ref_subinst_path": "Multi_convo_coreConvo_core_2",
                "ref_type": "Block Design",
                "source_type": "all",
                "active": "all"
              }
            }
          },
          "Convo_core_3": {
            "parameters": {
              "ACTIVE_SIM_BD": {
                "value": "Convo_core.bd"
              },
              "ACTIVE_SYNTH_BD": {
                "value": "Convo_core.bd"
              },
              "ENABLE_DFX": {
                "value": "0"
              },
              "LIST_SIM_BD": {
                "value": "Convo_core.bd"
              },
              "LIST_SYNTH_BD": {
                "value": "Convo_core.bd"
              },
              "LOCK_PROPAGATE": {
                "value": "0"
              }
            },
            "interface_ports": {
              "BRAM_weight_AXI_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_weight_AXI_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_weight_AXI_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_weight_AXI_3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "rst": {
                "type": "rst",
                "direction": "I"
              },
              "out_psum0": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "out_psum1": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "out_psum2": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "out_psum3": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "out_psum_vld": {
                "direction": "O"
              },
              "stride": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "width_input_img": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "channel_input_img": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "init_signal": {
                "direction": "I"
              },
              "en": {
                "direction": "I"
              },
              "weight_size_1_16": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "weight_end": {
                "direction": "O"
              },
              "accum_done": {
                "direction": "I"
              },
              "BRAM_img_sel": {
                "direction": "I"
              },
              "BRAM_img_AXI_addr": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "BRAM_img_AXI_din": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "BRAM_img_AXI_dout": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "BRAM_img_AXI_en": {
                "direction": "I"
              },
              "BRAM_img_AXI_rst": {
                "type": "rst",
                "direction": "I"
              },
              "BRAM_img_AXI_wen": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "channel_end": {
                "direction": "O"
              },
              "img_end_0": {
                "direction": "O"
              }
            },
            "post_compiled_compname": "Convo_core_inst_3",
            "architecture": "zynq",
            "variant_info": {
              "Convo_core.bd": {
                "scoped_diagram": "Convo_core_inst_3.bd",
                "design_checksum": "0x3816A50F",
                "ref_name": "Convo_core",
                "ref_subinst_path": "Multi_convo_coreConvo_core_3",
                "ref_type": "Block Design",
                "source_type": "all",
                "active": "all"
              }
            }
          }
        },
        "interface_nets": {
          "BRAM_out_AXI_0_0_1": {
            "interface_ports": [
              "BRAM_out_0",
              "Multi_accumulator_0/BRAM_out_AXI_0"
            ]
          },
          "BRAM_out_AXI_1_0_1": {
            "interface_ports": [
              "BRAM_out_1",
              "Multi_accumulator_0/BRAM_out_AXI_1"
            ]
          },
          "BRAM_out_AXI_2_0_1": {
            "interface_ports": [
              "BRAM_out_2",
              "Multi_accumulator_0/BRAM_out_AXI_2"
            ]
          },
          "BRAM_out_AXI_3_0_1": {
            "interface_ports": [
              "BRAM_out_3",
              "Multi_accumulator_0/BRAM_out_AXI_3"
            ]
          },
          "BRAM_weight_AXI_0_0_1": {
            "interface_ports": [
              "BRAM_weight_0_0",
              "Convo_core_0/BRAM_weight_AXI_0"
            ]
          },
          "BRAM_weight_AXI_0_1_1": {
            "interface_ports": [
              "BRAM_weight_3_0",
              "Convo_core_3/BRAM_weight_AXI_0"
            ]
          },
          "BRAM_weight_AXI_0_2_1": {
            "interface_ports": [
              "BRAM_weight_2_0",
              "Convo_core_2/BRAM_weight_AXI_0"
            ]
          },
          "BRAM_weight_AXI_0_3_1": {
            "interface_ports": [
              "BRAM_weight_1_0",
              "Convo_core_1/BRAM_weight_AXI_0"
            ]
          },
          "BRAM_weight_AXI_1_0_1": {
            "interface_ports": [
              "BRAM_weight_0_1",
              "Convo_core_0/BRAM_weight_AXI_1"
            ]
          },
          "BRAM_weight_AXI_1_1_1": {
            "interface_ports": [
              "BRAM_weight_3_1",
              "Convo_core_3/BRAM_weight_AXI_1"
            ]
          },
          "BRAM_weight_AXI_1_2_1": {
            "interface_ports": [
              "BRAM_weight_2_1",
              "Convo_core_2/BRAM_weight_AXI_1"
            ]
          },
          "BRAM_weight_AXI_1_3_1": {
            "interface_ports": [
              "BRAM_weight_1_1",
              "Convo_core_1/BRAM_weight_AXI_1"
            ]
          },
          "BRAM_weight_AXI_2_0_1": {
            "interface_ports": [
              "BRAM_weight_2_2",
              "Convo_core_2/BRAM_weight_AXI_2"
            ]
          },
          "BRAM_weight_AXI_2_1_1": {
            "interface_ports": [
              "BRAM_weight_1_2",
              "Convo_core_1/BRAM_weight_AXI_2"
            ]
          },
          "BRAM_weight_AXI_2_2_1": {
            "interface_ports": [
              "BRAM_weight_0_2",
              "Convo_core_0/BRAM_weight_AXI_2"
            ]
          },
          "BRAM_weight_AXI_2_3_1": {
            "interface_ports": [
              "BRAM_weight_3_2",
              "Convo_core_3/BRAM_weight_AXI_2"
            ]
          },
          "BRAM_weight_AXI_3_0_1": {
            "interface_ports": [
              "BRAM_weight_2_3",
              "Convo_core_2/BRAM_weight_AXI_3"
            ]
          },
          "BRAM_weight_AXI_3_1_1": {
            "interface_ports": [
              "BRAM_weight_1_3",
              "Convo_core_1/BRAM_weight_AXI_3"
            ]
          },
          "BRAM_weight_AXI_3_2_1": {
            "interface_ports": [
              "BRAM_weight_0_3",
              "Convo_core_0/BRAM_weight_AXI_3"
            ]
          },
          "BRAM_weight_AXI_3_3_1": {
            "interface_ports": [
              "BRAM_weight_3_3",
              "Convo_core_3/BRAM_weight_AXI_3"
            ]
          }
        },
        "nets": {
          "BRAM_img_AXI_addr_0_1": {
            "ports": [
              "BRAM_img_addr_0",
              "Convo_core_0/BRAM_img_AXI_addr"
            ]
          },
          "BRAM_img_AXI_addr_0_2": {
            "ports": [
              "BRAM_img_addr_1",
              "Convo_core_1/BRAM_img_AXI_addr"
            ]
          },
          "BRAM_img_AXI_addr_0_3": {
            "ports": [
              "BRAM_img_addr_2",
              "Convo_core_2/BRAM_img_AXI_addr"
            ]
          },
          "BRAM_img_AXI_addr_0_4": {
            "ports": [
              "BRAM_img_addr_3",
              "Convo_core_3/BRAM_img_AXI_addr"
            ]
          },
          "BRAM_img_AXI_din_0_1": {
            "ports": [
              "BRAM_img_din_0",
              "Convo_core_0/BRAM_img_AXI_din"
            ]
          },
          "BRAM_img_AXI_din_0_2": {
            "ports": [
              "BRAM_img_din_1",
              "Convo_core_1/BRAM_img_AXI_din"
            ]
          },
          "BRAM_img_AXI_din_0_3": {
            "ports": [
              "BRAM_img_din_2",
              "Convo_core_2/BRAM_img_AXI_din"
            ]
          },
          "BRAM_img_AXI_din_0_4": {
            "ports": [
              "BRAM_img_din_3",
              "Convo_core_3/BRAM_img_AXI_din"
            ]
          },
          "BRAM_img_AXI_en_0_1": {
            "ports": [
              "BRAM_img_en_0",
              "Convo_core_0/BRAM_img_AXI_en"
            ]
          },
          "BRAM_img_AXI_en_0_2": {
            "ports": [
              "BRAM_img_en_1",
              "Convo_core_1/BRAM_img_AXI_en"
            ]
          },
          "BRAM_img_AXI_en_0_3": {
            "ports": [
              "BRAM_img_en_2",
              "Convo_core_2/BRAM_img_AXI_en"
            ]
          },
          "BRAM_img_AXI_en_0_4": {
            "ports": [
              "BRAM_img_en_3",
              "Convo_core_3/BRAM_img_AXI_en"
            ]
          },
          "BRAM_img_AXI_rst_0_1": {
            "ports": [
              "BRAM_img_rst_0",
              "Convo_core_0/BRAM_img_AXI_rst"
            ]
          },
          "BRAM_img_AXI_rst_0_2": {
            "ports": [
              "BRAM_img_rst_1",
              "Convo_core_1/BRAM_img_AXI_rst"
            ]
          },
          "BRAM_img_AXI_rst_0_3": {
            "ports": [
              "BRAM_img_rst_2",
              "Convo_core_2/BRAM_img_AXI_rst"
            ]
          },
          "BRAM_img_AXI_rst_0_4": {
            "ports": [
              "BRAM_img_rst_3",
              "Convo_core_3/BRAM_img_AXI_rst"
            ]
          },
          "BRAM_img_AXI_wen_0_1": {
            "ports": [
              "BRAM_img_wen_0",
              "Convo_core_0/BRAM_img_AXI_wen"
            ]
          },
          "BRAM_img_AXI_wen_0_2": {
            "ports": [
              "BRAM_img_wen_1",
              "Convo_core_1/BRAM_img_AXI_wen"
            ]
          },
          "BRAM_img_AXI_wen_0_3": {
            "ports": [
              "BRAM_img_wen_2",
              "Convo_core_2/BRAM_img_AXI_wen"
            ]
          },
          "BRAM_img_AXI_wen_0_4": {
            "ports": [
              "BRAM_img_wen_3",
              "Convo_core_3/BRAM_img_AXI_wen"
            ]
          },
          "BRAM_img_sel_0_1": {
            "ports": [
              "BRAM_img_sel",
              "Convo_core_1/BRAM_img_sel",
              "Convo_core_2/BRAM_img_sel",
              "Convo_core_3/BRAM_img_sel",
              "Convo_core_0/BRAM_img_sel"
            ]
          },
          "Convo_core_0_BRAM_img_AXI_dout": {
            "ports": [
              "Convo_core_0/BRAM_img_AXI_dout",
              "BRAM_img_dout_0"
            ]
          },
          "Convo_core_0_out_psum0": {
            "ports": [
              "Convo_core_0/out_psum0",
              "Multi_accumulator_0/psum0_0"
            ]
          },
          "Convo_core_0_out_psum1": {
            "ports": [
              "Convo_core_0/out_psum1",
              "Multi_accumulator_0/psum1_0"
            ]
          },
          "Convo_core_0_out_psum2": {
            "ports": [
              "Convo_core_0/out_psum2",
              "Multi_accumulator_0/psum2_0"
            ]
          },
          "Convo_core_0_out_psum3": {
            "ports": [
              "Convo_core_0/out_psum3",
              "Multi_accumulator_0/psum3_0"
            ]
          },
          "Convo_core_1_BRAM_img_AXI_dout": {
            "ports": [
              "Convo_core_1/BRAM_img_AXI_dout",
              "BRAM_img_dout_1"
            ]
          },
          "Convo_core_1_out_psum0": {
            "ports": [
              "Convo_core_1/out_psum0",
              "Multi_accumulator_0/psum0_1"
            ]
          },
          "Convo_core_1_out_psum1": {
            "ports": [
              "Convo_core_1/out_psum1",
              "Multi_accumulator_0/psum1_1"
            ]
          },
          "Convo_core_1_out_psum2": {
            "ports": [
              "Convo_core_1/out_psum2",
              "Multi_accumulator_0/psum2_1"
            ]
          },
          "Convo_core_1_out_psum3": {
            "ports": [
              "Convo_core_1/out_psum3",
              "Multi_accumulator_0/psum3_1"
            ]
          },
          "Convo_core_2_BRAM_img_AXI_dout": {
            "ports": [
              "Convo_core_2/BRAM_img_AXI_dout",
              "BRAM_img_dout_2"
            ]
          },
          "Convo_core_2_out_psum0": {
            "ports": [
              "Convo_core_2/out_psum0",
              "Multi_accumulator_0/psum0_2"
            ]
          },
          "Convo_core_2_out_psum1": {
            "ports": [
              "Convo_core_2/out_psum1",
              "Multi_accumulator_0/psum1_2"
            ]
          },
          "Convo_core_2_out_psum2": {
            "ports": [
              "Convo_core_2/out_psum2",
              "Multi_accumulator_0/psum2_2"
            ]
          },
          "Convo_core_2_out_psum3": {
            "ports": [
              "Convo_core_2/out_psum3",
              "Multi_accumulator_0/psum3_2"
            ]
          },
          "Convo_core_2_out_psum_vld": {
            "ports": [
              "Convo_core_2/out_psum_vld",
              "Multi_accumulator_0/mac_done_2"
            ]
          },
          "Convo_core_3_BRAM_img_AXI_dout": {
            "ports": [
              "Convo_core_3/BRAM_img_AXI_dout",
              "BRAM_img_dout_3"
            ]
          },
          "Convo_core_3_img_end_0": {
            "ports": [
              "Convo_core_3/img_end_0",
              "controller_0/img_end_in"
            ]
          },
          "Convo_core_3_out_psum0": {
            "ports": [
              "Convo_core_3/out_psum0",
              "Multi_accumulator_0/psum0_3"
            ]
          },
          "Convo_core_3_out_psum1": {
            "ports": [
              "Convo_core_3/out_psum1",
              "Multi_accumulator_0/psum1_3"
            ]
          },
          "Convo_core_3_out_psum2": {
            "ports": [
              "Convo_core_3/out_psum2",
              "Multi_accumulator_0/psum2_3"
            ]
          },
          "Convo_core_3_out_psum3": {
            "ports": [
              "Convo_core_3/out_psum3",
              "Multi_accumulator_0/psum3_3"
            ]
          },
          "Convo_core_3_weight_end": {
            "ports": [
              "Convo_core_3/weight_end",
              "controller_0/weight_end_in"
            ]
          },
          "Multi_accumulator_0_accum_done": {
            "ports": [
              "Multi_accumulator_0/accum_done",
              "Convo_core_0/accum_done",
              "Convo_core_1/accum_done",
              "Convo_core_2/accum_done",
              "Convo_core_3/accum_done"
            ]
          },
          "WxW_out_0_1": {
            "ports": [
              "WxW_out",
              "Multi_accumulator_0/WxW_out"
            ]
          },
          "channel_input_img_0_1": {
            "ports": [
              "channel_input_img",
              "Convo_core_1/channel_input_img",
              "Convo_core_2/channel_input_img",
              "Convo_core_3/channel_input_img",
              "Convo_core_0/channel_input_img"
            ]
          },
          "clk_0_1": {
            "ports": [
              "clk",
              "Convo_core_0/clk",
              "Convo_core_1/clk",
              "Convo_core_2/clk",
              "Convo_core_3/clk",
              "Multi_accumulator_0/clk",
              "controller_0/clk"
            ]
          },
          "controller_0_end_core_out": {
            "ports": [
              "controller_0/end_core_out",
              "end_core_out"
            ]
          },
          "en_0_1": {
            "ports": [
              "controller_0/en_core_out",
              "Convo_core_0/en",
              "Convo_core_1/en",
              "Convo_core_2/en",
              "Convo_core_3/en"
            ]
          },
          "init_signal_0_1": {
            "ports": [
              "controller_0/start_core_out",
              "Convo_core_0/init_signal",
              "Convo_core_1/init_signal",
              "Convo_core_2/init_signal",
              "Convo_core_3/init_signal"
            ]
          },
          "mac_done_0_1": {
            "ports": [
              "Convo_core_0/out_psum_vld",
              "Multi_accumulator_0/mac_done_0"
            ]
          },
          "mac_done_1_1": {
            "ports": [
              "Convo_core_1/out_psum_vld",
              "Multi_accumulator_0/mac_done_1"
            ]
          },
          "mac_done_3_1": {
            "ports": [
              "Convo_core_3/out_psum_vld",
              "Multi_accumulator_0/mac_done_3"
            ]
          },
          "no_channel_out_0_1": {
            "ports": [
              "no_channel_out",
              "Multi_accumulator_0/no_channel_out"
            ]
          },
          "rst_0_1": {
            "ports": [
              "rst",
              "Convo_core_0/rst",
              "Convo_core_1/rst",
              "Convo_core_2/rst",
              "Convo_core_3/rst",
              "Multi_accumulator_0/rst",
              "controller_0/rst"
            ]
          },
          "start_core_in_0_1": {
            "ports": [
              "start_core_in",
              "controller_0/start_core_in"
            ]
          },
          "stride_0_1": {
            "ports": [
              "stride",
              "Convo_core_1/stride",
              "Convo_core_2/stride",
              "Convo_core_3/stride",
              "Convo_core_0/stride"
            ]
          },
          "weight_size_1_16_0_1": {
            "ports": [
              "weight_size_1_16",
              "Convo_core_1/weight_size_1_16",
              "Convo_core_2/weight_size_1_16",
              "Convo_core_3/weight_size_1_16",
              "Convo_core_0/weight_size_1_16"
            ]
          },
          "width_input_img_0_1": {
            "ports": [
              "width_input_img",
              "Convo_core_1/width_input_img",
              "Convo_core_2/width_input_img",
              "Convo_core_3/width_input_img",
              "Convo_core_0/width_input_img"
            ]
          }
        }
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "Multi_convo_core_processing_system7_0_0",
        "xci_path": "ip\\Multi_convo_core_processing_system7_0_0\\Multi_convo_core_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "650.000000"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.096154"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "650"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_RESET_IO": {
            "value": "MIO 9"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "0"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_FREQMHZ": {
            "value": "10"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.279"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.260"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.051"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.006"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_UART0_BASEADDR": {
            "value": "0xE0000000"
          },
          "PCW_UART0_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_HIGHADDR": {
            "value": "0xE0000FFF"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "MIO 14 .. 15"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "525.000000"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.279"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.260"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "27.95"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "27.95"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "32.14"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "105.056"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "31.12"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "66.904"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "89.1715"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "113.63"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.051"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.006"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "32.2"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "98.503"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "31.08"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "68.5855"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "90.295"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "103.977"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "525"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 46"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "0"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "axi_cdma_0": {
        "vlnv": "xilinx.com:ip:axi_cdma:4.1",
        "xci_name": "Multi_convo_core_axi_cdma_0_0",
        "xci_path": "ip\\Multi_convo_core_axi_cdma_0_0\\Multi_convo_core_axi_cdma_0_0.xci",
        "inst_hier_path": "axi_cdma_0",
        "parameters": {
          "C_INCLUDE_SG": {
            "value": "0"
          },
          "C_M_AXI_MAX_BURST_LEN": {
            "value": "32"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_bram_ctrl_out_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_0_0",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_0_0\\Multi_convo_core_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_out_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\Multi_convo_core_ps7_0_axi_periph_0\\Multi_convo_core_ps7_0_axi_periph_0.xci",
        "inst_hier_path": "ps7_0_axi_periph",
        "xci_name": "Multi_convo_core_ps7_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "Multi_convo_core_xbar_0",
            "xci_path": "ip\\Multi_convo_core_xbar_0\\Multi_convo_core_xbar_0.xci",
            "inst_hier_path": "ps7_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "Multi_convo_core_auto_pc_0",
                "xci_path": "ip\\Multi_convo_core_auto_pc_0\\Multi_convo_core_auto_pc_0.xci",
                "inst_hier_path": "ps7_0_axi_periph/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rst_ps7_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "Multi_convo_core_rst_ps7_0_100M_0",
        "xci_path": "ip\\Multi_convo_core_rst_ps7_0_100M_0\\Multi_convo_core_rst_ps7_0_100M_0.xci",
        "inst_hier_path": "rst_ps7_0_100M"
      },
      "axi_bram_ctrl_out_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_1_0",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_1_0\\Multi_convo_core_axi_bram_ctrl_1_0.xci",
        "inst_hier_path": "axi_bram_ctrl_out_1",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "Multi_convo_core_smartconnect_0_0",
        "xci_path": "ip\\Multi_convo_core_smartconnect_0_0\\Multi_convo_core_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "25"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI",
              "M05_AXI",
              "M06_AXI",
              "M07_AXI",
              "M08_AXI",
              "M09_AXI",
              "M10_AXI",
              "M11_AXI",
              "M12_AXI",
              "M13_AXI",
              "M14_AXI",
              "M15_AXI",
              "M16_AXI",
              "M17_AXI",
              "M18_AXI",
              "M19_AXI",
              "M20_AXI",
              "M21_AXI",
              "M22_AXI",
              "M23_AXI",
              "M24_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M16_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M17_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M18_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M19_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M20_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M21_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M22_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M23_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M24_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "axi_bram_ctrl_out_2": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_1_2",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_1_2\\Multi_convo_core_axi_bram_ctrl_1_2.xci",
        "inst_hier_path": "axi_bram_ctrl_out_2",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_out_3": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_1_3",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_1_3\\Multi_convo_core_axi_bram_ctrl_1_3.xci",
        "inst_hier_path": "axi_bram_ctrl_out_3",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_weight_0_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_3_1",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_3_1\\Multi_convo_core_axi_bram_ctrl_3_1.xci",
        "inst_hier_path": "axi_bram_ctrl_weight_0_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_weight_0_2": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_5_0",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_5_0\\Multi_convo_core_axi_bram_ctrl_5_0.xci",
        "inst_hier_path": "axi_bram_ctrl_weight_0_2",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_weight_0_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_3_2",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_3_2\\Multi_convo_core_axi_bram_ctrl_3_2.xci",
        "inst_hier_path": "axi_bram_ctrl_weight_0_1",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_weight_0_3": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_6_0",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_6_0\\Multi_convo_core_axi_bram_ctrl_6_0.xci",
        "inst_hier_path": "axi_bram_ctrl_weight_0_3",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_weight_1_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_7_0",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_7_0\\Multi_convo_core_axi_bram_ctrl_7_0.xci",
        "inst_hier_path": "axi_bram_ctrl_weight_1_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_weight_1_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_7_1",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_7_1\\Multi_convo_core_axi_bram_ctrl_7_1.xci",
        "inst_hier_path": "axi_bram_ctrl_weight_1_1",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_weight_1_2": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_7_2",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_7_2\\Multi_convo_core_axi_bram_ctrl_7_2.xci",
        "inst_hier_path": "axi_bram_ctrl_weight_1_2",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_weight_1_3": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_7_3",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_7_3\\Multi_convo_core_axi_bram_ctrl_7_3.xci",
        "inst_hier_path": "axi_bram_ctrl_weight_1_3",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_weight_2_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_11_0",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_11_0\\Multi_convo_core_axi_bram_ctrl_11_0.xci",
        "inst_hier_path": "axi_bram_ctrl_weight_2_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_weight_2_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_11_1",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_11_1\\Multi_convo_core_axi_bram_ctrl_11_1.xci",
        "inst_hier_path": "axi_bram_ctrl_weight_2_1",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_weight_2_2": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_11_2",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_11_2\\Multi_convo_core_axi_bram_ctrl_11_2.xci",
        "inst_hier_path": "axi_bram_ctrl_weight_2_2",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_weight_2_3": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_11_3",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_11_3\\Multi_convo_core_axi_bram_ctrl_11_3.xci",
        "inst_hier_path": "axi_bram_ctrl_weight_2_3",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_weight_3_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_15_0",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_15_0\\Multi_convo_core_axi_bram_ctrl_15_0.xci",
        "inst_hier_path": "axi_bram_ctrl_weight_3_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_weight_3_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_15_1",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_15_1\\Multi_convo_core_axi_bram_ctrl_15_1.xci",
        "inst_hier_path": "axi_bram_ctrl_weight_3_1",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_weight_3_2": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_15_2",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_15_2\\Multi_convo_core_axi_bram_ctrl_15_2.xci",
        "inst_hier_path": "axi_bram_ctrl_weight_3_2",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_weight_3_3": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_15_3",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_15_3\\Multi_convo_core_axi_bram_ctrl_15_3.xci",
        "inst_hier_path": "axi_bram_ctrl_weight_3_3",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_img_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_19_0",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_19_0\\Multi_convo_core_axi_bram_ctrl_19_0.xci",
        "inst_hier_path": "axi_bram_ctrl_img_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_img_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_20_0",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_20_0\\Multi_convo_core_axi_bram_ctrl_20_0.xci",
        "inst_hier_path": "axi_bram_ctrl_img_1",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_img_2": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_21_0",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_21_0\\Multi_convo_core_axi_bram_ctrl_21_0.xci",
        "inst_hier_path": "axi_bram_ctrl_img_2",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_img_3": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_22_0",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_22_0\\Multi_convo_core_axi_bram_ctrl_22_0.xci",
        "inst_hier_path": "axi_bram_ctrl_img_3",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "regs_file_0": {
        "vlnv": "xilinx.com:module_ref:regs_file:1.0",
        "xci_name": "Multi_convo_core_regs_file_0_1",
        "xci_path": "ip\\Multi_convo_core_regs_file_0_1\\Multi_convo_core_regs_file_0_1.xci",
        "inst_hier_path": "regs_file_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "regs_file",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "6",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "Multi_convo_core_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "BRAM_img_sel": {
            "direction": "O"
          },
          "start_core_in": {
            "direction": "O"
          },
          "stride": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "width_input_img": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "channel_input_img": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "weight_size_1_16": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WxW_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "no_channel_out": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "rst": {
            "type": "rst",
            "direction": "O"
          },
          "end_core_out": {
            "direction": "I"
          },
          "S_AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "S_AXI_ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "Multi_convo_core_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "S_AXI_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Multi_convo_core_blk_mem_gen_0_0",
        "xci_path": "ip\\Multi_convo_core_blk_mem_gen_0_0\\Multi_convo_core_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "false"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Multi_convo_core_axi_bram_ctrl_0_1",
        "xci_path": "ip\\Multi_convo_core_axi_bram_ctrl_0_1\\Multi_convo_core_axi_bram_ctrl_0_1.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "BRAM_out_0_1": {
        "interface_ports": [
          "Core/BRAM_out_0",
          "axi_bram_ctrl_out_0/BRAM_PORTA"
        ]
      },
      "BRAM_weight_0_1_1": {
        "interface_ports": [
          "Core/BRAM_weight_0_1",
          "axi_bram_ctrl_weight_0_1/BRAM_PORTA"
        ]
      },
      "BRAM_weight_0_2_1": {
        "interface_ports": [
          "Core/BRAM_weight_0_2",
          "axi_bram_ctrl_weight_0_2/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_10_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_weight_1_2/BRAM_PORTA",
          "Core/BRAM_weight_1_2"
        ]
      },
      "axi_bram_ctrl_11_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_weight_1_3/BRAM_PORTA",
          "Core/BRAM_weight_1_3"
        ]
      },
      "axi_bram_ctrl_12_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_weight_2_0/BRAM_PORTA",
          "Core/BRAM_weight_2_0"
        ]
      },
      "axi_bram_ctrl_13_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_weight_2_1/BRAM_PORTA",
          "Core/BRAM_weight_2_1"
        ]
      },
      "axi_bram_ctrl_14_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_weight_2_2/BRAM_PORTA",
          "Core/BRAM_weight_2_2"
        ]
      },
      "axi_bram_ctrl_15_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_weight_2_3/BRAM_PORTA",
          "Core/BRAM_weight_2_3"
        ]
      },
      "axi_bram_ctrl_16_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_weight_3_0/BRAM_PORTA",
          "Core/BRAM_weight_3_0"
        ]
      },
      "axi_bram_ctrl_17_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_weight_3_1/BRAM_PORTA",
          "Core/BRAM_weight_3_1"
        ]
      },
      "axi_bram_ctrl_18_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_weight_3_2/BRAM_PORTA",
          "Core/BRAM_weight_3_2"
        ]
      },
      "axi_bram_ctrl_19_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_weight_3_3/BRAM_PORTA",
          "Core/BRAM_weight_3_3"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_out_1/BRAM_PORTA",
          "Core/BRAM_out_1"
        ]
      },
      "axi_bram_ctrl_2_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_out_2/BRAM_PORTA",
          "Core/BRAM_out_2"
        ]
      },
      "axi_bram_ctrl_3_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_out_3/BRAM_PORTA",
          "Core/BRAM_out_3"
        ]
      },
      "axi_bram_ctrl_4_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_weight_0_0/BRAM_PORTA",
          "Core/BRAM_weight_0_0"
        ]
      },
      "axi_bram_ctrl_7_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_weight_0_3/BRAM_PORTA",
          "Core/BRAM_weight_0_3"
        ]
      },
      "axi_bram_ctrl_8_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_weight_1_0/BRAM_PORTA",
          "Core/BRAM_weight_1_0"
        ]
      },
      "axi_bram_ctrl_9_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_weight_1_1/BRAM_PORTA",
          "Core/BRAM_weight_1_1"
        ]
      },
      "axi_cdma_0_M_AXI": {
        "interface_ports": [
          "axi_cdma_0/M_AXI",
          "smartconnect_0/S00_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M00_AXI",
          "axi_cdma_0/S_AXI_LITE"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M01_AXI",
          "regs_file_0/S_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "axi_bram_ctrl_out_0/S_AXI"
        ]
      },
      "smartconnect_0_M01_AXI": {
        "interface_ports": [
          "smartconnect_0/M01_AXI",
          "axi_bram_ctrl_out_1/S_AXI"
        ]
      },
      "smartconnect_0_M02_AXI": {
        "interface_ports": [
          "smartconnect_0/M02_AXI",
          "axi_bram_ctrl_out_2/S_AXI"
        ]
      },
      "smartconnect_0_M03_AXI": {
        "interface_ports": [
          "smartconnect_0/M03_AXI",
          "axi_bram_ctrl_out_3/S_AXI"
        ]
      },
      "smartconnect_0_M04_AXI": {
        "interface_ports": [
          "smartconnect_0/M04_AXI",
          "axi_bram_ctrl_weight_0_0/S_AXI"
        ]
      },
      "smartconnect_0_M05_AXI": {
        "interface_ports": [
          "smartconnect_0/M05_AXI",
          "axi_bram_ctrl_weight_0_1/S_AXI"
        ]
      },
      "smartconnect_0_M06_AXI": {
        "interface_ports": [
          "smartconnect_0/M06_AXI",
          "axi_bram_ctrl_weight_0_2/S_AXI"
        ]
      },
      "smartconnect_0_M07_AXI": {
        "interface_ports": [
          "smartconnect_0/M07_AXI",
          "axi_bram_ctrl_weight_0_3/S_AXI"
        ]
      },
      "smartconnect_0_M08_AXI": {
        "interface_ports": [
          "smartconnect_0/M08_AXI",
          "axi_bram_ctrl_weight_1_0/S_AXI"
        ]
      },
      "smartconnect_0_M09_AXI": {
        "interface_ports": [
          "smartconnect_0/M09_AXI",
          "axi_bram_ctrl_weight_1_1/S_AXI"
        ]
      },
      "smartconnect_0_M10_AXI": {
        "interface_ports": [
          "smartconnect_0/M10_AXI",
          "axi_bram_ctrl_weight_1_2/S_AXI"
        ]
      },
      "smartconnect_0_M11_AXI": {
        "interface_ports": [
          "smartconnect_0/M11_AXI",
          "axi_bram_ctrl_weight_1_3/S_AXI"
        ]
      },
      "smartconnect_0_M12_AXI": {
        "interface_ports": [
          "smartconnect_0/M12_AXI",
          "axi_bram_ctrl_weight_2_0/S_AXI"
        ]
      },
      "smartconnect_0_M13_AXI": {
        "interface_ports": [
          "smartconnect_0/M13_AXI",
          "axi_bram_ctrl_weight_2_1/S_AXI"
        ]
      },
      "smartconnect_0_M14_AXI": {
        "interface_ports": [
          "smartconnect_0/M14_AXI",
          "axi_bram_ctrl_weight_2_2/S_AXI"
        ]
      },
      "smartconnect_0_M15_AXI": {
        "interface_ports": [
          "smartconnect_0/M15_AXI",
          "axi_bram_ctrl_weight_2_3/S_AXI"
        ]
      },
      "smartconnect_0_M16_AXI": {
        "interface_ports": [
          "smartconnect_0/M16_AXI",
          "axi_bram_ctrl_weight_3_0/S_AXI"
        ]
      },
      "smartconnect_0_M17_AXI": {
        "interface_ports": [
          "smartconnect_0/M17_AXI",
          "axi_bram_ctrl_weight_3_1/S_AXI"
        ]
      },
      "smartconnect_0_M18_AXI": {
        "interface_ports": [
          "smartconnect_0/M18_AXI",
          "axi_bram_ctrl_weight_3_2/S_AXI"
        ]
      },
      "smartconnect_0_M19_AXI": {
        "interface_ports": [
          "smartconnect_0/M19_AXI",
          "axi_bram_ctrl_weight_3_3/S_AXI"
        ]
      },
      "smartconnect_0_M20_AXI": {
        "interface_ports": [
          "smartconnect_0/M20_AXI",
          "axi_bram_ctrl_img_0/S_AXI"
        ]
      },
      "smartconnect_0_M21_AXI": {
        "interface_ports": [
          "smartconnect_0/M21_AXI",
          "axi_bram_ctrl_img_1/S_AXI"
        ]
      },
      "smartconnect_0_M22_AXI": {
        "interface_ports": [
          "smartconnect_0/M22_AXI",
          "axi_bram_ctrl_img_2/S_AXI"
        ]
      },
      "smartconnect_0_M23_AXI": {
        "interface_ports": [
          "smartconnect_0/M23_AXI",
          "axi_bram_ctrl_img_3/S_AXI"
        ]
      },
      "smartconnect_0_M24_AXI": {
        "interface_ports": [
          "smartconnect_0/M24_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      }
    },
    "nets": {
      "BRAM_img_addr_0_1": {
        "ports": [
          "axi_bram_ctrl_img_0/bram_addr_a",
          "Core/BRAM_img_addr_0"
        ]
      },
      "BRAM_img_din_0_1": {
        "ports": [
          "axi_bram_ctrl_img_0/bram_wrdata_a",
          "Core/BRAM_img_din_0"
        ]
      },
      "BRAM_img_din_1_1": {
        "ports": [
          "axi_bram_ctrl_img_1/bram_wrdata_a",
          "Core/BRAM_img_din_1"
        ]
      },
      "BRAM_img_en_1_1": {
        "ports": [
          "axi_bram_ctrl_img_1/bram_en_a",
          "Core/BRAM_img_en_1"
        ]
      },
      "BRAM_img_rst_1_1": {
        "ports": [
          "axi_bram_ctrl_img_1/bram_rst_a",
          "Core/BRAM_img_rst_1"
        ]
      },
      "BRAM_img_wen_0_1": {
        "ports": [
          "axi_bram_ctrl_img_0/bram_we_a",
          "Core/BRAM_img_wen_0"
        ]
      },
      "BRAM_img_wen_1_1": {
        "ports": [
          "axi_bram_ctrl_img_1/bram_we_a",
          "Core/BRAM_img_wen_1"
        ]
      },
      "Core_BRAM_img_dout_0": {
        "ports": [
          "Core/BRAM_img_dout_0",
          "axi_bram_ctrl_img_0/bram_rddata_a"
        ]
      },
      "Core_BRAM_img_dout_1": {
        "ports": [
          "Core/BRAM_img_dout_1",
          "axi_bram_ctrl_img_1/bram_rddata_a"
        ]
      },
      "Core_BRAM_img_dout_2": {
        "ports": [
          "Core/BRAM_img_dout_2",
          "axi_bram_ctrl_img_2/bram_rddata_a"
        ]
      },
      "Core_BRAM_img_dout_3": {
        "ports": [
          "Core/BRAM_img_dout_3",
          "axi_bram_ctrl_img_3/bram_rddata_a"
        ]
      },
      "Core_end_core_out": {
        "ports": [
          "Core/end_core_out",
          "regs_file_0/end_core_out"
        ]
      },
      "WxW_out_1": {
        "ports": [
          "regs_file_0/WxW_out",
          "Core/WxW_out"
        ]
      },
      "axi_bram_ctrl_20_bram_en_a": {
        "ports": [
          "axi_bram_ctrl_img_0/bram_en_a",
          "Core/BRAM_img_en_0"
        ]
      },
      "axi_bram_ctrl_20_bram_rst_a": {
        "ports": [
          "axi_bram_ctrl_img_0/bram_rst_a",
          "Core/BRAM_img_rst_0"
        ]
      },
      "axi_bram_ctrl_21_bram_addr_a": {
        "ports": [
          "axi_bram_ctrl_img_1/bram_addr_a",
          "Core/BRAM_img_addr_1"
        ]
      },
      "axi_bram_ctrl_22_bram_addr_a": {
        "ports": [
          "axi_bram_ctrl_img_2/bram_addr_a",
          "Core/BRAM_img_addr_2"
        ]
      },
      "axi_bram_ctrl_22_bram_en_a": {
        "ports": [
          "axi_bram_ctrl_img_2/bram_en_a",
          "Core/BRAM_img_en_2"
        ]
      },
      "axi_bram_ctrl_22_bram_rst_a": {
        "ports": [
          "axi_bram_ctrl_img_2/bram_rst_a",
          "Core/BRAM_img_rst_2"
        ]
      },
      "axi_bram_ctrl_22_bram_we_a": {
        "ports": [
          "axi_bram_ctrl_img_2/bram_we_a",
          "Core/BRAM_img_wen_2"
        ]
      },
      "axi_bram_ctrl_22_bram_wrdata_a": {
        "ports": [
          "axi_bram_ctrl_img_2/bram_wrdata_a",
          "Core/BRAM_img_din_2"
        ]
      },
      "axi_bram_ctrl_23_bram_addr_a": {
        "ports": [
          "axi_bram_ctrl_img_3/bram_addr_a",
          "Core/BRAM_img_addr_3"
        ]
      },
      "axi_bram_ctrl_23_bram_en_a": {
        "ports": [
          "axi_bram_ctrl_img_3/bram_en_a",
          "Core/BRAM_img_en_3"
        ]
      },
      "axi_bram_ctrl_23_bram_rst_a": {
        "ports": [
          "axi_bram_ctrl_img_3/bram_rst_a",
          "Core/BRAM_img_rst_3"
        ]
      },
      "axi_bram_ctrl_23_bram_we_a": {
        "ports": [
          "axi_bram_ctrl_img_3/bram_we_a",
          "Core/BRAM_img_wen_3"
        ]
      },
      "axi_bram_ctrl_23_bram_wrdata_a": {
        "ports": [
          "axi_bram_ctrl_img_3/bram_wrdata_a",
          "Core/BRAM_img_din_3"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "ps7_0_axi_periph/S00_ACLK",
          "rst_ps7_0_100M/slowest_sync_clk",
          "axi_cdma_0/s_axi_lite_aclk",
          "ps7_0_axi_periph/M00_ACLK",
          "ps7_0_axi_periph/ACLK",
          "axi_cdma_0/m_axi_aclk",
          "smartconnect_0/aclk",
          "axi_bram_ctrl_out_0/s_axi_aclk",
          "axi_bram_ctrl_out_1/s_axi_aclk",
          "axi_bram_ctrl_out_2/s_axi_aclk",
          "axi_bram_ctrl_out_3/s_axi_aclk",
          "axi_bram_ctrl_weight_0_0/s_axi_aclk",
          "axi_bram_ctrl_weight_0_1/s_axi_aclk",
          "axi_bram_ctrl_weight_0_2/s_axi_aclk",
          "axi_bram_ctrl_weight_0_3/s_axi_aclk",
          "axi_bram_ctrl_weight_1_0/s_axi_aclk",
          "axi_bram_ctrl_weight_1_1/s_axi_aclk",
          "axi_bram_ctrl_weight_1_2/s_axi_aclk",
          "axi_bram_ctrl_weight_1_3/s_axi_aclk",
          "axi_bram_ctrl_weight_2_0/s_axi_aclk",
          "axi_bram_ctrl_weight_2_1/s_axi_aclk",
          "axi_bram_ctrl_weight_2_2/s_axi_aclk",
          "axi_bram_ctrl_weight_2_3/s_axi_aclk",
          "axi_bram_ctrl_weight_3_0/s_axi_aclk",
          "axi_bram_ctrl_weight_3_1/s_axi_aclk",
          "axi_bram_ctrl_weight_3_2/s_axi_aclk",
          "axi_bram_ctrl_weight_3_3/s_axi_aclk",
          "axi_bram_ctrl_img_0/s_axi_aclk",
          "axi_bram_ctrl_img_1/s_axi_aclk",
          "axi_bram_ctrl_img_2/s_axi_aclk",
          "axi_bram_ctrl_img_3/s_axi_aclk",
          "ps7_0_axi_periph/M01_ACLK",
          "Core/clk",
          "regs_file_0/S_AXI_ACLK",
          "axi_bram_ctrl_0/s_axi_aclk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_100M/ext_reset_in"
        ]
      },
      "regs_file_0_BRAM_img_sel": {
        "ports": [
          "regs_file_0/BRAM_img_sel",
          "Core/BRAM_img_sel"
        ]
      },
      "regs_file_0_channel_input_img": {
        "ports": [
          "regs_file_0/channel_input_img",
          "Core/channel_input_img"
        ]
      },
      "regs_file_0_no_channel_out": {
        "ports": [
          "regs_file_0/no_channel_out",
          "Core/no_channel_out"
        ]
      },
      "regs_file_0_stride": {
        "ports": [
          "regs_file_0/stride",
          "Core/stride"
        ]
      },
      "rst_1": {
        "ports": [
          "regs_file_0/rst",
          "Core/rst"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_100M/peripheral_aresetn",
          "ps7_0_axi_periph/S00_ARESETN",
          "axi_cdma_0/s_axi_lite_aresetn",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/ARESETN",
          "axi_bram_ctrl_out_0/s_axi_aresetn",
          "smartconnect_0/aresetn",
          "axi_bram_ctrl_out_1/s_axi_aresetn",
          "axi_bram_ctrl_out_2/s_axi_aresetn",
          "axi_bram_ctrl_out_3/s_axi_aresetn",
          "axi_bram_ctrl_weight_0_0/s_axi_aresetn",
          "axi_bram_ctrl_weight_0_1/s_axi_aresetn",
          "axi_bram_ctrl_weight_0_2/s_axi_aresetn",
          "axi_bram_ctrl_weight_0_3/s_axi_aresetn",
          "axi_bram_ctrl_weight_1_0/s_axi_aresetn",
          "axi_bram_ctrl_weight_1_1/s_axi_aresetn",
          "axi_bram_ctrl_weight_1_2/s_axi_aresetn",
          "axi_bram_ctrl_weight_1_3/s_axi_aresetn",
          "axi_bram_ctrl_weight_2_0/s_axi_aresetn",
          "axi_bram_ctrl_weight_2_1/s_axi_aresetn",
          "axi_bram_ctrl_weight_2_2/s_axi_aresetn",
          "axi_bram_ctrl_weight_2_3/s_axi_aresetn",
          "axi_bram_ctrl_weight_3_0/s_axi_aresetn",
          "axi_bram_ctrl_weight_3_1/s_axi_aresetn",
          "axi_bram_ctrl_weight_3_2/s_axi_aresetn",
          "axi_bram_ctrl_weight_3_3/s_axi_aresetn",
          "axi_bram_ctrl_img_0/s_axi_aresetn",
          "axi_bram_ctrl_img_1/s_axi_aresetn",
          "axi_bram_ctrl_img_2/s_axi_aresetn",
          "axi_bram_ctrl_img_3/s_axi_aresetn",
          "ps7_0_axi_periph/M01_ARESETN",
          "regs_file_0/S_AXI_ARESETN",
          "axi_bram_ctrl_0/s_axi_aresetn"
        ]
      },
      "start_core_in_1": {
        "ports": [
          "regs_file_0/start_core_in",
          "Core/start_core_in"
        ]
      },
      "weight_size_1_16_1": {
        "ports": [
          "regs_file_0/weight_size_1_16",
          "Core/weight_size_1_16"
        ]
      },
      "width_input_img_1": {
        "ports": [
          "regs_file_0/width_input_img",
          "Core/width_input_img"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_cdma_0_Reg": {
                "address_block": "/axi_cdma_0/S_AXI_LITE/Reg",
                "offset": "0x7E200000",
                "range": "64K"
              },
              "SEG_regs_file_0_reg0": {
                "address_block": "/regs_file_0/S_AXI/reg0",
                "offset": "0x43C00000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/axi_cdma_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_out_0/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_1": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0xC2000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_10_Mem0": {
                "address_block": "/axi_bram_ctrl_weight_1_2/S_AXI/Mem0",
                "offset": "0xC8006000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_11_Mem0": {
                "address_block": "/axi_bram_ctrl_weight_1_3/S_AXI/Mem0",
                "offset": "0xC8007000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_12_Mem0": {
                "address_block": "/axi_bram_ctrl_weight_2_0/S_AXI/Mem0",
                "offset": "0xC8008000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_13_Mem0": {
                "address_block": "/axi_bram_ctrl_weight_2_1/S_AXI/Mem0",
                "offset": "0xC8009000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_14_Mem0": {
                "address_block": "/axi_bram_ctrl_weight_2_2/S_AXI/Mem0",
                "offset": "0xC800A000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_15_Mem0": {
                "address_block": "/axi_bram_ctrl_weight_2_3/S_AXI/Mem0",
                "offset": "0xC800B000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_16_Mem0": {
                "address_block": "/axi_bram_ctrl_weight_3_0/S_AXI/Mem0",
                "offset": "0xC800C000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_17_Mem0": {
                "address_block": "/axi_bram_ctrl_weight_3_1/S_AXI/Mem0",
                "offset": "0xC800D000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_18_Mem0": {
                "address_block": "/axi_bram_ctrl_weight_3_2/S_AXI/Mem0",
                "offset": "0xC800E000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_19_Mem0": {
                "address_block": "/axi_bram_ctrl_weight_3_3/S_AXI/Mem0",
                "offset": "0xC800F000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_out_1/S_AXI/Mem0",
                "offset": "0xC0001000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_20_Mem0": {
                "address_block": "/axi_bram_ctrl_img_0/S_AXI/Mem0",
                "offset": "0xE8000000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_21_Mem0": {
                "address_block": "/axi_bram_ctrl_img_1/S_AXI/Mem0",
                "offset": "0xE8001000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_22_Mem0": {
                "address_block": "/axi_bram_ctrl_img_2/S_AXI/Mem0",
                "offset": "0xE8002000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_23_Mem0": {
                "address_block": "/axi_bram_ctrl_img_3/S_AXI/Mem0",
                "offset": "0xE8003000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_2_Mem0": {
                "address_block": "/axi_bram_ctrl_out_2/S_AXI/Mem0",
                "offset": "0xC0002000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_3_Mem0": {
                "address_block": "/axi_bram_ctrl_out_3/S_AXI/Mem0",
                "offset": "0xC0003000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_4_Mem0": {
                "address_block": "/axi_bram_ctrl_weight_0_0/S_AXI/Mem0",
                "offset": "0xC8000000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_5_Mem0": {
                "address_block": "/axi_bram_ctrl_weight_0_1/S_AXI/Mem0",
                "offset": "0xC8001000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_6_Mem0": {
                "address_block": "/axi_bram_ctrl_weight_0_2/S_AXI/Mem0",
                "offset": "0xC8002000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_7_Mem0": {
                "address_block": "/axi_bram_ctrl_weight_0_3/S_AXI/Mem0",
                "offset": "0xC8003000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_8_Mem0": {
                "address_block": "/axi_bram_ctrl_weight_1_0/S_AXI/Mem0",
                "offset": "0xC8004000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_9_Mem0": {
                "address_block": "/axi_bram_ctrl_weight_1_1/S_AXI/Mem0",
                "offset": "0xC8005000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}