{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627055646766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627055646766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 18:54:06 2021 " "Processing started: Fri Jul 23 18:54:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627055646766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1627055646766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project_4 -c Project_4 " "Command: quartus_sta Project_4 -c Project_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1627055646766 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1627055646954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1627055647489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1627055647489 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627055647536 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627055647536 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1627055647676 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0mf1 " "Entity dcfifo_0mf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627055647755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627055647755 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1627055647755 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1627055647755 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rdptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1627055647755 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_d09:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_d09:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1627055647755 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1627055647755 ""}  } { { "C:/intelFPGA_lite/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1627055647755 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1627055647755 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1627055647755 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1627055647755 ""}  } { { "C:/intelFPGA_lite/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1627055647755 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project_4.sdc " "Synopsys Design Constraints File file not found: 'Project_4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1627055647755 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1627055647755 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rdclk rdclk " "create_clock -period 1.000 -name rdclk rdclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1627055647755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1627055647755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name a\[0\] a\[0\] " "create_clock -period 1.000 -name a\[0\] a\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1627055647755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ready ready " "create_clock -period 1.000 -name ready ready" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1627055647755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keep:inst7\|out\[1\] keep:inst7\|out\[1\] " "create_clock -period 1.000 -name keep:inst7\|out\[1\] keep:inst7\|out\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1627055647755 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627055647755 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1627055647755 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627055647755 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1627055647770 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1627055647770 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1627055647848 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1627055647848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.485 " "Worst-case setup slack is -3.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055647848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055647848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.485              -3.485 ready  " "   -3.485              -3.485 ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055647848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.655             -40.064 clk  " "   -2.655             -40.064 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055647848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.556              -5.077 a\[0\]  " "   -2.556              -5.077 a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055647848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.914              -3.820 keep:inst7\|out\[1\]  " "   -1.914              -3.820 keep:inst7\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055647848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172              -0.858 rdclk  " "   -0.172              -0.858 rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055647848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627055647848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.056 " "Worst-case hold slack is -0.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055647848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055647848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.056              -0.056 a\[0\]  " "   -0.056              -0.056 a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055647848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 rdclk  " "    0.500               0.000 rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055647848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.703               0.000 clk  " "    0.703               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055647848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.338               0.000 keep:inst7\|out\[1\]  " "    1.338               0.000 keep:inst7\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055647848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.489               0.000 ready  " "    2.489               0.000 ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055647848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627055647848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627055647864 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627055647880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055647895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055647895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -57.894 rdclk  " "   -3.201             -57.894 rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055647895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -51.367 clk  " "   -3.201             -51.367 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055647895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 a\[0\]  " "   -3.000              -3.000 a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055647895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ready  " "   -3.000              -3.000 ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055647895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 keep:inst7\|out\[1\]  " "    0.383               0.000 keep:inst7\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055647895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627055647895 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1627055648051 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1627055648067 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1627055648326 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627055648436 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1627055648451 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1627055648451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.182 " "Worst-case setup slack is -3.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.182              -3.182 ready  " "   -3.182              -3.182 ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.681              -5.303 a\[0\]  " "   -2.681              -5.303 a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.275             -34.100 clk  " "   -2.275             -34.100 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.703              -3.396 keep:inst7\|out\[1\]  " "   -1.703              -3.396 keep:inst7\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -0.368 rdclk  " "   -0.074              -0.368 rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627055648467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.074 " "Worst-case hold slack is -0.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -0.074 a\[0\]  " "   -0.074              -0.074 a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 rdclk  " "    0.469               0.000 rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 clk  " "    0.632               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.263               0.000 keep:inst7\|out\[1\]  " "    1.263               0.000 keep:inst7\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.326               0.000 ready  " "    2.326               0.000 ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627055648467 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627055648483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627055648483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -57.894 rdclk  " "   -3.201             -57.894 rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -51.367 clk  " "   -3.201             -51.367 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 a\[0\]  " "   -3.000              -3.000 a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ready  " "   -3.000              -3.000 ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 keep:inst7\|out\[1\]  " "    0.324               0.000 keep:inst7\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627055648498 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1627055648639 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627055648733 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1627055648733 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1627055648733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.958 " "Worst-case setup slack is -0.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.958              -1.914 keep:inst7\|out\[1\]  " "   -0.958              -1.914 keep:inst7\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.771              -0.771 ready  " "   -0.771              -0.771 ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.679              -7.279 clk  " "   -0.679              -7.279 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.350              -0.350 a\[0\]  " "   -0.350              -0.350 a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512               0.000 rdclk  " "    0.512               0.000 rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627055648748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.115 " "Worst-case hold slack is -0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115              -0.115 a\[0\]  " "   -0.115              -0.115 a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 rdclk  " "    0.193               0.000 rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 clk  " "    0.271               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.888               0.000 ready  " "    0.888               0.000 ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.222               0.000 keep:inst7\|out\[1\]  " "    1.222               0.000 keep:inst7\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627055648748 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627055648764 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627055648779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.324 rdclk  " "   -3.000             -35.324 rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.947 clk  " "   -3.000             -25.947 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 a\[0\]  " "   -3.000              -3.000 a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ready  " "   -3.000              -3.000 ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 keep:inst7\|out\[1\]  " "    0.431               0.000 keep:inst7\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627055648795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627055648795 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1627055649233 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1627055649233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627055649316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 18:54:09 2021 " "Processing ended: Fri Jul 23 18:54:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627055649316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627055649316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627055649316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1627055649316 ""}
