ISim log file
Running: C:\job\fifo\FIFO_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/job/fifo/FIFO_isim_beh.wdb 
ISim O.40d (signature 0xc4ca3437)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/job/fifo/FIFO.v" Line 42.  For instance FIFO/ff_mem/, width 8 of formal port o_data is not equal to width 1 of actual signal o_data.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim O.40d (signature 0xc4ca3437)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/job/fifo/FIFO.v" Line 42.  For instance FIFO/ff_mem/, width 8 of formal port o_data is not equal to width 1 of actual signal o_data.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
