//=========================================================
// src/InitDevice.c: generated by Hardware Configurator
//
// This file will be regenerated when saving a document.
// leave the sections inside the "$[...]" comment tags alone
// or they will be overwritten!
//=========================================================

// USER INCLUDES
#include <SI_EFM8LB1_Register_Enums.h>
#include "InitDevice.h"

// USER PROTOTYPES
// USER FUNCTIONS

// $[Library Includes]
// [Library Includes]$

//==============================================================================
// enter_DefaultMode_from_RESET
//==============================================================================
extern void enter_DefaultMode_from_RESET(void) {
	// $[Config Calls]
	// Save the SFRPAGE
	uint8_t SFRPAGE_save = SFRPAGE;
	WDT_0_enter_DefaultMode_from_RESET();
	PORTS_1_enter_DefaultMode_from_RESET();
	PORTS_3_enter_DefaultMode_from_RESET();
	PBCFG_0_enter_DefaultMode_from_RESET();
	CLU_0_enter_DefaultMode_from_RESET();
	CL_0_enter_DefaultMode_from_RESET();
	CLOCK_0_enter_DefaultMode_from_RESET();
	INTERRUPT_0_enter_DefaultMode_from_RESET();
	// Restore the SFRPAGE
	SFRPAGE = SFRPAGE_save;
	// [Config Calls]$

}

//================================================================================
// WDT_0_enter_DefaultMode_from_RESET
//================================================================================
extern void WDT_0_enter_DefaultMode_from_RESET(void) {
	// $[Watchdog Timer Init Variable Declarations]
	// [Watchdog Timer Init Variable Declarations]$
	
	// $[WDTCN - Watchdog Timer Control]
	SFRPAGE = 0x00;
	//Disable Watchdog with key sequence
	WDTCN = 0xDE; //First key
	WDTCN = 0xAD; //Second key
	// [WDTCN - Watchdog Timer Control]$

}

//================================================================================
// CLOCK_0_enter_DefaultMode_from_RESET
//================================================================================
extern void CLOCK_0_enter_DefaultMode_from_RESET(void) {
	// $[HFOSC1 Setup]
	// [HFOSC1 Setup]$

	// $[CLKSEL - Clock Select]
	/*
	 // CLKSL (Clock Source Select) = HFOSC0 (Clock derived from the Internal
	 //     High Frequency Oscillator 0.)
	 // CLKDIV (Clock Source Divider) = SYSCLK_DIV_1 (SYSCLK is equal to
	 //     selected clock source divided by 1.)
	 // CLKSL (Clock Source Select) = HFOSC0 (Clock derived from the Internal
	 //     High Frequency Oscillator 0.)
	 // CLKDIV (Clock Source Divider) = SYSCLK_DIV_1 (SYSCLK is equal to
	 //     selected clock source divided by 1.)
	 */
	SFRPAGE = 0x00;
	CLKSEL = CLKSEL_CLKSL__HFOSC0 | CLKSEL_CLKDIV__SYSCLK_DIV_1;
	CLKSEL = CLKSEL_CLKSL__HFOSC0 | CLKSEL_CLKDIV__SYSCLK_DIV_1;
	while (CLKSEL & CLKSEL_DIVRDY__BMASK == CLKSEL_DIVRDY__NOT_READY)
		;
	// [CLKSEL - Clock Select]$

}

//================================================================================
// CLU_3_enter_DefaultMode_from_RESET
//================================================================================
extern void CLU_0_enter_DefaultMode_from_RESET(void) {
	SFRPAGE = 0x20;

	CLU0MX = CLU0MX_MXA__CLU0A9 |      // P0.2 / PB0
			CLU0MX_MXB__CLU0B9;       // P0.3 / PB1

	CLU0FN = 0xFC;                     // Implements two-input and look up table

	CLU0CF = CLU0CF_OUTSEL__LUT |      // Output determined by look up table
			CLU0CF_OEN__DISABLE;      // Enable output pin (P0.2)

	CLIE0 = CLIE0_C0FIE__ENABLE |      // Enable CLU0 output falling interrupts
			CLIE0_C0RIE__ENABLE;      // Enable CLU0 output rising interrupts

	CLEN0 = CLEN0_C0EN__ENABLE;        // Enable CLU0

	SFRPAGE = 0x00;
	// $[CLU0FN - Configurable Logic Unit 0 Function Select]
	/*
	 // FNSEL (CLU Look-Up-Table function select) = 0x3F
	 */
	SFRPAGE = 0x20;
	CLU0FN = (0x3F << CLU0FN_FNSEL__SHIFT);
	// [CLU0FN - Configurable Logic Unit 0 Function Select]$

	// $[CLU0MX - Configurable Logic Unit 0 Multiplexer]
	/*
	 // MXA (CLU0 A Input Multiplexer Selection) = CLU0A9 (Select CLU0A.9)
	 // MXB (CLU0 B Input Multiplexer Selection) = CLU0B9 (Select CLU0B.9)
	 */
	CLU0MX = CLU0MX_MXA__CLU0A9 | CLU0MX_MXB__CLU0B9;
	// [CLU0MX - Configurable Logic Unit 0 Multiplexer]$

	// $[CLU0CF - Configurable Logic Unit 0 Configuration]
	/*
	 // OUTSEL (CLU Output Select) = LUT (Select LUT output.)
	 */
	CLU0CF |= CLU0CF_OUTSEL__LUT;
	// [CLU0CF - Configurable Logic Unit 0 Configuration]$

}

//================================================================================
// PORTS_1_enter_DefaultMode_from_RESET
//================================================================================
extern void PORTS_1_enter_DefaultMode_from_RESET(void) {
	// $[P1 - Port 1 Pin Latch]
	// [P1 - Port 1 Pin Latch]$

	// $[P1MDOUT - Port 1 Output Mode]
	/*
	 // B0 (Port 1 Bit 0 Output Mode) = OPEN_DRAIN (P1.0 output is open-
	 //     drain.)
	 // B1 (Port 1 Bit 1 Output Mode) = OPEN_DRAIN (P1.1 output is open-
	 //     drain.)
	 // B2 (Port 1 Bit 2 Output Mode) = OPEN_DRAIN (P1.2 output is open-
	 //     drain.)
	 // B3 (Port 1 Bit 3 Output Mode) = OPEN_DRAIN (P1.3 output is open-
	 //     drain.)
	 // B4 (Port 1 Bit 4 Output Mode) = PUSH_PULL (P1.4 output is push-pull.)
	 // B5 (Port 1 Bit 5 Output Mode) = OPEN_DRAIN (P1.5 output is open-
	 //     drain.)
	 // B6 (Port 1 Bit 6 Output Mode) = OPEN_DRAIN (P1.6 output is open-
	 //     drain.)
	 // B7 (Port 1 Bit 7 Output Mode) = OPEN_DRAIN (P1.7 output is open-
	 //     drain.)
	 */
	P1MDOUT = P1MDOUT_B0__OPEN_DRAIN | P1MDOUT_B1__OPEN_DRAIN
			| P1MDOUT_B2__OPEN_DRAIN | P1MDOUT_B3__OPEN_DRAIN
			| P1MDOUT_B4__PUSH_PULL | P1MDOUT_B5__OPEN_DRAIN
			| P1MDOUT_B6__OPEN_DRAIN | P1MDOUT_B7__OPEN_DRAIN;
	// [P1MDOUT - Port 1 Output Mode]$

	// $[P1MDIN - Port 1 Input Mode]
	// [P1MDIN - Port 1 Input Mode]$

	// $[P1SKIP - Port 1 Skip]
	// [P1SKIP - Port 1 Skip]$

	// $[P1MASK - Port 1 Mask]
	// [P1MASK - Port 1 Mask]$

	// $[P1MAT - Port 1 Match]
	// [P1MAT - Port 1 Match]$

}

//================================================================================
// PORTS_3_enter_DefaultMode_from_RESET
//================================================================================
extern void PORTS_3_enter_DefaultMode_from_RESET(void) {
	// $[P3 - Port 3 Pin Latch]
	// [P3 - Port 3 Pin Latch]$

	// $[P3MDOUT - Port 3 Output Mode]
	/*
	 // B0 (Port 3 Bit 0 Output Mode) = OPEN_DRAIN (P3.0 output is open-
	 //     drain.)
	 // B1 (Port 3 Bit 1 Output Mode) = OPEN_DRAIN (P3.1 output is open-
	 //     drain.)
	 // B2 (Port 3 Bit 2 Output Mode) = OPEN_DRAIN (P3.2 output is open-
	 //     drain.)
	 // B3 (Port 3 Bit 3 Output Mode) = OPEN_DRAIN (P3.3 output is open-
	 //     drain.)
	 // B4 (Port 3 Bit 4 Output Mode) = PUSH_PULL (P3.4 output is push-pull.)
	 // B7 (Port 3 Bit 7 Output Mode) = OPEN_DRAIN (P3.7 output is open-
	 //     drain.)
	 */
	SFRPAGE = 0x20;
	P3MDOUT = P3MDOUT_B0__OPEN_DRAIN | P3MDOUT_B1__OPEN_DRAIN
			| P3MDOUT_B2__OPEN_DRAIN | P3MDOUT_B3__OPEN_DRAIN
			| P3MDOUT_B4__PUSH_PULL | P3MDOUT_B7__OPEN_DRAIN;
	// [P3MDOUT - Port 3 Output Mode]$

	// $[P3MDIN - Port 3 Input Mode]
	// [P3MDIN - Port 3 Input Mode]$

	// $[P3SKIP - Port 3 Skip]
	// [P3SKIP - Port 3 Skip]$

	// $[P3MASK - Port 3 Mask]
	// [P3MASK - Port 3 Mask]$

	// $[P3MAT - Port 3 Match]
	// [P3MAT - Port 3 Match]$
}

//================================================================================
// PBCFG_0_enter_DefaultMode_from_RESET
//================================================================================
extern void PBCFG_0_enter_DefaultMode_from_RESET(void) {
	// $[XBR2 - Port I/O Crossbar 2]
	/*
	 // WEAKPUD (Port I/O Weak Pullup Disable) = PULL_UPS_ENABLED (Weak
	 //     Pullups enabled (except for Ports whose I/O are configured for analog
	 //     mode).)
	 // XBARE (Crossbar Enable) = ENABLED (Crossbar enabled.)
	 // URT1E (UART1 I/O Enable) = DISABLED (UART1 I/O unavailable at Port
	 //     pin.)
	 // URT1RTSE (UART1 RTS Output Enable) = DISABLED (UART1 RTS1 unavailable
	 //     at Port pin.)
	 // URT1CTSE (UART1 CTS Input Enable) = DISABLED (UART1 CTS1 unavailable
	 //     at Port pin.)
	 */
	SFRPAGE = 0x00;
	XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED
			| XBR2_URT1E__DISABLED | XBR2_URT1RTSE__DISABLED
			| XBR2_URT1CTSE__DISABLED;
	// [XBR2 - Port I/O Crossbar 2]$

	// $[PRTDRV - Port Drive Strength]
	// [PRTDRV - Port Drive Strength]$

	// $[XBR0 - Port I/O Crossbar 0]
	// [XBR0 - Port I/O Crossbar 0]$

	// $[XBR1 - Port I/O Crossbar 1]
	// [XBR1 - Port I/O Crossbar 1]$

}

//================================================================================
// INTERRUPT_0_enter_DefaultMode_from_RESET
//================================================================================
extern void INTERRUPT_0_enter_DefaultMode_from_RESET(void) {
	EIE2 = 0x10; // Enable Configurable Logic interrupts

	// $[EIE1 - Extended Interrupt Enable 1]
	// [EIE1 - Extended Interrupt Enable 1]$

	// $[EIE2 - Extended Interrupt Enable 2]
	/*
	 // CL0 (Configurable Logic (CL0) Interrupt Enable) = ENABLED (Enable
	 //     interrupt requests generated by CL0.)
	 // EI2C0 (I2C0 Slave Interrupt Enable) = DISABLED (Disable all I2C0 slave
	 //     interrupts.)
	 // ET4 (Timer 4 Interrupt Enable) = DISABLED (Disable Timer 4
	 //     interrupts.)
	 // ET5 (Timer 5 Interrupt Enable) = DISABLED (Disable Timer 5
	 //     interrupts.)
	 // ES1 (UART1 Interrupt Enable) = DISABLED (Disable UART1 interrupts.)
	 */
	EIE2 = EIE2_CL0__ENABLED | EIE2_EI2C0__DISABLED | EIE2_ET4__DISABLED
			| EIE2_ET5__DISABLED | EIE2_ES1__DISABLED;
	// [EIE2 - Extended Interrupt Enable 2]$

	// $[EIP1H - Extended Interrupt Priority 1 High]
	// [EIP1H - Extended Interrupt Priority 1 High]$

	// $[EIP1 - Extended Interrupt Priority 1 Low]
	// [EIP1 - Extended Interrupt Priority 1 Low]$

	// $[EIP2 - Extended Interrupt Priority 2]
	// [EIP2 - Extended Interrupt Priority 2]$

	// $[EIP2H - Extended Interrupt Priority 2 High]
	// [EIP2H - Extended Interrupt Priority 2 High]$

	// $[IE - Interrupt Enable]
	/*
	 // EA (All Interrupts Enable) = ENABLED (Enable each interrupt according
	 //     to its individual mask setting.)
	 // EX0 (External Interrupt 0 Enable) = DISABLED (Disable external
	 //     interrupt 0.)
	 // EX1 (External Interrupt 1 Enable) = DISABLED (Disable external
	 //     interrupt 1.)
	 // ESPI0 (SPI0 Interrupt Enable) = DISABLED (Disable all SPI0
	 //     interrupts.)
	 // ET0 (Timer 0 Interrupt Enable) = DISABLED (Disable all Timer 0
	 //     interrupt.)
	 // ET1 (Timer 1 Interrupt Enable) = DISABLED (Disable all Timer 1
	 //     interrupt.)
	 // ET2 (Timer 2 Interrupt Enable) = DISABLED (Disable Timer 2 interrupt.)
	 // ES0 (UART0 Interrupt Enable) = DISABLED (Disable UART0 interrupt.)
	 */
	IE = IE_EA__ENABLED | IE_EX0__DISABLED | IE_EX1__DISABLED
			| IE_ESPI0__DISABLED | IE_ET0__DISABLED | IE_ET1__DISABLED
			| IE_ET2__DISABLED | IE_ES0__DISABLED;
	// [IE - Interrupt Enable]$

	// $[IP - Interrupt Priority]
	// [IP - Interrupt Priority]$

	// $[IPH - Interrupt Priority High]
	// [IPH - Interrupt Priority High]$

}

extern void CL_0_enter_DefaultMode_from_RESET(void) {
	// $[CLEN0 - Configurable Logic Enable 0]
	/*
	 // C0EN (CLU0 Enable) = ENABLE (CLU0 is enabled.)
	 // C1EN (CLU1 Enable) = DISABLE (CLU1 is disabled. The output of the
	 //     block will be logic low.)
	 // C2EN (CLU2 Enable) = DISABLE (CLU2 is disabled. The output of the
	 //     block will be logic low.)
	 // C3EN (CLU3 Enable) = DISABLE (CLU3 is disabled. The output of the
	 //     block will be logic low.)
	 */
	CLEN0 = CLEN0_C0EN__ENABLE | CLEN0_C1EN__DISABLE | CLEN0_C2EN__DISABLE
			| CLEN0_C3EN__DISABLE;
	// [CLEN0 - Configurable Logic Enable 0]$

	// $[CLIE0 - Configurable Logic Interrupt Enable 0]
	/*
	 // C0FIE (CLU0 Falling Edge Interrupt Enable) = ENABLE (Interrupts will
	 //     be generated for CLU0 falling-edge events.)
	 // C0RIE (CLU0 Rising Edge Interrupt Enable) = ENABLE (Interrupts will be
	 //     generated for CLU0 rising-edge events.)
	 // C1FIE (CLU1 Falling Edge Interrupt Enable) = DISABLE (Interrupts will
	 //     not be generated for CLU1 falling-edge events.)
	 // C1RIE (CLU1 Rising Edge Interrupt Enable) = DISABLE (Interrupts will
	 //     not be generated for CLU1 rising-edge events.)
	 // C2FIE (CLU2 Falling Edge Interrupt Enable) = DISABLE (Interrupts will
	 //     not be generated for CLU2 falling-edge events.)
	 // C2RIE (CLU2 Rising Edge Interrupt Enable) = DISABLE (Interrupts will
	 //     not be generated for CLU2 rising-edge events.)
	 // C3FIE (CLU3 Falling Edge Interrupt Enable) = DISABLE (Interrupts will
	 //     not be generated for CLU3 falling-edge events.)
	 // C3RIE (CLU3 Rising Edge Interrupt Enable) = DISABLE (Interrupts will
	 //     not be generated for CLU3 rising-edge events.)
	 */
	CLIE0 = CLIE0_C0FIE__ENABLE | CLIE0_C0RIE__ENABLE | CLIE0_C1FIE__DISABLE
			| CLIE0_C1RIE__DISABLE | CLIE0_C2FIE__DISABLE | CLIE0_C2RIE__DISABLE
			| CLIE0_C3FIE__DISABLE | CLIE0_C3RIE__DISABLE;
	// [CLIE0 - Configurable Logic Interrupt Enable 0]$

}

