{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1581519201483 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "elimax 10M50DAF256C8G " "Selected device 10M50DAF256C8G for design \"elimax\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1581519201764 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581519201827 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581519201827 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_altpll_0:altpll_0\|elimax_ghrd_nios_sys_altpll_0_altpll_qvt2:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_altpll_0:altpll_0\|elimax_ghrd_nios_sys_altpll_0_altpll_qvt2:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_altpll_0:altpll_0\|elimax_ghrd_nios_sys_altpll_0_altpll_qvt2:sd1\|wire_pll7_clk\[0\] 9 25 0 0 " "Implementing clock multiplication of 9, clock division of 25, and phase shift of 0 degrees (0 ps) for elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_altpll_0:altpll_0\|elimax_ghrd_nios_sys_altpll_0_altpll_qvt2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 3268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1581519201889 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_altpll_0:altpll_0\|elimax_ghrd_nios_sys_altpll_0_altpll_qvt2:sd1\|wire_pll7_clk\[1\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_altpll_0:altpll_0\|elimax_ghrd_nios_sys_altpll_0_altpll_qvt2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 3269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1581519201889 ""}  } { { "db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 3268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1581519201889 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1581519202092 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF256C8G " "Device 10M08DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581519202777 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF256C8GES " "Device 10M08DAF256C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581519202777 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DAF256C8G " "Device 10M04DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581519202777 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF256C8G " "Device 10M16DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581519202777 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF256C8G " "Device 10M25DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581519202777 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF256C8GES " "Device 10M50DAF256C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581519202777 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF256C8G " "Device 10M40DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581519202777 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1581519202777 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ F8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location F8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 11350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581519202777 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 11352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581519202777 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ F7 " "Pin ~ALTERA_nSTATUS~ is reserved at location F7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 11354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581519202777 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E7 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 11356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581519202777 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1581519202777 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581519202792 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581519202792 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581519202792 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581519202792 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1581519202792 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1581519203044 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_qvf1 " "Entity dcfifo_qvf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581519204200 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1581519204200 ""}
{ "Info" "ISTA_SDC_FOUND" "elimax_cmos.sdc " "Reading SDC File: 'elimax_cmos.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581519204247 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1581519204247 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{elimax_ghrd_nios_sys_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 9 -duty_cycle 50.00 -name \{elimax_ghrd_nios_sys_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{elimax_ghrd_nios_sys_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{elimax_ghrd_nios_sys_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 9 -duty_cycle 50.00 -name \{elimax_ghrd_nios_sys_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{elimax_ghrd_nios_sys_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581519204247 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{elimax_ghrd_nios_sys_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{elimax_ghrd_nios_sys_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{elimax_ghrd_nios_sys_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{elimax_ghrd_nios_sys_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{elimax_ghrd_nios_sys_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{elimax_ghrd_nios_sys_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581519204247 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1581519204247 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1581519204247 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/mondoye/desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/mondoye/desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581519204247 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/mondoye/desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/mondoye/desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581519204263 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/mondoye/desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/mondoye/desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581519204263 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581519204325 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1581519204325 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1581519204372 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1581519204372 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581519204372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581519204372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581519204372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000     CLOCK_25 " "  40.000     CLOCK_25" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581519204372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 111.111 elimax_ghrd_nios_sys_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " " 111.111 elimax_ghrd_nios_sys_inst\|altpll_0\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581519204372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 elimax_ghrd_nios_sys_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " "  10.000 elimax_ghrd_nios_sys_inst\|altpll_0\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581519204372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000         PCLK " "  10.000         PCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581519204372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000       PIXCLK " " 100.000       PIXCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581519204372 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1581519204372 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_25~input (placed in PIN K6 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node CLOCK_25~input (placed in PIN K6 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581519204715 ""}  } { { "elimax.vhd" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/elimax.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 11321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581519204715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_altpll_0:altpll_0\|elimax_ghrd_nios_sys_altpll_0_altpll_qvt2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_altpll_0:altpll_0\|elimax_ghrd_nios_sys_altpll_0_altpll_qvt2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581519204715 ""}  } { { "db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 3268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581519204715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_altpll_0:altpll_0\|elimax_ghrd_nios_sys_altpll_0_altpll_qvt2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_altpll_0:altpll_0\|elimax_ghrd_nios_sys_altpll_0_altpll_qvt2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581519204715 ""}  } { { "db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 3268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581519204715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PIXCLK~input (placed in PIN J11 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node PIXCLK~input (placed in PIN J11 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581519204715 ""}  } { { "elimax.vhd" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/elimax.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 11325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581519204715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581519204715 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 10832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581519204715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581519204715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al " "Destination node elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al" {  } { { "db/ip/elimax_ghrd_nios_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/i2c_master_bit_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 1623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581519204715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en " "Destination node elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en" {  } { { "db/ip/elimax_ghrd_nios_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/i2c_master_bit_ctrl.v" 175 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 1613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581519204715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition " "Destination node elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition" {  } { { "db/ip/elimax_ghrd_nios_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/i2c_master_bit_ctrl.v" 228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 1620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581519204715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop " "Destination node elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop" {  } { { "db/ip/elimax_ghrd_nios_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/i2c_master_bit_ctrl.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 1622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581519204715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[7\] " "Destination node elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[7\]" {  } { { "db/ip/elimax_ghrd_nios_sys/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 1647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581519204715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|cr\[3\] " "Destination node elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|cr\[3\]" {  } { { "db/ip/elimax_ghrd_nios_sys/submodules/i2c_master_top.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/i2c_master_top.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 1721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581519204715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[6\] " "Destination node elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[6\]" {  } { { "db/ip/elimax_ghrd_nios_sys/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581519204715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|wb_inta_o " "Destination node elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|wb_inta_o" {  } { { "db/ip/elimax_ghrd_nios_sys/submodules/i2c_master_top.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/i2c_master_top.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 1742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581519204715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[5\] " "Destination node elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[5\]" {  } { { "db/ip/elimax_ghrd_nios_sys/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 1649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581519204715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[0\] " "Destination node elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[0\]" {  } { { "db/ip/elimax_ghrd_nios_sys/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 1654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581519204715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1581519204715 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1581519204715 ""}  } { { "db/ip/elimax_ghrd_nios_sys/submodules/altera_reset_controller.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581519204715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581519204715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_nios2_gen2_0:nios2_gen2_0\|elimax_ghrd_nios_sys_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_nios2_gen2_0:nios2_gen2_0\|elimax_ghrd_nios_sys_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 3009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581519204715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|altera_reset_controller:rst_controller_002\|WideOr0~0 " "Destination node elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|altera_reset_controller:rst_controller_002\|WideOr0~0" {  } { { "db/ip/elimax_ghrd_nios_sys/submodules/altera_reset_controller.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 4249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581519204715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_nios2_gen2_0:nios2_gen2_0\|elimax_ghrd_nios_sys_nios2_gen2_0_cpu:cpu\|elimax_ghrd_nios_sys_nios2_gen2_0_cpu_nios2_oci:the_elimax_ghrd_nios_sys_nios2_gen2_0_cpu_nios2_oci\|elimax_ghrd_nios_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_elimax_ghrd_nios_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_nios2_gen2_0:nios2_gen2_0\|elimax_ghrd_nios_sys_nios2_gen2_0_cpu:cpu\|elimax_ghrd_nios_sys_nios2_gen2_0_cpu_nios2_oci:the_elimax_ghrd_nios_sys_nios2_gen2_0_cpu_nios2_oci\|elimax_ghrd_nios_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_elimax_ghrd_nios_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_nios2_gen2_0:nios2_gen2_0\|elimax_ghrd_nios_sys_nios2_gen2_0_cpu:cpu\|elimax_ghrd_nios_sys_nios2_gen2_0_cpu_nios2_oci:the_elimax_ghrd_nios_sys_nios2_gen2_0_cpu_nios2_oci\|elimax_ghrd_nios_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_elimax_ghrd_nios_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 2247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581519204715 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1581519204715 ""}  } { { "db/ip/elimax_ghrd_nios_sys/submodules/altera_reset_controller.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581519204715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|altera_reset_controller:rst_controller_002\|merged_reset~0  " "Automatically promoted node elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|altera_reset_controller:rst_controller_002\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581519204715 ""}  } { { "db/ip/elimax_ghrd_nios_sys/submodules/altera_reset_controller.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 5964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581519204715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581519204715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_altpll_0:altpll_0\|readdata\[0\]~1 " "Destination node elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_altpll_0:altpll_0\|readdata\[0\]~1" {  } { { "db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" 270 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 5699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581519204715 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1581519204715 ""}  } { { "db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" 286 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 3299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581519204715 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1581519205512 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1581519205527 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1581519205527 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581519205527 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581519205527 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1581519205543 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1581519205543 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1581519205543 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1581519205808 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1581519205808 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1581519205808 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_altpll_0:altpll_0\|elimax_ghrd_nios_sys_altpll_0_altpll_qvt2:sd1\|pll7 compensate_clock 0 " "PLL \"elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_altpll_0:altpll_0\|elimax_ghrd_nios_sys_altpll_0_altpll_qvt2:sd1\|pll7\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" 150 -1 0 } } { "db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" 306 0 0 } } { "db/ip/elimax_ghrd_nios_sys/elimax_ghrd_nios_sys.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/elimax_ghrd_nios_sys.v" 176 0 0 } } { "elimax.vhd" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/elimax.vhd" 136 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1581519205903 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_altpll_0:altpll_0\|elimax_ghrd_nios_sys_altpll_0_altpll_qvt2:sd1\|pll7 clk\[0\] EXTCLOCK~output " "PLL \"elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_altpll_0:altpll_0\|elimax_ghrd_nios_sys_altpll_0_altpll_qvt2:sd1\|pll7\" output port clk\[0\] feeds output pin \"EXTCLOCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" 150 -1 0 } } { "db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" 306 0 0 } } { "db/ip/elimax_ghrd_nios_sys/elimax_ghrd_nios_sys.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/elimax_ghrd_nios_sys.v" 176 0 0 } } { "elimax.vhd" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/elimax.vhd" 136 0 0 } } { "elimax.vhd" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/elimax.vhd" 19 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1581519205903 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_altpll_0:altpll_0\|elimax_ghrd_nios_sys_altpll_0_altpll_qvt2:sd1\|pll7 clk\[1\] PCLK~output " "PLL \"elimax_ghrd_nios_sys:elimax_ghrd_nios_sys_inst\|elimax_ghrd_nios_sys_altpll_0:altpll_0\|elimax_ghrd_nios_sys_altpll_0_altpll_qvt2:sd1\|pll7\" output port clk\[1\] feeds output pin \"PCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" 150 -1 0 } } { "db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/submodules/elimax_ghrd_nios_sys_altpll_0.v" 306 0 0 } } { "db/ip/elimax_ghrd_nios_sys/elimax_ghrd_nios_sys.v" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/db/ip/elimax_ghrd_nios_sys/elimax_ghrd_nios_sys.v" 176 0 0 } } { "elimax.vhd" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/elimax.vhd" 136 0 0 } } { "elimax.vhd" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/elimax.vhd" 34 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1581519205903 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK1_CK " "Node \"HBUS_BNK1_CK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK1_CK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK1_DQ\[0\] " "Node \"HBUS_BNK1_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK1_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK1_DQ\[1\] " "Node \"HBUS_BNK1_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK1_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK1_DQ\[2\] " "Node \"HBUS_BNK1_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK1_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK1_DQ\[3\] " "Node \"HBUS_BNK1_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK1_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK1_DQ\[4\] " "Node \"HBUS_BNK1_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK1_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK1_DQ\[5\] " "Node \"HBUS_BNK1_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK1_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK1_DQ\[6\] " "Node \"HBUS_BNK1_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK1_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK1_DQ\[7\] " "Node \"HBUS_BNK1_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK1_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK1_INT_N " "Node \"HBUS_BNK1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK1_RSTO_N " "Node \"HBUS_BNK1_RSTO_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK1_RSTO_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK1_RST_N " "Node \"HBUS_BNK1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK1_RWDS " "Node \"HBUS_BNK1_RWDS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK1_RWDS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK2_CK " "Node \"HBUS_BNK2_CK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK2_CK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK2_DQ\[0\] " "Node \"HBUS_BNK2_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK2_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK2_DQ\[1\] " "Node \"HBUS_BNK2_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK2_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK2_DQ\[2\] " "Node \"HBUS_BNK2_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK2_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK2_DQ\[3\] " "Node \"HBUS_BNK2_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK2_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK2_DQ\[4\] " "Node \"HBUS_BNK2_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK2_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK2_DQ\[5\] " "Node \"HBUS_BNK2_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK2_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK2_DQ\[6\] " "Node \"HBUS_BNK2_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK2_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK2_DQ\[7\] " "Node \"HBUS_BNK2_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK2_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK2_INT_N " "Node \"HBUS_BNK2_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK2_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK2_RSTO_N " "Node \"HBUS_BNK2_RSTO_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK2_RSTO_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK2_RST_N " "Node \"HBUS_BNK2_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK2_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_BNK2_RWDS " "Node \"HBUS_BNK2_RWDS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_BNK2_RWDS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_FLASH1_CS_N " "Node \"HBUS_FLASH1_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_FLASH1_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_FLASH2_CS_N " "Node \"HBUS_FLASH2_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_FLASH2_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_RAM1_CS_N " "Node \"HBUS_RAM1_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_RAM1_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HBUS_RAM2_CS_N " "Node \"HBUS_RAM2_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HBUS_RAM2_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCL " "Node \"I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDA " "Node \"I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "INEMO_CSN " "Node \"INEMO_CSN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INEMO_CSN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LAN_CLOCK_50 " "Node \"LAN_CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LAN_CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_1_EN " "Node \"LED_1_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_1_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_2_EN " "Node \"LED_2_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_2_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_DRIVE_EN " "Node \"LED_DRIVE_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_DRIVE_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_FAULT_N " "Node \"LED_FAULT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_FAULT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK_8MHZ " "Node \"MAX10_CLK_8MHZ\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK_8MHZ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QSPI_IO0 " "Node \"QSPI_IO0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QSPI_IO0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QSPI_IO1 " "Node \"QSPI_IO1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QSPI_IO1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QSPI_IO2 " "Node \"QSPI_IO2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QSPI_IO2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QSPI_IO3 " "Node \"QSPI_IO3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QSPI_IO3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QSPI_NCS " "Node \"QSPI_NCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QSPI_NCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QSPI_RESETN " "Node \"QSPI_RESETN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QSPI_RESETN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QSPI_SCK " "Node \"QSPI_SCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QSPI_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_MISO " "Node \"SPI_MISO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_MISO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_MOSI " "Node \"SPI_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_SCLK " "Node \"SPI_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581519206184 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1581519206184 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581519206184 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1581519206199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1581519208293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581519209313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1581519209375 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1581519217592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581519217592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1581519218716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1581519224438 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1581519224438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1581519228109 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1581519228109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581519228109 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.34 " "Total time spent on timing analysis during the Fitter is 5.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1581519228374 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581519228421 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581519230873 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581519230873 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581519233748 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581519235296 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1581519235889 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PMODE0 a permanently disabled " "Pin PMODE0 has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PMODE0 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMODE0" } } } } { "elimax.vhd" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/elimax.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581519235904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PMODE1 a permanently disabled " "Pin PMODE1 has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PMODE1 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMODE1" } } } } { "elimax.vhd" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/elimax.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581519235904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PMODE2 a permanently disabled " "Pin PMODE2 has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PMODE2 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMODE2" } } } } { "elimax.vhd" "" { Text "C:/Users/mondoye/Desktop/elimax_uca/elimax.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mondoye/Desktop/elimax_uca/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581519235904 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1581519235904 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mondoye/Desktop/elimax_uca/output_files/elimax.fit.smsg " "Generated suppressed messages file C:/Users/mondoye/Desktop/elimax_uca/output_files/elimax.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1581519236202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 57 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1302 " "Peak virtual memory: 1302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581519237998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 12 15:53:57 2020 " "Processing ended: Wed Feb 12 15:53:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581519237998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581519237998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581519237998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1581519237998 ""}
