cscope 15 $HOME\Google Drive\Elektronik\EM_BLOCKS\Projekte\Solarsteuerung"               0000825853
	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST06F4~1.H

30 #ide
__STM32F37X_TIM_H


31 
	#__STM32F37X_TIM_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

57 
ut16_t
 
TIM_Psr
;

60 
ut16_t
 
TIM_CouMode
;

63 
ut32_t
 
TIM_Piod
;

68 
ut16_t
 
TIM_ClockDivisi
;

71 
ut8_t
 
TIM_RiCou
;

80 } 
	tTIM_TimeBaInTyDef
;

88 
ut16_t
 
TIM_OCMode
;

91 
ut16_t
 
TIM_OuutS
;

94 
ut16_t
 
TIM_OuutNS
;

98 
ut32_t
 
TIM_Pul
;

102 
ut16_t
 
TIM_OCPެy
;

105 
ut16_t
 
TIM_OCNPެy
;

109 
ut16_t
 
TIM_OCIdS
;

113 
ut16_t
 
TIM_OCNIdS
;

117 } 
	tTIM_OCInTyDef
;

126 
ut16_t
 
TIM_Chl
;

129 
ut16_t
 
TIM_ICPެy
;

132 
ut16_t
 
TIM_ICSei
;

135 
ut16_t
 
TIM_ICPsr
;

138 
ut16_t
 
TIM_ICFr
;

140 } 
	tTIM_ICInTyDef
;

150 
ut16_t
 
TIM_OSSRS
;

153 
ut16_t
 
TIM_OSSIS
;

156 
ut16_t
 
TIM_LOCKLev
;

159 
ut16_t
 
TIM_DdTime
;

163 
ut16_t
 
TIM_Bak
;

166 
ut16_t
 
TIM_BakPެy
;

169 
ut16_t
 
TIM_AutomicOuut
;

172 } 
	tTIM_BDTRInTyDef
;

178 
	#IS_TIM_ALL_PERIPH
(
PERIPH
(((PERIPH=
TIM2
) || \

179 ((
PERIPH
=
TIM3
) || \

180 ((
PERIPH
=
TIM4
) || \

181 ((
PERIPH
=
TIM5
) || \

182 ((
PERIPH
=
TIM6
) || \

183 ((
PERIPH
=
TIM7
) || \

184 ((
PERIPH
=
TIM12
)|| \

185 ((
PERIPH
=
TIM13
)|| \

186 ((
PERIPH
=
TIM14
)|| \

187 ((
PERIPH
=
TIM15
)|| \

188 ((
PERIPH
=
TIM16
)|| \

189 ((
PERIPH
=
TIM17
)|| \

190 ((
PERIPH
=
TIM18
)|| \

191 ((
PERIPH
=
TIM19
))

	)

194 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
((PERIPH=
TIM14
)

	)

197 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
(((PERIPH=
TIM15
)|| \

198 ((
PERIPH
=
TIM16
)|| \

199 ((
PERIPH
=
TIM17
))

	)

202 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
(((PERIPH=
TIM2
) || \

203 ((
PERIPH
=
TIM3
) || \

204 ((
PERIPH
=
TIM4
) || \

205 ((
PERIPH
=
TIM5
) || \

206 ((
PERIPH
=
TIM19
))

	)

209 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
(((PERIPH=
TIM2
) || \

210 ((
PERIPH
=
TIM3
) || \

211 ((
PERIPH
=
TIM4
) || \

212 ((
PERIPH
=
TIM5
) || \

213 ((
PERIPH
=
TIM15
)|| \

214 ((
PERIPH
=
TIM16
)|| \

215 ((
PERIPH
=
TIM17
) || \

216 ((
PERIPH
=
TIM19
))

	)

219 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
(((PERIPH=
TIM2
) || \

220 ((
PERIPH
=
TIM3
) || \

221 ((
PERIPH
=
TIM4
) || \

222 ((
PERIPH
=
TIM5
) || \

223 ((
PERIPH
=
TIM15
) || \

224 ((
PERIPH
=
TIM19
))

	)

227 
	#IS_TIM_LIST6_PERIPH
(
PERIPH
(((PERIPH=
TIM2
) || \

228 ((
PERIPH
=
TIM3
) || \

229 ((
PERIPH
=
TIM4
) || \

230 ((
PERIPH
=
TIM5
) || \

231 ((
PERIPH
=
TIM12
)|| \

232 ((
PERIPH
=
TIM15
)|| \

233 ((
PERIPH
=
TIM19
))

	)

236 
	#IS_TIM_LIST7_PERIPH
(
PERIPH
(((PERIPH=
TIM2
) || \

237 ((
PERIPH
=
TIM3
) || \

238 ((
PERIPH
=
TIM4
) || \

239 ((
PERIPH
=
TIM5
) || \

240 ((
PERIPH
=
TIM6
) || \

241 ((
PERIPH
=
TIM7
) || \

242 ((
PERIPH
=
TIM12
)|| \

243 ((
PERIPH
=
TIM15
)|| \

244 ((
PERIPH
=
TIM18
)|| \

245 ((
PERIPH
=
TIM19
))

	)

248 
	#IS_TIM_LIST8_PERIPH
(
PERIPH
(((PERIPH=
TIM2
) || \

249 ((
PERIPH
=
TIM3
) || \

250 ((
PERIPH
=
TIM4
) || \

251 ((
PERIPH
=
TIM5
) || \

252 ((
PERIPH
=
TIM12
)|| \

253 ((
PERIPH
=
TIM13
)|| \

254 ((
PERIPH
=
TIM14
)|| \

255 ((
PERIPH
=
TIM15
)|| \

256 ((
PERIPH
=
TIM16
)|| \

257 ((
PERIPH
=
TIM17
)|| \

258 ((
PERIPH
=
TIM19
))

	)

261 
	#IS_TIM_LIST9_PERIPH
(
PERIPH
(((PERIPH=
TIM2
) || \

262 ((
PERIPH
=
TIM3
) || \

263 ((
PERIPH
=
TIM4
) || \

264 ((
PERIPH
=
TIM5
) || \

265 ((
PERIPH
=
TIM6
) || \

266 ((
PERIPH
=
TIM7
) || \

267 ((
PERIPH
=
TIM15
)|| \

268 ((
PERIPH
=
TIM16
)|| \

269 ((
PERIPH
=
TIM17
)|| \

270 ((
PERIPH
=
TIM18
)|| \

271 ((
PERIPH
=
TIM19
))

	)

281 
	#TIM_OCMode_Timg
 ((
ut16_t
)0x0000)

	)

282 
	#TIM_OCMode_Aive
 ((
ut16_t
)0x0010)

	)

283 
	#TIM_OCMode_Iive
 ((
ut16_t
)0x0020)

	)

284 
	#TIM_OCMode_Togg
 ((
ut16_t
)0x0030)

	)

285 
	#TIM_OCMode_PWM1
 ((
ut16_t
)0x0060)

	)

286 
	#TIM_OCMode_PWM2
 ((
ut16_t
)0x0070)

	)

287 
	#IS_TIM_OC_MODE
(
MODE
(((MODE=
TIM_OCMode_Timg
) || \

288 ((
MODE
=
TIM_OCMode_Aive
) || \

289 ((
MODE
=
TIM_OCMode_Iive
) || \

290 ((
MODE
=
TIM_OCMode_Togg
)|| \

291 ((
MODE
=
TIM_OCMode_PWM1
) || \

292 ((
MODE
=
TIM_OCMode_PWM2
))

	)

293 
	#IS_TIM_OCM
(
MODE
(((MODE=
TIM_OCMode_Timg
) || \

294 ((
MODE
=
TIM_OCMode_Aive
) || \

295 ((
MODE
=
TIM_OCMode_Iive
) || \

296 ((
MODE
=
TIM_OCMode_Togg
)|| \

297 ((
MODE
=
TIM_OCMode_PWM1
) || \

298 ((
MODE
=
TIM_OCMode_PWM2
) || \

299 ((
MODE
=
TIM_FdAi_Aive
) || \

300 ((
MODE
=
TIM_FdAi_InAive
))

	)

309 
	#TIM_OPMode_Sg
 ((
ut16_t
)0x0008)

	)

310 
	#TIM_OPMode_Rive
 ((
ut16_t
)0x0000)

	)

311 
	#IS_TIM_OPM_MODE
(
MODE
(((MODE=
TIM_OPMode_Sg
) || \

312 ((
MODE
=
TIM_OPMode_Rive
))

	)

321 
	#TIM_Chl_1
 ((
ut16_t
)0x0000)

	)

322 
	#TIM_Chl_2
 ((
ut16_t
)0x0004)

	)

323 
	#TIM_Chl_3
 ((
ut16_t
)0x0008)

	)

324 
	#TIM_Chl_4
 ((
ut16_t
)0x000C)

	)

325 
	#IS_TIM_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

326 ((
CHANNEL
=
TIM_Chl_2
) || \

327 ((
CHANNEL
=
TIM_Chl_3
) || \

328 ((
CHANNEL
=
TIM_Chl_4
))

	)

329 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

330 ((
CHANNEL
=
TIM_Chl_2
))

	)

331 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

332 ((
CHANNEL
=
TIM_Chl_2
) || \

333 ((
CHANNEL
=
TIM_Chl_3
))

	)

342 
	#TIM_CKD_DIV1
 ((
ut16_t
)0x0000)

	)

343 
	#TIM_CKD_DIV2
 ((
ut16_t
)0x0100)

	)

344 
	#TIM_CKD_DIV4
 ((
ut16_t
)0x0200)

	)

345 
	#IS_TIM_CKD_DIV
(
DIV
(((DIV=
TIM_CKD_DIV1
) || \

346 ((
DIV
=
TIM_CKD_DIV2
) || \

347 ((
DIV
=
TIM_CKD_DIV4
))

	)

356 
	#TIM_CouMode_Up
 ((
ut16_t
)0x0000)

	)

357 
	#TIM_CouMode_Down
 ((
ut16_t
)0x0010)

	)

358 
	#TIM_CouMode_CrAligd1
 ((
ut16_t
)0x0020)

	)

359 
	#TIM_CouMode_CrAligd2
 ((
ut16_t
)0x0040)

	)

360 
	#TIM_CouMode_CrAligd3
 ((
ut16_t
)0x0060)

	)

361 
	#IS_TIM_COUNTER_MODE
(
MODE
(((MODE=
TIM_CouMode_Up
) || \

362 ((
MODE
=
TIM_CouMode_Down
) || \

363 ((
MODE
=
TIM_CouMode_CrAligd1
) || \

364 ((
MODE
=
TIM_CouMode_CrAligd2
) || \

365 ((
MODE
=
TIM_CouMode_CrAligd3
))

	)

374 
	#TIM_OCPެy_High
 ((
ut16_t
)0x0000)

	)

375 
	#TIM_OCPެy_Low
 ((
ut16_t
)0x0002)

	)

376 
	#IS_TIM_OC_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCPެy_High
) || \

377 ((
POLARITY
=
TIM_OCPެy_Low
))

	)

386 
	#TIM_OCNPެy_High
 ((
ut16_t
)0x0000)

	)

387 
	#TIM_OCNPެy_Low
 ((
ut16_t
)0x0008)

	)

388 
	#IS_TIM_OCN_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCNPެy_High
) || \

389 ((
POLARITY
=
TIM_OCNPެy_Low
))

	)

398 
	#TIM_OuutS_Dib
 ((
ut16_t
)0x0000)

	)

399 
	#TIM_OuutS_Eb
 ((
ut16_t
)0x0001)

	)

400 
	#IS_TIM_OUTPUT_STATE
(
STATE
(((STATE=
TIM_OuutS_Dib
) || \

401 ((
STATE
=
TIM_OuutS_Eb
))

	)

410 
	#TIM_OuutNS_Dib
 ((
ut16_t
)0x0000)

	)

411 
	#TIM_OuutNS_Eb
 ((
ut16_t
)0x0004)

	)

412 
	#IS_TIM_OUTPUTN_STATE
(
STATE
(((STATE=
TIM_OuutNS_Dib
) || \

413 ((
STATE
=
TIM_OuutNS_Eb
))

	)

422 
	#TIM_CCx_Eb
 ((
ut16_t
)0x0001)

	)

423 
	#TIM_CCx_Dib
 ((
ut16_t
)0x0000)

	)

424 
	#IS_TIM_CCX
(
CCX
(((CCX=
TIM_CCx_Eb
) || \

425 ((
CCX
=
TIM_CCx_Dib
))

	)

434 
	#TIM_CCxN_Eb
 ((
ut16_t
)0x0004)

	)

435 
	#TIM_CCxN_Dib
 ((
ut16_t
)0x0000)

	)

436 
	#IS_TIM_CCXN
(
CCXN
(((CCXN=
TIM_CCxN_Eb
) || \

437 ((
CCXN
=
TIM_CCxN_Dib
))

	)

446 
	#TIM_Bak_Eb
 ((
ut16_t
)0x1000)

	)

447 
	#TIM_Bak_Dib
 ((
ut16_t
)0x0000)

	)

448 
	#IS_TIM_BREAK_STATE
(
STATE
(((STATE=
TIM_Bak_Eb
) || \

449 ((
STATE
=
TIM_Bak_Dib
))

	)

458 
	#TIM_BakPެy_Low
 ((
ut16_t
)0x0000)

	)

459 
	#TIM_BakPެy_High
 ((
ut16_t
)0x2000)

	)

460 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
(((POLARITY=
TIM_BakPެy_Low
) || \

461 ((
POLARITY
=
TIM_BakPެy_High
))

	)

470 
	#TIM_AutomicOuut_Eb
 ((
ut16_t
)0x4000)

	)

471 
	#TIM_AutomicOuut_Dib
 ((
ut16_t
)0x0000)

	)

472 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
(((STATE=
TIM_AutomicOuut_Eb
) || \

473 ((
STATE
=
TIM_AutomicOuut_Dib
))

	)

482 
	#TIM_LOCKLev_OFF
 ((
ut16_t
)0x0000)

	)

483 
	#TIM_LOCKLev_1
 ((
ut16_t
)0x0100)

	)

484 
	#TIM_LOCKLev_2
 ((
ut16_t
)0x0200)

	)

485 
	#TIM_LOCKLev_3
 ((
ut16_t
)0x0300)

	)

486 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
(((LEVEL=
TIM_LOCKLev_OFF
) || \

487 ((
LEVEL
=
TIM_LOCKLev_1
) || \

488 ((
LEVEL
=
TIM_LOCKLev_2
) || \

489 ((
LEVEL
=
TIM_LOCKLev_3
))

	)

498 
	#TIM_OSSIS_Eb
 ((
ut16_t
)0x0400)

	)

499 
	#TIM_OSSIS_Dib
 ((
ut16_t
)0x0000)

	)

500 
	#IS_TIM_OSSI_STATE
(
STATE
(((STATE=
TIM_OSSIS_Eb
) || \

501 ((
STATE
=
TIM_OSSIS_Dib
))

	)

510 
	#TIM_OSSRS_Eb
 ((
ut16_t
)0x0800)

	)

511 
	#TIM_OSSRS_Dib
 ((
ut16_t
)0x0000)

	)

512 
	#IS_TIM_OSSR_STATE
(
STATE
(((STATE=
TIM_OSSRS_Eb
) || \

513 ((
STATE
=
TIM_OSSRS_Dib
))

	)

522 
	#TIM_OCIdS_S
 ((
ut16_t
)0x0100)

	)

523 
	#TIM_OCIdS_Ret
 ((
ut16_t
)0x0000)

	)

524 
	#IS_TIM_OCIDLE_STATE
(
STATE
(((STATE=
TIM_OCIdS_S
) || \

525 ((
STATE
=
TIM_OCIdS_Ret
))

	)

534 
	#TIM_OCNIdS_S
 ((
ut16_t
)0x0200)

	)

535 
	#TIM_OCNIdS_Ret
 ((
ut16_t
)0x0000)

	)

536 
	#IS_TIM_OCNIDLE_STATE
(
STATE
(((STATE=
TIM_OCNIdS_S
) || \

537 ((
STATE
=
TIM_OCNIdS_Ret
))

	)

546 
	#TIM_ICPެy_Risg
 ((
ut16_t
)0x0000)

	)

547 
	#TIM_ICPެy_Flg
 ((
ut16_t
)0x0002)

	)

548 
	#TIM_ICPެy_BhEdge
 ((
ut16_t
)0x000A)

	)

549 
	#IS_TIM_IC_POLARITY
(
POLARITY
(((POLARITY=
TIM_ICPެy_Risg
) || \

550 ((
POLARITY
=
TIM_ICPެy_Flg
))

	)

551 
	#IS_TIM_IC_POLARITY_LITE
(
POLARITY
(((POLARITY=
TIM_ICPެy_Risg
) || \

552 ((
POLARITY
=
TIM_ICPެy_Flg
)|| \

553 ((
POLARITY
=
TIM_ICPެy_BhEdge
))

	)

562 
	#TIM_ICSei_DeTI
 ((
ut16_t
)0x0001

	)

564 
	#TIM_ICSei_IndeTI
 ((
ut16_t
)0x0002

	)

566 
	#TIM_ICSei_TRC
 ((
ut16_t
)0x0003

	)

567 
	#IS_TIM_IC_SELECTION
(
SELECTION
(((SELECTION=
TIM_ICSei_DeTI
) || \

568 ((
SELECTION
=
TIM_ICSei_IndeTI
) || \

569 ((
SELECTION
=
TIM_ICSei_TRC
))

	)

578 
	#TIM_ICPSC_DIV1
 ((
ut16_t
)0x0000

	)

579 
	#TIM_ICPSC_DIV2
 ((
ut16_t
)0x0004

	)

580 
	#TIM_ICPSC_DIV4
 ((
ut16_t
)0x0008

	)

581 
	#TIM_ICPSC_DIV8
 ((
ut16_t
)0x000C

	)

582 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ICPSC_DIV1
) || \

583 ((
PRESCALER
=
TIM_ICPSC_DIV2
) || \

584 ((
PRESCALER
=
TIM_ICPSC_DIV4
) || \

585 ((
PRESCALER
=
TIM_ICPSC_DIV8
))

	)

594 
	#TIM_IT_Upde
 ((
ut16_t
)0x0001)

	)

595 
	#TIM_IT_CC1
 ((
ut16_t
)0x0002)

	)

596 
	#TIM_IT_CC2
 ((
ut16_t
)0x0004)

	)

597 
	#TIM_IT_CC3
 ((
ut16_t
)0x0008)

	)

598 
	#TIM_IT_CC4
 ((
ut16_t
)0x0010)

	)

599 
	#TIM_IT_COM
 ((
ut16_t
)0x0020)

	)

600 
	#TIM_IT_Trigg
 ((
ut16_t
)0x0040)

	)

601 
	#TIM_IT_Bak
 ((
ut16_t
)0x0080)

	)

602 
	#IS_TIM_IT
(
IT
((((IT& (
ut16_t
)0xFF00=0x0000&& ((IT!0x0000))

	)

604 
	#IS_TIM_GET_IT
(
IT
(((IT=
TIM_IT_Upde
) || \

605 ((
IT
=
TIM_IT_CC1
) || \

606 ((
IT
=
TIM_IT_CC2
) || \

607 ((
IT
=
TIM_IT_CC3
) || \

608 ((
IT
=
TIM_IT_CC4
) || \

609 ((
IT
=
TIM_IT_COM
) || \

610 ((
IT
=
TIM_IT_Trigg
) || \

611 ((
IT
=
TIM_IT_Bak
))

	)

620 
	#TIM_DMABa_CR1
 ((
ut16_t
)0x0000)

	)

621 
	#TIM_DMABa_CR2
 ((
ut16_t
)0x0001)

	)

622 
	#TIM_DMABa_SMCR
 ((
ut16_t
)0x0002)

	)

623 
	#TIM_DMABa_DIER
 ((
ut16_t
)0x0003)

	)

624 
	#TIM_DMABa_SR
 ((
ut16_t
)0x0004)

	)

625 
	#TIM_DMABa_EGR
 ((
ut16_t
)0x0005)

	)

626 
	#TIM_DMABa_CCMR1
 ((
ut16_t
)0x0006)

	)

627 
	#TIM_DMABa_CCMR2
 ((
ut16_t
)0x0007)

	)

628 
	#TIM_DMABa_CCER
 ((
ut16_t
)0x0008)

	)

629 
	#TIM_DMABa_CNT
 ((
ut16_t
)0x0009)

	)

630 
	#TIM_DMABa_PSC
 ((
ut16_t
)0x000A)

	)

631 
	#TIM_DMABa_ARR
 ((
ut16_t
)0x000B)

	)

632 
	#TIM_DMABa_RCR
 ((
ut16_t
)0x000C)

	)

633 
	#TIM_DMABa_CCR1
 ((
ut16_t
)0x000D)

	)

634 
	#TIM_DMABa_CCR2
 ((
ut16_t
)0x000E)

	)

635 
	#TIM_DMABa_CCR3
 ((
ut16_t
)0x000F)

	)

636 
	#TIM_DMABa_CCR4
 ((
ut16_t
)0x0010)

	)

637 
	#TIM_DMABa_BDTR
 ((
ut16_t
)0x0011)

	)

638 
	#TIM_DMABa_DCR
 ((
ut16_t
)0x0012)

	)

639 
	#TIM_DMABa_OR
 ((
ut16_t
)0x0013)

	)

640 
	#IS_TIM_DMA_BASE
(
BASE
(((BASE=
TIM_DMABa_CR1
) || \

641 ((
BASE
=
TIM_DMABa_CR2
) || \

642 ((
BASE
=
TIM_DMABa_SMCR
) || \

643 ((
BASE
=
TIM_DMABa_DIER
) || \

644 ((
BASE
=
TIM_DMABa_SR
) || \

645 ((
BASE
=
TIM_DMABa_EGR
) || \

646 ((
BASE
=
TIM_DMABa_CCMR1
) || \

647 ((
BASE
=
TIM_DMABa_CCMR2
) || \

648 ((
BASE
=
TIM_DMABa_CCER
) || \

649 ((
BASE
=
TIM_DMABa_CNT
) || \

650 ((
BASE
=
TIM_DMABa_PSC
) || \

651 ((
BASE
=
TIM_DMABa_ARR
) || \

652 ((
BASE
=
TIM_DMABa_RCR
) || \

653 ((
BASE
=
TIM_DMABa_CCR1
) || \

654 ((
BASE
=
TIM_DMABa_CCR2
) || \

655 ((
BASE
=
TIM_DMABa_CCR3
) || \

656 ((
BASE
=
TIM_DMABa_CCR4
) || \

657 ((
BASE
=
TIM_DMABa_BDTR
) || \

658 ((
BASE
=
TIM_DMABa_OR
) || \

659 ((
BASE
=
TIM_DMABa_DCR
))

	)

668 
	#TIM_DMABurLgth_1Tnsr
 ((
ut16_t
)0x0000)

	)

669 
	#TIM_DMABurLgth_2Tnsrs
 ((
ut16_t
)0x0100)

	)

670 
	#TIM_DMABurLgth_3Tnsrs
 ((
ut16_t
)0x0200)

	)

671 
	#TIM_DMABurLgth_4Tnsrs
 ((
ut16_t
)0x0300)

	)

672 
	#TIM_DMABurLgth_5Tnsrs
 ((
ut16_t
)0x0400)

	)

673 
	#TIM_DMABurLgth_6Tnsrs
 ((
ut16_t
)0x0500)

	)

674 
	#TIM_DMABurLgth_7Tnsrs
 ((
ut16_t
)0x0600)

	)

675 
	#TIM_DMABurLgth_8Tnsrs
 ((
ut16_t
)0x0700)

	)

676 
	#TIM_DMABurLgth_9Tnsrs
 ((
ut16_t
)0x0800)

	)

677 
	#TIM_DMABurLgth_10Tnsrs
 ((
ut16_t
)0x0900)

	)

678 
	#TIM_DMABurLgth_11Tnsrs
 ((
ut16_t
)0x0A00)

	)

679 
	#TIM_DMABurLgth_12Tnsrs
 ((
ut16_t
)0x0B00)

	)

680 
	#TIM_DMABurLgth_13Tnsrs
 ((
ut16_t
)0x0C00)

	)

681 
	#TIM_DMABurLgth_14Tnsrs
 ((
ut16_t
)0x0D00)

	)

682 
	#TIM_DMABurLgth_15Tnsrs
 ((
ut16_t
)0x0E00)

	)

683 
	#TIM_DMABurLgth_16Tnsrs
 ((
ut16_t
)0x0F00)

	)

684 
	#TIM_DMABurLgth_17Tnsrs
 ((
ut16_t
)0x1000)

	)

685 
	#TIM_DMABurLgth_18Tnsrs
 ((
ut16_t
)0x1100)

	)

686 
	#IS_TIM_DMA_LENGTH
(
LENGTH
(((LENGTH=
TIM_DMABurLgth_1Tnsr
) || \

687 ((
LENGTH
=
TIM_DMABurLgth_2Tnsrs
) || \

688 ((
LENGTH
=
TIM_DMABurLgth_3Tnsrs
) || \

689 ((
LENGTH
=
TIM_DMABurLgth_4Tnsrs
) || \

690 ((
LENGTH
=
TIM_DMABurLgth_5Tnsrs
) || \

691 ((
LENGTH
=
TIM_DMABurLgth_6Tnsrs
) || \

692 ((
LENGTH
=
TIM_DMABurLgth_7Tnsrs
) || \

693 ((
LENGTH
=
TIM_DMABurLgth_8Tnsrs
) || \

694 ((
LENGTH
=
TIM_DMABurLgth_9Tnsrs
) || \

695 ((
LENGTH
=
TIM_DMABurLgth_10Tnsrs
) || \

696 ((
LENGTH
=
TIM_DMABurLgth_11Tnsrs
) || \

697 ((
LENGTH
=
TIM_DMABurLgth_12Tnsrs
) || \

698 ((
LENGTH
=
TIM_DMABurLgth_13Tnsrs
) || \

699 ((
LENGTH
=
TIM_DMABurLgth_14Tnsrs
) || \

700 ((
LENGTH
=
TIM_DMABurLgth_15Tnsrs
) || \

701 ((
LENGTH
=
TIM_DMABurLgth_16Tnsrs
) || \

702 ((
LENGTH
=
TIM_DMABurLgth_17Tnsrs
) || \

703 ((
LENGTH
=
TIM_DMABurLgth_18Tnsrs
))

	)

712 
	#TIM_DMA_Upde
 ((
ut16_t
)0x0100)

	)

713 
	#TIM_DMA_CC1
 ((
ut16_t
)0x0200)

	)

714 
	#TIM_DMA_CC2
 ((
ut16_t
)0x0400)

	)

715 
	#TIM_DMA_CC3
 ((
ut16_t
)0x0800)

	)

716 
	#TIM_DMA_CC4
 ((
ut16_t
)0x1000)

	)

717 
	#TIM_DMA_COM
 ((
ut16_t
)0x2000)

	)

718 
	#TIM_DMA_Trigg
 ((
ut16_t
)0x4000)

	)

719 
	#IS_TIM_DMA_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0x80FF=0x0000&& ((SOURCE!0x0000))

	)

729 
	#TIM_ExtTRGPSC_OFF
 ((
ut16_t
)0x0000)

	)

730 
	#TIM_ExtTRGPSC_DIV2
 ((
ut16_t
)0x1000)

	)

731 
	#TIM_ExtTRGPSC_DIV4
 ((
ut16_t
)0x2000)

	)

732 
	#TIM_ExtTRGPSC_DIV8
 ((
ut16_t
)0x3000)

	)

733 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ExtTRGPSC_OFF
) || \

734 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV2
) || \

735 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV4
) || \

736 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV8
))

	)

745 
	#TIM_TS_ITR0
 ((
ut16_t
)0x0000)

	)

746 
	#TIM_TS_ITR1
 ((
ut16_t
)0x0010)

	)

747 
	#TIM_TS_ITR2
 ((
ut16_t
)0x0020)

	)

748 
	#TIM_TS_ITR3
 ((
ut16_t
)0x0030)

	)

749 
	#TIM_TS_TI1F_ED
 ((
ut16_t
)0x0040)

	)

750 
	#TIM_TS_TI1FP1
 ((
ut16_t
)0x0050)

	)

751 
	#TIM_TS_TI2FP2
 ((
ut16_t
)0x0060)

	)

752 
	#TIM_TS_ETRF
 ((
ut16_t
)0x0070)

	)

753 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
) || \

754 ((
SELECTION
=
TIM_TS_ITR1
) || \

755 ((
SELECTION
=
TIM_TS_ITR2
) || \

756 ((
SELECTION
=
TIM_TS_ITR3
) || \

757 ((
SELECTION
=
TIM_TS_TI1F_ED
) || \

758 ((
SELECTION
=
TIM_TS_TI1FP1
) || \

759 ((
SELECTION
=
TIM_TS_TI2FP2
) || \

760 ((
SELECTION
=
TIM_TS_ETRF
))

	)

761 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
) || \

762 ((
SELECTION
=
TIM_TS_ITR1
) || \

763 ((
SELECTION
=
TIM_TS_ITR2
) || \

764 ((
SELECTION
=
TIM_TS_ITR3
))

	)

773 
	#TIM_TIxExCLK1Sour_TI1
 ((
ut16_t
)0x0050)

	)

774 
	#TIM_TIxExCLK1Sour_TI2
 ((
ut16_t
)0x0060)

	)

775 
	#TIM_TIxExCLK1Sour_TI1ED
 ((
ut16_t
)0x0040)

	)

776 
	#IS_TIM_TIXCLK_SOURCE
(
SOURCE
(((SOURCE=
TIM_TIxExCLK1Sour_TI1
) || \

777 ((
SOURCE
=
TIM_TIxExCLK1Sour_TI2
) || \

778 ((
SOURCE
=
TIM_TIxExCLK1Sour_TI1ED
))

	)

786 
	#TIM_ExtTRGPެy_Invd
 ((
ut16_t
)0x8000)

	)

787 
	#TIM_ExtTRGPެy_NInvd
 ((
ut16_t
)0x0000)

	)

788 
	#IS_TIM_EXT_POLARITY
(
POLARITY
(((POLARITY=
TIM_ExtTRGPެy_Invd
) || \

789 ((
POLARITY
=
TIM_ExtTRGPެy_NInvd
))

	)

798 
	#TIM_PSCRdMode_Upde
 ((
ut16_t
)0x0000)

	)

799 
	#TIM_PSCRdMode_Immed
 ((
ut16_t
)0x0001)

	)

800 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
(((RELOAD=
TIM_PSCRdMode_Upde
) || \

801 ((
RELOAD
=
TIM_PSCRdMode_Immed
))

	)

810 
	#TIM_FdAi_Aive
 ((
ut16_t
)0x0050)

	)

811 
	#TIM_FdAi_InAive
 ((
ut16_t
)0x0040)

	)

812 
	#IS_TIM_FORCED_ACTION
(
ACTION
(((ACTION=
TIM_FdAi_Aive
) || \

813 ((
ACTION
=
TIM_FdAi_InAive
))

	)

822 
	#TIM_EncodMode_TI1
 ((
ut16_t
)0x0001)

	)

823 
	#TIM_EncodMode_TI2
 ((
ut16_t
)0x0002)

	)

824 
	#TIM_EncodMode_TI12
 ((
ut16_t
)0x0003)

	)

825 
	#IS_TIM_ENCODER_MODE
(
MODE
(((MODE=
TIM_EncodMode_TI1
) || \

826 ((
MODE
=
TIM_EncodMode_TI2
) || \

827 ((
MODE
=
TIM_EncodMode_TI12
))

	)

837 
	#TIM_EvtSour_Upde
 ((
ut16_t
)0x0001)

	)

838 
	#TIM_EvtSour_CC1
 ((
ut16_t
)0x0002)

	)

839 
	#TIM_EvtSour_CC2
 ((
ut16_t
)0x0004)

	)

840 
	#TIM_EvtSour_CC3
 ((
ut16_t
)0x0008)

	)

841 
	#TIM_EvtSour_CC4
 ((
ut16_t
)0x0010)

	)

842 
	#TIM_EvtSour_COM
 ((
ut16_t
)0x0020)

	)

843 
	#TIM_EvtSour_Trigg
 ((
ut16_t
)0x0040)

	)

844 
	#TIM_EvtSour_Bak
 ((
ut16_t
)0x0080)

	)

845 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0xFF00=0x0000&& ((SOURCE!0x0000))

	)

855 
	#TIM_UpdeSour_Glob
 ((
ut16_t
)0x0000

	)

858 
	#TIM_UpdeSour_Regur
 ((
ut16_t
)0x0001

	)

859 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
(((SOURCE=
TIM_UpdeSour_Glob
) || \

860 ((
SOURCE
=
TIM_UpdeSour_Regur
))

	)

869 
	#TIM_OCPld_Eb
 ((
ut16_t
)0x0008)

	)

870 
	#TIM_OCPld_Dib
 ((
ut16_t
)0x0000)

	)

871 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
(((STATE=
TIM_OCPld_Eb
) || \

872 ((
STATE
=
TIM_OCPld_Dib
))

	)

881 
	#TIM_OCFa_Eb
 ((
ut16_t
)0x0004)

	)

882 
	#TIM_OCFa_Dib
 ((
ut16_t
)0x0000)

	)

883 
	#IS_TIM_OCFAST_STATE
(
STATE
(((STATE=
TIM_OCFa_Eb
) || \

884 ((
STATE
=
TIM_OCFa_Dib
))

	)

894 
	#TIM_OCCˬ_Eb
 ((
ut16_t
)0x0080)

	)

895 
	#TIM_OCCˬ_Dib
 ((
ut16_t
)0x0000)

	)

896 
	#IS_TIM_OCCLEAR_STATE
(
STATE
(((STATE=
TIM_OCCˬ_Eb
) || \

897 ((
STATE
=
TIM_OCCˬ_Dib
))

	)

906 
	#TIM_TRGOSour_Ret
 ((
ut16_t
)0x0000)

	)

907 
	#TIM_TRGOSour_Eb
 ((
ut16_t
)0x0010)

	)

908 
	#TIM_TRGOSour_Upde
 ((
ut16_t
)0x0020)

	)

909 
	#TIM_TRGOSour_OC1
 ((
ut16_t
)0x0030)

	)

910 
	#TIM_TRGOSour_OC1Ref
 ((
ut16_t
)0x0040)

	)

911 
	#TIM_TRGOSour_OC2Ref
 ((
ut16_t
)0x0050)

	)

912 
	#TIM_TRGOSour_OC3Ref
 ((
ut16_t
)0x0060)

	)

913 
	#TIM_TRGOSour_OC4Ref
 ((
ut16_t
)0x0070)

	)

914 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
(((SOURCE=
TIM_TRGOSour_Ret
) || \

915 ((
SOURCE
=
TIM_TRGOSour_Eb
) || \

916 ((
SOURCE
=
TIM_TRGOSour_Upde
) || \

917 ((
SOURCE
=
TIM_TRGOSour_OC1
) || \

918 ((
SOURCE
=
TIM_TRGOSour_OC1Ref
) || \

919 ((
SOURCE
=
TIM_TRGOSour_OC2Ref
) || \

920 ((
SOURCE
=
TIM_TRGOSour_OC3Ref
) || \

921 ((
SOURCE
=
TIM_TRGOSour_OC4Ref
))

	)

930 
	#TIM_SveMode_Ret
 ((
ut16_t
)0x0004)

	)

931 
	#TIM_SveMode_Ged
 ((
ut16_t
)0x0005)

	)

932 
	#TIM_SveMode_Trigg
 ((
ut16_t
)0x0006)

	)

933 
	#TIM_SveMode_Ex1
 ((
ut16_t
)0x0007)

	)

934 
	#IS_TIM_SLAVE_MODE
(
MODE
(((MODE=
TIM_SveMode_Ret
) || \

935 ((
MODE
=
TIM_SveMode_Ged
) || \

936 ((
MODE
=
TIM_SveMode_Trigg
) || \

937 ((
MODE
=
TIM_SveMode_Ex1
))

	)

946 
	#TIM_MaSveMode_Eb
 ((
ut16_t
)0x0080)

	)

947 
	#TIM_MaSveMode_Dib
 ((
ut16_t
)0x0000)

	)

948 
	#IS_TIM_MSM_STATE
(
STATE
(((STATE=
TIM_MaSveMode_Eb
) || \

949 ((
STATE
=
TIM_MaSveMode_Dib
))

	)

958 
	#TIM_FLAG_Upde
 ((
ut16_t
)0x0001)

	)

959 
	#TIM_FLAG_CC1
 ((
ut16_t
)0x0002)

	)

960 
	#TIM_FLAG_CC2
 ((
ut16_t
)0x0004)

	)

961 
	#TIM_FLAG_CC3
 ((
ut16_t
)0x0008)

	)

962 
	#TIM_FLAG_CC4
 ((
ut16_t
)0x0010)

	)

963 
	#TIM_FLAG_COM
 ((
ut16_t
)0x0020)

	)

964 
	#TIM_FLAG_Trigg
 ((
ut16_t
)0x0040)

	)

965 
	#TIM_FLAG_Bak
 ((
ut16_t
)0x0080)

	)

966 
	#TIM_FLAG_CC1OF
 ((
ut16_t
)0x0200)

	)

967 
	#TIM_FLAG_CC2OF
 ((
ut16_t
)0x0400)

	)

968 
	#TIM_FLAG_CC3OF
 ((
ut16_t
)0x0800)

	)

969 
	#TIM_FLAG_CC4OF
 ((
ut16_t
)0x1000)

	)

970 
	#IS_TIM_GET_FLAG
(
FLAG
(((FLAG=
TIM_FLAG_Upde
) || \

971 ((
FLAG
=
TIM_FLAG_CC1
) || \

972 ((
FLAG
=
TIM_FLAG_CC2
) || \

973 ((
FLAG
=
TIM_FLAG_CC3
) || \

974 ((
FLAG
=
TIM_FLAG_CC4
) || \

975 ((
FLAG
=
TIM_FLAG_COM
) || \

976 ((
FLAG
=
TIM_FLAG_Trigg
) || \

977 ((
FLAG
=
TIM_FLAG_Bak
) || \

978 ((
FLAG
=
TIM_FLAG_CC1OF
) || \

979 ((
FLAG
=
TIM_FLAG_CC2OF
) || \

980 ((
FLAG
=
TIM_FLAG_CC3OF
) || \

981 ((
FLAG
=
TIM_FLAG_CC4OF
))

	)

984 
	#IS_TIM_CLEAR_FLAG
(
TIM_FLAG
((((TIM_FLAG& (
ut16_t
)0xE100=0x0000&& ((TIM_FLAG!0x0000))

	)

993 
	#IS_TIM_IC_FILTER
(
ICFILTER
((ICFILTER<0xF)

	)

1002 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
((EXTFILTER<0xF)

	)

1010 
	#TIM_OCRenCˬ_ETRF
 ((
ut16_t
)0x0008)

	)

1011 
	#TIM_OCRenCˬ_OCREFCLR
 ((
ut16_t
)0x0000)

	)

1012 
	#TIM_OCREFERENCECECLEAR_SOURCE
(
SOURCE
(((SOURCE=
TIM_OCRenCˬ_ETRF
) || \

1013 ((
SOURCE
=
TIM_OCRenCˬ_OCREFCLR
))

	)

1022 
	#TIM14_GPIO
 ((
ut16_t
)0x0000)

	)

1023 
	#TIM14_RTC_CLK
 ((
ut16_t
)0x0001)

	)

1024 
	#TIM14_HSEDiv32
 ((
ut16_t
)0x0002)

	)

1025 
	#TIM14_MCO
 ((
ut16_t
)0x0003)

	)

1027 
	#IS_TIM_REMAP
(
TIM_REMAP
(((TIM_REMAP=
TIM14_GPIO
)|| \

1028 ((
TIM_REMAP
=
TIM14_RTC_CLK
) || \

1029 ((
TIM_REMAP
=
TIM14_HSEDiv32
) || \

1030 ((
TIM_REMAP
=
TIM14_MCO
))

	)

1039 
	#TIM_DMABurLgth_1By
 
TIM_DMABurLgth_1Tnsr


	)

1040 
	#TIM_DMABurLgth_2Bys
 
TIM_DMABurLgth_2Tnsrs


	)

1041 
	#TIM_DMABurLgth_3Bys
 
TIM_DMABurLgth_3Tnsrs


	)

1042 
	#TIM_DMABurLgth_4Bys
 
TIM_DMABurLgth_4Tnsrs


	)

1043 
	#TIM_DMABurLgth_5Bys
 
TIM_DMABurLgth_5Tnsrs


	)

1044 
	#TIM_DMABurLgth_6Bys
 
TIM_DMABurLgth_6Tnsrs


	)

1045 
	#TIM_DMABurLgth_7Bys
 
TIM_DMABurLgth_7Tnsrs


	)

1046 
	#TIM_DMABurLgth_8Bys
 
TIM_DMABurLgth_8Tnsrs


	)

1047 
	#TIM_DMABurLgth_9Bys
 
TIM_DMABurLgth_9Tnsrs


	)

1048 
	#TIM_DMABurLgth_10Bys
 
TIM_DMABurLgth_10Tnsrs


	)

1049 
	#TIM_DMABurLgth_11Bys
 
TIM_DMABurLgth_11Tnsrs


	)

1050 
	#TIM_DMABurLgth_12Bys
 
TIM_DMABurLgth_12Tnsrs


	)

1051 
	#TIM_DMABurLgth_13Bys
 
TIM_DMABurLgth_13Tnsrs


	)

1052 
	#TIM_DMABurLgth_14Bys
 
TIM_DMABurLgth_14Tnsrs


	)

1053 
	#TIM_DMABurLgth_15Bys
 
TIM_DMABurLgth_15Tnsrs


	)

1054 
	#TIM_DMABurLgth_16Bys
 
TIM_DMABurLgth_16Tnsrs


	)

1055 
	#TIM_DMABurLgth_17Bys
 
TIM_DMABurLgth_17Tnsrs


	)

1056 
	#TIM_DMABurLgth_18Bys
 
TIM_DMABurLgth_18Tnsrs


	)

1069 
TIM_DeIn
(
TIM_TyDef
* 
TIMx
);

1070 
TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1071 
TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1072 
TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
);

1073 
TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
);

1074 
TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
);

1075 
TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
);

1076 
ut32_t
 
TIM_GCou
(
TIM_TyDef
* 
TIMx
);

1077 
ut16_t
 
TIM_GPsr
(
TIM_TyDef
* 
TIMx
);

1078 
TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1079 
TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
);

1080 
TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1081 
TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
);

1082 
TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
);

1083 
TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1086 
TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
);

1087 
TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
);

1088 
TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1091 
TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1092 
TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1093 
TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1094 
TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1095 
TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
);

1096 
TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
);

1097 
TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
);

1098 
TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
);

1099 
TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
);

1100 
TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
);

1101 
TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1102 
TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1103 
TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1104 
TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1105 
TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1106 
TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1107 
TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1108 
TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1109 
TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1110 
TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1111 
TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1112 
TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1113 
TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1114 
TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1115 
TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1116 
TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1117 
TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1118 
TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1119 
TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1120 
TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1121 
TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1122 
TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1123 
TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1124 
TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1125 
TIM_SeOCREFCˬ
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCRenCˬ
);

1126 
TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
);

1127 
TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
);

1128 
TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1131 
TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1132 
TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
);

1133 
TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1134 
ut32_t
 
TIM_GCtu1
(
TIM_TyDef
* 
TIMx
);

1135 
ut32_t
 
TIM_GCtu2
(
TIM_TyDef
* 
TIMx
);

1136 
ut32_t
 
TIM_GCtu3
(
TIM_TyDef
* 
TIMx
);

1137 
ut32_t
 
TIM_GCtu4
(
TIM_TyDef
* 
TIMx
);

1138 
TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1139 
TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1140 
TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1141 
TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1144 
TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
);

1145 
TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
);

1146 
FgStus
 
TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1147 
TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1148 
ITStus
 
TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1149 
TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1150 
TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
);

1151 
TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
);

1152 
TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1155 
TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
);

1156 
TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1157 
TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

1158 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
);

1159 
TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1160 
ut16_t
 
ExtTRGFr
);

1161 
TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

1162 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
);

1166 
TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1167 
TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
);

1168 
TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
);

1169 
TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
);

1170 
TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1171 
ut16_t
 
ExtTRGFr
);

1174 
TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

1175 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
);

1176 
TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1179 
TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
);

1182 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST1353~1.H

30 #ide
__STM32F37X_USART_H


31 
	#__STM32F37X_USART_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

58 
ut32_t
 
USART_BaudRe
;

63 
ut32_t
 
USART_WdLgth
;

66 
ut32_t
 
USART_StBs
;

69 
ut32_t
 
USART_Py
;

76 
ut32_t
 
USART_Mode
;

79 
ut32_t
 
USART_HdweFlowCڌ
;

82 } 
	tUSART_InTyDef
;

90 
ut32_t
 
USART_Clock
;

93 
ut32_t
 
USART_CPOL
;

96 
ut32_t
 
USART_CPHA
;

99 
ut32_t
 
USART_LaB
;

102 } 
	tUSART_ClockInTyDef
;

110 
	#IS_USART_ALL_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

111 ((
PERIPH
=
USART2
) || \

112 ((
PERIPH
=
USART3
))

	)

119 
	#USART_WdLgth_8b
 ((
ut32_t
)0x00000000)

	)

120 
	#USART_WdLgth_9b
 
USART_CR1_M


	)

121 
	#IS_USART_WORD_LENGTH
(
LENGTH
(((LENGTH=
USART_WdLgth_8b
) || \

122 ((
LENGTH
=
USART_WdLgth_9b
))

	)

131 
	#USART_StBs_1
 ((
ut32_t
)0x00000000)

	)

132 
	#USART_StBs_2
 
USART_CR2_STOP_1


	)

133 
	#USART_StBs_1_5
 (
USART_CR2_STOP_0
 | 
USART_CR2_STOP_1
)

	)

134 
	#IS_USART_STOPBITS
(
STOPBITS
(((STOPBITS=
USART_StBs_1
) || \

135 ((
STOPBITS
=
USART_StBs_2
) || \

136 ((
STOPBITS
=
USART_StBs_1_5
))

	)

145 
	#USART_Py_No
 ((
ut32_t
)0x00000000)

	)

146 
	#USART_Py_Ev
 
USART_CR1_PCE


	)

147 
	#USART_Py_Odd
 (
USART_CR1_PCE
 | 
USART_CR1_PS
)

	)

148 
	#IS_USART_PARITY
(
PARITY
(((PARITY=
USART_Py_No
) || \

149 ((
PARITY
=
USART_Py_Ev
) || \

150 ((
PARITY
=
USART_Py_Odd
))

	)

159 
	#USART_Mode_Rx
 
USART_CR1_RE


	)

160 
	#USART_Mode_Tx
 
USART_CR1_TE


	)

161 
	#IS_USART_MODE
(
MODE
((((MODE& (
ut32_t
)0xFFFFFFF3) == 0x00) && \

162 ((
MODE
!(
ut32_t
)0x00))

	)

171 
	#USART_HdweFlowCڌ_Ne
 ((
ut32_t
)0x00000000)

	)

172 
	#USART_HdweFlowCڌ_RTS
 
USART_CR3_RTSE


	)

173 
	#USART_HdweFlowCڌ_CTS
 
USART_CR3_CTSE


	)

174 
	#USART_HdweFlowCڌ_RTS_CTS
 (
USART_CR3_RTSE
 | 
USART_CR3_CTSE
)

	)

175 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

176 (((
CONTROL
=
USART_HdweFlowCڌ_Ne
) || \

177 ((
CONTROL
=
USART_HdweFlowCڌ_RTS
) || \

178 ((
CONTROL
=
USART_HdweFlowCڌ_CTS
) || \

179 ((
CONTROL
=
USART_HdweFlowCڌ_RTS_CTS
))

	)

188 
	#USART_Clock_Dib
 ((
ut32_t
)0x00000000)

	)

189 
	#USART_Clock_Eb
 
USART_CR2_CLKEN


	)

190 
	#IS_USART_CLOCK
(
CLOCK
(((CLOCK=
USART_Clock_Dib
) || \

191 ((
CLOCK
=
USART_Clock_Eb
))

	)

200 
	#USART_CPOL_Low
 ((
ut32_t
)0x00000000)

	)

201 
	#USART_CPOL_High
 
USART_CR2_CPOL


	)

202 
	#IS_USART_CPOL
(
CPOL
(((CPOL=
USART_CPOL_Low
|| ((CPOL=
USART_CPOL_High
))

	)

212 
	#USART_CPHA_1Edge
 ((
ut32_t
)0x00000000)

	)

213 
	#USART_CPHA_2Edge
 
USART_CR2_CPHA


	)

214 
	#IS_USART_CPHA
(
CPHA
(((CPHA=
USART_CPHA_1Edge
|| ((CPHA=
USART_CPHA_2Edge
))

	)

224 
	#USART_LaB_Dib
 ((
ut32_t
)0x00000000)

	)

225 
	#USART_LaB_Eb
 
USART_CR2_LBCL


	)

226 
	#IS_USART_LASTBIT
(
LASTBIT
(((LASTBIT=
USART_LaB_Dib
) || \

227 ((
LASTBIT
=
USART_LaB_Eb
))

	)

236 
	#USART_DMAReq_Tx
 
USART_CR3_DMAT


	)

237 
	#USART_DMAReq_Rx
 
USART_CR3_DMAR


	)

238 
	#IS_USART_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut32_t
)0xFFFFFF3F) == 0x00) && \

239 ((
DMAREQ
!(
ut32_t
)0x00))

	)

249 
	#USART_DMAOnE_Eb
 ((
ut32_t
)0x00000000)

	)

250 
	#USART_DMAOnE_Dib
 
USART_CR3_DDRE


	)

251 
	#IS_USART_DMAONERROR
(
DMAERROR
(((DMAERROR=
USART_DMAOnE_Dib
)|| \

252 ((
DMAERROR
=
USART_DMAOnE_Eb
))

	)

261 
	#USART_WakeUp_IdLe
 ((
ut32_t
)0x00000000)

	)

262 
	#USART_WakeUp_AddssMk
 
USART_CR1_WAKE


	)

263 
	#IS_USART_MUTEMODE_WAKEUP
(
WAKEUP
(((WAKEUP=
USART_WakeUp_IdLe
) || \

264 ((
WAKEUP
=
USART_WakeUp_AddssMk
))

	)

273 
	#USART_AddssLgth_4b
 ((
ut32_t
)0x00000000)

	)

274 
	#USART_AddssLgth_7b
 
USART_CR2_ADDM7


	)

275 
	#IS_USART_ADDRESS_DETECTION
(
ADDRESS
(((ADDRESS=
USART_AddssLgth_4b
) || \

276 ((
ADDRESS
=
USART_AddssLgth_7b
))

	)

285 
	#USART_WakeUpSour_AddssMch
 ((
ut32_t
)0x00000000)

	)

286 
	#USART_WakeUpSour_SB
 
USART_CR3_WUS_1


	)

287 
	#USART_WakeUpSour_RXNE
 (
USART_CR3_WUS_0
 | 
USART_CR3_WUS_1
)

	)

288 
	#IS_USART_STOPMODE_WAKEUPSOURCE
(
SOURCE
(((SOURCE=
USART_WakeUpSour_AddssMch
) || \

289 ((
SOURCE
=
USART_WakeUpSour_SB
) || \

290 ((
SOURCE
=
USART_WakeUpSour_RXNE
))

	)

299 
	#USART_LINBakDeLgth_10b
 ((
ut32_t
)0x00000000)

	)

300 
	#USART_LINBakDeLgth_11b
 
USART_CR2_LBDL


	)

301 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
) \

302 (((
LENGTH
=
USART_LINBakDeLgth_10b
) || \

303 ((
LENGTH
=
USART_LINBakDeLgth_11b
))

	)

312 
	#USART_IrDAMode_LowPow
 
USART_CR3_IRLP


	)

313 
	#USART_IrDAMode_Nm
 ((
ut32_t
)0x00000000)

	)

314 
	#IS_USART_IRDA_MODE
(
MODE
(((MODE=
USART_IrDAMode_LowPow
) || \

315 ((
MODE
=
USART_IrDAMode_Nm
))

	)

324 
	#USART_DEPެy_High
 ((
ut32_t
)0x00000000)

	)

325 
	#USART_DEPެy_Low
 
USART_CR3_DEP


	)

326 
	#IS_USART_DE_POLARITY
(
POLARITY
(((POLARITY=
USART_DEPެy_Low
) || \

327 ((
POLARITY
=
USART_DEPެy_High
))

	)

336 
	#USART_InvP_Tx
 
USART_CR2_TXINV


	)

337 
	#USART_InvP_Rx
 
USART_CR2_RXINV


	)

338 
	#IS_USART_INVERSTION_PIN
(
PIN
((((PIN& (
ut32_t
)0xFFFCFFFF) == 0x00) && \

339 ((
PIN
!(
ut32_t
)0x00))

	)

349 
	#USART_AutoBaudRe_SB
 ((
ut32_t
)0x00000000)

	)

350 
	#USART_AutoBaudRe_FlgEdge
 
USART_CR2_ABRMODE_0


	)

351 
	#IS_USART_AUTOBAUDRATE_MODE
(
MODE
(((MODE=
USART_AutoBaudRe_SB
) || \

352 ((
MODE
=
USART_AutoBaudRe_FlgEdge
))

	)

361 
	#USART_OVRDei_Eb
 ((
ut32_t
)0x00000000)

	)

362 
	#USART_OVRDei_Dib
 
USART_CR3_OVRDIS


	)

363 
	#IS_USART_OVRDETECTION
(
OVR
(((OVR=
USART_OVRDei_Eb
)|| \

364 ((
OVR
=
USART_OVRDei_Dib
))

	)

372 
	#USART_Reque_ABRRQ
 
USART_RQR_ABRRQ


	)

373 
	#USART_Reque_SBKRQ
 
USART_RQR_SBKRQ


	)

374 
	#USART_Reque_MMRQ
 
USART_RQR_MMRQ


	)

375 
	#USART_Reque_RXFRQ
 
USART_RQR_RXFRQ


	)

376 
	#USART_Reque_TXFRQ
 
USART_RQR_TXFRQ


	)

378 
	#IS_USART_REQUEST
(
REQUEST
(((REQUEST=
USART_Reque_TXFRQ
) || \

379 ((
REQUEST
=
USART_Reque_RXFRQ
) || \

380 ((
REQUEST
=
USART_Reque_MMRQ
) || \

381 ((
REQUEST
=
USART_Reque_SBKRQ
) || \

382 ((
REQUEST
=
USART_Reque_ABRRQ
))

	)

390 
	#USART_FLAG_REACK
 
USART_ISR_REACK


	)

391 
	#USART_FLAG_TEACK
 
USART_ISR_TEACK


	)

392 
	#USART_FLAG_WU
 
USART_ISR_WUF


	)

393 
	#USART_FLAG_RWU
 
USART_ISR_RWU


	)

394 
	#USART_FLAG_SBK
 
USART_ISR_SBKF


	)

395 
	#USART_FLAG_CM
 
USART_ISR_CMF


	)

396 
	#USART_FLAG_BUSY
 
USART_ISR_BUSY


	)

397 
	#USART_FLAG_ABRF
 
USART_ISR_ABRF


	)

398 
	#USART_FLAG_ABRE
 
USART_ISR_ABRE


	)

399 
	#USART_FLAG_EOB
 
USART_ISR_EOBF


	)

400 
	#USART_FLAG_RTO
 
USART_ISR_RTOF


	)

401 
	#USART_FLAG_nCTSS
 
USART_ISR_CTS


	)

402 
	#USART_FLAG_CTS
 
USART_ISR_CTSIF


	)

403 
	#USART_FLAG_LBD
 
USART_ISR_LBD


	)

404 
	#USART_FLAG_TXE
 
USART_ISR_TXE


	)

405 
	#USART_FLAG_TC
 
USART_ISR_TC


	)

406 
	#USART_FLAG_RXNE
 
USART_ISR_RXNE


	)

407 
	#USART_FLAG_IDLE
 
USART_ISR_IDLE


	)

408 
	#USART_FLAG_ORE
 
USART_ISR_ORE


	)

409 
	#USART_FLAG_NE
 
USART_ISR_NE


	)

410 
	#USART_FLAG_FE
 
USART_ISR_FE


	)

411 
	#USART_FLAG_PE
 
USART_ISR_PE


	)

412 
	#IS_USART_FLAG
(
FLAG
(((FLAG=
USART_FLAG_PE
|| ((FLAG=
USART_FLAG_TXE
) || \

413 ((
FLAG
=
USART_FLAG_TC
|| ((FLAG=
USART_FLAG_RXNE
) || \

414 ((
FLAG
=
USART_FLAG_IDLE
|| ((FLAG=
USART_FLAG_LBD
) || \

415 ((
FLAG
=
USART_FLAG_CTS
|| ((FLAG=
USART_FLAG_ORE
) || \

416 ((
FLAG
=
USART_FLAG_NE
|| ((FLAG=
USART_FLAG_FE
) || \

417 ((
FLAG
=
USART_FLAG_nCTSS
|| ((FLAG=
USART_FLAG_RTO
) || \

418 ((
FLAG
=
USART_FLAG_EOB
|| ((FLAG=
USART_FLAG_ABRE
) || \

419 ((
FLAG
=
USART_FLAG_ABRF
|| ((FLAG=
USART_FLAG_BUSY
) || \

420 ((
FLAG
=
USART_FLAG_CM
|| ((FLAG=
USART_FLAG_SBK
) || \

421 ((
FLAG
=
USART_FLAG_RWU
|| ((FLAG=
USART_FLAG_WU
) || \

422 ((
FLAG
=
USART_FLAG_TEACK
)|| ((FLAG=
USART_FLAG_REACK
))

	)

424 
	#IS_USART_CLEAR_FLAG
(
FLAG
(((FLAG=
USART_FLAG_WU
|| ((FLAG=
USART_FLAG_TC
) || \

425 ((
FLAG
=
USART_FLAG_IDLE
|| ((FLAG=
USART_FLAG_ORE
) || \

426 ((
FLAG
=
USART_FLAG_NE
|| ((FLAG=
USART_FLAG_FE
) || \

427 ((
FLAG
=
USART_FLAG_LBD
|| ((FLAG=
USART_FLAG_CTS
) || \

428 ((
FLAG
=
USART_FLAG_RTO
|| ((FLAG=
USART_FLAG_EOB
) || \

429 ((
FLAG
=
USART_FLAG_CM
|| ((FLAG=
USART_FLAG_PE
))

	)

444 
	#USART_IT_WU
 ((
ut32_t
)0x00140316)

	)

445 
	#USART_IT_CM
 ((
ut32_t
)0x0011010E)

	)

446 
	#USART_IT_EOB
 ((
ut32_t
)0x000C011B)

	)

447 
	#USART_IT_RTO
 ((
ut32_t
)0x000B011A)

	)

448 
	#USART_IT_PE
 ((
ut32_t
)0x00000108)

	)

449 
	#USART_IT_TXE
 ((
ut32_t
)0x00070107)

	)

450 
	#USART_IT_TC
 ((
ut32_t
)0x00060106)

	)

451 
	#USART_IT_RXNE
 ((
ut32_t
)0x00050105)

	)

452 
	#USART_IT_IDLE
 ((
ut32_t
)0x00040104)

	)

453 
	#USART_IT_LBD
 ((
ut32_t
)0x00080206)

	)

454 
	#USART_IT_CTS
 ((
ut32_t
)0x0009030A)

	)

455 
	#USART_IT_ERR
 ((
ut32_t
)0x00000300)

	)

456 
	#USART_IT_ORE
 ((
ut32_t
)0x00030300)

	)

457 
	#USART_IT_NE
 ((
ut32_t
)0x00020300)

	)

458 
	#USART_IT_FE
 ((
ut32_t
)0x00010300)

	)

460 
	#IS_USART_CONFIG_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
) || \

461 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

462 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

463 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ERR
) || \

464 ((
IT
=
USART_IT_RTO
|| ((IT=
USART_IT_EOB
) || \

465 ((
IT
=
USART_IT_CM
|| ((IT=
USART_IT_WU
))

	)

467 
	#IS_USART_GET_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
) || \

468 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

469 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

470 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ORE
) || \

471 ((
IT
=
USART_IT_NE
|| ((IT=
USART_IT_FE
) || \

472 ((
IT
=
USART_IT_RTO
|| ((IT=
USART_IT_EOB
) || \

473 ((
IT
=
USART_IT_CM
|| ((IT=
USART_IT_WU
))

	)

475 
	#IS_USART_CLEAR_IT
(
IT
(((IT=
USART_IT_TC
|| ((IT=
USART_IT_PE
) || \

476 ((
IT
=
USART_IT_FE
|| ((IT=
USART_IT_NE
) || \

477 ((
IT
=
USART_IT_ORE
|| ((IT=
USART_IT_IDLE
) || \

478 ((
IT
=
USART_IT_LBD
|| ((IT=
USART_IT_CTS
) || \

479 ((
IT
=
USART_IT_RTO
|| ((IT=
USART_IT_EOB
) || \

480 ((
IT
=
USART_IT_CM
|| ((IT=
USART_IT_WU
))

	)

489 
	#IS_USART_BAUDRATE
(
BAUDRATE
(((BAUDRATE> 0&& ((BAUDRATE< 0x005B8D81))

	)

490 
	#IS_USART_DE_ASSERTION_DEASSERTION_TIME
(
TIME
((TIME<0x1F)

	)

491 
	#IS_USART_AUTO_RETRY_COUNTER
(
COUNTER
((COUNTER<0x7)

	)

492 
	#IS_USART_TIMEOUT
(
TIMEOUT
((TIMEOUT<0x00FFFFFF)

	)

493 
	#IS_USART_DATA
(
DATA
((DATA<0x1FF)

	)

507 
USART_DeIn
(
USART_TyDef
* 
USARTx
);

508 
USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
);

509 
USART_SuIn
(
USART_InTyDef
* 
USART_InSu
);

510 
USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
);

511 
USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
);

512 
USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

513 
USART_DeiModeCmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DeiMode
, 
FuniڮS
 
NewS
);

514 
USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
);

515 
USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

516 
USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

517 
USART_MSBFCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

518 
USART_DaInvCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

519 
USART_InvPCmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_InvP
, 
FuniڮS
 
NewS
);

520 
USART_SWAPPCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

521 
USART_ReivTimeOutCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

522 
USART_SReivTimeOut
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_ReivTimeOut
);

525 
USART_STOPModeCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

526 
USART_StModeWakeUpSourCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_WakeUpSour
);

529 
USART_AutoBaudReCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

530 
USART_AutoBaudReCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_AutoBaudRe
);

533 
USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
);

534 
ut16_t
 
USART_ReiveDa
(
USART_TyDef
* 
USARTx
);

537 
USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
);

538 
USART_MuModeWakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_WakeUp
);

539 
USART_MuModeCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

540 
USART_AddssDeiCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_AddssLgth
);

542 
USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_LINBakDeLgth
);

543 
USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

546 
USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

549 
USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

550 
USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

551 
USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
);

552 
USART_SAutoRryCou
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_AutoCou
);

553 
USART_SBlockLgth
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_BlockLgth
);

556 
USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IrDAMode
);

557 
USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

560 
USART_DECmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

561 
USART_DEPެyCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DEPެy
);

562 
USART_SDEAsiTime
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DEAsiTime
);

563 
USART_SDEDsiTime
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DEDsiTime
);

566 
USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
);

567 
USART_DMAReiECfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DMAOnE
);

570 
USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IT
, 
FuniڮS
 
NewS
);

571 
USART_RequeCmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_Reque
, 
FuniڮS
 
NewS
);

572 
USART_OvrunDeiCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_OVRDei
);

573 
FgStus
 
USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_FLAG
);

574 
USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_FLAG
);

575 
ITStus
 
USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IT
);

576 
USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IT
);

578 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST1719~1.H

30 #ide
__STM32F37X_DMA_H


31 
	#__STM32F37X_DMA_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

55 
ut32_t
 
DMA_PhBaAddr
;

57 
ut32_t
 
DMA_MemyBaAddr
;

59 
ut32_t
 
DMA_DIR
;

62 
ut16_t
 
DMA_BufrSize
;

66 
ut32_t
 
DMA_PhInc
;

69 
ut32_t
 
DMA_MemyInc
;

72 
ut32_t
 
DMA_PhDaSize
;

75 
ut32_t
 
DMA_MemyDaSize
;

78 
ut32_t
 
DMA_Mode
;

83 
ut32_t
 
DMA_Priܙy
;

86 
ut32_t
 
DMA_M2M
;

88 }
	tDMA_InTyDef
;

96 
	#IS_DMA_ALL_PERIPH
(
PERIPH
(((PERIPH=
DMA1_Chl1
) || \

97 ((
PERIPH
=
DMA1_Chl2
) || \

98 ((
PERIPH
=
DMA1_Chl3
) || \

99 ((
PERIPH
=
DMA1_Chl4
) || \

100 ((
PERIPH
=
DMA1_Chl5
) || \

101 ((
PERIPH
=
DMA1_Chl6
) || \

102 ((
PERIPH
=
DMA1_Chl7
) || \

103 ((
PERIPH
=
DMA2_Chl1
) || \

104 ((
PERIPH
=
DMA2_Chl2
) || \

105 ((
PERIPH
=
DMA2_Chl3
) || \

106 ((
PERIPH
=
DMA2_Chl4
) || \

107 ((
PERIPH
=
DMA2_Chl5
))

	)

113 
	#DMA_DIR_PhSRC
 ((
ut32_t
)0x00000000)

	)

114 
	#DMA_DIR_PhDST
 
DMA_CCR_DIR


	)

116 
	#IS_DMA_DIR
(
DIR
(((DIR=
DMA_DIR_PhSRC
) || \

117 ((
DIR
=
DMA_DIR_PhDST
))

	)

127 
	#DMA_PhInc_Dib
 ((
ut32_t
)0x00000000)

	)

128 
	#DMA_PhInc_Eb
 
DMA_CCR_PINC


	)

130 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
(((STATE=
DMA_PhInc_Dib
) || \

131 ((
STATE
=
DMA_PhInc_Eb
))

	)

140 
	#DMA_MemyInc_Dib
 ((
ut32_t
)0x00000000)

	)

141 
	#DMA_MemyInc_Eb
 
DMA_CCR_MINC


	)

143 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
(((STATE=
DMA_MemyInc_Dib
) || \

144 ((
STATE
=
DMA_MemyInc_Eb
))

	)

153 
	#DMA_PhDaSize_By
 ((
ut32_t
)0x00000000)

	)

154 
	#DMA_PhDaSize_HfWd
 
DMA_CCR_PSIZE_0


	)

155 
	#DMA_PhDaSize_Wd
 
DMA_CCR_PSIZE_1


	)

157 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
(((SIZE=
DMA_PhDaSize_By
) || \

158 ((
SIZE
=
DMA_PhDaSize_HfWd
) || \

159 ((
SIZE
=
DMA_PhDaSize_Wd
))

	)

168 
	#DMA_MemyDaSize_By
 ((
ut32_t
)0x00000000)

	)

169 
	#DMA_MemyDaSize_HfWd
 
DMA_CCR_MSIZE_0


	)

170 
	#DMA_MemyDaSize_Wd
 
DMA_CCR_MSIZE_1


	)

172 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
(((SIZE=
DMA_MemyDaSize_By
) || \

173 ((
SIZE
=
DMA_MemyDaSize_HfWd
) || \

174 ((
SIZE
=
DMA_MemyDaSize_Wd
))

	)

183 
	#DMA_Mode_Nm
 ((
ut32_t
)0x00000000)

	)

184 
	#DMA_Mode_Ccur
 
DMA_CCR_CIRC


	)

186 
	#IS_DMA_MODE
(
MODE
(((MODE=
DMA_Mode_Nm
|| ((MODE=
DMA_Mode_Ccur
))

	)

195 
	#DMA_Priܙy_VyHigh
 
DMA_CCR_PL


	)

196 
	#DMA_Priܙy_High
 
DMA_CCR_PL_1


	)

197 
	#DMA_Priܙy_Medium
 
DMA_CCR_PL_0


	)

198 
	#DMA_Priܙy_Low
 ((
ut32_t
)0x00000000)

	)

200 
	#IS_DMA_PRIORITY
(
PRIORITY
(((PRIORITY=
DMA_Priܙy_VyHigh
) || \

201 ((
PRIORITY
=
DMA_Priܙy_High
) || \

202 ((
PRIORITY
=
DMA_Priܙy_Medium
) || \

203 ((
PRIORITY
=
DMA_Priܙy_Low
))

	)

212 
	#DMA_M2M_Dib
 ((
ut32_t
)0x00000000)

	)

213 
	#DMA_M2M_Eb
 
DMA_CCR_MEM2MEM


	)

215 
	#IS_DMA_M2M_STATE
(
STATE
(((STATE=
DMA_M2M_Dib
|| ((STATE=
DMA_M2M_Eb
))

	)

225 
	#DMA_IT_TC
 ((
ut32_t
)0x00000002)

	)

226 
	#DMA_IT_HT
 ((
ut32_t
)0x00000004)

	)

227 
	#DMA_IT_TE
 ((
ut32_t
)0x00000008)

	)

228 
	#IS_DMA_CONFIG_IT
(
IT
((((IT& 0xFFFFFFF1=0x00&& ((IT!0x00))

	)

230 
	#DMA1_IT_GL1
 ((
ut32_t
)0x00000001)

	)

231 
	#DMA1_IT_TC1
 ((
ut32_t
)0x00000002)

	)

232 
	#DMA1_IT_HT1
 ((
ut32_t
)0x00000004)

	)

233 
	#DMA1_IT_TE1
 ((
ut32_t
)0x00000008)

	)

234 
	#DMA1_IT_GL2
 ((
ut32_t
)0x00000010)

	)

235 
	#DMA1_IT_TC2
 ((
ut32_t
)0x00000020)

	)

236 
	#DMA1_IT_HT2
 ((
ut32_t
)0x00000040)

	)

237 
	#DMA1_IT_TE2
 ((
ut32_t
)0x00000080)

	)

238 
	#DMA1_IT_GL3
 ((
ut32_t
)0x00000100)

	)

239 
	#DMA1_IT_TC3
 ((
ut32_t
)0x00000200)

	)

240 
	#DMA1_IT_HT3
 ((
ut32_t
)0x00000400)

	)

241 
	#DMA1_IT_TE3
 ((
ut32_t
)0x00000800)

	)

242 
	#DMA1_IT_GL4
 ((
ut32_t
)0x00001000)

	)

243 
	#DMA1_IT_TC4
 ((
ut32_t
)0x00002000)

	)

244 
	#DMA1_IT_HT4
 ((
ut32_t
)0x00004000)

	)

245 
	#DMA1_IT_TE4
 ((
ut32_t
)0x00008000)

	)

246 
	#DMA1_IT_GL5
 ((
ut32_t
)0x00010000)

	)

247 
	#DMA1_IT_TC5
 ((
ut32_t
)0x00020000)

	)

248 
	#DMA1_IT_HT5
 ((
ut32_t
)0x00040000)

	)

249 
	#DMA1_IT_TE5
 ((
ut32_t
)0x00080000)

	)

250 
	#DMA1_IT_GL6
 ((
ut32_t
)0x00100000)

	)

251 
	#DMA1_IT_TC6
 ((
ut32_t
)0x00200000)

	)

252 
	#DMA1_IT_HT6
 ((
ut32_t
)0x00400000)

	)

253 
	#DMA1_IT_TE6
 ((
ut32_t
)0x00800000)

	)

254 
	#DMA1_IT_GL7
 ((
ut32_t
)0x01000000)

	)

255 
	#DMA1_IT_TC7
 ((
ut32_t
)0x02000000)

	)

256 
	#DMA1_IT_HT7
 ((
ut32_t
)0x04000000)

	)

257 
	#DMA1_IT_TE7
 ((
ut32_t
)0x08000000)

	)

259 
	#DMA2_IT_GL1
 ((
ut32_t
)0x10000001)

	)

260 
	#DMA2_IT_TC1
 ((
ut32_t
)0x10000002)

	)

261 
	#DMA2_IT_HT1
 ((
ut32_t
)0x10000004)

	)

262 
	#DMA2_IT_TE1
 ((
ut32_t
)0x10000008)

	)

263 
	#DMA2_IT_GL2
 ((
ut32_t
)0x10000010)

	)

264 
	#DMA2_IT_TC2
 ((
ut32_t
)0x10000020)

	)

265 
	#DMA2_IT_HT2
 ((
ut32_t
)0x10000040)

	)

266 
	#DMA2_IT_TE2
 ((
ut32_t
)0x10000080)

	)

267 
	#DMA2_IT_GL3
 ((
ut32_t
)0x10000100)

	)

268 
	#DMA2_IT_TC3
 ((
ut32_t
)0x10000200)

	)

269 
	#DMA2_IT_HT3
 ((
ut32_t
)0x10000400)

	)

270 
	#DMA2_IT_TE3
 ((
ut32_t
)0x10000800)

	)

271 
	#DMA2_IT_GL4
 ((
ut32_t
)0x10001000)

	)

272 
	#DMA2_IT_TC4
 ((
ut32_t
)0x10002000)

	)

273 
	#DMA2_IT_HT4
 ((
ut32_t
)0x10004000)

	)

274 
	#DMA2_IT_TE4
 ((
ut32_t
)0x10008000)

	)

275 
	#DMA2_IT_GL5
 ((
ut32_t
)0x10010000)

	)

276 
	#DMA2_IT_TC5
 ((
ut32_t
)0x10020000)

	)

277 
	#DMA2_IT_HT5
 ((
ut32_t
)0x10040000)

	)

278 
	#DMA2_IT_TE5
 ((
ut32_t
)0x10080000)

	)

280 
	#IS_DMA_CLEAR_IT
(
IT
(((((IT& 0xF0000000=0x00|| (((IT& 0xEFF00000=0x00)&& ((IT!0x00))

	)

282 
	#IS_DMA_GET_IT
(
IT
(((IT=
DMA1_IT_GL1
|| ((IT=
DMA1_IT_TC1
) || \

283 ((
IT
=
DMA1_IT_HT1
|| ((IT=
DMA1_IT_TE1
) || \

284 ((
IT
=
DMA1_IT_GL2
|| ((IT=
DMA1_IT_TC2
) || \

285 ((
IT
=
DMA1_IT_HT2
|| ((IT=
DMA1_IT_TE2
) || \

286 ((
IT
=
DMA1_IT_GL3
|| ((IT=
DMA1_IT_TC3
) || \

287 ((
IT
=
DMA1_IT_HT3
|| ((IT=
DMA1_IT_TE3
) || \

288 ((
IT
=
DMA1_IT_GL4
|| ((IT=
DMA1_IT_TC4
) || \

289 ((
IT
=
DMA1_IT_HT4
|| ((IT=
DMA1_IT_TE4
) || \

290 ((
IT
=
DMA1_IT_GL5
|| ((IT=
DMA1_IT_TC5
) || \

291 ((
IT
=
DMA1_IT_HT5
|| ((IT=
DMA1_IT_TE5
) || \

292 ((
IT
=
DMA1_IT_GL6
|| ((IT=
DMA1_IT_TC6
) || \

293 ((
IT
=
DMA1_IT_HT6
|| ((IT=
DMA1_IT_TE6
) || \

294 ((
IT
=
DMA1_IT_GL7
|| ((IT=
DMA1_IT_TC7
) || \

295 ((
IT
=
DMA1_IT_HT7
|| ((IT=
DMA1_IT_TE7
) || \

296 ((
IT
=
DMA2_IT_GL1
|| ((IT=
DMA2_IT_TC1
) || \

297 ((
IT
=
DMA2_IT_HT1
|| ((IT=
DMA2_IT_TE1
) || \

298 ((
IT
=
DMA2_IT_GL2
|| ((IT=
DMA2_IT_TC2
) || \

299 ((
IT
=
DMA2_IT_HT2
|| ((IT=
DMA2_IT_TE2
) || \

300 ((
IT
=
DMA2_IT_GL3
|| ((IT=
DMA2_IT_TC3
) || \

301 ((
IT
=
DMA2_IT_HT3
|| ((IT=
DMA2_IT_TE3
) || \

302 ((
IT
=
DMA2_IT_GL4
|| ((IT=
DMA2_IT_TC4
) || \

303 ((
IT
=
DMA2_IT_HT4
|| ((IT=
DMA2_IT_TE4
) || \

304 ((
IT
=
DMA2_IT_GL5
|| ((IT=
DMA2_IT_TC5
) || \

305 ((
IT
=
DMA2_IT_HT5
|| ((IT=
DMA2_IT_TE5
))

	)

315 
	#DMA1_FLAG_GL1
 ((
ut32_t
)0x00000001)

	)

316 
	#DMA1_FLAG_TC1
 ((
ut32_t
)0x00000002)

	)

317 
	#DMA1_FLAG_HT1
 ((
ut32_t
)0x00000004)

	)

318 
	#DMA1_FLAG_TE1
 ((
ut32_t
)0x00000008)

	)

319 
	#DMA1_FLAG_GL2
 ((
ut32_t
)0x00000010)

	)

320 
	#DMA1_FLAG_TC2
 ((
ut32_t
)0x00000020)

	)

321 
	#DMA1_FLAG_HT2
 ((
ut32_t
)0x00000040)

	)

322 
	#DMA1_FLAG_TE2
 ((
ut32_t
)0x00000080)

	)

323 
	#DMA1_FLAG_GL3
 ((
ut32_t
)0x00000100)

	)

324 
	#DMA1_FLAG_TC3
 ((
ut32_t
)0x00000200)

	)

325 
	#DMA1_FLAG_HT3
 ((
ut32_t
)0x00000400)

	)

326 
	#DMA1_FLAG_TE3
 ((
ut32_t
)0x00000800)

	)

327 
	#DMA1_FLAG_GL4
 ((
ut32_t
)0x00001000)

	)

328 
	#DMA1_FLAG_TC4
 ((
ut32_t
)0x00002000)

	)

329 
	#DMA1_FLAG_HT4
 ((
ut32_t
)0x00004000)

	)

330 
	#DMA1_FLAG_TE4
 ((
ut32_t
)0x00008000)

	)

331 
	#DMA1_FLAG_GL5
 ((
ut32_t
)0x00010000)

	)

332 
	#DMA1_FLAG_TC5
 ((
ut32_t
)0x00020000)

	)

333 
	#DMA1_FLAG_HT5
 ((
ut32_t
)0x00040000)

	)

334 
	#DMA1_FLAG_TE5
 ((
ut32_t
)0x00080000)

	)

335 
	#DMA1_FLAG_GL6
 ((
ut32_t
)0x00100000)

	)

336 
	#DMA1_FLAG_TC6
 ((
ut32_t
)0x00200000)

	)

337 
	#DMA1_FLAG_HT6
 ((
ut32_t
)0x00400000)

	)

338 
	#DMA1_FLAG_TE6
 ((
ut32_t
)0x00800000)

	)

339 
	#DMA1_FLAG_GL7
 ((
ut32_t
)0x01000000)

	)

340 
	#DMA1_FLAG_TC7
 ((
ut32_t
)0x02000000)

	)

341 
	#DMA1_FLAG_HT7
 ((
ut32_t
)0x04000000)

	)

342 
	#DMA1_FLAG_TE7
 ((
ut32_t
)0x08000000)

	)

344 
	#DMA2_FLAG_GL1
 ((
ut32_t
)0x10000001)

	)

345 
	#DMA2_FLAG_TC1
 ((
ut32_t
)0x10000002)

	)

346 
	#DMA2_FLAG_HT1
 ((
ut32_t
)0x10000004)

	)

347 
	#DMA2_FLAG_TE1
 ((
ut32_t
)0x10000008)

	)

348 
	#DMA2_FLAG_GL2
 ((
ut32_t
)0x10000010)

	)

349 
	#DMA2_FLAG_TC2
 ((
ut32_t
)0x10000020)

	)

350 
	#DMA2_FLAG_HT2
 ((
ut32_t
)0x10000040)

	)

351 
	#DMA2_FLAG_TE2
 ((
ut32_t
)0x10000080)

	)

352 
	#DMA2_FLAG_GL3
 ((
ut32_t
)0x10000100)

	)

353 
	#DMA2_FLAG_TC3
 ((
ut32_t
)0x10000200)

	)

354 
	#DMA2_FLAG_HT3
 ((
ut32_t
)0x10000400)

	)

355 
	#DMA2_FLAG_TE3
 ((
ut32_t
)0x10000800)

	)

356 
	#DMA2_FLAG_GL4
 ((
ut32_t
)0x10001000)

	)

357 
	#DMA2_FLAG_TC4
 ((
ut32_t
)0x10002000)

	)

358 
	#DMA2_FLAG_HT4
 ((
ut32_t
)0x10004000)

	)

359 
	#DMA2_FLAG_TE4
 ((
ut32_t
)0x10008000)

	)

360 
	#DMA2_FLAG_GL5
 ((
ut32_t
)0x10010000)

	)

361 
	#DMA2_FLAG_TC5
 ((
ut32_t
)0x10020000)

	)

362 
	#DMA2_FLAG_HT5
 ((
ut32_t
)0x10040000)

	)

363 
	#DMA2_FLAG_TE5
 ((
ut32_t
)0x10080000)

	)

365 
	#IS_DMA_CLEAR_FLAG
(
FLAG
(((((FLAG& 0xF0000000=0x00|| (((FLAG& 0xEFF00000=0x00)&& ((FLAG!0x00))

	)

367 
	#IS_DMA_GET_FLAG
(
FLAG
(((FLAG=
DMA1_FLAG_GL1
|| ((FLAG=
DMA1_FLAG_TC1
) || \

368 ((
FLAG
=
DMA1_FLAG_HT1
|| ((FLAG=
DMA1_FLAG_TE1
) || \

369 ((
FLAG
=
DMA1_FLAG_GL2
|| ((FLAG=
DMA1_FLAG_TC2
) || \

370 ((
FLAG
=
DMA1_FLAG_HT2
|| ((FLAG=
DMA1_FLAG_TE2
) || \

371 ((
FLAG
=
DMA1_FLAG_GL3
|| ((FLAG=
DMA1_FLAG_TC3
) || \

372 ((
FLAG
=
DMA1_FLAG_HT3
|| ((FLAG=
DMA1_FLAG_TE3
) || \

373 ((
FLAG
=
DMA1_FLAG_GL4
|| ((FLAG=
DMA1_FLAG_TC4
) || \

374 ((
FLAG
=
DMA1_FLAG_HT4
|| ((FLAG=
DMA1_FLAG_TE4
) || \

375 ((
FLAG
=
DMA1_FLAG_GL5
|| ((FLAG=
DMA1_FLAG_TC5
) || \

376 ((
FLAG
=
DMA1_FLAG_HT5
|| ((FLAG=
DMA1_FLAG_TE5
) || \

377 ((
FLAG
=
DMA1_FLAG_GL6
|| ((FLAG=
DMA1_FLAG_TC6
) || \

378 ((
FLAG
=
DMA1_FLAG_HT6
|| ((FLAG=
DMA1_FLAG_TE6
) || \

379 ((
FLAG
=
DMA1_FLAG_GL7
|| ((FLAG=
DMA1_FLAG_TC7
) || \

380 ((
FLAG
=
DMA1_FLAG_HT7
|| ((FLAG=
DMA1_FLAG_TE7
) || \

381 ((
FLAG
=
DMA2_FLAG_GL1
|| ((FLAG=
DMA2_FLAG_TC1
) || \

382 ((
FLAG
=
DMA2_FLAG_HT1
|| ((FLAG=
DMA2_FLAG_TE1
) || \

383 ((
FLAG
=
DMA2_FLAG_GL2
|| ((FLAG=
DMA2_FLAG_TC2
) || \

384 ((
FLAG
=
DMA2_FLAG_HT2
|| ((FLAG=
DMA2_FLAG_TE2
) || \

385 ((
FLAG
=
DMA2_FLAG_GL3
|| ((FLAG=
DMA2_FLAG_TC3
) || \

386 ((
FLAG
=
DMA2_FLAG_HT3
|| ((FLAG=
DMA2_FLAG_TE3
) || \

387 ((
FLAG
=
DMA2_FLAG_GL4
|| ((FLAG=
DMA2_FLAG_TC4
) || \

388 ((
FLAG
=
DMA2_FLAG_HT4
|| ((FLAG=
DMA2_FLAG_TE4
) || \

389 ((
FLAG
=
DMA2_FLAG_GL5
|| ((FLAG=
DMA2_FLAG_TC5
) || \

390 ((
FLAG
=
DMA2_FLAG_HT5
|| ((FLAG=
DMA2_FLAG_TE5
))

	)

404 
DMA_DeIn
(
DMA_Chl_TyDef
* 
DMAy_Chlx
);

407 
DMA_In
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
DMA_InTyDef
* 
DMA_InSu
);

408 
DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
);

409 
DMA_Cmd
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
FuniڮS
 
NewS
);

412 
DMA_SCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut16_t
 
DaNumb
);

413 
ut16_t
 
DMA_GCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
);

416 
DMA_ITCfig
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
);

417 
FgStus
 
DMA_GFgStus
(
ut32_t
 
DMAy_FLAG
);

418 
DMA_CˬFg
(
ut32_t
 
DMAy_FLAG
);

419 
ITStus
 
DMA_GITStus
(
ut32_t
 
DMAy_IT
);

420 
DMA_CˬITPdgB
(
ut32_t
 
DMAy_IT
);

422 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST2C5D~1.H

30 #ide
__STM32F37X_I2C_H


31 
	#__STM32F37X_I2C_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

56 
ut32_t
 
I2C_Timg
;

59 
ut32_t
 
I2C_AlogFr
;

62 
ut32_t
 
I2C_DigFr
;

65 
ut32_t
 
I2C_Mode
;

68 
ut32_t
 
I2C_OwnAddss1
;

71 
ut32_t
 
I2C_Ack
;

74 
ut32_t
 
I2C_AcknowdgedAddss
;

76 }
	tI2C_InTyDef
;

85 
	#IS_I2C_ALL_PERIPH
(
PERIPH
(((PERIPH=
I2C1
) || \

86 ((
PERIPH
=
I2C2
))

	)

92 
	#I2C_AlogFr_Eb
 ((
ut32_t
)0x00000000)

	)

93 
	#I2C_AlogFr_Dib
 
I2C_CR1_ANFOFF


	)

95 
	#IS_I2C_ANALOG_FILTER
(
FILTER
(((FILTER=
I2C_AlogFr_Eb
) || \

96 ((
FILTER
=
I2C_AlogFr_Dib
))

	)

105 
	#IS_I2C_DIGITAL_FILTER
(
FILTER
((FILTER<0x0000000F)

	)

114 
	#I2C_Mode_I2C
 ((
ut32_t
)0x00000000)

	)

115 
	#I2C_Mode_SMBusDevi
 
I2C_CR1_SMBDEN


	)

116 
	#I2C_Mode_SMBusHo
 
I2C_CR1_SMBHEN


	)

118 
	#IS_I2C_MODE
(
MODE
(((MODE=
I2C_Mode_I2C
) || \

119 ((
MODE
=
I2C_Mode_SMBusDevi
) || \

120 ((
MODE
=
I2C_Mode_SMBusHo
))

	)

129 
	#I2C_Ack_Eb
 ((
ut32_t
)0x00000000)

	)

130 
	#I2C_Ack_Dib
 
I2C_CR2_NACK


	)

132 
	#IS_I2C_ACK
(
ACK
(((ACK=
I2C_Ack_Eb
) || \

133 ((
ACK
=
I2C_Ack_Dib
))

	)

142 
	#I2C_AcknowdgedAddss_7b
 ((
ut32_t
)0x00000000)

	)

143 
	#I2C_AcknowdgedAddss_10b
 
I2C_OAR1_OA1MODE


	)

145 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
(((ADDRESS=
I2C_AcknowdgedAddss_7b
) || \

146 ((
ADDRESS
=
I2C_AcknowdgedAddss_10b
))

	)

155 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
((ADDRESS1<(
ut32_t
)0x000003FF)

	)

164 
	#I2C_Dei_Tnsmr
 ((
ut16_t
)0x0000)

	)

165 
	#I2C_Dei_Reiv
 ((
ut16_t
)0x0400)

	)

167 
	#IS_I2C_DIRECTION
(
DIRECTION
(((DIRECTION=
I2C_Dei_Tnsmr
) || \

168 ((
DIRECTION
=
I2C_Dei_Reiv
))

	)

177 
	#I2C_DMAReq_Tx
 
I2C_CR1_TXDMAEN


	)

178 
	#I2C_DMAReq_Rx
 
I2C_CR1_RXDMAEN


	)

180 
	#IS_I2C_DMA_REQ
(
REQ
((((REQ& (
ut32_t
)0xFFFF3FFF=0x00&& ((REQ!0x00))

	)

189 
	#IS_I2C_SLAVE_ADDRESS
(
ADDRESS
((ADDRESS<(
ut16_t
)0x03FF)

	)

199 
	#IS_I2C_OWN_ADDRESS2
(
ADDRESS2
((ADDRESS2<(
ut16_t
)0x00FF)

	)

209 
	#I2C_OA2_NoMask
 ((
ut8_t
)0x00)

	)

210 
	#I2C_OA2_Mask01
 ((
ut8_t
)0x01)

	)

211 
	#I2C_OA2_Mask02
 ((
ut8_t
)0x02)

	)

212 
	#I2C_OA2_Mask03
 ((
ut8_t
)0x03)

	)

213 
	#I2C_OA2_Mask04
 ((
ut8_t
)0x04)

	)

214 
	#I2C_OA2_Mask05
 ((
ut8_t
)0x05)

	)

215 
	#I2C_OA2_Mask06
 ((
ut8_t
)0x06)

	)

216 
	#I2C_OA2_Mask07
 ((
ut8_t
)0x07)

	)

218 
	#IS_I2C_OWN_ADDRESS2_MASK
(
MASK
(((MASK=
I2C_OA2_NoMask
) || \

219 ((
MASK
=
I2C_OA2_Mask01
) || \

220 ((
MASK
=
I2C_OA2_Mask02
) || \

221 ((
MASK
=
I2C_OA2_Mask03
) || \

222 ((
MASK
=
I2C_OA2_Mask04
) || \

223 ((
MASK
=
I2C_OA2_Mask05
) || \

224 ((
MASK
=
I2C_OA2_Mask06
) || \

225 ((
MASK
=
I2C_OA2_Mask07
))

	)

235 
	#IS_I2C_TIMEOUT
(
TIMEOUT
((TIMEOUT<(
ut16_t
)0x0FFF)

	)

245 
	#I2C_Regi_CR1
 ((
ut8_t
)0x00)

	)

246 
	#I2C_Regi_CR2
 ((
ut8_t
)0x04)

	)

247 
	#I2C_Regi_OAR1
 ((
ut8_t
)0x08)

	)

248 
	#I2C_Regi_OAR2
 ((
ut8_t
)0x0C)

	)

249 
	#I2C_Regi_TIMINGR
 ((
ut8_t
)0x10)

	)

250 
	#I2C_Regi_TIMEOUTR
 ((
ut8_t
)0x14)

	)

251 
	#I2C_Regi_ISR
 ((
ut8_t
)0x18)

	)

252 
	#I2C_Regi_ICR
 ((
ut8_t
)0x1C)

	)

253 
	#I2C_Regi_PECR
 ((
ut8_t
)0x20)

	)

254 
	#I2C_Regi_RXDR
 ((
ut8_t
)0x24)

	)

255 
	#I2C_Regi_TXDR
 ((
ut8_t
)0x28)

	)

257 
	#IS_I2C_REGISTER
(
REGISTER
(((REGISTER=
I2C_Regi_CR1
) || \

258 ((
REGISTER
=
I2C_Regi_CR2
) || \

259 ((
REGISTER
=
I2C_Regi_OAR1
) || \

260 ((
REGISTER
=
I2C_Regi_OAR2
) || \

261 ((
REGISTER
=
I2C_Regi_TIMINGR
) || \

262 ((
REGISTER
=
I2C_Regi_TIMEOUTR
) || \

263 ((
REGISTER
=
I2C_Regi_ISR
) || \

264 ((
REGISTER
=
I2C_Regi_ICR
) || \

265 ((
REGISTER
=
I2C_Regi_PECR
) || \

266 ((
REGISTER
=
I2C_Regi_RXDR
) || \

267 ((
REGISTER
=
I2C_Regi_TXDR
))

	)

276 
	#I2C_IT_ERRI
 
I2C_CR1_ERRIE


	)

277 
	#I2C_IT_TCI
 
I2C_CR1_TCIE


	)

278 
	#I2C_IT_STOPI
 
I2C_CR1_STOPIE


	)

279 
	#I2C_IT_NACKI
 
I2C_CR1_NACKIE


	)

280 
	#I2C_IT_ADDRI
 
I2C_CR1_ADDRIE


	)

281 
	#I2C_IT_RXI
 
I2C_CR1_RXIE


	)

282 
	#I2C_IT_TXI
 
I2C_CR1_TXIE


	)

284 
	#IS_I2C_CONFIG_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFF01=0x00&& ((IT!0x00))

	)

294 
	#I2C_FLAG_TXE
 
I2C_ISR_TXE


	)

295 
	#I2C_FLAG_TXIS
 
I2C_ISR_TXIS


	)

296 
	#I2C_FLAG_RXNE
 
I2C_ISR_RXNE


	)

297 
	#I2C_FLAG_ADDR
 
I2C_ISR_ADDR


	)

298 
	#I2C_FLAG_NACKF
 
I2C_ISR_NACKF


	)

299 
	#I2C_FLAG_STOPF
 
I2C_ISR_STOPF


	)

300 
	#I2C_FLAG_TC
 
I2C_ISR_TC


	)

301 
	#I2C_FLAG_TCR
 
I2C_ISR_TCR


	)

302 
	#I2C_FLAG_BERR
 
I2C_ISR_BERR


	)

303 
	#I2C_FLAG_ARLO
 
I2C_ISR_ARLO


	)

304 
	#I2C_FLAG_OVR
 
I2C_ISR_OVR


	)

305 
	#I2C_FLAG_PECERR
 
I2C_ISR_PECERR


	)

306 
	#I2C_FLAG_TIMEOUT
 
I2C_ISR_TIMEOUT


	)

307 
	#I2C_FLAG_ALERT
 
I2C_ISR_ALERT


	)

308 
	#I2C_FLAG_BUSY
 
I2C_ISR_BUSY


	)

310 
	#IS_I2C_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFF4000=0x00&& ((FLAG!0x00))

	)

312 
	#IS_I2C_GET_FLAG
(
FLAG
(((FLAG=
I2C_FLAG_TXE
|| ((FLAG=
I2C_FLAG_TXIS
) || \

313 ((
FLAG
=
I2C_FLAG_RXNE
|| ((FLAG=
I2C_FLAG_ADDR
) || \

314 ((
FLAG
=
I2C_FLAG_NACKF
|| ((FLAG=
I2C_FLAG_STOPF
) || \

315 ((
FLAG
=
I2C_FLAG_TC
|| ((FLAG=
I2C_FLAG_TCR
) || \

316 ((
FLAG
=
I2C_FLAG_BERR
|| ((FLAG=
I2C_FLAG_ARLO
) || \

317 ((
FLAG
=
I2C_FLAG_OVR
|| ((FLAG=
I2C_FLAG_PECERR
) || \

318 ((
FLAG
=
I2C_FLAG_TIMEOUT
|| ((FLAG=
I2C_FLAG_ALERT
) || \

319 ((
FLAG
=
I2C_FLAG_BUSY
))

	)

330 
	#I2C_IT_TXIS
 
I2C_ISR_TXIS


	)

331 
	#I2C_IT_RXNE
 
I2C_ISR_RXNE


	)

332 
	#I2C_IT_ADDR
 
I2C_ISR_ADDR


	)

333 
	#I2C_IT_NACKF
 
I2C_ISR_NACKF


	)

334 
	#I2C_IT_STOPF
 
I2C_ISR_STOPF


	)

335 
	#I2C_IT_TC
 
I2C_ISR_TC


	)

336 
	#I2C_IT_TCR
 
I2C_ISR_TCR


	)

337 
	#I2C_IT_BERR
 
I2C_ISR_BERR


	)

338 
	#I2C_IT_ARLO
 
I2C_ISR_ARLO


	)

339 
	#I2C_IT_OVR
 
I2C_ISR_OVR


	)

340 
	#I2C_IT_PECERR
 
I2C_ISR_PECERR


	)

341 
	#I2C_IT_TIMEOUT
 
I2C_ISR_TIMEOUT


	)

342 
	#I2C_IT_ALERT
 
I2C_ISR_ALERT


	)

344 
	#IS_I2C_CLEAR_IT
(
IT
((((IT& (
ut32_t
)0xFFFFC001=0x00&& ((IT!0x00))

	)

346 
	#IS_I2C_GET_IT
(
IT
(((IT=
I2C_IT_TXIS
|| ((IT=
I2C_IT_RXNE
) || \

347 ((
IT
=
I2C_IT_ADDR
|| ((IT=
I2C_IT_NACKF
) || \

348 ((
IT
=
I2C_IT_STOPF
|| ((IT=
I2C_IT_TC
) || \

349 ((
IT
=
I2C_IT_TCR
|| ((IT=
I2C_IT_BERR
) || \

350 ((
IT
=
I2C_IT_ARLO
|| ((IT=
I2C_IT_OVR
) || \

351 ((
IT
=
I2C_IT_PECERR
|| ((IT=
I2C_IT_TIMEOUT
) || \

352 ((
IT
=
I2C_IT_ALERT
))

	)

363 
	#I2C_Rd_Mode
 
I2C_CR2_RELOAD


	)

364 
	#I2C_AutoEnd_Mode
 
I2C_CR2_AUTOEND


	)

365 
	#I2C_SoEnd_Mode
 ((
ut32_t
)0x00000000)

	)

368 
	#IS_RELOAD_END_MODE
(
MODE
(((MODE=
I2C_Rd_Mode
) || \

369 ((
MODE
=
I2C_AutoEnd_Mode
) || \

370 ((
MODE
=
I2C_SoEnd_Mode
))

	)

381 
	#I2C_No_SSt
 ((
ut32_t
)0x00000000)

	)

382 
	#I2C_Ge_St
 
I2C_CR2_STOP


	)

383 
	#I2C_Ge_S_Rd
 (
ut32_t
)(
I2C_CR2_START
 | 
I2C_CR2_RD_WRN
)

	)

384 
	#I2C_Ge_S_Wre
 
I2C_CR2_START


	)

387 
	#IS_START_STOP_MODE
(
MODE
(((MODE=
I2C_Ge_St
) || \

388 ((
MODE
=
I2C_Ge_S_Rd
) || \

389 ((
MODE
=
I2C_Ge_S_Wre
) || \

390 ((
MODE
=
I2C_No_SSt
))

	)

406 
I2C_DeIn
(
I2C_TyDef
* 
I2Cx
);

407 
I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
);

408 
I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
);

409 
I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

410 
I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
);

411 
I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
, 
FuniڮS
 
NewS
);

412 
I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

413 
I2C_StModeCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

414 
I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

415 
I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Addss
, 
ut8_t
 
Mask
);

416 
I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

417 
I2C_SveByCڌCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

418 
I2C_SveAddssCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Addss
);

419 
I2C_10BAddssgModeCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

422 
I2C_AutoEndCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

423 
I2C_RdCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

424 
I2C_NumbOfBysCfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Numb_Bys
);

425 
I2C_MaRequeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_Dei
);

426 
I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

427 
I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

428 
I2C_10BAddssHdCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

429 
I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

430 
ut8_t
 
I2C_GAddssMched
(
I2C_TyDef
* 
I2Cx
);

431 
ut16_t
 
I2C_GTnsrDei
(
I2C_TyDef
* 
I2Cx
);

432 
I2C_TnsrHdlg
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Addss
, 
ut8_t
 
Numb_Bys
, 
ut32_t
 
RdEndMode
, ut32_
SStMode
);

435 
I2C_SMBusA˹Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

436 
I2C_ClockTimeoutCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

437 
I2C_ExndedClockTimeoutCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

438 
I2C_IdClockTimeoutCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

439 
I2C_TimeoutACfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Timeout
);

440 
I2C_TimeoutBCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Timeout
);

441 
I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

442 
I2C_PECRequeCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

443 
ut8_t
 
I2C_GPEC
(
I2C_TyDef
* 
I2Cx
);

446 
ut32_t
 
I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
);

449 
I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
);

450 
ut8_t
 
I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
);

453 
I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_DMAReq
, 
FuniڮS
 
NewS
);

456 
FgStus
 
I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

457 
I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

458 
ITStus
 
I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

459 
I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

462 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST3567~1.H

30 #ide
__STM32F37X_MISC_H


31 
	#__STM32F37X_MISC_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

56 
ut8_t
 
NVIC_IRQChl
;

61 
ut8_t
 
NVIC_IRQChlPemiPriܙy
;

66 
ut8_t
 
NVIC_IRQChlSubPriܙy
;

71 
FuniڮS
 
NVIC_IRQChlCmd
;

74 } 
	tNVIC_InTyDef
;

112 
	#NVIC_VeTab_RAM
 ((
ut32_t
)0x20000000)

	)

113 
	#NVIC_VeTab_FLASH
 ((
ut32_t
)0x08000000)

	)

114 
	#IS_NVIC_VECTTAB
(
VECTTAB
(((VECTTAB=
NVIC_VeTab_RAM
) || \

115 ((
VECTTAB
=
NVIC_VeTab_FLASH
))

	)

124 
	#NVIC_LP_SEVONPEND
 ((
ut8_t
)0x10)

	)

125 
	#NVIC_LP_SLEEPDEEP
 ((
ut8_t
)0x04)

	)

126 
	#NVIC_LP_SLEEPONEXIT
 ((
ut8_t
)0x02)

	)

127 
	#IS_NVIC_LP
(
LP
(((LP=
NVIC_LP_SEVONPEND
) || \

128 ((
LP
=
NVIC_LP_SLEEPDEEP
) || \

129 ((
LP
=
NVIC_LP_SLEEPONEXIT
))

	)

138 
	#NVIC_PriܙyGroup_0
 ((
ut32_t
)0x700

	)

140 
	#NVIC_PriܙyGroup_1
 ((
ut32_t
)0x600

	)

142 
	#NVIC_PriܙyGroup_2
 ((
ut32_t
)0x500

	)

144 
	#NVIC_PriܙyGroup_3
 ((
ut32_t
)0x400

	)

146 
	#NVIC_PriܙyGroup_4
 ((
ut32_t
)0x300

	)

149 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
(((GROUP=
NVIC_PriܙyGroup_0
) || \

150 ((
GROUP
=
NVIC_PriܙyGroup_1
) || \

151 ((
GROUP
=
NVIC_PriܙyGroup_2
) || \

152 ((
GROUP
=
NVIC_PriܙyGroup_3
) || \

153 ((
GROUP
=
NVIC_PriܙyGroup_4
))

	)

155 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

157 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

159 
	#IS_NVIC_OFFSET
(
OFFSET
((OFFSET< 0x000FFFFF)

	)

169 
	#SysTick_CLKSour_HCLK_Div8
 ((
ut32_t
)0xFFFFFFFB)

	)

170 
	#SysTick_CLKSour_HCLK
 ((
ut32_t
)0x00000004)

	)

171 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
(((SOURCE=
SysTick_CLKSour_HCLK
) || \

172 ((
SOURCE
=
SysTick_CLKSour_HCLK_Div8
))

	)

184 
NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
);

185 
NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
);

186 
NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
);

187 
NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
);

188 
SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
);

190 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST3D52~1.H

30 #ide
__STM32F37X_SYSCFG_H


31 
	#__STM32F37X_SYSCFG_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

58 
	#EXTI_PtSourGPIOA
 ((
ut8_t
)0x00)

	)

59 
	#EXTI_PtSourGPIOB
 ((
ut8_t
)0x01)

	)

60 
	#EXTI_PtSourGPIOC
 ((
ut8_t
)0x02)

	)

61 
	#EXTI_PtSourGPIOD
 ((
ut8_t
)0x03)

	)

62 
	#EXTI_PtSourGPIOE
 ((
ut8_t
)0x04)

	)

63 
	#EXTI_PtSourGPIOF
 ((
ut8_t
)0x05)

	)

65 
	#IS_EXTI_PORT_SOURCE
(
PORTSOURCE
(((PORTSOURCE=
EXTI_PtSourGPIOA
) || \

66 ((
PORTSOURCE
=
EXTI_PtSourGPIOB
) || \

67 ((
PORTSOURCE
=
EXTI_PtSourGPIOC
) || \

68 ((
PORTSOURCE
=
EXTI_PtSourGPIOD
) || \

69 ((
PORTSOURCE
=
EXTI_PtSourGPIOE
) || \

70 ((
PORTSOURCE
=
EXTI_PtSourGPIOF
))

	)

78 
	#EXTI_PSour0
 ((
ut8_t
)0x00)

	)

79 
	#EXTI_PSour1
 ((
ut8_t
)0x01)

	)

80 
	#EXTI_PSour2
 ((
ut8_t
)0x02)

	)

81 
	#EXTI_PSour3
 ((
ut8_t
)0x03)

	)

82 
	#EXTI_PSour4
 ((
ut8_t
)0x04)

	)

83 
	#EXTI_PSour5
 ((
ut8_t
)0x05)

	)

84 
	#EXTI_PSour6
 ((
ut8_t
)0x06)

	)

85 
	#EXTI_PSour7
 ((
ut8_t
)0x07)

	)

86 
	#EXTI_PSour8
 ((
ut8_t
)0x08)

	)

87 
	#EXTI_PSour9
 ((
ut8_t
)0x09)

	)

88 
	#EXTI_PSour10
 ((
ut8_t
)0x0A)

	)

89 
	#EXTI_PSour11
 ((
ut8_t
)0x0B)

	)

90 
	#EXTI_PSour12
 ((
ut8_t
)0x0C)

	)

91 
	#EXTI_PSour13
 ((
ut8_t
)0x0D)

	)

92 
	#EXTI_PSour14
 ((
ut8_t
)0x0E)

	)

93 
	#EXTI_PSour15
 ((
ut8_t
)0x0F)

	)

95 
	#IS_EXTI_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
EXTI_PSour0
) || \

96 ((
PINSOURCE
=
EXTI_PSour1
) || \

97 ((
PINSOURCE
=
EXTI_PSour2
) || \

98 ((
PINSOURCE
=
EXTI_PSour3
) || \

99 ((
PINSOURCE
=
EXTI_PSour4
) || \

100 ((
PINSOURCE
=
EXTI_PSour5
) || \

101 ((
PINSOURCE
=
EXTI_PSour6
) || \

102 ((
PINSOURCE
=
EXTI_PSour7
) || \

103 ((
PINSOURCE
=
EXTI_PSour8
) || \

104 ((
PINSOURCE
=
EXTI_PSour9
) || \

105 ((
PINSOURCE
=
EXTI_PSour10
) || \

106 ((
PINSOURCE
=
EXTI_PSour11
) || \

107 ((
PINSOURCE
=
EXTI_PSour12
) || \

108 ((
PINSOURCE
=
EXTI_PSour13
) || \

109 ((
PINSOURCE
=
EXTI_PSour14
) || \

110 ((
PINSOURCE
=
EXTI_PSour15
))

	)

118 
	#SYSCFG_MemyRem_Fsh
 ((
ut8_t
)0x00)

	)

119 
	#SYSCFG_MemyRem_SyemMemy
 ((
ut8_t
)0x01)

	)

120 
	#SYSCFG_MemyRem_SRAM
 ((
ut8_t
)0x03)

	)

123 
	#IS_SYSCFG_MEMORY_REMAP
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
) || \

124 ((
REMAP
=
SYSCFG_MemyRem_SyemMemy
) || \

125 ((
REMAP
=
SYSCFG_MemyRem_SRAM
))

	)

134 
	#SYSCFG_DMARem_TIM17
 
SYSCFG_CFGR1_TIM17_DMA_RMP


	)

135 
	#SYSCFG_DMARem_TIM16
 
SYSCFG_CFGR1_TIM16_DMA_RMP


	)

136 
	#SYSCFG_DMARem_TIM6DAC1Ch1
 
SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP


	)

137 
	#SYSCFG_DMARem_TIM7DAC1Ch2
 
SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP


	)

138 
	#SYSCFG_DMARem_TIM18DAC2Ch1
 
SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP


	)

140 
	#IS_SYSCFG_DMA_REMAP
(
REMAP
(((REMAP=
SYSCFG_DMARem_TIM17
) || \

141 ((
REMAP
=
SYSCFG_DMARem_TIM16
) || \

142 ((
REMAP
=
SYSCFG_DMARem_TIM6DAC1Ch1
) || \

143 ((
REMAP
=
SYSCFG_DMARem_TIM7DAC1Ch2
) || \

144 ((
REMAP
=
SYSCFG_DMARem_TIM18DAC2Ch1
))

	)

153 
	#SYSCFG_I2CFaModePlus_PB6
 
SYSCFG_CFGR1_I2C_FMP_PB6


	)

154 
	#SYSCFG_I2CFaModePlus_PB7
 
SYSCFG_CFGR1_I2C_FMP_PB7


	)

155 
	#SYSCFG_I2CFaModePlus_PB8
 
SYSCFG_CFGR1_I2C_FMP_PB8


	)

156 
	#SYSCFG_I2CFaModePlus_PB9
 
SYSCFG_CFGR1_I2C_FMP_PB9


	)

157 
	#SYSCFG_I2CFaModePlus_I2C1
 
SYSCFG_CFGR1_I2C_FMP_I2C1


	)

158 
	#SYSCFG_I2CFaModePlus_I2C2
 
SYSCFG_CFGR1_I2C_FMP_I2C2


	)

160 
	#IS_SYSCFG_I2C_FMP
(
PIN
(((PIN=
SYSCFG_I2CFaModePlus_PB6
) || \

161 ((
PIN
=
SYSCFG_I2CFaModePlus_PB7
) || \

162 ((
PIN
=
SYSCFG_I2CFaModePlus_PB8
) || \

163 ((
PIN
=
SYSCFG_I2CFaModePlus_PB9
) || \

164 ((
PIN
=
SYSCFG_I2CFaModePlus_I2C1
) || \

165 ((
PIN
=
SYSCFG_I2CFaModePlus_I2C2
))

	)

174 
	#SYSCFG_IT_IXC
 
SYSCFG_CFGR1_FPU_IE_5


	)

175 
	#SYSCFG_IT_IDC
 
SYSCFG_CFGR1_FPU_IE_4


	)

176 
	#SYSCFG_IT_OFC
 
SYSCFG_CFGR1_FPU_IE_3


	)

177 
	#SYSCFG_IT_UFC
 
SYSCFG_CFGR1_FPU_IE_2


	)

178 
	#SYSCFG_IT_DZC
 
SYSCFG_CFGR1_FPU_IE_1


	)

179 
	#SYSCFG_IT_IOC
 
SYSCFG_CFGR1_FPU_IE_0


	)

181 
	#IS_SYSCFG_IT
(
IT
((((IT& (
ut32_t
)0x03FFFFFF=0&& ((IT!0))

	)

190 
	#SYSCFG_Bak_PVD
 
SYSCFG_CFGR2_PVD_LOCK


	)

191 
	#SYSCFG_Bak_SRAMPy
 
SYSCFG_CFGR2_SRAM_PARITY_LOCK


	)

192 
	#SYSCFG_Bak_Lockup
 
SYSCFG_CFGR2_LOCKUP_LOCK


	)

194 
	#IS_SYSCFG_LOCK_CONFIG
(
CONFIG
(((CONFIG=
SYSCFG_Bak_PVD
) || \

195 ((
CONFIG
=
SYSCFG_Bak_SRAMPy
) || \

196 ((
CONFIG
=
SYSCFG_Bak_Lockup
))

	)

206 
	#SYSCFG_FLAG_PE
 
SYSCFG_CFGR2_SRAM_PE


	)

208 
	#IS_SYSCFG_FLAG
(
FLAG
(((FLAG=
SYSCFG_FLAG_PE
))

	)

222 
SYSCFG_DeIn
();

225 
SYSCFG_MemyRemCfig
(
ut32_t
 
SYSCFG_MemyRem
);

226 
SYSCFG_DMAChlRemCfig
(
ut32_t
 
SYSCFG_DMARem
, 
FuniڮS
 
NewS
);

227 
SYSCFG_I2CFaModePlusCfig
(
ut32_t
 
SYSCFG_I2CFaModePlus
, 
FuniڮS
 
NewS
);

228 
SYSCFG_VBATMڙܚgCmd
(
FuniڮS
 
NewS
);

229 
SYSCFG_ITCfig
(
ut32_t
 
SYSCFG_IT
, 
FuniڮS
 
NewS
);

230 
SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
);

231 
SYSCFG_BakCfig
(
ut32_t
 
SYSCFG_Bak
);

232 
FgStus
 
SYSCFG_GFgStus
(
ut32_t
 
SYSCFG_Fg
);

233 
SYSCFG_CˬFg
(
ut32_t
 
SYSCFG_Fg
);

235 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST4817~1.H

29 #ide
__STM32F37X_DBGMCU_H


30 
	#__STM32F37X_DBGMCU_H


	)

32 #ifde
__lulus


37 
	~"m32f37x.h
"

53 
	#DBGMCU_SLEEP
 
DBGMCU_CR_DBG_SLEEP


	)

54 
	#DBGMCU_STOP
 
DBGMCU_CR_DBG_STOP


	)

55 
	#DBGMCU_STANDBY
 
DBGMCU_CR_DBG_STANDBY


	)

56 
	#IS_DBGMCU_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFF8=0x00&& ((PERIPH!0x00))

	)

58 
	#DBGMCU_TIM2_STOP
 
DBGMCU_APB1_FZ_DBG_TIM2_STOP


	)

59 
	#DBGMCU_TIM3_STOP
 
DBGMCU_APB1_FZ_DBG_TIM3_STOP


	)

60 
	#DBGMCU_TIM4_STOP
 
DBGMCU_APB1_FZ_DBG_TIM4_STOP


	)

61 
	#DBGMCU_TIM5_STOP
 
DBGMCU_APB1_FZ_DBG_TIM5_STOP


	)

62 
	#DBGMCU_TIM6_STOP
 
DBGMCU_APB1_FZ_DBG_TIM6_STOP


	)

63 
	#DBGMCU_TIM7_STOP
 
DBGMCU_APB1_FZ_DBG_TIM7_STOP


	)

64 
	#DBGMCU_TIM12_STOP
 
DBGMCU_APB1_FZ_DBG_TIM12_STOP


	)

65 
	#DBGMCU_TIM13_STOP
 
DBGMCU_APB1_FZ_DBG_TIM13_STOP


	)

66 
	#DBGMCU_TIM14_STOP
 
DBGMCU_APB1_FZ_DBG_TIM14_STOP


	)

67 
	#DBGMCU_TIM18_STOP
 
DBGMCU_APB1_FZ_DBG_TIM18_STOP


	)

68 
	#DBGMCU_RTC_STOP
 
DBGMCU_APB1_FZ_DBG_RTC_STOP


	)

69 
	#DBGMCU_WWDG_STOP
 
DBGMCU_APB1_FZ_DBG_WWDG_STOP


	)

70 
	#DBGMCU_IWDG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

71 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT


	)

72 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 
DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT


	)

73 
	#DBGMCU_CAN1_STOP
 
DBGMCU_APB1_FZ_DBG_CAN1_STOP


	)

75 
	#IS_DBGMCU_APB1PERIPH
(
PERIPH
((((PERIPH& 0xFD9FE000=0x00&& ((PERIPH!0x00))

	)

77 
	#DBGMCU_TIM15_STOP
 
DBGMCU_APB2_FZ_DBG_TIM15_STOP


	)

78 
	#DBGMCU_TIM16_STOP
 
DBGMCU_APB2_FZ_DBG_TIM16_STOP


	)

79 
	#DBGMCU_TIM17_STOP
 
DBGMCU_APB2_FZ_DBG_TIM17_STOP


	)

80 
	#DBGMCU_TIM19_STOP
 
DBGMCU_APB2_FZ_DBG_TIM19_STOP


	)

81 
	#IS_DBGMCU_APB2PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFC3=0x00&& ((PERIPH!0x00))

	)

91 
ut32_t
 
DBGMCU_GREVID
();

92 
ut32_t
 
DBGMCU_GDEVID
();

95 
DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

96 
DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

97 
DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

99 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST4FE7~1.H

30 #ide
__STM32F37X_WWDG_H


31 
	#__STM32F37X_WWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

59 
	#WWDG_Psr_1
 ((
ut32_t
)0x00000000)

	)

60 
	#WWDG_Psr_2
 ((
ut32_t
)0x00000080)

	)

61 
	#WWDG_Psr_4
 ((
ut32_t
)0x00000100)

	)

62 
	#WWDG_Psr_8
 ((
ut32_t
)0x00000180)

	)

63 
	#IS_WWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
WWDG_Psr_1
) || \

64 ((
PRESCALER
=
WWDG_Psr_2
) || \

65 ((
PRESCALER
=
WWDG_Psr_4
) || \

66 ((
PRESCALER
=
WWDG_Psr_8
))

	)

67 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
((VALUE<0x7F)

	)

68 
	#IS_WWDG_COUNTER
(
COUNTER
(((COUNTER>0x40&& ((COUNTER<0x7F))

	)

81 
WWDG_DeIn
();

84 
WWDG_SPsr
(
ut32_t
 
WWDG_Psr
);

85 
WWDG_SWdowVue
(
ut8_t
 
WdowVue
);

86 
WWDG_EbIT
();

87 
WWDG_SCou
(
ut8_t
 
Cou
);

90 
WWDG_Eb
(
ut8_t
 
Cou
);

93 
FgStus
 
WWDG_GFgStus
();

94 
WWDG_CˬFg
();

96 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST5F90~1.H

30 #ide
__STM32F37X_PWR_H


31 
	#__STM32F37X_PWR_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

59 
	#PWR_PVDLev_0
 
PWR_CR_PLS_LEV0


	)

60 
	#PWR_PVDLev_1
 
PWR_CR_PLS_LEV1


	)

61 
	#PWR_PVDLev_2
 
PWR_CR_PLS_LEV2


	)

62 
	#PWR_PVDLev_3
 
PWR_CR_PLS_LEV3


	)

63 
	#PWR_PVDLev_4
 
PWR_CR_PLS_LEV4


	)

64 
	#PWR_PVDLev_5
 
PWR_CR_PLS_LEV5


	)

65 
	#PWR_PVDLev_6
 
PWR_CR_PLS_LEV6


	)

66 
	#PWR_PVDLev_7
 
PWR_CR_PLS_LEV7


	)

68 
	#IS_PWR_PVD_LEVEL
(
LEVEL
(((LEVEL=
PWR_PVDLev_0
|| ((LEVEL=
PWR_PVDLev_1
)|| \

69 ((
LEVEL
=
PWR_PVDLev_2
|| ((LEVEL=
PWR_PVDLev_3
)|| \

70 ((
LEVEL
=
PWR_PVDLev_4
|| ((LEVEL=
PWR_PVDLev_5
)|| \

71 ((
LEVEL
=
PWR_PVDLev_6
|| ((LEVEL=
PWR_PVDLev_7
))

	)

80 
	#PWR_WakeUpP_1
 
PWR_CSR_EWUP1


	)

81 
	#PWR_WakeUpP_2
 
PWR_CSR_EWUP2


	)

82 
	#PWR_WakeUpP_3
 
PWR_CSR_EWUP3


	)

83 
	#IS_PWR_WAKEUP_PIN
(
PIN
(((PIN=
PWR_WakeUpP_1
) || \

84 ((
PIN
=
PWR_WakeUpP_2
) || \

85 ((
PIN
=
PWR_WakeUpP_3
))

	)

94 
	#PWR_SDADCAlog_1
 
PWR_CR_SDADC1EN


	)

95 
	#PWR_SDADCAlog_2
 
PWR_CR_SDADC2EN


	)

96 
	#PWR_SDADCAlog_3
 
PWR_CR_SDADC3EN


	)

97 
	#IS_PWR_SDADC_ANALOG
(
SDADC
(((SDADC=
PWR_SDADCAlog_1
) || \

98 ((
SDADC
=
PWR_SDADCAlog_2
) || \

99 ((
SDADC
=
PWR_SDADCAlog_3
))

	)

108 
	#PWR_Regut_ON
 ((
ut32_t
)0x00000000)

	)

109 
	#PWR_Regut_LowPow
 
PWR_CR_LPSDSR


	)

110 
	#IS_PWR_REGULATOR
(
REGULATOR
(((REGULATOR=
PWR_Regut_ON
) || \

111 ((
REGULATOR
=
PWR_Regut_LowPow
))

	)

120 
	#PWR_SLEEPEry_WFI
 ((
ut8_t
)0x01)

	)

121 
	#PWR_SLEEPEry_WFE
 ((
ut8_t
)0x02)

	)

122 
	#IS_PWR_SLEEP_ENTRY
(
ENTRY
(((ENTRY=
PWR_SLEEPEry_WFI
|| ((ENTRY=
PWR_SLEEPEry_WFE
))

	)

132 
	#PWR_STOPEry_WFI
 ((
ut8_t
)0x01)

	)

133 
	#PWR_STOPEry_WFE
 ((
ut8_t
)0x02)

	)

134 
	#IS_PWR_STOP_ENTRY
(
ENTRY
(((ENTRY=
PWR_STOPEry_WFI
|| ((ENTRY=
PWR_STOPEry_WFE
))

	)

144 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

145 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

146 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

147 
	#PWR_FLAG_VREFINTRDY
 
PWR_CSR_VREFINTRDYF


	)

149 
	#IS_PWR_GET_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
) || \

150 ((
FLAG
=
PWR_FLAG_PVDO
|| ((FLAG=
PWR_FLAG_VREFINTRDY
))

	)

152 
	#IS_PWR_CLEAR_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
))

	)

165 
PWR_DeIn
();

168 
PWR_BackupAcssCmd
(
FuniڮS
 
NewS
);

171 
PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
);

172 
PWR_PVDCmd
(
FuniڮS
 
NewS
);

175 
PWR_WakeUpPCmd
(
ut32_t
 
PWR_WakeUpP
, 
FuniڮS
 
NewS
);

178 
PWR_SDADCAlogCmd
(
ut32_t
 
PWR_SDADCAlog
, 
FuniڮS
 
NewS
);

181 
PWR_ES˕Mode
(
ut8_t
 
PWR_SLEEPEry
);

182 
PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

183 
PWR_ESTANDBYMode
();

186 
FgStus
 
PWR_GFgStus
(
ut32_t
 
PWR_FLAG
);

187 
PWR_CˬFg
(
ut32_t
 
PWR_FLAG
);

189 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST6E60~1.H

30 #ide
__STM32F37X_DAC_H


31 
	#__STM32F37X_DAC_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

56 
ut32_t
 
DAC_Trigg
;

59 
ut32_t
 
DAC_WaveGi
;

63 
ut32_t
 
DAC_LFSRUnmask_TrngAmude
;

67 
ut32_t
 
DAC_OuutBufr
;

69 }
	tDAC_InTyDef
;

77 
	#IS_DAC_ALL_PERIPH
(
PERIPH
(((PERIPH=
DAC1
) || \

78 ((
PERIPH
=
DAC2
))

	)

80 
	#IS_DAC_LIST1_PERIPH
(
PERIPH
(((PERIPH=
DAC1
))

	)

86 
	#DAC_Trigg_Ne
 ((
ut32_t
)0x00000000

	)

88 
	#DAC_Trigg_T6_TRGO
 ((
ut32_t
)0x00000004

	)

89 
	#DAC_Trigg_T3_TRGO
 ((
ut32_t
)0x0000000C

	)

90 
	#DAC_Trigg_T7_TRGO
 ((
ut32_t
)0x00000014

	)

91 
	#DAC_Trigg_T5_TRGO
 ((
ut32_t
)0x0000001C

	)

92 
	#DAC_Trigg_T18_TRGO
 ((
ut32_t
)0x0000001C

	)

93 
	#DAC_Trigg_T2_TRGO
 ((
ut32_t
)0x00000024

	)

94 
	#DAC_Trigg_T4_TRGO
 ((
ut32_t
)0x0000002C

	)

95 
	#DAC_Trigg_Ext_IT9
 ((
ut32_t
)0x00000034

	)

96 
	#DAC_Trigg_Sowe
 ((
ut32_t
)0x0000003C

	)

98 
	#IS_DAC_TRIGGER
(
TRIGGER
(((TRIGGER=
DAC_Trigg_Ne
) || \

99 ((
TRIGGER
=
DAC_Trigg_T6_TRGO
) || \

100 ((
TRIGGER
=
DAC_Trigg_T3_TRGO
) || \

101 ((
TRIGGER
=
DAC_Trigg_T7_TRGO
) || \

102 ((
TRIGGER
=
DAC_Trigg_T5_TRGO
) || \

103 ((
TRIGGER
=
DAC_Trigg_T18_TRGO
) || \

104 ((
TRIGGER
=
DAC_Trigg_T2_TRGO
) || \

105 ((
TRIGGER
=
DAC_Trigg_T4_TRGO
) || \

106 ((
TRIGGER
=
DAC_Trigg_Ext_IT9
) || \

107 ((
TRIGGER
=
DAC_Trigg_Sowe
))

	)

117 
	#DAC_WaveGi_Ne
 ((
ut32_t
)0x00000000)

	)

118 
	#DAC_WaveGi_Noi
 ((
ut32_t
)0x00000040)

	)

119 
	#DAC_WaveGi_Trng
 ((
ut32_t
)0x00000080)

	)

120 
	#IS_DAC_GENERATE_WAVE
(
WAVE
(((WAVE=
DAC_WaveGi_Ne
) || \

121 ((
WAVE
=
DAC_WaveGi_Noi
) || \

122 ((
WAVE
=
DAC_WaveGi_Trng
))

	)

131 
	#DAC_LFSRUnmask_B0
 ((
ut32_t
)0x00000000

	)

132 
	#DAC_LFSRUnmask_Bs1_0
 ((
ut32_t
)0x00000100

	)

133 
	#DAC_LFSRUnmask_Bs2_0
 ((
ut32_t
)0x00000200

	)

134 
	#DAC_LFSRUnmask_Bs3_0
 ((
ut32_t
)0x00000300

	)

135 
	#DAC_LFSRUnmask_Bs4_0
 ((
ut32_t
)0x00000400

	)

136 
	#DAC_LFSRUnmask_Bs5_0
 ((
ut32_t
)0x00000500

	)

137 
	#DAC_LFSRUnmask_Bs6_0
 ((
ut32_t
)0x00000600

	)

138 
	#DAC_LFSRUnmask_Bs7_0
 ((
ut32_t
)0x00000700

	)

139 
	#DAC_LFSRUnmask_Bs8_0
 ((
ut32_t
)0x00000800

	)

140 
	#DAC_LFSRUnmask_Bs9_0
 ((
ut32_t
)0x00000900

	)

141 
	#DAC_LFSRUnmask_Bs10_0
 ((
ut32_t
)0x00000A00

	)

142 
	#DAC_LFSRUnmask_Bs11_0
 ((
ut32_t
)0x00000B00

	)

143 
	#DAC_TrngAmude_1
 ((
ut32_t
)0x00000000

	)

144 
	#DAC_TrngAmude_3
 ((
ut32_t
)0x00000100

	)

145 
	#DAC_TrngAmude_7
 ((
ut32_t
)0x00000200

	)

146 
	#DAC_TrngAmude_15
 ((
ut32_t
)0x00000300

	)

147 
	#DAC_TrngAmude_31
 ((
ut32_t
)0x00000400

	)

148 
	#DAC_TrngAmude_63
 ((
ut32_t
)0x00000500

	)

149 
	#DAC_TrngAmude_127
 ((
ut32_t
)0x00000600

	)

150 
	#DAC_TrngAmude_255
 ((
ut32_t
)0x00000700

	)

151 
	#DAC_TrngAmude_511
 ((
ut32_t
)0x00000800

	)

152 
	#DAC_TrngAmude_1023
 ((
ut32_t
)0x00000900

	)

153 
	#DAC_TrngAmude_2047
 ((
ut32_t
)0x00000A00

	)

154 
	#DAC_TrngAmude_4095
 ((
ut32_t
)0x00000B00

	)

156 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
(((VALUE=
DAC_LFSRUnmask_B0
) || \

157 ((
VALUE
=
DAC_LFSRUnmask_Bs1_0
) || \

158 ((
VALUE
=
DAC_LFSRUnmask_Bs2_0
) || \

159 ((
VALUE
=
DAC_LFSRUnmask_Bs3_0
) || \

160 ((
VALUE
=
DAC_LFSRUnmask_Bs4_0
) || \

161 ((
VALUE
=
DAC_LFSRUnmask_Bs5_0
) || \

162 ((
VALUE
=
DAC_LFSRUnmask_Bs6_0
) || \

163 ((
VALUE
=
DAC_LFSRUnmask_Bs7_0
) || \

164 ((
VALUE
=
DAC_LFSRUnmask_Bs8_0
) || \

165 ((
VALUE
=
DAC_LFSRUnmask_Bs9_0
) || \

166 ((
VALUE
=
DAC_LFSRUnmask_Bs10_0
) || \

167 ((
VALUE
=
DAC_LFSRUnmask_Bs11_0
) || \

168 ((
VALUE
=
DAC_TrngAmude_1
) || \

169 ((
VALUE
=
DAC_TrngAmude_3
) || \

170 ((
VALUE
=
DAC_TrngAmude_7
) || \

171 ((
VALUE
=
DAC_TrngAmude_15
) || \

172 ((
VALUE
=
DAC_TrngAmude_31
) || \

173 ((
VALUE
=
DAC_TrngAmude_63
) || \

174 ((
VALUE
=
DAC_TrngAmude_127
) || \

175 ((
VALUE
=
DAC_TrngAmude_255
) || \

176 ((
VALUE
=
DAC_TrngAmude_511
) || \

177 ((
VALUE
=
DAC_TrngAmude_1023
) || \

178 ((
VALUE
=
DAC_TrngAmude_2047
) || \

179 ((
VALUE
=
DAC_TrngAmude_4095
))

	)

188 
	#DAC_OuutBufr_Eb
 ((
ut32_t
)0x00000000)

	)

189 
	#DAC_OuutBufr_Dib
 ((
ut32_t
)0x00000002)

	)

190 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
(((STATE=
DAC_OuutBufr_Eb
) || \

191 ((
STATE
=
DAC_OuutBufr_Dib
))

	)

200 
	#DAC_Chl_1
 ((
ut32_t
)0x00000000)

	)

201 
	#DAC_Chl_2
 ((
ut32_t
)0x00000010)

	)

202 
	#IS_DAC_CHANNEL
(
CHANNEL
(((CHANNEL=
DAC_Chl_1
) || \

203 ((
CHANNEL
=
DAC_Chl_2
))

	)

212 
	#DAC_Align_12b_R
 ((
ut32_t
)0x00000000)

	)

213 
	#DAC_Align_12b_L
 ((
ut32_t
)0x00000004)

	)

214 
	#DAC_Align_8b_R
 ((
ut32_t
)0x00000008)

	)

215 
	#IS_DAC_ALIGN
(
ALIGN
(((ALIGN=
DAC_Align_12b_R
) || \

216 ((
ALIGN
=
DAC_Align_12b_L
) || \

217 ((
ALIGN
=
DAC_Align_8b_R
))

	)

226 
	#DAC_Wave_Noi
 ((
ut32_t
)0x00000040)

	)

227 
	#DAC_Wave_Trng
 ((
ut32_t
)0x00000080)

	)

228 
	#IS_DAC_WAVE
(
WAVE
(((WAVE=
DAC_Wave_Noi
) || \

229 ((
WAVE
=
DAC_Wave_Trng
))

	)

238 
	#IS_DAC_DATA
(
DATA
((DATA<0xFFF0)

	)

248 
	#DAC_IT_DMAUDR
 ((
ut32_t
)0x00002000)

	)

249 
	#IS_DAC_IT
(
IT
(((IT=
DAC_IT_DMAUDR
))

	)

260 
	#DAC_FLAG_DMAUDR
 ((
ut32_t
)0x00002000)

	)

262 
	#IS_DAC_FLAG
(
FLAG
(((FLAG=
DAC_FLAG_DMAUDR
))

	)

276 
DAC_DeIn
(
DAC_TyDef
* 
DACx
);

279 
DAC_In
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
);

280 
DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
);

281 
DAC_Cmd
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

282 
DAC_SoweTriggCmd
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

283 
DAC_DuSoweTriggCmd
(
DAC_TyDef
* 
DACx
, 
FuniڮS
 
NewS
);

284 
DAC_WaveGiCmd
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
);

285 
DAC_SChl1Da
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

286 
DAC_SChl2Da
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

287 
DAC_SDuChlDa
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
);

288 
ut16_t
 
DAC_GDaOuutVue
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
);

291 
DAC_DMACmd
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

294 
DAC_ITCfig
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
);

295 
FgStus
 
DAC_GFgStus
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

296 
DAC_CˬFg
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

297 
ITStus
 
DAC_GITStus
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

298 
DAC_CˬITPdgB
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

300 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST8FC1~1.H

30 #ide
__STM32F37X_EXTI_H


31 
	#__STM32F37X_EXTI_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

55 
EXTI_Mode_Iru
 = 0x00,

56 
EXTI_Mode_Evt
 = 0x04

57 }
	tEXTIMode_TyDef
;

59 
	#IS_EXTI_MODE
(
MODE
(((MODE=
EXTI_Mode_Iru
|| ((MODE=
EXTI_Mode_Evt
))

	)

67 
EXTI_Trigg_Risg
 = 0x08,

68 
EXTI_Trigg_Flg
 = 0x0C,

69 
EXTI_Trigg_Risg_Flg
 = 0x10

70 }
	tEXTITrigg_TyDef
;

72 
	#IS_EXTI_TRIGGER
(
TRIGGER
(((TRIGGER=
EXTI_Trigg_Risg
) || \

73 ((
TRIGGER
=
EXTI_Trigg_Flg
) || \

74 ((
TRIGGER
=
EXTI_Trigg_Risg_Flg
))

	)

81 
ut32_t
 
EXTI_Le
;

84 
EXTIMode_TyDef
 
EXTI_Mode
;

87 
EXTITrigg_TyDef
 
EXTI_Trigg
;

90 
FuniڮS
 
EXTI_LeCmd
;

92 }
	tEXTI_InTyDef
;

104 
	#EXTI_Le0
 ((
ut32_t
)0x00000001

	)

105 
	#EXTI_Le1
 ((
ut32_t
)0x00000002

	)

106 
	#EXTI_Le2
 ((
ut32_t
)0x00000004

	)

107 
	#EXTI_Le3
 ((
ut32_t
)0x00000008

	)

108 
	#EXTI_Le4
 ((
ut32_t
)0x00000010

	)

109 
	#EXTI_Le5
 ((
ut32_t
)0x00000020

	)

110 
	#EXTI_Le6
 ((
ut32_t
)0x00000040

	)

111 
	#EXTI_Le7
 ((
ut32_t
)0x00000080

	)

112 
	#EXTI_Le8
 ((
ut32_t
)0x00000100

	)

113 
	#EXTI_Le9
 ((
ut32_t
)0x00000200

	)

114 
	#EXTI_Le10
 ((
ut32_t
)0x00000400

	)

115 
	#EXTI_Le11
 ((
ut32_t
)0x00000800

	)

116 
	#EXTI_Le12
 ((
ut32_t
)0x00001000

	)

117 
	#EXTI_Le13
 ((
ut32_t
)0x00002000

	)

118 
	#EXTI_Le14
 ((
ut32_t
)0x00004000

	)

119 
	#EXTI_Le15
 ((
ut32_t
)0x00008000

	)

120 
	#EXTI_Le16
 ((
ut32_t
)0x00010000

	)

122 
	#EXTI_Le17
 ((
ut32_t
)0x00020000

	)

125 
	#EXTI_Le18
 ((
ut32_t
)0x00040000

	)

128 
	#EXTI_Le19
 ((
ut32_t
)0x00080000

	)

131 
	#EXTI_Le20
 ((
ut32_t
)0x00100000

	)

134 
	#EXTI_Le21
 ((
ut32_t
)0x00200000

	)

137 
	#EXTI_Le22
 ((
ut32_t
)0x00400000

	)

140 
	#EXTI_Le23
 ((
ut32_t
)0x00800000

	)

143 
	#EXTI_Le24
 ((
ut32_t
)0x01000000

	)

146 
	#EXTI_Le25
 ((
ut32_t
)0x02000000

	)

149 
	#EXTI_Le26
 ((
ut32_t
)0x04000000

	)

152 
	#EXTI_Le27
 ((
ut32_t
)0x08000000

	)

155 
	#EXTI_Le28
 ((
ut32_t
)0x10000000

	)

158 
	#IS_EXTI_LINE
(
LINE
((((LINE& (
ut32_t
)0x00=0x00&& ((LINE!(
ut16_t
)0x00))

	)

160 
	#IS_GET_EXTI_LINE
(
LINE
(((LINE=
EXTI_Le0
|| ((LINE=
EXTI_Le1
) || \

161 ((
LINE
=
EXTI_Le2
|| ((LINE=
EXTI_Le3
) || \

162 ((
LINE
=
EXTI_Le4
|| ((LINE=
EXTI_Le5
) || \

163 ((
LINE
=
EXTI_Le6
|| ((LINE=
EXTI_Le7
) || \

164 ((
LINE
=
EXTI_Le8
|| ((LINE=
EXTI_Le9
) || \

165 ((
LINE
=
EXTI_Le10
|| ((LINE=
EXTI_Le11
) || \

166 ((
LINE
=
EXTI_Le12
|| ((LINE=
EXTI_Le13
) || \

167 ((
LINE
=
EXTI_Le14
|| ((LINE=
EXTI_Le15
) || \

168 ((
LINE
=
EXTI_Le16
|| ((LINE=
EXTI_Le17
) || \

169 ((
LINE
=
EXTI_Le18
|| ((LINE=
EXTI_Le19
) || \

170 ((
LINE
=
EXTI_Le20
|| ((LINE=
EXTI_Le21
) || \

171 ((
LINE
=
EXTI_Le22
))

	)

184 
EXTI_DeIn
();

187 
EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
);

188 
EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
);

189 
EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
);

192 
FgStus
 
EXTI_GFgStus
(
ut32_t
 
EXTI_Le
);

193 
EXTI_CˬFg
(
ut32_t
 
EXTI_Le
);

194 
ITStus
 
EXTI_GITStus
(
ut32_t
 
EXTI_Le
);

195 
EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
);

197 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STA03A~1.H

30 #ide
__STM32F37X_RTC_H


31 
	#__STM32F37X_RTC_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

55 
ut32_t
 
RTC_HourFm
;

58 
ut32_t
 
RTC_AsynchPdiv
;

61 
ut32_t
 
RTC_SynchPdiv
;

63 }
	tRTC_InTyDef
;

70 
ut8_t
 
RTC_Hours
;

75 
ut8_t
 
RTC_Mus
;

78 
ut8_t
 
RTC_Secds
;

81 
ut8_t
 
RTC_H12
;

83 }
	tRTC_TimeTyDef
;

90 
ut8_t
 
RTC_WkDay
;

93 
ut8_t
 
RTC_Mth
;

96 
ut8_t
 
RTC_De
;

99 
ut8_t
 
RTC_Yr
;

101 }
	tRTC_DeTyDef
;

108 
RTC_TimeTyDef
 
RTC_ArmTime
;

110 
ut32_t
 
RTC_ArmMask
;

113 
ut32_t
 
RTC_ArmDeWkDayS
;

116 
ut8_t
 
RTC_ArmDeWkDay
;

121 }
	tRTC_ArmTyDef
;

133 
	#RTC_HourFm_24
 ((
ut32_t
)0x00000000)

	)

134 
	#RTC_HourFm_12
 ((
ut32_t
)0x00000040)

	)

135 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
(((FORMAT=
RTC_HourFm_12
) || \

136 ((
FORMAT
=
RTC_HourFm_24
))

	)

144 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
((PREDIV<0x7F)

	)

154 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
((PREDIV<0x7FFF)

	)

163 
	#IS_RTC_HOUR12
(
HOUR
(((HOUR> 0&& ((HOUR<12))

	)

164 
	#IS_RTC_HOUR24
(
HOUR
((HOUR<23)

	)

165 
	#IS_RTC_MINUTES
(
MINUTES
((MINUTES<59)

	)

166 
	#IS_RTC_SECONDS
(
SECONDS
((SECONDS<59)

	)

175 
	#RTC_H12_AM
 ((
ut8_t
)0x00)

	)

176 
	#RTC_H12_PM
 ((
ut8_t
)0x40)

	)

177 
	#IS_RTC_H12
(
PM
(((PM=
RTC_H12_AM
|| ((PM=
RTC_H12_PM
))

	)

186 
	#IS_RTC_YEAR
(
YEAR
((YEAR<99)

	)

197 
	#RTC_Mth_Juy
 ((
ut8_t
)0x01)

	)

198 
	#RTC_Mth_Februy
 ((
ut8_t
)0x02)

	)

199 
	#RTC_Mth_Mch
 ((
ut8_t
)0x03)

	)

200 
	#RTC_Mth_A
 ((
ut8_t
)0x04)

	)

201 
	#RTC_Mth_May
 ((
ut8_t
)0x05)

	)

202 
	#RTC_Mth_Ju
 ((
ut8_t
)0x06)

	)

203 
	#RTC_Mth_July
 ((
ut8_t
)0x07)

	)

204 
	#RTC_Mth_Augu
 ((
ut8_t
)0x08)

	)

205 
	#RTC_Mth_Smb
 ((
ut8_t
)0x09)

	)

206 
	#RTC_Mth_Oob
 ((
ut8_t
)0x10)

	)

207 
	#RTC_Mth_Novemb
 ((
ut8_t
)0x11)

	)

208 
	#RTC_Mth_Demb
 ((
ut8_t
)0x12)

	)

209 
	#IS_RTC_MONTH
(
MONTH
(((MONTH>1&& ((MONTH<12))

	)

210 
	#IS_RTC_DATE
(
DATE
(((DATE>1&& ((DATE<31))

	)

220 
	#RTC_Wkday_Mday
 ((
ut8_t
)0x01)

	)

221 
	#RTC_Wkday_Tuesday
 ((
ut8_t
)0x02)

	)

222 
	#RTC_Wkday_Wedsday
 ((
ut8_t
)0x03)

	)

223 
	#RTC_Wkday_Thursday
 ((
ut8_t
)0x04)

	)

224 
	#RTC_Wkday_Friday
 ((
ut8_t
)0x05)

	)

225 
	#RTC_Wkday_Surday
 ((
ut8_t
)0x06)

	)

226 
	#RTC_Wkday_Sunday
 ((
ut8_t
)0x07)

	)

227 
	#IS_RTC_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
) || \

228 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

229 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

230 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

231 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

232 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

233 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

	)

242 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
(((DATE> 0&& ((DATE<31))

	)

243 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
) || \

244 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

245 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

246 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

247 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

248 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

249 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

	)

259 
	#RTC_ArmDeWkDayS_De
 ((
ut32_t
)0x00000000)

	)

260 
	#RTC_ArmDeWkDayS_WkDay
 ((
ut32_t
)0x40000000)

	)

262 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
(((SEL=
RTC_ArmDeWkDayS_De
) || \

263 ((
SEL
=
RTC_ArmDeWkDayS_WkDay
))

	)

273 
	#RTC_ArmMask_Ne
 ((
ut32_t
)0x00000000)

	)

274 
	#RTC_ArmMask_DeWkDay
 ((
ut32_t
)0x80000000)

	)

275 
	#RTC_ArmMask_Hours
 ((
ut32_t
)0x00800000)

	)

276 
	#RTC_ArmMask_Mus
 ((
ut32_t
)0x00008000)

	)

277 
	#RTC_ArmMask_Secds
 ((
ut32_t
)0x00000080)

	)

278 
	#RTC_ArmMask_A
 ((
ut32_t
)0x80808080)

	)

279 
	#IS_ALARM_MASK
(
MASK
(((MASK& 0x7F7F7F7F=(
ut32_t
)
RESET
)

	)

288 
	#RTC_Arm_A
 ((
ut32_t
)0x00000100)

	)

289 
	#RTC_Arm_B
 ((
ut32_t
)0x00000200)

	)

290 
	#IS_RTC_ALARM
(
ALARM
(((ALARM=
RTC_Arm_A
|| ((ALARM=
RTC_Arm_B
))

	)

291 
	#IS_RTC_CMD_ALARM
(
ALARM
(((ALARM& (
RTC_Arm_A
 | 
RTC_Arm_B
)!(
ut32_t
)
RESET
)

	)

300 
	#RTC_ArmSubSecdMask_A
 ((
ut32_t
)0x00000000

	)

303 
	#RTC_ArmSubSecdMask_SS14_1
 ((
ut32_t
)0x01000000

	)

305 
	#RTC_ArmSubSecdMask_SS14_2
 ((
ut32_t
)0x02000000

	)

307 
	#RTC_ArmSubSecdMask_SS14_3
 ((
ut32_t
)0x03000000

	)

309 
	#RTC_ArmSubSecdMask_SS14_4
 ((
ut32_t
)0x04000000

	)

311 
	#RTC_ArmSubSecdMask_SS14_5
 ((
ut32_t
)0x05000000

	)

313 
	#RTC_ArmSubSecdMask_SS14_6
 ((
ut32_t
)0x06000000

	)

315 
	#RTC_ArmSubSecdMask_SS14_7
 ((
ut32_t
)0x07000000

	)

317 
	#RTC_ArmSubSecdMask_SS14_8
 ((
ut32_t
)0x08000000

	)

319 
	#RTC_ArmSubSecdMask_SS14_9
 ((
ut32_t
)0x09000000

	)

321 
	#RTC_ArmSubSecdMask_SS14_10
 ((
ut32_t
)0x0A000000

	)

323 
	#RTC_ArmSubSecdMask_SS14_11
 ((
ut32_t
)0x0B000000

	)

325 
	#RTC_ArmSubSecdMask_SS14_12
 ((
ut32_t
)0x0C000000

	)

327 
	#RTC_ArmSubSecdMask_SS14_13
 ((
ut32_t
)0x0D000000

	)

329 
	#RTC_ArmSubSecdMask_SS14
 ((
ut32_t
)0x0E000000

	)

331 
	#RTC_ArmSubSecdMask_Ne
 ((
ut32_t
)0x0F000000

	)

333 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
(((MASK=
RTC_ArmSubSecdMask_A
) || \

334 ((
MASK
=
RTC_ArmSubSecdMask_SS14_1
) || \

335 ((
MASK
=
RTC_ArmSubSecdMask_SS14_2
) || \

336 ((
MASK
=
RTC_ArmSubSecdMask_SS14_3
) || \

337 ((
MASK
=
RTC_ArmSubSecdMask_SS14_4
) || \

338 ((
MASK
=
RTC_ArmSubSecdMask_SS14_5
) || \

339 ((
MASK
=
RTC_ArmSubSecdMask_SS14_6
) || \

340 ((
MASK
=
RTC_ArmSubSecdMask_SS14_7
) || \

341 ((
MASK
=
RTC_ArmSubSecdMask_SS14_8
) || \

342 ((
MASK
=
RTC_ArmSubSecdMask_SS14_9
) || \

343 ((
MASK
=
RTC_ArmSubSecdMask_SS14_10
) || \

344 ((
MASK
=
RTC_ArmSubSecdMask_SS14_11
) || \

345 ((
MASK
=
RTC_ArmSubSecdMask_SS14_12
) || \

346 ((
MASK
=
RTC_ArmSubSecdMask_SS14_13
) || \

347 ((
MASK
=
RTC_ArmSubSecdMask_SS14
) || \

348 ((
MASK
=
RTC_ArmSubSecdMask_Ne
))

	)

357 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
((VALUE<0x00007FFF)

	)

366 
	#RTC_WakeUpClock_RTCCLK_Div16
 ((
ut32_t
)0x00000000)

	)

367 
	#RTC_WakeUpClock_RTCCLK_Div8
 ((
ut32_t
)0x00000001)

	)

368 
	#RTC_WakeUpClock_RTCCLK_Div4
 ((
ut32_t
)0x00000002)

	)

369 
	#RTC_WakeUpClock_RTCCLK_Div2
 ((
ut32_t
)0x00000003)

	)

370 
	#RTC_WakeUpClock_CK_SPRE_16bs
 ((
ut32_t
)0x00000004)

	)

371 
	#RTC_WakeUpClock_CK_SPRE_17bs
 ((
ut32_t
)0x00000006)

	)

372 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
(((CLOCK=
RTC_WakeUpClock_RTCCLK_Div16
) || \

373 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div8
) || \

374 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div4
) || \

375 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div2
) || \

376 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_16bs
) || \

377 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_17bs
))

	)

378 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
((COUNTER<0xFFFF)

	)

386 
	#RTC_TimeSmpEdge_Risg
 ((
ut32_t
)0x00000000)

	)

387 
	#RTC_TimeSmpEdge_Flg
 ((
ut32_t
)0x00000008)

	)

388 
	#IS_RTC_TIMESTAMP_EDGE
(
EDGE
(((EDGE=
RTC_TimeSmpEdge_Risg
) || \

389 ((
EDGE
=
RTC_TimeSmpEdge_Flg
))

	)

397 
	#RTC_Ouut_Dib
 ((
ut32_t
)0x00000000)

	)

398 
	#RTC_Ouut_ArmA
 ((
ut32_t
)0x00200000)

	)

399 
	#RTC_Ouut_ArmB
 ((
ut32_t
)0x00400000)

	)

400 
	#RTC_Ouut_WakeUp
 ((
ut32_t
)0x00600000)

	)

402 
	#IS_RTC_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_Ouut_Dib
) || \

403 ((
OUTPUT
=
RTC_Ouut_ArmA
) || \

404 ((
OUTPUT
=
RTC_Ouut_ArmB
) || \

405 ((
OUTPUT
=
RTC_Ouut_WakeUp
))

	)

414 
	#RTC_OuutPެy_High
 ((
ut32_t
)0x00000000)

	)

415 
	#RTC_OuutPެy_Low
 ((
ut32_t
)0x00100000)

	)

416 
	#IS_RTC_OUTPUT_POL
(
POL
(((POL=
RTC_OuutPެy_High
) || \

417 ((
POL
=
RTC_OuutPެy_Low
))

	)

426 
	#RTC_CibOuut_512Hz
 ((
ut32_t
)0x00000000)

	)

427 
	#RTC_CibOuut_1Hz
 ((
ut32_t
)0x00080000)

	)

428 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_CibOuut_512Hz
) || \

429 ((
OUTPUT
=
RTC_CibOuut_1Hz
))

	)

437 
	#RTC_SmohCibPiod_32c
 ((
ut32_t
)0x00000000

	)

439 
	#RTC_SmohCibPiod_16c
 ((
ut32_t
)0x00002000

	)

441 
	#RTC_SmohCibPiod_8c
 ((
ut32_t
)0x00004000

	)

443 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
(((PERIOD=
RTC_SmohCibPiod_32c
) || \

444 ((
PERIOD
=
RTC_SmohCibPiod_16c
) || \

445 ((
PERIOD
=
RTC_SmohCibPiod_8c
))

	)

454 
	#RTC_SmohCibPlusPuls_S
 ((
ut32_t
)0x00008000

	)

457 
	#RTC_SmohCibPlusPuls_Ret
 ((
ut32_t
)0x00000000

	)

459 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
(((PLUS=
RTC_SmohCibPlusPuls_S
) || \

460 ((
PLUS
=
RTC_SmohCibPlusPuls_Ret
))

	)

469 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
((VALUE<0x000001FF)

	)

478 
	#RTC_DayLightSavg_SUB1H
 ((
ut32_t
)0x00020000)

	)

479 
	#RTC_DayLightSavg_ADD1H
 ((
ut32_t
)0x00010000)

	)

480 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVING
(((SAVING=
RTC_DayLightSavg_SUB1H
) || \

481 ((
SAVING
=
RTC_DayLightSavg_ADD1H
))

	)

483 
	#RTC_SteOti_Ret
 ((
ut32_t
)0x00000000)

	)

484 
	#RTC_SteOti_S
 ((
ut32_t
)0x00040000)

	)

485 
	#IS_RTC_STORE_OPERATION
(
OPERATION
(((OPERATION=
RTC_SteOti_Ret
) || \

486 ((
OPERATION
=
RTC_SteOti_S
))

	)

494 
	#RTC_TamrTrigg_RisgEdge
 ((
ut32_t
)0x00000000)

	)

495 
	#RTC_TamrTrigg_FlgEdge
 ((
ut32_t
)0x00000001)

	)

496 
	#RTC_TamrTrigg_LowLev
 ((
ut32_t
)0x00000000)

	)

497 
	#RTC_TamrTrigg_HighLev
 ((
ut32_t
)0x00000001)

	)

498 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
(((TRIGGER=
RTC_TamrTrigg_RisgEdge
) || \

499 ((
TRIGGER
=
RTC_TamrTrigg_FlgEdge
) || \

500 ((
TRIGGER
=
RTC_TamrTrigg_LowLev
) || \

501 ((
TRIGGER
=
RTC_TamrTrigg_HighLev
))

	)

510 
	#RTC_TamrFr_Dib
 ((
ut32_t
)0x00000000

	)

512 
	#RTC_TamrFr_2Same
 ((
ut32_t
)0x00000800

	)

514 
	#RTC_TamrFr_4Same
 ((
ut32_t
)0x00001000

	)

516 
	#RTC_TamrFr_8Same
 ((
ut32_t
)0x00001800

	)

518 
	#IS_RTC_TAMPER_FILTER
(
FILTER
(((FILTER=
RTC_TamrFr_Dib
) || \

519 ((
FILTER
=
RTC_TamrFr_2Same
) || \

520 ((
FILTER
=
RTC_TamrFr_4Same
) || \

521 ((
FILTER
=
RTC_TamrFr_8Same
))

	)

529 
	#RTC_TamrSamgFq_RTCCLK_Div32768
 ((
ut32_t
)0x00000000

	)

531 
	#RTC_TamrSamgFq_RTCCLK_Div16384
 ((
ut32_t
)0x00000100

	)

533 
	#RTC_TamrSamgFq_RTCCLK_Div8192
 ((
ut32_t
)0x00000200

	)

535 
	#RTC_TamrSamgFq_RTCCLK_Div4096
 ((
ut32_t
)0x00000300

	)

537 
	#RTC_TamrSamgFq_RTCCLK_Div2048
 ((
ut32_t
)0x00000400

	)

539 
	#RTC_TamrSamgFq_RTCCLK_Div1024
 ((
ut32_t
)0x00000500

	)

541 
	#RTC_TamrSamgFq_RTCCLK_Div512
 ((
ut32_t
)0x00000600

	)

543 
	#RTC_TamrSamgFq_RTCCLK_Div256
 ((
ut32_t
)0x00000700

	)

545 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
(((FREQ==
RTC_TamrSamgFq_RTCCLK_Div32768
) || \

546 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div16384
) || \

547 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div8192
) || \

548 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div4096
) || \

549 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div2048
) || \

550 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div1024
) || \

551 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div512
) || \

552 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div256
))

	)

561 
	#RTC_TamrPchgeDuti_1RTCCLK
 ((
ut32_t
)0x00000000

	)

563 
	#RTC_TamrPchgeDuti_2RTCCLK
 ((
ut32_t
)0x00002000

	)

565 
	#RTC_TamrPchgeDuti_4RTCCLK
 ((
ut32_t
)0x00004000

	)

567 
	#RTC_TamrPchgeDuti_8RTCCLK
 ((
ut32_t
)0x00006000

	)

570 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
(((DURATION=
RTC_TamrPchgeDuti_1RTCCLK
) || \

571 ((
DURATION
=
RTC_TamrPchgeDuti_2RTCCLK
) || \

572 ((
DURATION
=
RTC_TamrPchgeDuti_4RTCCLK
) || \

573 ((
DURATION
=
RTC_TamrPchgeDuti_8RTCCLK
))

	)

581 
	#RTC_Tamr_1
 
RTC_TAFCR_TAMP1E


	)

583 
	#RTC_Tamr_2
 
RTC_TAFCR_TAMP2E


	)

585 
	#RTC_Tamr_3
 
RTC_TAFCR_TAMP3E


	)

588 
	#IS_RTC_TAMPER
(
TAMPER
((((TAMPER& (
ut32_t
)0xFFFFFFD6=0x00&& ((TAMPER!(ut32_t)
RESET
))

	)

598 
	#RTC_OuutTy_OnD
 ((
ut32_t
)0x00000000)

	)

599 
	#RTC_OuutTy_PushPu
 ((
ut32_t
)0x00040000)

	)

600 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
(((TYPE=
RTC_OuutTy_OnD
) || \

601 ((
TYPE
=
RTC_OuutTy_PushPu
))

	)

610 
	#RTC_ShiAdd1S_Ret
 ((
ut32_t
)0x00000000)

	)

611 
	#RTC_ShiAdd1S_S
 ((
ut32_t
)0x80000000)

	)

612 
	#IS_RTC_SHIFT_ADD1S
(
SEL
(((SEL=
RTC_ShiAdd1S_Ret
) || \

613 ((
SEL
=
RTC_ShiAdd1S_S
))

	)

621 
	#IS_RTC_SHIFT_SUBFS
(
FS
((FS<0x00007FFF)

	)

631 
	#RTC_BKP_DR0
 ((
ut32_t
)0x00000000)

	)

632 
	#RTC_BKP_DR1
 ((
ut32_t
)0x00000001)

	)

633 
	#RTC_BKP_DR2
 ((
ut32_t
)0x00000002)

	)

634 
	#RTC_BKP_DR3
 ((
ut32_t
)0x00000003)

	)

635 
	#RTC_BKP_DR4
 ((
ut32_t
)0x00000004)

	)

636 
	#RTC_BKP_DR5
 ((
ut32_t
)0x00000005)

	)

637 
	#RTC_BKP_DR6
 ((
ut32_t
)0x00000006)

	)

638 
	#RTC_BKP_DR7
 ((
ut32_t
)0x00000007)

	)

639 
	#RTC_BKP_DR8
 ((
ut32_t
)0x00000008)

	)

640 
	#RTC_BKP_DR9
 ((
ut32_t
)0x00000009)

	)

641 
	#RTC_BKP_DR10
 ((
ut32_t
)0x0000000A)

	)

642 
	#RTC_BKP_DR11
 ((
ut32_t
)0x0000000B)

	)

643 
	#RTC_BKP_DR12
 ((
ut32_t
)0x0000000C)

	)

644 
	#RTC_BKP_DR13
 ((
ut32_t
)0x0000000D)

	)

645 
	#RTC_BKP_DR14
 ((
ut32_t
)0x0000000E)

	)

646 
	#RTC_BKP_DR15
 ((
ut32_t
)0x0000000F)

	)

647 
	#RTC_BKP_DR16
 ((
ut32_t
)0x00000010)

	)

648 
	#RTC_BKP_DR17
 ((
ut32_t
)0x00000011)

	)

649 
	#RTC_BKP_DR18
 ((
ut32_t
)0x00000012)

	)

650 
	#RTC_BKP_DR19
 ((
ut32_t
)0x00000013)

	)

651 
	#RTC_BKP_DR20
 ((
ut32_t
)0x00000014)

	)

652 
	#RTC_BKP_DR21
 ((
ut32_t
)0x00000015)

	)

653 
	#RTC_BKP_DR22
 ((
ut32_t
)0x00000016)

	)

654 
	#RTC_BKP_DR23
 ((
ut32_t
)0x00000017)

	)

655 
	#RTC_BKP_DR24
 ((
ut32_t
)0x00000018)

	)

656 
	#RTC_BKP_DR25
 ((
ut32_t
)0x00000019)

	)

657 
	#RTC_BKP_DR26
 ((
ut32_t
)0x0000001A)

	)

658 
	#RTC_BKP_DR27
 ((
ut32_t
)0x0000001B)

	)

659 
	#RTC_BKP_DR28
 ((
ut32_t
)0x0000001C)

	)

660 
	#RTC_BKP_DR29
 ((
ut32_t
)0x0000001D)

	)

661 
	#RTC_BKP_DR30
 ((
ut32_t
)0x0000001E)

	)

662 
	#RTC_BKP_DR31
 ((
ut32_t
)0x0000001F)

	)

663 
	#IS_RTC_BKP
(
BKP
(((BKP=
RTC_BKP_DR0
) || \

664 ((
BKP
=
RTC_BKP_DR1
) || \

665 ((
BKP
=
RTC_BKP_DR2
) || \

666 ((
BKP
=
RTC_BKP_DR3
) || \

667 ((
BKP
=
RTC_BKP_DR4
) || \

668 ((
BKP
=
RTC_BKP_DR5
) || \

669 ((
BKP
=
RTC_BKP_DR6
) || \

670 ((
BKP
=
RTC_BKP_DR7
) || \

671 ((
BKP
=
RTC_BKP_DR8
) || \

672 ((
BKP
=
RTC_BKP_DR9
) || \

673 ((
BKP
=
RTC_BKP_DR10
) || \

674 ((
BKP
=
RTC_BKP_DR11
) || \

675 ((
BKP
=
RTC_BKP_DR12
) || \

676 ((
BKP
=
RTC_BKP_DR13
) || \

677 ((
BKP
=
RTC_BKP_DR14
) || \

678 ((
BKP
=
RTC_BKP_DR15
) || \

679 ((
BKP
=
RTC_BKP_DR16
) || \

680 ((
BKP
=
RTC_BKP_DR17
) || \

681 ((
BKP
=
RTC_BKP_DR18
) || \

682 ((
BKP
=
RTC_BKP_DR19
) || \

683 ((
BKP
=
RTC_BKP_DR20
) || \

684 ((
BKP
=
RTC_BKP_DR21
) || \

685 ((
BKP
=
RTC_BKP_DR22
) || \

686 ((
BKP
=
RTC_BKP_DR23
) || \

687 ((
BKP
=
RTC_BKP_DR24
) || \

688 ((
BKP
=
RTC_BKP_DR25
) || \

689 ((
BKP
=
RTC_BKP_DR26
) || \

690 ((
BKP
=
RTC_BKP_DR27
) || \

691 ((
BKP
=
RTC_BKP_DR28
) || \

692 ((
BKP
=
RTC_BKP_DR29
) || \

693 ((
BKP
=
RTC_BKP_DR30
) || \

694 ((
BKP
=
RTC_BKP_DR31
))

	)

702 
	#RTC_Fm_BIN
 ((
ut32_t
)0x000000000)

	)

703 
	#RTC_Fm_BCD
 ((
ut32_t
)0x000000001)

	)

704 
	#IS_RTC_FORMAT
(
FORMAT
(((FORMAT=
RTC_Fm_BIN
|| ((FORMAT=
RTC_Fm_BCD
))

	)

713 
	#RTC_FLAG_RECALPF
 ((
ut32_t
)0x00010000)

	)

714 
	#RTC_FLAG_TAMP3F
 ((
ut32_t
)0x00008000)

	)

715 
	#RTC_FLAG_TAMP2F
 ((
ut32_t
)0x00004000)

	)

716 
	#RTC_FLAG_TAMP1F
 ((
ut32_t
)0x00002000)

	)

717 
	#RTC_FLAG_TSOVF
 ((
ut32_t
)0x00001000)

	)

718 
	#RTC_FLAG_TSF
 ((
ut32_t
)0x00000800)

	)

719 
	#RTC_FLAG_WUTF
 ((
ut32_t
)0x00000400)

	)

720 
	#RTC_FLAG_ALRBF
 ((
ut32_t
)0x00000200)

	)

721 
	#RTC_FLAG_ALRAF
 ((
ut32_t
)0x00000100)

	)

722 
	#RTC_FLAG_INITF
 ((
ut32_t
)0x00000040)

	)

723 
	#RTC_FLAG_RSF
 ((
ut32_t
)0x00000020)

	)

724 
	#RTC_FLAG_INITS
 ((
ut32_t
)0x00000010)

	)

725 
	#RTC_FLAG_SHPF
 ((
ut32_t
)0x00000008)

	)

726 
	#RTC_FLAG_WUTWF
 ((
ut32_t
)0x00000004)

	)

727 
	#RTC_FLAG_ALRBWF
 ((
ut32_t
)0x00000002)

	)

728 
	#RTC_FLAG_ALRAWF
 ((
ut32_t
)0x00000001)

	)

729 
	#IS_RTC_GET_FLAG
(
FLAG
(((FLAG=
RTC_FLAG_TSOVF
|| ((FLAG=
RTC_FLAG_TSF
) || \

730 ((
FLAG
=
RTC_FLAG_WUTF
|| ((FLAG=
RTC_FLAG_ALRBF
) || \

731 ((
FLAG
=
RTC_FLAG_ALRAF
|| ((FLAG=
RTC_FLAG_INITF
) || \

732 ((
FLAG
=
RTC_FLAG_RSF
|| ((FLAG=
RTC_FLAG_WUTWF
) || \

733 ((
FLAG
=
RTC_FLAG_ALRBWF
|| ((FLAG=
RTC_FLAG_ALRAWF
) || \

734 ((
FLAG
=
RTC_FLAG_TAMP1F
|| ((FLAG=
RTC_FLAG_TAMP2F
) || \

735 ((
FLAG
=
RTC_FLAG_TAMP3F
|| ((FLAG=
RTC_FLAG_RECALPF
) || \

736 ((
FLAG
=
RTC_FLAG_SHPF
))

	)

737 
	#IS_RTC_CLEAR_FLAG
(
FLAG
(((FLAG!(
ut32_t
)
RESET
&& (((FLAG& 0xFFFF00DF=(ut32_t)RESET))

	)

746 
	#RTC_IT_TS
 ((
ut32_t
)0x00008000)

	)

747 
	#RTC_IT_WUT
 ((
ut32_t
)0x00004000)

	)

748 
	#RTC_IT_ALRB
 ((
ut32_t
)0x00002000)

	)

749 
	#RTC_IT_ALRA
 ((
ut32_t
)0x00001000)

	)

750 
	#RTC_IT_TAMP
 ((
ut32_t
)0x00000004

	)

751 
	#RTC_IT_TAMP1
 ((
ut32_t
)0x00020000)

	)

752 
	#RTC_IT_TAMP2
 ((
ut32_t
)0x00040000)

	)

753 
	#RTC_IT_TAMP3
 ((
ut32_t
)0x00080000)

	)

756 
	#IS_RTC_CONFIG_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFFF0FFB=(ut32_t)RESET))

	)

757 
	#IS_RTC_GET_IT
(
IT
(((IT=
RTC_IT_TS
|| ((IT=
RTC_IT_WUT
) || \

758 ((
IT
=
RTC_IT_ALRB
|| ((IT=
RTC_IT_ALRA
) || \

759 ((
IT
=
RTC_IT_TAMP1
|| ((IT=
RTC_IT_TAMP2
) || \

760 ((
IT
=
RTC_IT_TAMP3
))

	)

761 
	#IS_RTC_CLEAR_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFF10FFF=(ut32_t)RESET))

	)

776 
EStus
 
RTC_DeIn
();

780 
EStus
 
RTC_In
(
RTC_InTyDef
* 
RTC_InSu
);

781 
RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
);

782 
RTC_WrePreiCmd
(
FuniڮS
 
NewS
);

783 
EStus
 
RTC_EInMode
();

784 
RTC_ExInMode
();

785 
EStus
 
RTC_WaFSynchro
();

786 
EStus
 
RTC_RefClockCmd
(
FuniڮS
 
NewS
);

787 
RTC_ByssShadowCmd
(
FuniڮS
 
NewS
);

790 
EStus
 
RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

791 
RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
);

792 
RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

793 
ut32_t
 
RTC_GSubSecd
();

794 
EStus
 
RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

795 
RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
);

796 
RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

799 
RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

800 
RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
);

801 
RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

802 
EStus
 
RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
);

803 
RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, ut32_
RTC_ArmSubSecdMask
);

804 
ut32_t
 
RTC_GArmSubSecd
(ut32_
RTC_Arm
);

807 
RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
);

808 
RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
);

809 
ut32_t
 
RTC_GWakeUpCou
();

810 
EStus
 
RTC_WakeUpCmd
(
FuniڮS
 
NewS
);

813 
RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
);

814 
ut32_t
 
RTC_GSteOti
();

817 
RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
);

820 
RTC_CibOuutCmd
(
FuniڮS
 
NewS
);

821 
RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
);

822 
EStus
 
RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

823 
ut32_t
 
RTC_SmohCibPlusPuls
,

824 
ut32_t
 
RTC_SmouthCibMusPulsVue
);

827 
RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
);

828 
RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

829 
RTC_DeTyDef
* 
RTC_SmpDeSu
);

830 
ut32_t
 
RTC_GTimeSmpSubSecd
();

833 
RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
);

834 
RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
);

835 
RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
);

836 
RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
);

837 
RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
);

838 
RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
);

839 
RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
);

842 
RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
);

843 
ut32_t
 
RTC_RdBackupRegi
(ut32_
RTC_BKP_DR
);

846 
RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
);

849 
EStus
 
RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
);

852 
RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
);

853 
FgStus
 
RTC_GFgStus
(
ut32_t
 
RTC_FLAG
);

854 
RTC_CˬFg
(
ut32_t
 
RTC_FLAG
);

855 
ITStus
 
RTC_GITStus
(
ut32_t
 
RTC_IT
);

856 
RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
);

858 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STB08E~1.H

30 #ide
__STM32F37X_CRC_H


31 
	#__STM32F37X_CRC_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

54 
	#CRC_RevIutDa_No
 ((
ut32_t
)0x00000000

	)

55 
	#CRC_RevIutDa_8bs
 
CRC_CR_REV_IN_0


	)

56 
	#CRC_RevIutDa_16bs
 
CRC_CR_REV_IN_1


	)

57 
	#CRC_RevIutDa_32bs
 
CRC_CR_REV_IN


	)

59 
	#IS_CRC_REVERSE_INPUT_DATA
(
DATA
(((DATA=
CRC_RevIutDa_No
) || \

60 ((
DATA
=
CRC_RevIutDa_8bs
) || \

61 ((
DATA
=
CRC_RevIutDa_16bs
) || \

62 ((
DATA
=
CRC_RevIutDa_32bs
))

	)

71 
	#CRC_PSize_7
 
CRC_CR_POLSIZE


	)

72 
	#CRC_PSize_8
 
CRC_CR_POLSIZE_1


	)

73 
	#CRC_PSize_16
 
CRC_CR_POLSIZE_0


	)

74 
	#CRC_PSize_32
 ((
ut32_t
)0x00000000)

	)

76 
	#IS_CRC_POL_SIZE
(
SIZE
(((SIZE=
CRC_PSize_7
) || \

77 ((
SIZE
=
CRC_PSize_8
) || \

78 ((
SIZE
=
CRC_PSize_16
) || \

79 ((
SIZE
=
CRC_PSize_32
))

	)

88 
CRC_DeIn
();

89 
CRC_RetDR
();

90 
CRC_PynomlSizeSe
(
ut32_t
 
CRC_PSize
);

91 
CRC_RevIutDaSe
(
ut32_t
 
CRC_RevIutDa
);

92 
CRC_RevOuutDaCmd
(
FuniڮS
 
NewS
);

93 
CRC_SInRegi
(
ut32_t
 
CRC_InVue
);

94 
CRC_SPynoml
(
ut32_t
 
CRC_P
);

97 
ut32_t
 
CRC_CcCRC
(ut32_
CRC_Da
);

98 
ut32_t
 
CRC_CcCRC16bs
(
ut16_t
 
CRC_Da
);

99 
ut32_t
 
CRC_CcCRC8bs
(
ut8_t
 
CRC_Da
);

100 
ut32_t
 
CRC_CcBlockCRC
(ut32_
pBufr
[], ut32_
BufrLgth
);

101 
ut32_t
 
CRC_GCRC
();

104 
CRC_SIDRegi
(
ut8_t
 
CRC_IDVue
);

105 
ut8_t
 
CRC_GIDRegi
();

107 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STB4F6~1.H

30 #ide
__STM32F37X_SPI_H


31 
	#__STM32F37X_SPI_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

56 
ut16_t
 
SPI_Dei
;

59 
ut16_t
 
SPI_Mode
;

62 
ut16_t
 
SPI_DaSize
;

65 
ut16_t
 
SPI_CPOL
;

68 
ut16_t
 
SPI_CPHA
;

71 
ut16_t
 
SPI_NSS
;

75 
ut16_t
 
SPI_BaudRePsr
;

81 
ut16_t
 
SPI_FB
;

84 
ut16_t
 
SPI_CRCPynoml
;

85 }
	tSPI_InTyDef
;

94 
ut16_t
 
I2S_Mode
;

97 
ut16_t
 
I2S_Sndd
;

100 
ut16_t
 
I2S_DaFm
;

103 
ut16_t
 
I2S_MCLKOuut
;

106 
ut32_t
 
I2S_AudioFq
;

109 
ut16_t
 
I2S_CPOL
;

111 }
	tI2S_InTyDef
;

119 
	#IS_SPI_ALL_PERIPH
(
PERIPH
(((PERIPH=
SPI1
) || \

120 ((
PERIPH
=
SPI2
) || \

121 ((
PERIPH
=
SPI3
))

	)

127 
	#SPI_Dei_2Les_FuDuex
 ((
ut16_t
)0x0000)

	)

128 
	#SPI_Dei_2Les_RxOy
 ((
ut16_t
)0x0400)

	)

129 
	#SPI_Dei_1Le_Rx
 ((
ut16_t
)0x8000)

	)

130 
	#SPI_Dei_1Le_Tx
 ((
ut16_t
)0xC000)

	)

131 
	#IS_SPI_DIRECTION_MODE
(
MODE
(((MODE=
SPI_Dei_2Les_FuDuex
) || \

132 ((
MODE
=
SPI_Dei_2Les_RxOy
) || \

133 ((
MODE
=
SPI_Dei_1Le_Rx
) || \

134 ((
MODE
=
SPI_Dei_1Le_Tx
))

	)

143 
	#SPI_Mode_Ma
 ((
ut16_t
)0x0104)

	)

144 
	#SPI_Mode_Sve
 ((
ut16_t
)0x0000)

	)

145 
	#IS_SPI_MODE
(
MODE
(((MODE=
SPI_Mode_Ma
) || \

146 ((
MODE
=
SPI_Mode_Sve
))

	)

155 
	#SPI_DaSize_4b
 ((
ut16_t
)0x0300)

	)

156 
	#SPI_DaSize_5b
 ((
ut16_t
)0x0400)

	)

157 
	#SPI_DaSize_6b
 ((
ut16_t
)0x0500)

	)

158 
	#SPI_DaSize_7b
 ((
ut16_t
)0x0600)

	)

159 
	#SPI_DaSize_8b
 ((
ut16_t
)0x0700)

	)

160 
	#SPI_DaSize_9b
 ((
ut16_t
)0x0800)

	)

161 
	#SPI_DaSize_10b
 ((
ut16_t
)0x0900)

	)

162 
	#SPI_DaSize_11b
 ((
ut16_t
)0x0A00)

	)

163 
	#SPI_DaSize_12b
 ((
ut16_t
)0x0B00)

	)

164 
	#SPI_DaSize_13b
 ((
ut16_t
)0x0C00)

	)

165 
	#SPI_DaSize_14b
 ((
ut16_t
)0x0D00)

	)

166 
	#SPI_DaSize_15b
 ((
ut16_t
)0x0E00)

	)

167 
	#SPI_DaSize_16b
 ((
ut16_t
)0x0F00)

	)

168 
	#IS_SPI_DATA_SIZE
(
SIZE
(((SIZE=
SPI_DaSize_4b
) || \

169 ((
SIZE
=
SPI_DaSize_5b
) || \

170 ((
SIZE
=
SPI_DaSize_6b
) || \

171 ((
SIZE
=
SPI_DaSize_7b
) || \

172 ((
SIZE
=
SPI_DaSize_8b
) || \

173 ((
SIZE
=
SPI_DaSize_9b
) || \

174 ((
SIZE
=
SPI_DaSize_10b
) || \

175 ((
SIZE
=
SPI_DaSize_11b
) || \

176 ((
SIZE
=
SPI_DaSize_12b
) || \

177 ((
SIZE
=
SPI_DaSize_13b
) || \

178 ((
SIZE
=
SPI_DaSize_14b
) || \

179 ((
SIZE
=
SPI_DaSize_15b
) || \

180 ((
SIZE
=
SPI_DaSize_16b
))

	)

189 
	#SPI_CRCLgth_8b
 ((
ut16_t
)0x0000)

	)

190 
	#SPI_CRCLgth_16b
 
SPI_CR1_CRCL


	)

191 
	#IS_SPI_CRC_LENGTH
(
LENGTH
(((LENGTH=
SPI_CRCLgth_8b
) || \

192 ((
LENGTH
=
SPI_CRCLgth_16b
))

	)

201 
	#SPI_CPOL_Low
 ((
ut16_t
)0x0000)

	)

202 
	#SPI_CPOL_High
 
SPI_CR1_CPOL


	)

203 
	#IS_SPI_CPOL
(
CPOL
(((CPOL=
SPI_CPOL_Low
) || \

204 ((
CPOL
=
SPI_CPOL_High
))

	)

213 
	#SPI_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

214 
	#SPI_CPHA_2Edge
 
SPI_CR1_CPHA


	)

215 
	#IS_SPI_CPHA
(
CPHA
(((CPHA=
SPI_CPHA_1Edge
) || \

216 ((
CPHA
=
SPI_CPHA_2Edge
))

	)

225 
	#SPI_NSS_So
 
SPI_CR1_SSM


	)

226 
	#SPI_NSS_Hd
 ((
ut16_t
)0x0000)

	)

227 
	#IS_SPI_NSS
(
NSS
(((NSS=
SPI_NSS_So
) || \

228 ((
NSS
=
SPI_NSS_Hd
))

	)

237 
	#SPI_BaudRePsr_2
 ((
ut16_t
)0x0000)

	)

238 
	#SPI_BaudRePsr_4
 ((
ut16_t
)0x0008)

	)

239 
	#SPI_BaudRePsr_8
 ((
ut16_t
)0x0010)

	)

240 
	#SPI_BaudRePsr_16
 ((
ut16_t
)0x0018)

	)

241 
	#SPI_BaudRePsr_32
 ((
ut16_t
)0x0020)

	)

242 
	#SPI_BaudRePsr_64
 ((
ut16_t
)0x0028)

	)

243 
	#SPI_BaudRePsr_128
 ((
ut16_t
)0x0030)

	)

244 
	#SPI_BaudRePsr_256
 ((
ut16_t
)0x0038)

	)

245 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
(((PRESCALER=
SPI_BaudRePsr_2
) || \

246 ((
PRESCALER
=
SPI_BaudRePsr_4
) || \

247 ((
PRESCALER
=
SPI_BaudRePsr_8
) || \

248 ((
PRESCALER
=
SPI_BaudRePsr_16
) || \

249 ((
PRESCALER
=
SPI_BaudRePsr_32
) || \

250 ((
PRESCALER
=
SPI_BaudRePsr_64
) || \

251 ((
PRESCALER
=
SPI_BaudRePsr_128
) || \

252 ((
PRESCALER
=
SPI_BaudRePsr_256
))

	)

261 
	#SPI_FB_MSB
 ((
ut16_t
)0x0000)

	)

262 
	#SPI_FB_LSB
 
SPI_CR1_LSBFIRST


	)

263 
	#IS_SPI_FIRST_BIT
(
BIT
(((BIT=
SPI_FB_MSB
) || \

264 ((
BIT
=
SPI_FB_LSB
))

	)

273 
	#I2S_Mode_SveTx
 ((
ut16_t
)0x0000)

	)

274 
	#I2S_Mode_SveRx
 ((
ut16_t
)0x0100)

	)

275 
	#I2S_Mode_MaTx
 ((
ut16_t
)0x0200)

	)

276 
	#I2S_Mode_MaRx
 ((
ut16_t
)0x0300)

	)

277 
	#IS_I2S_MODE
(
MODE
(((MODE=
I2S_Mode_SveTx
) || \

278 ((
MODE
=
I2S_Mode_SveRx
) || \

279 ((
MODE
=
I2S_Mode_MaTx
)|| \

280 ((
MODE
=
I2S_Mode_MaRx
))

	)

289 
	#I2S_Sndd_Phls
 ((
ut16_t
)0x0000)

	)

290 
	#I2S_Sndd_MSB
 ((
ut16_t
)0x0010)

	)

291 
	#I2S_Sndd_LSB
 ((
ut16_t
)0x0020)

	)

292 
	#I2S_Sndd_PCMSht
 ((
ut16_t
)0x0030)

	)

293 
	#I2S_Sndd_PCMLg
 ((
ut16_t
)0x00B0)

	)

294 
	#IS_I2S_STANDARD
(
STANDARD
(((STANDARD=
I2S_Sndd_Phls
) || \

295 ((
STANDARD
=
I2S_Sndd_MSB
) || \

296 ((
STANDARD
=
I2S_Sndd_LSB
) || \

297 ((
STANDARD
=
I2S_Sndd_PCMSht
) || \

298 ((
STANDARD
=
I2S_Sndd_PCMLg
))

	)

307 
	#I2S_DaFm_16b
 ((
ut16_t
)0x0000)

	)

308 
	#I2S_DaFm_16bexnded
 ((
ut16_t
)0x0001)

	)

309 
	#I2S_DaFm_24b
 ((
ut16_t
)0x0003)

	)

310 
	#I2S_DaFm_32b
 ((
ut16_t
)0x0005)

	)

311 
	#IS_I2S_DATA_FORMAT
(
FORMAT
(((FORMAT=
I2S_DaFm_16b
) || \

312 ((
FORMAT
=
I2S_DaFm_16bexnded
) || \

313 ((
FORMAT
=
I2S_DaFm_24b
) || \

314 ((
FORMAT
=
I2S_DaFm_32b
))

	)

323 
	#I2S_MCLKOuut_Eb
 
SPI_I2SPR_MCKOE


	)

324 
	#I2S_MCLKOuut_Dib
 ((
ut16_t
)0x0000)

	)

325 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
(((OUTPUT=
I2S_MCLKOuut_Eb
) || \

326 ((
OUTPUT
=
I2S_MCLKOuut_Dib
))

	)

335 
	#I2S_AudioFq_192k
 ((
ut32_t
)192000)

	)

336 
	#I2S_AudioFq_96k
 ((
ut32_t
)96000)

	)

337 
	#I2S_AudioFq_48k
 ((
ut32_t
)48000)

	)

338 
	#I2S_AudioFq_44k
 ((
ut32_t
)44100)

	)

339 
	#I2S_AudioFq_32k
 ((
ut32_t
)32000)

	)

340 
	#I2S_AudioFq_22k
 ((
ut32_t
)22050)

	)

341 
	#I2S_AudioFq_16k
 ((
ut32_t
)16000)

	)

342 
	#I2S_AudioFq_11k
 ((
ut32_t
)11025)

	)

343 
	#I2S_AudioFq_8k
 ((
ut32_t
)8000)

	)

344 
	#I2S_AudioFq_Deu
 ((
ut32_t
)2)

	)

346 
	#IS_I2S_AUDIO_FREQ
(
FREQ
((((FREQ>
I2S_AudioFq_8k
) && \

347 ((
FREQ
<
I2S_AudioFq_192k
)) || \

348 ((
FREQ
=
I2S_AudioFq_Deu
))

	)

357 
	#I2S_CPOL_Low
 ((
ut16_t
)0x0000)

	)

358 
	#I2S_CPOL_High
 
SPI_I2SCFGR_CKPOL


	)

359 
	#IS_I2S_CPOL
(
CPOL
(((CPOL=
I2S_CPOL_Low
) || \

360 ((
CPOL
=
I2S_CPOL_High
))

	)

369 
	#SPI_RxFIFOThshd_HF
 ((
ut16_t
)0x0000)

	)

370 
	#SPI_RxFIFOThshd_QF
 
SPI_CR2_FRXTH


	)

371 
	#IS_SPI_RX_FIFO_THRESHOLD
(
THRESHOLD
(((THRESHOLD=
SPI_RxFIFOThshd_HF
) || \

372 ((
THRESHOLD
=
SPI_RxFIFOThshd_QF
))

	)

381 
	#SPI_I2S_DMAReq_Tx
 
SPI_CR2_TXDMAEN


	)

382 
	#SPI_I2S_DMAReq_Rx
 
SPI_CR2_RXDMAEN


	)

383 
	#IS_SPI_I2S_DMA_REQ
(
REQ
((((REQ& (
ut16_t
)0xFFFC=0x00&& ((REQ!0x00))

	)

392 
	#SPI_LaDMATnsr_TxEvRxEv
 ((
ut16_t
)0x0000)

	)

393 
	#SPI_LaDMATnsr_TxOddRxEv
 ((
ut16_t
)0x4000)

	)

394 
	#SPI_LaDMATnsr_TxEvRxOdd
 ((
ut16_t
)0x2000)

	)

395 
	#SPI_LaDMATnsr_TxOddRxOdd
 ((
ut16_t
)0x6000)

	)

396 
	#IS_SPI_LAST_DMA_TRANSFER
(
TRANSFER
(((TRANSFER=
SPI_LaDMATnsr_TxEvRxEv
) || \

397 ((
TRANSFER
=
SPI_LaDMATnsr_TxOddRxEv
) || \

398 ((
TRANSFER
=
SPI_LaDMATnsr_TxEvRxOdd
) || \

399 ((
TRANSFER
=
SPI_LaDMATnsr_TxOddRxOdd
))

	)

407 
	#SPI_NSSIlSo_S
 
SPI_CR1_SSI


	)

408 
	#SPI_NSSIlSo_Ret
 ((
ut16_t
)0xFEFF)

	)

409 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
(((INTERNAL=
SPI_NSSIlSo_S
) || \

410 ((
INTERNAL
=
SPI_NSSIlSo_Ret
))

	)

419 
	#SPI_CRC_Tx
 ((
ut8_t
)0x00)

	)

420 
	#SPI_CRC_Rx
 ((
ut8_t
)0x01)

	)

421 
	#IS_SPI_CRC
(
CRC
(((CRC=
SPI_CRC_Tx
|| ((CRC=
SPI_CRC_Rx
))

	)

430 
	#SPI_Dei_Rx
 ((
ut16_t
)0xBFFF)

	)

431 
	#SPI_Dei_Tx
 ((
ut16_t
)0x4000)

	)

432 
	#IS_SPI_DIRECTION
(
DIRECTION
(((DIRECTION=
SPI_Dei_Rx
) || \

433 ((
DIRECTION
=
SPI_Dei_Tx
))

	)

442 
	#SPI_I2S_IT_TXE
 ((
ut8_t
)0x71)

	)

443 
	#SPI_I2S_IT_RXNE
 ((
ut8_t
)0x60)

	)

444 
	#SPI_I2S_IT_ERR
 ((
ut8_t
)0x50)

	)

446 
	#IS_SPI_I2S_CONFIG_IT
(
IT
(((IT=
SPI_I2S_IT_TXE
) || \

447 ((
IT
=
SPI_I2S_IT_RXNE
) || \

448 ((
IT
=
SPI_I2S_IT_ERR
))

	)

450 
	#I2S_IT_UDR
 ((
ut8_t
)0x53)

	)

451 
	#SPI_IT_MODF
 ((
ut8_t
)0x55)

	)

452 
	#SPI_I2S_IT_OVR
 ((
ut8_t
)0x56)

	)

453 
	#SPI_I2S_IT_FRE
 ((
ut8_t
)0x58)

	)

455 
	#IS_SPI_I2S_GET_IT
(
IT
(((IT=
SPI_I2S_IT_RXNE
|| ((IT=
SPI_I2S_IT_TXE
) || \

456 ((
IT
=
SPI_I2S_IT_OVR
|| ((IT=
SPI_IT_MODF
) || \

457 ((
IT
=
SPI_I2S_IT_FRE
)|| ((IT=
I2S_IT_UDR
))

	)

467 
	#SPI_TnsmissiFIFOStus_Emy
 ((
ut16_t
)0x0000)

	)

468 
	#SPI_TnsmissiFIFOStus_1QurFu
 ((
ut16_t
)0x0800)

	)

469 
	#SPI_TnsmissiFIFOStus_HfFu
 ((
ut16_t
)0x1000)

	)

470 
	#SPI_TnsmissiFIFOStus_Fu
 ((
ut16_t
)0x1800)

	)

479 
	#SPI_ReiFIFOStus_Emy
 ((
ut16_t
)0x0000)

	)

480 
	#SPI_ReiFIFOStus_1QurFu
 ((
ut16_t
)0x0200)

	)

481 
	#SPI_ReiFIFOStus_HfFu
 ((
ut16_t
)0x0400)

	)

482 
	#SPI_ReiFIFOStus_Fu
 ((
ut16_t
)0x0600)

	)

493 
	#SPI_I2S_FLAG_RXNE
 
SPI_SR_RXNE


	)

494 
	#SPI_I2S_FLAG_TXE
 
SPI_SR_TXE


	)

495 
	#I2S_FLAG_CHSIDE
 
SPI_SR_CHSIDE


	)

496 
	#I2S_FLAG_UDR
 
SPI_SR_UDR


	)

497 
	#SPI_FLAG_CRCERR
 
SPI_SR_CRCERR


	)

498 
	#SPI_FLAG_MODF
 
SPI_SR_MODF


	)

499 
	#SPI_I2S_FLAG_OVR
 
SPI_SR_OVR


	)

500 
	#SPI_I2S_FLAG_BSY
 
SPI_SR_BSY


	)

501 
	#SPI_I2S_FLAG_FRE
 
SPI_SR_FRE


	)

505 
	#IS_SPI_CLEAR_FLAG
(
FLAG
(((FLAG=
SPI_FLAG_CRCERR
))

	)

506 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
(((FLAG=
SPI_I2S_FLAG_BSY
|| ((FLAG=
SPI_I2S_FLAG_OVR
) || \

507 ((
FLAG
=
SPI_FLAG_MODF
|| ((FLAG=
SPI_FLAG_CRCERR
) || \

508 ((
FLAG
=
SPI_I2S_FLAG_TXE
|| ((FLAG=
SPI_I2S_FLAG_RXNE
)|| \

509 ((
FLAG
=
SPI_I2S_FLAG_FRE
)|| ((FLAG=
I2S_FLAG_CHSIDE
)|| \

510 ((
FLAG
=
I2S_FLAG_UDR
))

	)

519 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
((POLYNOMIAL>0x1)

	)

532 
SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
);

533 
SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
);

534 
I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
);

535 
SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
);

536 
I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
);

537 
SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

538 
SPI_NSSPulModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

539 
SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

540 
I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

541 
SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
);

542 
SPI_RxFIFOThshdCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_RxFIFOThshd
);

543 
SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
);

544 
SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
);

545 
SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

548 
SPI_SdDa8
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
Da
);

549 
SPI_I2S_SdDa16
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
);

550 
ut8_t
 
SPI_ReiveDa8
(
SPI_TyDef
* 
SPIx
);

551 
ut16_t
 
SPI_I2S_ReiveDa16
(
SPI_TyDef
* 
SPIx
);

554 
SPI_CRCLgthCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_CRCLgth
);

555 
SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

556 
SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
);

557 
ut16_t
 
SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
);

558 
ut16_t
 
SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
);

561 
SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
);

562 
SPI_LaDMATnsrCmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_LaDMATnsr
);

565 
SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
);

566 
ut16_t
 
SPI_GTnsmissiFIFOStus
(
SPI_TyDef
* 
SPIx
);

567 
ut16_t
 
SPI_GReiFIFOStus
(
SPI_TyDef
* 
SPIx
);

568 
FgStus
 
SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

569 
SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

570 
ITStus
 
SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

572 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STB819~1.H

30 #ide
__STM32F37X_RCC_H


31 
	#__STM32F37X_RCC_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

52 
ut32_t
 
SYSCLK_Fqucy
;

53 
ut32_t
 
HCLK_Fqucy
;

54 
ut32_t
 
PCLK1_Fqucy
;

55 
ut32_t
 
PCLK2_Fqucy
;

56 
ut32_t
 
ADCCLK_Fqucy
;

57 
ut32_t
 
SDADCCLK_Fqucy
;

58 
ut32_t
 
CECCLK_Fqucy
;

59 
ut32_t
 
I2C1CLK_Fqucy
;

60 
ut32_t
 
I2C2CLK_Fqucy
;

61 
ut32_t
 
USART1CLK_Fqucy
;

62 
ut32_t
 
USART2CLK_Fqucy
;

63 
ut32_t
 
USART3CLK_Fqucy
;

64 }
	tRCC_ClocksTyDef
;

76 
	#RCC_HSE_OFF
 ((
ut8_t
)0x00)

	)

77 
	#RCC_HSE_ON
 ((
ut8_t
)0x01)

	)

78 
	#RCC_HSE_Byss
 ((
ut8_t
)0x05)

	)

79 
	#IS_RCC_HSE
(
HSE
(((HSE=
RCC_HSE_OFF
|| ((HSE=
RCC_HSE_ON
) || \

80 ((
HSE
=
RCC_HSE_Byss
))

	)

90 
	#RCC_PLLSour_HSI_Div2
 
RCC_CFGR_PLLSRC_HSI_Div2


	)

91 
	#RCC_PLLSour_PREDIV1
 
RCC_CFGR_PLLSRC_PREDIV1


	)

93 
	#IS_RCC_PLL_SOURCE
(
SOURCE
(((SOURCE=
RCC_PLLSour_HSI_Div2
) || \

94 ((
SOURCE
=
RCC_PLLSour_PREDIV1
))

	)

103 
	#RCC_PLLMul_2
 
RCC_CFGR_PLLMULL2


	)

104 
	#RCC_PLLMul_3
 
RCC_CFGR_PLLMULL3


	)

105 
	#RCC_PLLMul_4
 
RCC_CFGR_PLLMULL4


	)

106 
	#RCC_PLLMul_5
 
RCC_CFGR_PLLMULL5


	)

107 
	#RCC_PLLMul_6
 
RCC_CFGR_PLLMULL6


	)

108 
	#RCC_PLLMul_7
 
RCC_CFGR_PLLMULL7


	)

109 
	#RCC_PLLMul_8
 
RCC_CFGR_PLLMULL8


	)

110 
	#RCC_PLLMul_9
 
RCC_CFGR_PLLMULL9


	)

111 
	#RCC_PLLMul_10
 
RCC_CFGR_PLLMULL10


	)

112 
	#RCC_PLLMul_11
 
RCC_CFGR_PLLMULL11


	)

113 
	#RCC_PLLMul_12
 
RCC_CFGR_PLLMULL12


	)

114 
	#RCC_PLLMul_13
 
RCC_CFGR_PLLMULL13


	)

115 
	#RCC_PLLMul_14
 
RCC_CFGR_PLLMULL14


	)

116 
	#RCC_PLLMul_15
 
RCC_CFGR_PLLMULL15


	)

117 
	#RCC_PLLMul_16
 
RCC_CFGR_PLLMULL16


	)

118 
	#IS_RCC_PLL_MUL
(
MUL
(((MUL=
RCC_PLLMul_2
|| ((MUL=
RCC_PLLMul_3
) || \

119 ((
MUL
=
RCC_PLLMul_4
|| ((MUL=
RCC_PLLMul_5
) || \

120 ((
MUL
=
RCC_PLLMul_6
|| ((MUL=
RCC_PLLMul_7
) || \

121 ((
MUL
=
RCC_PLLMul_8
|| ((MUL=
RCC_PLLMul_9
) || \

122 ((
MUL
=
RCC_PLLMul_10
|| ((MUL=
RCC_PLLMul_11
) || \

123 ((
MUL
=
RCC_PLLMul_12
|| ((MUL=
RCC_PLLMul_13
) || \

124 ((
MUL
=
RCC_PLLMul_14
|| ((MUL=
RCC_PLLMul_15
) || \

125 ((
MUL
=
RCC_PLLMul_16
))

	)

133 
	#RCC_PREDIV1_Div1
 
RCC_CFGR2_PREDIV1_DIV1


	)

134 
	#RCC_PREDIV1_Div2
 
RCC_CFGR2_PREDIV1_DIV2


	)

135 
	#RCC_PREDIV1_Div3
 
RCC_CFGR2_PREDIV1_DIV3


	)

136 
	#RCC_PREDIV1_Div4
 
RCC_CFGR2_PREDIV1_DIV4


	)

137 
	#RCC_PREDIV1_Div5
 
RCC_CFGR2_PREDIV1_DIV5


	)

138 
	#RCC_PREDIV1_Div6
 
RCC_CFGR2_PREDIV1_DIV6


	)

139 
	#RCC_PREDIV1_Div7
 
RCC_CFGR2_PREDIV1_DIV7


	)

140 
	#RCC_PREDIV1_Div8
 
RCC_CFGR2_PREDIV1_DIV8


	)

141 
	#RCC_PREDIV1_Div9
 
RCC_CFGR2_PREDIV1_DIV9


	)

142 
	#RCC_PREDIV1_Div10
 
RCC_CFGR2_PREDIV1_DIV10


	)

143 
	#RCC_PREDIV1_Div11
 
RCC_CFGR2_PREDIV1_DIV11


	)

144 
	#RCC_PREDIV1_Div12
 
RCC_CFGR2_PREDIV1_DIV12


	)

145 
	#RCC_PREDIV1_Div13
 
RCC_CFGR2_PREDIV1_DIV13


	)

146 
	#RCC_PREDIV1_Div14
 
RCC_CFGR2_PREDIV1_DIV14


	)

147 
	#RCC_PREDIV1_Div15
 
RCC_CFGR2_PREDIV1_DIV15


	)

148 
	#RCC_PREDIV1_Div16
 
RCC_CFGR2_PREDIV1_DIV16


	)

150 
	#IS_RCC_PREDIV1
(
PREDIV1
(((PREDIV1=
RCC_PREDIV1_Div1
|| ((PREDIV1=
RCC_PREDIV1_Div2
) || \

151 ((
PREDIV1
=
RCC_PREDIV1_Div3
|| ((PREDIV1=
RCC_PREDIV1_Div4
) || \

152 ((
PREDIV1
=
RCC_PREDIV1_Div5
|| ((PREDIV1=
RCC_PREDIV1_Div6
) || \

153 ((
PREDIV1
=
RCC_PREDIV1_Div7
|| ((PREDIV1=
RCC_PREDIV1_Div8
) || \

154 ((
PREDIV1
=
RCC_PREDIV1_Div9
|| ((PREDIV1=
RCC_PREDIV1_Div10
) || \

155 ((
PREDIV1
=
RCC_PREDIV1_Div11
|| ((PREDIV1=
RCC_PREDIV1_Div12
) || \

156 ((
PREDIV1
=
RCC_PREDIV1_Div13
|| ((PREDIV1=
RCC_PREDIV1_Div14
) || \

157 ((
PREDIV1
=
RCC_PREDIV1_Div15
|| ((PREDIV1=
RCC_PREDIV1_Div16
))

	)

166 
	#RCC_SYSCLKSour_HSI
 
RCC_CFGR_SW_HSI


	)

167 
	#RCC_SYSCLKSour_HSE
 
RCC_CFGR_SW_HSE


	)

168 
	#RCC_SYSCLKSour_PLLCLK
 
RCC_CFGR_SW_PLL


	)

169 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SYSCLKSour_HSI
) || \

170 ((
SOURCE
=
RCC_SYSCLKSour_HSE
) || \

171 ((
SOURCE
=
RCC_SYSCLKSour_PLLCLK
))

	)

180 
	#RCC_SYSCLK_Div1
 
RCC_CFGR_HPRE_DIV1


	)

181 
	#RCC_SYSCLK_Div2
 
RCC_CFGR_HPRE_DIV2


	)

182 
	#RCC_SYSCLK_Div4
 
RCC_CFGR_HPRE_DIV4


	)

183 
	#RCC_SYSCLK_Div8
 
RCC_CFGR_HPRE_DIV8


	)

184 
	#RCC_SYSCLK_Div16
 
RCC_CFGR_HPRE_DIV16


	)

185 
	#RCC_SYSCLK_Div64
 
RCC_CFGR_HPRE_DIV64


	)

186 
	#RCC_SYSCLK_Div128
 
RCC_CFGR_HPRE_DIV128


	)

187 
	#RCC_SYSCLK_Div256
 
RCC_CFGR_HPRE_DIV256


	)

188 
	#RCC_SYSCLK_Div512
 
RCC_CFGR_HPRE_DIV512


	)

189 
	#IS_RCC_HCLK
(
HCLK
(((HCLK=
RCC_SYSCLK_Div1
|| ((HCLK=
RCC_SYSCLK_Div2
) || \

190 ((
HCLK
=
RCC_SYSCLK_Div4
|| ((HCLK=
RCC_SYSCLK_Div8
) || \

191 ((
HCLK
=
RCC_SYSCLK_Div16
|| ((HCLK=
RCC_SYSCLK_Div64
) || \

192 ((
HCLK
=
RCC_SYSCLK_Div128
|| ((HCLK=
RCC_SYSCLK_Div256
) || \

193 ((
HCLK
=
RCC_SYSCLK_Div512
))

	)

202 
	#RCC_HCLK_Div1
 
RCC_CFGR_PPRE1_DIV1


	)

203 
	#RCC_HCLK_Div2
 
RCC_CFGR_PPRE1_DIV2


	)

204 
	#RCC_HCLK_Div4
 
RCC_CFGR_PPRE1_DIV4


	)

205 
	#RCC_HCLK_Div8
 
RCC_CFGR_PPRE1_DIV8


	)

206 
	#RCC_HCLK_Div16
 
RCC_CFGR_PPRE1_DIV16


	)

207 
	#IS_RCC_PCLK
(
PCLK
(((PCLK=
RCC_HCLK_Div1
|| ((PCLK=
RCC_HCLK_Div2
) || \

208 ((
PCLK
=
RCC_HCLK_Div4
|| ((PCLK=
RCC_HCLK_Div8
) || \

209 ((
PCLK
=
RCC_HCLK_Div16
))

	)

218 
	#RCC_PCLK2_Div2
 ((
ut32_t
)0x00000000)

	)

219 
	#RCC_PCLK2_Div4
 ((
ut32_t
)0x00004000)

	)

220 
	#RCC_PCLK2_Div6
 ((
ut32_t
)0x00008000)

	)

221 
	#RCC_PCLK2_Div8
 ((
ut32_t
)0x0000C000)

	)

223 
	#IS_RCC_ADCCLK
(
ADCCLK
(((ADCCLK=
RCC_PCLK2_Div2
|| ((ADCCLK=
RCC_PCLK2_Div4
) || \

224 ((
ADCCLK
=
RCC_PCLK2_Div6
|| ((ADCCLK=
RCC_PCLK2_Div8
))

	)

234 
	#RCC_SDADCCLK_SYSCLK_Div2
 ((
ut32_t
)0x80000000)

	)

235 
	#RCC_SDADCCLK_SYSCLK_Div4
 ((
ut32_t
)0x88000000)

	)

236 
	#RCC_SDADCCLK_SYSCLK_Div6
 ((
ut32_t
)0x90000000)

	)

237 
	#RCC_SDADCCLK_SYSCLK_Div8
 ((
ut32_t
)0x98000000)

	)

238 
	#RCC_SDADCCLK_SYSCLK_Div10
 ((
ut32_t
)0xA0000000)

	)

239 
	#RCC_SDADCCLK_SYSCLK_Div12
 ((
ut32_t
)0xA8000000)

	)

240 
	#RCC_SDADCCLK_SYSCLK_Div14
 ((
ut32_t
)0xB0000000)

	)

241 
	#RCC_SDADCCLK_SYSCLK_Div16
 ((
ut32_t
)0xB8000000)

	)

242 
	#RCC_SDADCCLK_SYSCLK_Div20
 ((
ut32_t
)0xC0000000)

	)

243 
	#RCC_SDADCCLK_SYSCLK_Div24
 ((
ut32_t
)0xC8000000)

	)

244 
	#RCC_SDADCCLK_SYSCLK_Div28
 ((
ut32_t
)0xD0000000)

	)

245 
	#RCC_SDADCCLK_SYSCLK_Div32
 ((
ut32_t
)0xD8000000)

	)

246 
	#RCC_SDADCCLK_SYSCLK_Div36
 ((
ut32_t
)0xE0000000)

	)

247 
	#RCC_SDADCCLK_SYSCLK_Div40
 ((
ut32_t
)0xE8000000)

	)

248 
	#RCC_SDADCCLK_SYSCLK_Div44
 ((
ut32_t
)0xF0000000)

	)

249 
	#RCC_SDADCCLK_SYSCLK_Div48
 ((
ut32_t
)0xF8000000)

	)

251 
	#IS_RCC_SDADCCLK
(
SDADCCLK
(((SDADCCLK=
RCC_SDADCCLK_SYSCLK_Div2
|| ((SDADCCLK=
RCC_SDADCCLK_SYSCLK_Div4
) || \

252 ((
SDADCCLK
=
RCC_SDADCCLK_SYSCLK_Div6
|| ((SDADCCLK=
RCC_SDADCCLK_SYSCLK_Div8
) || \

253 ((
SDADCCLK
=
RCC_SDADCCLK_SYSCLK_Div10
|| ((SDADCCLK=
RCC_SDADCCLK_SYSCLK_Div12
) || \

254 ((
SDADCCLK
=
RCC_SDADCCLK_SYSCLK_Div14
|| ((SDADCCLK=
RCC_SDADCCLK_SYSCLK_Div16
) || \

255 ((
SDADCCLK
=
RCC_SDADCCLK_SYSCLK_Div20
|| ((SDADCCLK=
RCC_SDADCCLK_SYSCLK_Div24
) || \

256 ((
SDADCCLK
=
RCC_SDADCCLK_SYSCLK_Div28
|| ((SDADCCLK=
RCC_SDADCCLK_SYSCLK_Div32
) || \

257 ((
SDADCCLK
=
RCC_SDADCCLK_SYSCLK_Div36
|| ((SDADCCLK=
RCC_SDADCCLK_SYSCLK_Div40
) || \

258 ((
SDADCCLK
=
RCC_SDADCCLK_SYSCLK_Div44
|| ((SDADCCLK=
RCC_SDADCCLK_SYSCLK_Div48
))

	)

267 
	#RCC_CECCLK_HSI_Div244
 ((
ut32_t
)0x00000000)

	)

268 
	#RCC_CECCLK_LSE
 
RCC_CFGR3_CECSW


	)

270 
	#IS_RCC_CECCLK
(
CECCLK
(((CECCLK=
RCC_CECCLK_HSI_Div244
|| ((CECCLK=
RCC_CECCLK_LSE
))

	)

280 
	#RCC_I2C1CLK_HSI
 ((
ut32_t
)0x00000000)

	)

281 
	#RCC_I2C1CLK_SYSCLK
 
RCC_CFGR3_I2C1SW


	)

283 
	#RCC_I2C2CLK_HSI
 ((
ut32_t
)0x10000000)

	)

284 
	#RCC_I2C2CLK_SYSCLK
 ((
ut32_t
)0x10000020)

	)

286 
	#IS_RCC_I2CCLK
(
I2CCLK
(((I2CCLK=
RCC_I2C1CLK_HSI
|| ((I2CCLK=
RCC_I2C1CLK_SYSCLK
) || \

287 ((
I2CCLK
=
RCC_I2C2CLK_HSI
|| ((I2CCLK=
RCC_I2C2CLK_SYSCLK
))

	)

297 
	#RCC_USART1CLK_PCLK
 ((
ut32_t
)0x10000000)

	)

298 
	#RCC_USART1CLK_SYSCLK
 ((
ut32_t
)0x10000001)

	)

299 
	#RCC_USART1CLK_LSE
 ((
ut32_t
)0x10000002)

	)

300 
	#RCC_USART1CLK_HSI
 ((
ut32_t
)0x10000003)

	)

302 
	#RCC_USART2CLK_PCLK
 ((
ut32_t
)0x20000000)

	)

303 
	#RCC_USART2CLK_SYSCLK
 ((
ut32_t
)0x20010000)

	)

304 
	#RCC_USART2CLK_LSE
 ((
ut32_t
)0x20020000)

	)

305 
	#RCC_USART2CLK_HSI
 ((
ut32_t
)0x20030000)

	)

307 
	#RCC_USART3CLK_PCLK
 ((
ut32_t
)0x30000000)

	)

308 
	#RCC_USART3CLK_SYSCLK
 ((
ut32_t
)0x30040000)

	)

309 
	#RCC_USART3CLK_LSE
 ((
ut32_t
)0x30080000)

	)

310 
	#RCC_USART3CLK_HSI
 ((
ut32_t
)0x300C0000)

	)

312 
	#IS_RCC_USARTCLK
(
USARTCLK
(((USARTCLK=
RCC_USART1CLK_PCLK
|| ((USARTCLK=
RCC_USART1CLK_SYSCLK
) || \

313 ((
USARTCLK
=
RCC_USART1CLK_LSE
|| ((USARTCLK=
RCC_USART1CLK_HSI
) ||\

314 ((
USARTCLK
=
RCC_USART2CLK_PCLK
|| ((USARTCLK=
RCC_USART2CLK_SYSCLK
) || \

315 ((
USARTCLK
=
RCC_USART2CLK_LSE
|| ((USARTCLK=
RCC_USART2CLK_HSI
) || \

316 ((
USARTCLK
=
RCC_USART3CLK_PCLK
|| ((USARTCLK=
RCC_USART3CLK_SYSCLK
) || \

317 ((
USARTCLK
=
RCC_USART3CLK_LSE
|| ((USARTCLK=
RCC_USART3CLK_HSI
))

	)

327 
	#RCC_IT_LSIRDY
 ((
ut8_t
)0x01)

	)

328 
	#RCC_IT_LSERDY
 ((
ut8_t
)0x02)

	)

329 
	#RCC_IT_HSIRDY
 ((
ut8_t
)0x04)

	)

330 
	#RCC_IT_HSERDY
 ((
ut8_t
)0x08)

	)

331 
	#RCC_IT_PLLRDY
 ((
ut8_t
)0x10)

	)

332 
	#RCC_IT_CSS
 ((
ut8_t
)0x80)

	)

334 
	#IS_RCC_IT
(
IT
((((IT& (
ut8_t
)0xC0=0x00&& ((IT!0x00))

	)

336 
	#IS_RCC_GET_IT
(
IT
(((IT=
RCC_IT_LSIRDY
|| ((IT=
RCC_IT_LSERDY
) || \

337 ((
IT
=
RCC_IT_HSIRDY
|| ((IT=
RCC_IT_HSERDY
) || \

338 ((
IT
=
RCC_IT_PLLRDY
|| ((IT=
RCC_IT_CSS
))

	)

341 
	#IS_RCC_CLEAR_IT
(
IT
((((IT& (
ut8_t
)0x40=0x00&& ((IT!0x00))

	)

351 
	#RCC_LSE_OFF
 ((
ut32_t
)0x00000000)

	)

352 
	#RCC_LSE_ON
 
RCC_BDCR_LSEON


	)

353 
	#RCC_LSE_Byss
 ((
ut32_t
)(
RCC_BDCR_LSEON
 | 
RCC_BDCR_LSEBYP
))

	)

354 
	#IS_RCC_LSE
(
LSE
(((LSE=
RCC_LSE_OFF
|| ((LSE=
RCC_LSE_ON
) || \

355 ((
LSE
=
RCC_LSE_Byss
))

	)

364 
	#RCC_RTCCLKSour_LSE
 
RCC_BDCR_RTCSEL_LSE


	)

365 
	#RCC_RTCCLKSour_LSI
 
RCC_BDCR_RTCSEL_LSI


	)

366 
	#RCC_RTCCLKSour_HSE_Div32
 
RCC_BDCR_RTCSEL_HSE


	)

368 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_RTCCLKSour_LSE
) || \

369 ((
SOURCE
=
RCC_RTCCLKSour_LSI
) || \

370 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div32
))

	)

379 
	#RCC_LSEDrive_Low
 ((
ut32_t
)0x00000000)

	)

380 
	#RCC_LSEDrive_MediumLow
 
RCC_BDCR_LSEDRV_0


	)

381 
	#RCC_LSEDrive_MediumHigh
 
RCC_BDCR_LSEDRV_1


	)

382 
	#RCC_LSEDrive_High
 
RCC_BDCR_LSEDRV


	)

383 
	#IS_RCC_LSE_DRIVE
(
DRIVE
(((DRIVE=
RCC_LSEDrive_Low
|| ((DRIVE=
RCC_LSEDrive_MediumLow
) || \

384 ((
DRIVE
=
RCC_LSEDrive_MediumHigh
|| ((DRIVE=
RCC_LSEDrive_High
))

	)

393 
	#RCC_AHBPh_GPIOA
 
RCC_AHBENR_GPIOAEN


	)

394 
	#RCC_AHBPh_GPIOB
 
RCC_AHBENR_GPIOBEN


	)

395 
	#RCC_AHBPh_GPIOC
 
RCC_AHBENR_GPIOCEN


	)

396 
	#RCC_AHBPh_GPIOD
 
RCC_AHBENR_GPIODEN


	)

397 
	#RCC_AHBPh_GPIOE
 
RCC_AHBENR_GPIOEEN


	)

398 
	#RCC_AHBPh_GPIOF
 
RCC_AHBENR_GPIOFEN


	)

399 
	#RCC_AHBPh_TS
 
RCC_AHBENR_TSEN


	)

400 
	#RCC_AHBPh_CRC
 
RCC_AHBENR_CRCEN


	)

401 
	#RCC_AHBPh_FLITF
 
RCC_AHBENR_FLITFEN


	)

402 
	#RCC_AHBPh_SRAM
 
RCC_AHBENR_SRAMEN


	)

403 
	#RCC_AHBPh_DMA2
 
RCC_AHBENR_DMA2EN


	)

404 
	#RCC_AHBPh_DMA1
 
RCC_AHBENR_DMA1EN


	)

406 
	#IS_RCC_AHB_PERIPH
(
PERIPH
((((PERIPH& 0xFE81FFA8=0x00&& ((PERIPH!0x00))

	)

407 
	#IS_RCC_AHB_RST_PERIPH
(
PERIPH
((((PERIPH& 0xFE81FFFF=0x00&& ((PERIPH!0x00))

	)

417 
	#RCC_APB2Ph_SYSCFG
 
RCC_APB2ENR_SYSCFGEN


	)

418 
	#RCC_APB2Ph_ADC1
 
RCC_APB2ENR_ADC1EN


	)

419 
	#RCC_APB2Ph_SPI1
 
RCC_APB2ENR_SPI1EN


	)

420 
	#RCC_APB2Ph_USART1
 
RCC_APB2ENR_USART1EN


	)

421 
	#RCC_APB2Ph_TIM15
 
RCC_APB2ENR_TIM15EN


	)

422 
	#RCC_APB2Ph_TIM16
 
RCC_APB2ENR_TIM16EN


	)

423 
	#RCC_APB2Ph_TIM17
 
RCC_APB2ENR_TIM17EN


	)

424 
	#RCC_APB2Ph_TIM19
 
RCC_APB2ENR_TIM19EN


	)

425 
	#RCC_APB2Ph_SDADC1
 
RCC_APB2ENR_SDADC1EN


	)

426 
	#RCC_APB2Ph_SDADC2
 
RCC_APB2ENR_SDADC2EN


	)

427 
	#RCC_APB2Ph_SDADC3
 
RCC_APB2ENR_SDADC3EN


	)

429 
	#IS_RCC_APB2_PERIPH
(
PERIPH
((((PERIPH& 0xF8F08DFE=0x00&& ((PERIPH!0x00))

	)

438 
	#RCC_APB1Ph_TIM2
 
RCC_APB1ENR_TIM2EN


	)

439 
	#RCC_APB1Ph_TIM3
 
RCC_APB1ENR_TIM3EN


	)

440 
	#RCC_APB1Ph_TIM4
 
RCC_APB1ENR_TIM4EN


	)

441 
	#RCC_APB1Ph_TIM5
 
RCC_APB1ENR_TIM5EN


	)

442 
	#RCC_APB1Ph_TIM6
 
RCC_APB1ENR_TIM6EN


	)

443 
	#RCC_APB1Ph_TIM7
 
RCC_APB1ENR_TIM7EN


	)

444 
	#RCC_APB1Ph_TIM12
 
RCC_APB1ENR_TIM12EN


	)

445 
	#RCC_APB1Ph_TIM13
 
RCC_APB1ENR_TIM13EN


	)

446 
	#RCC_APB1Ph_TIM14
 
RCC_APB1ENR_TIM14EN


	)

447 
	#RCC_APB1Ph_TIM18
 
RCC_APB1ENR_TIM18EN


	)

448 
	#RCC_APB1Ph_WWDG
 
RCC_APB1ENR_WWDGEN


	)

449 
	#RCC_APB1Ph_SPI2
 
RCC_APB1ENR_SPI2EN


	)

450 
	#RCC_APB1Ph_SPI3
 
RCC_APB1ENR_SPI3EN


	)

451 
	#RCC_APB1Ph_USART2
 
RCC_APB1ENR_USART2EN


	)

452 
	#RCC_APB1Ph_USART3
 
RCC_APB1ENR_USART3EN


	)

453 
	#RCC_APB1Ph_I2C1
 
RCC_APB1ENR_I2C1EN


	)

454 
	#RCC_APB1Ph_I2C2
 
RCC_APB1ENR_I2C2EN


	)

455 
	#RCC_APB1Ph_USB
 
RCC_APB1ENR_USBEN


	)

456 
	#RCC_APB1Ph_CAN1
 
RCC_APB1ENR_CAN1EN


	)

457 
	#RCC_APB1Ph_DAC2
 
RCC_APB1ENR_DAC2EN


	)

458 
	#RCC_APB1Ph_PWR
 
RCC_APB1ENR_PWREN


	)

459 
	#RCC_APB1Ph_DAC1
 
RCC_APB1ENR_DAC1EN


	)

460 
	#RCC_APB1Ph_CEC
 
RCC_APB1ENR_CECEN


	)

462 
	#IS_RCC_APB1_PERIPH
(
PERIPH
((((PERIPH& 0x89193400=0x00&& ((PERIPH!0x00))

	)

471 
	#RCC_MCOSour_NoClock
 ((
ut8_t
)0x00)

	)

472 
	#RCC_MCOSour_LSI
 ((
ut8_t
)0x02)

	)

473 
	#RCC_MCOSour_LSE
 ((
ut8_t
)0x03)

	)

474 
	#RCC_MCOSour_SYSCLK
 ((
ut8_t
)0x04)

	)

475 
	#RCC_MCOSour_HSI
 ((
ut8_t
)0x05)

	)

476 
	#RCC_MCOSour_HSE
 ((
ut8_t
)0x06)

	)

477 
	#RCC_MCOSour_PLLCLK_Div2
 ((
ut8_t
)0x07)

	)

479 
	#IS_RCC_MCO_SOURCE
(
SOURCE
(((SOURCE=
RCC_MCOSour_NoClock
||((SOURCE=
RCC_MCOSour_SYSCLK
) ||\

480 ((
SOURCE
=
RCC_MCOSour_HSI
|| ((SOURCE=
RCC_MCOSour_HSE
) || \

481 ((
SOURCE
=
RCC_MCOSour_LSI
|| ((SOURCE=
RCC_MCOSour_LSE
) || \

482 ((
SOURCE
=
RCC_MCOSour_PLLCLK_Div2
))

	)

491 
	#RCC_USBCLKSour_PLLCLK_1Div5
 ((
ut8_t
)0x00)

	)

492 
	#RCC_USBCLKSour_PLLCLK_Div1
 ((
ut8_t
)0x01)

	)

494 
	#IS_RCC_USBCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_USBCLKSour_PLLCLK_1Div5
) || \

495 ((
SOURCE
=
RCC_USBCLKSour_PLLCLK_Div1
))

	)

503 
	#RCC_FLAG_HSIRDY
 ((
ut8_t
)0x01)

	)

504 
	#RCC_FLAG_HSERDY
 ((
ut8_t
)0x11)

	)

505 
	#RCC_FLAG_PLLRDY
 ((
ut8_t
)0x19)

	)

506 
	#RCC_FLAG_LSERDY
 ((
ut8_t
)0x21)

	)

507 
	#RCC_FLAG_LSIRDY
 ((
ut8_t
)0x41)

	)

508 
	#RCC_FLAG_V18PWRRSTF
 ((
ut8_t
)0x57)

	)

509 
	#RCC_FLAG_OBLRST
 ((
ut8_t
)0x59)

	)

510 
	#RCC_FLAG_PINRST
 ((
ut8_t
)0x5A)

	)

511 
	#RCC_FLAG_PORRST
 ((
ut8_t
)0x5B)

	)

512 
	#RCC_FLAG_SFTRST
 ((
ut8_t
)0x5C)

	)

513 
	#RCC_FLAG_IWDGRST
 ((
ut8_t
)0x5D)

	)

514 
	#RCC_FLAG_WWDGRST
 ((
ut8_t
)0x5E)

	)

515 
	#RCC_FLAG_LPWRRST
 ((
ut8_t
)0x5F)

	)

517 
	#IS_RCC_FLAG
(
FLAG
(((FLAG=
RCC_FLAG_HSIRDY
|| ((FLAG=
RCC_FLAG_HSERDY
) || \

518 ((
FLAG
=
RCC_FLAG_PLLRDY
|| ((FLAG=
RCC_FLAG_LSERDY
) || \

519 ((
FLAG
=
RCC_FLAG_LSIRDY
|| ((FLAG=
RCC_FLAG_OBLRST
) || \

520 ((
FLAG
=
RCC_FLAG_PINRST
|| ((FLAG=
RCC_FLAG_PORRST
) || \

521 ((
FLAG
=
RCC_FLAG_SFTRST
|| ((FLAG=
RCC_FLAG_IWDGRST
)|| \

522 ((
FLAG
=
RCC_FLAG_WWDGRST
)|| ((FLAG=
RCC_FLAG_LPWRRST
)|| \

523 ((
FLAG
=
RCC_FLAG_V18PWRRSTF
))

	)

525 
	#IS_RCC_HSI_CALIBRATION_VALUE
(
VALUE
((VALUE<0x1F)

	)

539 
RCC_DeIn
();

542 
RCC_HSECfig
(
ut8_t
 
RCC_HSE
);

543 
EStus
 
RCC_WaFHSESUp
();

544 
RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
);

545 
RCC_HSICmd
(
FuniڮS
 
NewS
);

546 
RCC_LSECfig
(
ut32_t
 
RCC_LSE
);

547 
RCC_LSEDriveCfig
(
ut32_t
 
RCC_LSEDrive
);

548 
RCC_LSICmd
(
FuniڮS
 
NewS
);

549 
RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
RCC_PLLMul
);

550 
RCC_PLLCmd
(
FuniڮS
 
NewS
);

551 
RCC_PREDIV1Cfig
(
ut32_t
 
RCC_PREDIV1_Div
);

552 
RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
);

553 
RCC_MCOCfig
(
ut8_t
 
RCC_MCOSour
);

556 
RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
);

557 
ut8_t
 
RCC_GSYSCLKSour
();

558 
RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
);

559 
RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
);

560 
RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
);

561 
RCC_ADCCLKCfig
(
ut32_t
 
RCC_PCLK2
);

562 
RCC_SDADCCLKCfig
(
ut32_t
 
RCC_SDADCCLK
);

563 
RCC_CECCLKCfig
(
ut32_t
 
RCC_CECCLK
);

564 
RCC_I2CCLKCfig
(
ut32_t
 
RCC_I2CCLK
);

565 
RCC_USARTCLKCfig
(
ut32_t
 
RCC_USARTCLK
);

566 
RCC_USBCLKCfig
(
ut32_t
 
RCC_USBCLKSour
);

567 
RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
);

570 
RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
);

571 
RCC_RTCCLKCmd
(
FuniڮS
 
NewS
);

572 
RCC_BackupRetCmd
(
FuniڮS
 
NewS
);

574 
RCC_AHBPhClockCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
);

575 
RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

576 
RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

578 
RCC_AHBPhRetCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
);

579 
RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

580 
RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

583 
RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
);

584 
FgStus
 
RCC_GFgStus
(
ut8_t
 
RCC_FLAG
);

585 
RCC_CˬFg
();

586 
ITStus
 
RCC_GITStus
(
ut8_t
 
RCC_IT
);

587 
RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
);

589 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STBCAD~1.H

30 #ide
__STM32F37X_GPIO_H


31 
	#__STM32F37X_GPIO_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

50 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
(((PERIPH=
GPIOA
) || \

51 ((
PERIPH
=
GPIOB
) || \

52 ((
PERIPH
=
GPIOC
) || \

53 ((
PERIPH
=
GPIOD
) || \

54 ((
PERIPH
=
GPIOE
) || \

55 ((
PERIPH
=
GPIOF
))

	)

57 
	#IS_GPIO_LIST_PERIPH
(
PERIPH
(((PERIPH=
GPIOA
) || \

58 ((
PERIPH
=
GPIOB
) || \

59 ((
PERIPH
=
GPIOD
))

	)

65 
GPIO_Mode_IN
 = 0x00,

66 
GPIO_Mode_OUT
 = 0x01,

67 
GPIO_Mode_AF
 = 0x02,

68 
GPIO_Mode_AN
 = 0x03

69 }
	tGPIOMode_TyDef
;

71 
	#IS_GPIO_MODE
(
MODE
(((MODE=
GPIO_Mode_IN
)|| ((MODE=
GPIO_Mode_OUT
) || \

72 ((
MODE
=
GPIO_Mode_AF
)|| ((MODE=
GPIO_Mode_AN
))

	)

82 
GPIO_OTy_PP
 = 0x00,

83 
GPIO_OTy_OD
 = 0x01

84 }
	tGPIOOTy_TyDef
;

86 
	#IS_GPIO_OTYPE
(
OTYPE
(((OTYPE=
GPIO_OTy_PP
|| ((OTYPE=
GPIO_OTy_OD
))

	)

97 
GPIO_Sed_Lev_1
 = 0x01,

98 
GPIO_Sed_Lev_2
 = 0x02,

99 
GPIO_Sed_Lev_3
 = 0x03

100 }
	tGPIOSed_TyDef
;

102 
	#IS_GPIO_SPEED
(
SPEED
(((SPEED=
GPIO_Sed_Lev_1
|| ((SPEED=
GPIO_Sed_Lev_2
) || \

103 ((
SPEED
=
GPIO_Sed_Lev_3
))

	)

113 
GPIO_PuPd_NOPULL
 = 0x00,

114 
GPIO_PuPd_UP
 = 0x01,

115 
GPIO_PuPd_DOWN
 = 0x02

116 }
	tGPIOPuPd_TyDef
;

118 
	#IS_GPIO_PUPD
(
PUPD
(((PUPD=
GPIO_PuPd_NOPULL
|| ((PUPD=
GPIO_PuPd_UP
) || \

119 ((
PUPD
=
GPIO_PuPd_DOWN
))

	)

129 
B_RESET
 = 0,

130 
B_SET


131 }
	tBAi
;

133 
	#IS_GPIO_BIT_ACTION
(
ACTION
(((ACTION=
B_RESET
|| ((ACTION=
B_SET
))

	)

143 
ut32_t
 
GPIO_P
;

146 
GPIOMode_TyDef
 
GPIO_Mode
;

149 
GPIOSed_TyDef
 
GPIO_Sed
;

152 
GPIOOTy_TyDef
 
GPIO_OTy
;

155 
GPIOPuPd_TyDef
 
GPIO_PuPd
;

157 }
	tGPIO_InTyDef
;

168 
	#GPIO_P_0
 ((
ut16_t
)0x0001

	)

169 
	#GPIO_P_1
 ((
ut16_t
)0x0002

	)

170 
	#GPIO_P_2
 ((
ut16_t
)0x0004

	)

171 
	#GPIO_P_3
 ((
ut16_t
)0x0008

	)

172 
	#GPIO_P_4
 ((
ut16_t
)0x0010

	)

173 
	#GPIO_P_5
 ((
ut16_t
)0x0020

	)

174 
	#GPIO_P_6
 ((
ut16_t
)0x0040

	)

175 
	#GPIO_P_7
 ((
ut16_t
)0x0080

	)

176 
	#GPIO_P_8
 ((
ut16_t
)0x0100

	)

177 
	#GPIO_P_9
 ((
ut16_t
)0x0200

	)

178 
	#GPIO_P_10
 ((
ut16_t
)0x0400

	)

179 
	#GPIO_P_11
 ((
ut16_t
)0x0800

	)

180 
	#GPIO_P_12
 ((
ut16_t
)0x1000

	)

181 
	#GPIO_P_13
 ((
ut16_t
)0x2000

	)

182 
	#GPIO_P_14
 ((
ut16_t
)0x4000

	)

183 
	#GPIO_P_15
 ((
ut16_t
)0x8000

	)

184 
	#GPIO_P_A
 ((
ut16_t
)0xFFFF

	)

186 
	#IS_GPIO_PIN
(
PIN
((PIN!(
ut16_t
)0x00)

	)

188 
	#IS_GET_GPIO_PIN
(
PIN
(((PIN=
GPIO_P_0
) || \

189 ((
PIN
=
GPIO_P_1
) || \

190 ((
PIN
=
GPIO_P_2
) || \

191 ((
PIN
=
GPIO_P_3
) || \

192 ((
PIN
=
GPIO_P_4
) || \

193 ((
PIN
=
GPIO_P_5
) || \

194 ((
PIN
=
GPIO_P_6
) || \

195 ((
PIN
=
GPIO_P_7
) || \

196 ((
PIN
=
GPIO_P_8
) || \

197 ((
PIN
=
GPIO_P_9
) || \

198 ((
PIN
=
GPIO_P_10
) || \

199 ((
PIN
=
GPIO_P_11
) || \

200 ((
PIN
=
GPIO_P_12
) || \

201 ((
PIN
=
GPIO_P_13
) || \

202 ((
PIN
=
GPIO_P_14
) || \

203 ((
PIN
=
GPIO_P_15
))

	)

212 
	#GPIO_PSour0
 ((
ut8_t
)0x00)

	)

213 
	#GPIO_PSour1
 ((
ut8_t
)0x01)

	)

214 
	#GPIO_PSour2
 ((
ut8_t
)0x02)

	)

215 
	#GPIO_PSour3
 ((
ut8_t
)0x03)

	)

216 
	#GPIO_PSour4
 ((
ut8_t
)0x04)

	)

217 
	#GPIO_PSour5
 ((
ut8_t
)0x05)

	)

218 
	#GPIO_PSour6
 ((
ut8_t
)0x06)

	)

219 
	#GPIO_PSour7
 ((
ut8_t
)0x07)

	)

220 
	#GPIO_PSour8
 ((
ut8_t
)0x08)

	)

221 
	#GPIO_PSour9
 ((
ut8_t
)0x09)

	)

222 
	#GPIO_PSour10
 ((
ut8_t
)0x0A)

	)

223 
	#GPIO_PSour11
 ((
ut8_t
)0x0B)

	)

224 
	#GPIO_PSour12
 ((
ut8_t
)0x0C)

	)

225 
	#GPIO_PSour13
 ((
ut8_t
)0x0D)

	)

226 
	#GPIO_PSour14
 ((
ut8_t
)0x0E)

	)

227 
	#GPIO_PSour15
 ((
ut8_t
)0x0F)

	)

229 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
GPIO_PSour0
) || \

230 ((
PINSOURCE
=
GPIO_PSour1
) || \

231 ((
PINSOURCE
=
GPIO_PSour2
) || \

232 ((
PINSOURCE
=
GPIO_PSour3
) || \

233 ((
PINSOURCE
=
GPIO_PSour4
) || \

234 ((
PINSOURCE
=
GPIO_PSour5
) || \

235 ((
PINSOURCE
=
GPIO_PSour6
) || \

236 ((
PINSOURCE
=
GPIO_PSour7
) || \

237 ((
PINSOURCE
=
GPIO_PSour8
) || \

238 ((
PINSOURCE
=
GPIO_PSour9
) || \

239 ((
PINSOURCE
=
GPIO_PSour10
) || \

240 ((
PINSOURCE
=
GPIO_PSour11
) || \

241 ((
PINSOURCE
=
GPIO_PSour12
) || \

242 ((
PINSOURCE
=
GPIO_PSour13
) || \

243 ((
PINSOURCE
=
GPIO_PSour14
) || \

244 ((
PINSOURCE
=
GPIO_PSour15
))

	)

256 
	#GPIO_AF_0
 ((
ut8_t
)0x00

	)

261 
	#GPIO_AF_1
 ((
ut8_t
)0x01

	)

266 
	#GPIO_AF_2
 ((
ut8_t
)0x02

	)

271 
	#GPIO_AF_3
 ((
ut8_t
)0x03

	)

276 
	#GPIO_AF_4
 ((
ut8_t
)0x04

	)

281 
	#GPIO_AF_5
 ((
ut8_t
)0x05

	)

286 
	#GPIO_AF_6
 ((
ut8_t
)0x06

	)

291 
	#GPIO_AF_7
 ((
ut8_t
)0x07

	)

296 
	#GPIO_AF_8
 ((
ut8_t
)0x08

	)

301 
	#GPIO_AF_9
 ((
ut8_t
)0x09

	)

306 
	#GPIO_AF_10
 ((
ut8_t
)0x0A

	)

311 
	#GPIO_AF_11
 ((
ut8_t
)0x0B

	)

316 
	#GPIO_AF_14
 ((
ut8_t
)0x0E

	)

321 
	#GPIO_AF_15
 ((
ut8_t
)0x0F

	)

323 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_0
)||((AF=
GPIO_AF_1
)||\

324 ((
AF
=
GPIO_AF_2
)||((AF=
GPIO_AF_3
)||\

325 ((
AF
=
GPIO_AF_4
)||((AF=
GPIO_AF_5
)||\

326 ((
AF
=
GPIO_AF_6
)||((AF=
GPIO_AF_7
)||\

327 ((
AF
=
GPIO_AF_8
)||((AF=
GPIO_AF_9
)||\

328 ((
AF
=
GPIO_AF_10
)||((AF=
GPIO_AF_11
)||\

329 ((
AF
=
GPIO_AF_14
)||((AF=
GPIO_AF_15
))

	)

339 
	#GPIO_Sed_10MHz
 
GPIO_Sed_Lev_1


	)

340 
	#GPIO_Sed_2MHz
 
GPIO_Sed_Lev_2


	)

341 
	#GPIO_Sed_50MHz
 
GPIO_Sed_Lev_3


	)

354 
GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
);

357 
GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
);

358 
GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
);

359 
GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

362 
ut8_t
 
GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

363 
ut16_t
 
GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
);

364 
ut8_t
 
GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

365 
ut16_t
 
GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
);

366 
GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

367 
GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

368 
GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
);

369 
GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
);

372 
GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
);

374 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STCFA2~1.H

30 #ide
__STM32F37X_IWDG_H


31 
	#__STM32F37X_IWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

59 
	#IWDG_WreAcss_Eb
 ((
ut16_t
)0x5555)

	)

60 
	#IWDG_WreAcss_Dib
 ((
ut16_t
)0x0000)

	)

61 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
(((ACCESS=
IWDG_WreAcss_Eb
) || \

62 ((
ACCESS
=
IWDG_WreAcss_Dib
))

	)

71 
	#IWDG_Psr_4
 ((
ut8_t
)0x00)

	)

72 
	#IWDG_Psr_8
 ((
ut8_t
)0x01)

	)

73 
	#IWDG_Psr_16
 ((
ut8_t
)0x02)

	)

74 
	#IWDG_Psr_32
 ((
ut8_t
)0x03)

	)

75 
	#IWDG_Psr_64
 ((
ut8_t
)0x04)

	)

76 
	#IWDG_Psr_128
 ((
ut8_t
)0x05)

	)

77 
	#IWDG_Psr_256
 ((
ut8_t
)0x06)

	)

78 
	#IS_IWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
IWDG_Psr_4
) || \

79 ((
PRESCALER
=
IWDG_Psr_8
) || \

80 ((
PRESCALER
=
IWDG_Psr_16
) || \

81 ((
PRESCALER
=
IWDG_Psr_32
) || \

82 ((
PRESCALER
=
IWDG_Psr_64
) || \

83 ((
PRESCALER
=
IWDG_Psr_128
)|| \

84 ((
PRESCALER
=
IWDG_Psr_256
))

	)

93 
	#IWDG_FLAG_PVU
 
IWDG_SR_PVU


	)

94 
	#IWDG_FLAG_RVU
 
IWDG_SR_RVU


	)

95 
	#IWDG_FLAG_WVU
 
IWDG_SR_WVU


	)

96 
	#IS_IWDG_FLAG
(
FLAG
(((FLAG=
IWDG_FLAG_PVU
|| ((FLAG=
IWDG_FLAG_RVU
) || \

97 ((
FLAG
=
IWDG_FLAG_WVU
))

	)

99 
	#IS_IWDG_RELOAD
(
RELOAD
((RELOAD<0xFFF)

	)

101 
	#IS_IWDG_WINDOW_VALUE
(
VALUE
((VALUE<0xFFF)

	)

114 
IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
);

115 
IWDG_SPsr
(
ut8_t
 
IWDG_Psr
);

116 
IWDG_SRd
(
ut16_t
 
Rd
);

117 
IWDG_RdCou
();

118 
IWDG_SWdowVue
(
ut16_t
 
WdowVue
);

121 
IWDG_Eb
();

124 
FgStus
 
IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
);

126 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STDFF1~1.H

30 #ide
__STM32F37X_FLASH_H


31 
	#__STM32F37X_FLASH_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

54 
FLASH_BUSY
 = 1,

55 
FLASH_ERROR_WRP
,

56 
FLASH_ERROR_PROGRAM
,

57 
FLASH_COMPLETE
,

58 
FLASH_TIMEOUT


59 }
	tFLASH_Stus
;

70 
	#FLASH_Lcy_0
 ((
ut8_t
)0x0000

	)

71 
	#FLASH_Lcy_1
 
FLASH_ACR_LATENCY_0


	)

72 
	#FLASH_Lcy_2
 
FLASH_ACR_LATENCY_1


	)

74 
	#IS_FLASH_LATENCY
(
LATENCY
(((LATENCY=
FLASH_Lcy_0
) || \

75 ((
LATENCY
=
FLASH_Lcy_1
) || \

76 ((
LATENCY
=
FLASH_Lcy_2
))

	)

85 
	#FLASH_IT_EOP
 
FLASH_CR_EOPIE


	)

86 
	#FLASH_IT_ERR
 
FLASH_CR_ERRIE


	)

87 
	#IS_FLASH_IT
(
IT
((((IT& (
ut32_t
)0xFFFFEBFF=0x00000000&& (((IT!0x00000000)))

	)

95 
	#IS_FLASH_PROGRAM_ADDRESS
(
ADDRESS
(((ADDRESS>0x08000000&& ((ADDRESS<0x0803FFFF))

	)

104 
	#IS_OB_DATA_ADDRESS
(
ADDRESS
(((ADDRESS=0x1FFFF804|| ((ADDRESS=0x1FFFF806))

	)

115 
	#OB_WRP_Pages0to1
 ((
ut32_t
)0x00000001

	)

116 
	#OB_WRP_Pages2to3
 ((
ut32_t
)0x00000002

	)

117 
	#OB_WRP_Pages4to5
 ((
ut32_t
)0x00000004

	)

118 
	#OB_WRP_Pages6to7
 ((
ut32_t
)0x00000008

	)

119 
	#OB_WRP_Pages8to9
 ((
ut32_t
)0x00000010

	)

120 
	#OB_WRP_Pages10to11
 ((
ut32_t
)0x00000020

	)

121 
	#OB_WRP_Pages12to13
 ((
ut32_t
)0x00000040

	)

122 
	#OB_WRP_Pages14to15
 ((
ut32_t
)0x00000080

	)

123 
	#OB_WRP_Pages16to17
 ((
ut32_t
)0x00000100

	)

124 
	#OB_WRP_Pages18to19
 ((
ut32_t
)0x00000200

	)

125 
	#OB_WRP_Pages20to21
 ((
ut32_t
)0x00000400

	)

126 
	#OB_WRP_Pages22to23
 ((
ut32_t
)0x00000800

	)

127 
	#OB_WRP_Pages24to25
 ((
ut32_t
)0x00001000

	)

128 
	#OB_WRP_Pages26to27
 ((
ut32_t
)0x00002000

	)

129 
	#OB_WRP_Pages28to29
 ((
ut32_t
)0x00004000

	)

130 
	#OB_WRP_Pages30to31
 ((
ut32_t
)0x00008000

	)

131 
	#OB_WRP_Pages32to33
 ((
ut32_t
)0x00010000

	)

132 
	#OB_WRP_Pages34to35
 ((
ut32_t
)0x00020000

	)

133 
	#OB_WRP_Pages36to37
 ((
ut32_t
)0x00040000

	)

134 
	#OB_WRP_Pages38to39
 ((
ut32_t
)0x00080000

	)

135 
	#OB_WRP_Pages40to41
 ((
ut32_t
)0x00100000

	)

136 
	#OB_WRP_Pages42to43
 ((
ut32_t
)0x00200000

	)

137 
	#OB_WRP_Pages44to45
 ((
ut32_t
)0x00400000

	)

138 
	#OB_WRP_Pages46to47
 ((
ut32_t
)0x00800000

	)

139 
	#OB_WRP_Pages48to49
 ((
ut32_t
)0x01000000

	)

140 
	#OB_WRP_Pages50to51
 ((
ut32_t
)0x02000000

	)

141 
	#OB_WRP_Pages52to53
 ((
ut32_t
)0x04000000

	)

142 
	#OB_WRP_Pages54to55
 ((
ut32_t
)0x08000000

	)

143 
	#OB_WRP_Pages56to57
 ((
ut32_t
)0x10000000

	)

144 
	#OB_WRP_Pages58to59
 ((
ut32_t
)0x20000000

	)

145 
	#OB_WRP_Pages60to61
 ((
ut32_t
)0x40000000

	)

146 
	#OB_WRP_Pages62to127
 ((
ut32_t
)0x80000000

	)

148 
	#OB_WRP_APages
 ((
ut32_t
)0xFFFFFFFF

	)

150 
	#IS_OB_WRP
(
PAGE
(((PAGE!0x0000000))

	)

163 
	#OB_RDP_Lev_0
 ((
ut8_t
)0xAA)

	)

164 
	#OB_RDP_Lev_1
 ((
ut8_t
)0xBB)

	)

168 
	#IS_OB_RDP
(
LEVEL
(((LEVEL=
OB_RDP_Lev_0
)||\

169 ((
LEVEL
=
OB_RDP_Lev_1
))

	)

179 
	#OB_IWDG_SW
 ((
ut8_t
)0x01

	)

180 
	#OB_IWDG_HW
 ((
ut8_t
)0x00

	)

181 
	#IS_OB_IWDG_SOURCE
(
SOURCE
(((SOURCE=
OB_IWDG_SW
|| ((SOURCE=
OB_IWDG_HW
))

	)

191 
	#OB_STOP_NoRST
 ((
ut8_t
)0x02

	)

192 
	#OB_STOP_RST
 ((
ut8_t
)0x00

	)

193 
	#IS_OB_STOP_SOURCE
(
SOURCE
(((SOURCE=
OB_STOP_NoRST
|| ((SOURCE=
OB_STOP_RST
))

	)

203 
	#OB_STDBY_NoRST
 ((
ut8_t
)0x04

	)

204 
	#OB_STDBY_RST
 ((
ut8_t
)0x00

	)

205 
	#IS_OB_STDBY_SOURCE
(
SOURCE
(((SOURCE=
OB_STDBY_NoRST
|| ((SOURCE=
OB_STDBY_RST
))

	)

215 
	#OB_BOOT1_RESET
 ((
ut8_t
)0x00

	)

216 
	#OB_BOOT1_SET
 ((
ut8_t
)0x10

	)

217 
	#IS_OB_BOOT1
(
BOOT1
(((BOOT1=
OB_BOOT1_RESET
|| ((BOOT1=
OB_BOOT1_SET
))

	)

227 
	#OB_VDDA_ANALOG_ON
 ((
ut8_t
)0x20

	)

228 
	#OB_VDDA_ANALOG_OFF
 ((
ut8_t
)0x00

	)

230 
	#IS_OB_VDDA_ANALOG
(
ANALOG
(((ANALOG=
OB_VDDA_ANALOG_ON
|| ((ANALOG=
OB_VDDA_ANALOG_OFF
))

	)

239 
	#OB_VDD_SD12_ON
 ((
ut8_t
)0x80

	)

240 
	#OB_VDD_SD12_OFF
 ((
ut8_t
)0x00

	)

242 
	#IS_OB_VDD_SD12
(
MODE
(((MODE=
OB_VDD_SD12_ON
|| ((MODE=
OB_VDD_SD12_OFF
))

	)

252 
	#OB_SRAM_PARITY_SET
 ((
ut8_t
)0x00

	)

253 
	#OB_SRAM_PARITY_RESET
 ((
ut8_t
)0x40

	)

255 
	#IS_OB_SRAM_PARITY
(
PARITY
(((PARITY=
OB_SRAM_PARITY_SET
|| ((PARITY=
OB_SRAM_PARITY_RESET
))

	)

265 
	#FLASH_FLAG_BSY
 
FLASH_SR_BSY


	)

266 
	#FLASH_FLAG_PGERR
 
FLASH_SR_PGERR


	)

267 
	#FLASH_FLAG_WRPERR
 
FLASH_SR_WRPERR


	)

268 
	#FLASH_FLAG_EOP
 
FLASH_SR_EOP


	)

270 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFC3=0x00000000&& ((FLAG!0x00000000))

	)

272 
	#IS_FLASH_GET_FLAG
(
FLAG
(((FLAG=
FLASH_FLAG_BSY
|| ((FLAG=
FLASH_FLAG_PGERR
) || \

273 ((
FLAG
=
FLASH_FLAG_WRPERR
|| ((FLAG=
FLASH_FLAG_EOP
))

	)

281 
	#RDP_KEY
 ((
ut16_t
)0x00A5)

	)

282 
	#FLASH_KEY1
 ((
ut32_t
)0x45670123)

	)

283 
	#FLASH_KEY2
 ((
ut32_t
)0xCDEF89AB)

	)

284 
	#FLASH_OPTKEY1
 
FLASH_KEY1


	)

285 
	#FLASH_OPTKEY2
 
FLASH_KEY2


	)

294 
	#FLASH_ER_PRG_TIMEOUT
 ((
ut32_t
)0x000B0000)

	)

303 
	#FLASH_WRPr_Pages0to1
 
OB_WRP_Pages0to1


	)

304 
	#FLASH_WRPr_Pages2to3
 
OB_WRP_Pages2to3


	)

305 
	#FLASH_WRPr_Pages4to5
 
OB_WRP_Pages4to5


	)

306 
	#FLASH_WRPr_Pages6to7
 
OB_WRP_Pages6to7


	)

307 
	#FLASH_WRPr_Pages8to9
 
OB_WRP_Pages8to9


	)

308 
	#FLASH_WRPr_Pages10to11
 
OB_WRP_Pages10to11


	)

309 
	#FLASH_WRPr_Pages12to13
 
OB_WRP_Pages12to13


	)

310 
	#FLASH_WRPr_Pages14to15
 
OB_WRP_Pages14to15


	)

311 
	#FLASH_WRPr_Pages16to17
 
OB_WRP_Pages16to17


	)

312 
	#FLASH_WRPr_Pages18to19
 
OB_WRP_Pages18to19


	)

313 
	#FLASH_WRPr_Pages20to21
 
OB_WRP_Pages20to21


	)

314 
	#FLASH_WRPr_Pages22to23
 
OB_WRP_Pages22to23


	)

315 
	#FLASH_WRPr_Pages24to25
 
OB_WRP_Pages24to25


	)

316 
	#FLASH_WRPr_Pages26to27
 
OB_WRP_Pages26to27


	)

317 
	#FLASH_WRPr_Pages28to29
 
OB_WRP_Pages28to29


	)

318 
	#FLASH_WRPr_Pages30to31
 
OB_WRP_Pages30to31


	)

319 
	#FLASH_WRPr_Pages32to33
 
OB_WRP_Pages32to33


	)

320 
	#FLASH_WRPr_Pages34to35
 
OB_WRP_Pages34to35


	)

321 
	#FLASH_WRPr_Pages36to37
 
OB_WRP_Pages36to37


	)

322 
	#FLASH_WRPr_Pages38to39
 
OB_WRP_Pages38to39


	)

323 
	#FLASH_WRPr_Pages40to41
 
OB_WRP_Pages40to41


	)

324 
	#FLASH_WRPr_Pages42to43
 
OB_WRP_Pages42to43


	)

325 
	#FLASH_WRPr_Pages44to45
 
OB_WRP_Pages44to45


	)

326 
	#FLASH_WRPr_Pages46to47
 
OB_WRP_Pages46to47


	)

327 
	#FLASH_WRPr_Pages48to49
 
OB_WRP_Pages48to49


	)

328 
	#FLASH_WRPr_Pages50to51
 
OB_WRP_Pages50to51


	)

329 
	#FLASH_WRPr_Pages52to53
 
OB_WRP_Pages52to53


	)

330 
	#FLASH_WRPr_Pages54to55
 
OB_WRP_Pages54to55


	)

331 
	#FLASH_WRPr_Pages56to57
 
OB_WRP_Pages56to57


	)

332 
	#FLASH_WRPr_Pages58to59
 
OB_WRP_Pages58to59


	)

333 
	#FLASH_WRPr_Pages60to61
 
OB_WRP_Pages60to61


	)

334 
	#FLASH_WRPr_Pages62to127
 
OB_WRP_Pages62to127


	)

336 
	#FLASH_WRPr_APages
 
OB_WRP_APages


	)

347 
FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
);

348 
FLASH_HfCyeAcssCmd
(
FuniڮS
 
NewS
);

349 
FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
);

352 
FLASH_Uock
();

353 
FLASH_Lock
();

354 
FLASH_Stus
 
FLASH_EPage
(
ut32_t
 
Page_Addss
);

355 
FLASH_Stus
 
FLASH_EAPages
();

356 
FLASH_Stus
 
FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
);

357 
FLASH_Stus
 
FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
);

360 
FLASH_OB_Uock
();

361 
FLASH_OB_Lock
();

362 
FLASH_OB_Launch
();

363 
FLASH_Stus
 
FLASH_OB_E
();

364 
FLASH_Stus
 
FLASH_OB_ProgmDa
(
ut32_t
 
Addss
, 
ut8_t
 
Da
);

365 
FLASH_Stus
 
FLASH_OB_EbWRP
(
ut32_t
 
OB_WRP
);

366 
FLASH_Stus
 
FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
);

367 
FLASH_Stus
 
FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
);

368 
FLASH_Stus
 
FLASH_OB_BOOTCfig
(
ut8_t
 
OB_BOOT1
);

369 
FLASH_Stus
 
FLASH_OB_VDDACfig
(
ut8_t
 
OB_VDDA_ANALOG
);

370 
FLASH_Stus
 
FLASH_OB_VDD_SD12Cfig
(
ut8_t
 
OB_VDD_SD12
);

371 
FLASH_Stus
 
FLASH_OB_SRAMPyCfig
(
ut8_t
 
OB_SRAM_Py
);

372 
FLASH_Stus
 
FLASH_OB_WreUr
(
ut8_t
 
OB_USER
);

373 
ut8_t
 
FLASH_OB_GUr
();

374 
ut32_t
 
FLASH_OB_GWRP
();

375 
FgStus
 
FLASH_OB_GRDP
();

378 
FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
);

379 
FgStus
 
FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
);

380 
FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
);

381 
FLASH_Stus
 
FLASH_GStus
();

382 
FLASH_Stus
 
FLASH_WaFLaOti
(
ut32_t
 
Timeout
);

388 
	#FLASH_EOiBys
 
FLASH_OB_E


	)

389 
	#FLASH_EbWrePrei
 
FLASH_OB_EbWRP


	)

390 
	#FLASH_UrOiByCfig
 
FLASH_OB_UrCfig


	)

391 
	#FLASH_ProgmOiByDa
 
FLASH_OB_ProgmDa


	)

392 
	#FLASH_GUrOiBy
 
FLASH_OB_GUr


	)

393 
	#FLASH_GWrePreiOiBy
 
FLASH_OB_GWRP


	)

398 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STE6EF~1.H

30 #ide
__STM32F37X_SDADC_H


31 
	#__STM32F37X_SDADC_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

56 
ut32_t
 
SDADC_Chl
;

59 
FuniڮS
 
SDADC_CtuousCvMode
;

63 
FuniڮS
 
SDADC_FaCvsiMode
;

67 }
	tSDADC_InTyDef
;

75 
ut32_t
 
SDADC_IutMode
;

78 
ut32_t
 
SDADC_Ga
;

81 
ut32_t
 
SDADC_CommMode
;

84 
ut32_t
 
SDADC_Offt
;

86 }
	tSDADC_AINSuTyDef
;

94 
	#IS_SDADC_ALL_PERIPH
(
PERIPH
(((PERIPH=
SDADC1
) || \

95 ((
PERIPH
=
SDADC2
) || \

96 ((
PERIPH
=
SDADC3
))

	)

98 
	#IS_SDADC_SLAVE_PERIPH
(
PERIPH
(((PERIPH=
SDADC2
) || \

99 ((
PERIPH
=
SDADC3
))

	)

113 
	#SDADC_Chl_0
 ((
ut32_t
)0x00000001)

	)

114 
	#SDADC_Chl_1
 ((
ut32_t
)0x00010002)

	)

115 
	#SDADC_Chl_2
 ((
ut32_t
)0x00020004)

	)

116 
	#SDADC_Chl_3
 ((
ut32_t
)0x00030008)

	)

117 
	#SDADC_Chl_4
 ((
ut32_t
)0x00040010)

	)

118 
	#SDADC_Chl_5
 ((
ut32_t
)0x00050020)

	)

119 
	#SDADC_Chl_6
 ((
ut32_t
)0x00060040)

	)

120 
	#SDADC_Chl_7
 ((
ut32_t
)0x00070080)

	)

121 
	#SDADC_Chl_8
 ((
ut32_t
)0x00080100)

	)

124 
	#IS_SDADC_REGULAR_CHANNEL
(
CHANNEL
(((CHANNEL=
SDADC_Chl_0
) || \

125 ((
CHANNEL
=
SDADC_Chl_1
) || \

126 ((
CHANNEL
=
SDADC_Chl_2
) || \

127 ((
CHANNEL
=
SDADC_Chl_3
) || \

128 ((
CHANNEL
=
SDADC_Chl_4
) || \

129 ((
CHANNEL
=
SDADC_Chl_5
) || \

130 ((
CHANNEL
=
SDADC_Chl_6
) || \

131 ((
CHANNEL
=
SDADC_Chl_7
) || \

132 ((
CHANNEL
=
SDADC_Chl_8
))

	)

135 
	#IS_SDADC_INJECTED_CHANNEL
(
CHANNEL
(((CHANNEL!0&& ((CHANNEL<0x000F01FF))

	)

145 
	#SDADC_Cf_0
 ((
ut32_t
)0x00000000

	)

146 
	#SDADC_Cf_1
 ((
ut32_t
)0x00000001

	)

147 
	#SDADC_Cf_2
 ((
ut32_t
)0x00000002

	)

149 
	#IS_SDADC_CONF
(
CONF
(((CONF=
SDADC_Cf_0
) || \

150 ((
CONF
=
SDADC_Cf_1
) || \

151 ((
CONF
=
SDADC_Cf_2
))

	)

161 
	#SDADC_IutMode_Diff
 ((
ut32_t
)0x00000000

	)

162 
	#SDADC_IutMode_SEOfft
 
SDADC_CONF0R_SE0_0


	)

163 
	#SDADC_IutMode_SEZoRen
 
SDADC_CONF0R_SE0


	)

165 
	#IS_SDADC_INPUT_MODE
(
MODE
(((MODE=
SDADC_IutMode_Diff
) || \

166 ((
MODE
=
SDADC_IutMode_SEOfft
) || \

167 ((
MODE
=
SDADC_IutMode_SEZoRen
))

	)

176 
	#SDADC_Ga_1
 ((
ut32_t
)0x00000000

	)

177 
	#SDADC_Ga_2
 
SDADC_CONF0R_GAIN0_0


	)

178 
	#SDADC_Ga_4
 
SDADC_CONF0R_GAIN0_1


	)

179 
	#SDADC_Ga_8
 ((
ut32_t
)0x00300000

	)

180 
	#SDADC_Ga_16
 
SDADC_CONF0R_GAIN0_2


	)

181 
	#SDADC_Ga_32
 ((
ut32_t
)0x00500000

	)

182 
	#SDADC_Ga_1_2
 
SDADC_CONF0R_GAIN0


	)

184 
	#IS_SDADC_GAIN
(
GAIN
(((GAIN=
SDADC_Ga_1
) || \

185 ((
GAIN
=
SDADC_Ga_2
) || \

186 ((
GAIN
=
SDADC_Ga_4
) || \

187 ((
GAIN
=
SDADC_Ga_8
) || \

188 ((
GAIN
=
SDADC_Ga_16
) || \

189 ((
GAIN
=
SDADC_Ga_32
) || \

190 ((
GAIN
=
SDADC_Ga_1_2
))

	)

200 
	#SDADC_CommMode_VSSA
 ((
ut32_t
)0x00000000

	)

201 
	#SDADC_CommMode_VDDA_2
 
SDADC_CONF0R_COMMON0_0


	)

202 
	#SDADC_CommMode_VDDA
 
SDADC_CONF0R_COMMON0_1


	)

204 
	#IS_SDADC_COMMON_MODE
(
MODE
(((MODE=
SDADC_CommMode_VSSA
) || \

205 ((
MODE
=
SDADC_CommMode_VDDA_2
) || \

206 ((
MODE
=
SDADC_CommMode_VDDA
))

	)

216 
	#IS_SDADC_OFFSET_VALUE
(
VALUE
((VALUE<0x00000FFF)

	)

225 
	#SDADC_ExTrigInjecCv_T13_CC1
 ((
ut32_t
)0x00000000

	)

226 
	#SDADC_ExTrigInjecCv_T14_CC1
 ((
ut32_t
)0x00000100

	)

227 
	#SDADC_ExTrigInjecCv_T16_CC1
 ((
ut32_t
)0x00000000

	)

228 
	#SDADC_ExTrigInjecCv_T17_CC1
 ((
ut32_t
)0x00000000

	)

229 
	#SDADC_ExTrigInjecCv_T12_CC1
 ((
ut32_t
)0x00000100

	)

230 
	#SDADC_ExTrigInjecCv_T12_CC2
 ((
ut32_t
)0x00000100

	)

231 
	#SDADC_ExTrigInjecCv_T15_CC2
 ((
ut32_t
)0x00000200

	)

232 
	#SDADC_ExTrigInjecCv_T2_CC3
 ((
ut32_t
)0x00000200

	)

233 
	#SDADC_ExTrigInjecCv_T2_CC4
 ((
ut32_t
)0x00000200

	)

234 
	#SDADC_ExTrigInjecCv_T3_CC1
 ((
ut32_t
)0x00000300

	)

235 
	#SDADC_ExTrigInjecCv_T3_CC2
 ((
ut32_t
)0x00000300

	)

236 
	#SDADC_ExTrigInjecCv_T3_CC3
 ((
ut32_t
)0x00000300

	)

237 
	#SDADC_ExTrigInjecCv_T4_CC1
 ((
ut32_t
)0x00000400

	)

238 
	#SDADC_ExTrigInjecCv_T4_CC2
 ((
ut32_t
)0x00000400

	)

239 
	#SDADC_ExTrigInjecCv_T4_CC3
 ((
ut32_t
)0x00000400

	)

240 
	#SDADC_ExTrigInjecCv_T19_CC2
 ((
ut32_t
)0x00000500

	)

241 
	#SDADC_ExTrigInjecCv_T19_CC3
 ((
ut32_t
)0x00000500

	)

242 
	#SDADC_ExTrigInjecCv_T19_CC4
 ((
ut32_t
)0x00000500

	)

243 
	#SDADC_ExTrigInjecCv_Ext_IT11
 ((
ut32_t
)0x00000700

	)

244 
	#SDADC_ExTrigInjecCv_Ext_IT15
 ((
ut32_t
)0x00000600

	)

246 
	#IS_SDADC_EXT_INJEC_TRIG
(
INJTRIG
(((INJTRIG=
SDADC_ExTrigInjecCv_T13_CC1
) || \

247 ((
INJTRIG
=
SDADC_ExTrigInjecCv_T14_CC1
) || \

248 ((
INJTRIG
=
SDADC_ExTrigInjecCv_T16_CC1
) || \

249 ((
INJTRIG
=
SDADC_ExTrigInjecCv_T17_CC1
) || \

250 ((
INJTRIG
=
SDADC_ExTrigInjecCv_T12_CC1
) || \

251 ((
INJTRIG
=
SDADC_ExTrigInjecCv_T12_CC2
) || \

252 ((
INJTRIG
=
SDADC_ExTrigInjecCv_T15_CC2
) || \

253 ((
INJTRIG
=
SDADC_ExTrigInjecCv_T2_CC3
) || \

254 ((
INJTRIG
=
SDADC_ExTrigInjecCv_T2_CC4
) || \

255 ((
INJTRIG
=
SDADC_ExTrigInjecCv_T3_CC1
) || \

256 ((
INJTRIG
=
SDADC_ExTrigInjecCv_T3_CC2
) || \

257 ((
INJTRIG
=
SDADC_ExTrigInjecCv_T3_CC3
) || \

258 ((
INJTRIG
=
SDADC_ExTrigInjecCv_T4_CC1
) || \

259 ((
INJTRIG
=
SDADC_ExTrigInjecCv_T4_CC2
) || \

260 ((
INJTRIG
=
SDADC_ExTrigInjecCv_T4_CC3
) || \

261 ((
INJTRIG
=
SDADC_ExTrigInjecCv_T19_CC2
) || \

262 ((
INJTRIG
=
SDADC_ExTrigInjecCv_T19_CC3
) || \

263 ((
INJTRIG
=
SDADC_ExTrigInjecCv_T19_CC4
) || \

264 ((
INJTRIG
=
SDADC_ExTrigInjecCv_Ext_IT11
) || \

265 ((
INJTRIG
=
SDADC_ExTrigInjecCv_Ext_IT15
))

	)

273 
	#SDADC_ExTrigInjecCvEdge_Ne
 ((
ut32_t
0x00000000)

	)

274 
	#SDADC_ExTrigInjecCvEdge_Risg
 
SDADC_CR2_JEXTEN_0


	)

275 
	#SDADC_ExTrigInjecCvEdge_Flg
 
SDADC_CR2_JEXTEN_1


	)

276 
	#SDADC_ExTrigInjecCvEdge_RisgFlg
 
SDADC_CR2_JEXTEN


	)

278 
	#IS_SDADC_EXT_INJEC_TRIG_EDGE
(
EDGE
(((EDGE=
SDADC_ExTrigInjecCvEdge_Ne
) || \

279 ((
EDGE
=
SDADC_ExTrigInjecCvEdge_Risg
) || \

280 ((
EDGE
=
SDADC_ExTrigInjecCvEdge_Flg
) || \

281 ((
EDGE
=
SDADC_ExTrigInjecCvEdge_RisgFlg
))

	)

289 
	#SDADC_DMATnsr_Regur
 
SDADC_CR1_RDMAEN


	)

290 
	#SDADC_DMATnsr_Injeed
 
SDADC_CR1_JDMAEN


	)

292 
	#IS_SDADC_DMA_TRANSFER
(
TRANSFER
(((TRANSFER=
SDADC_DMATnsr_Regur
) || \

293 ((
TRANSFER
=
SDADC_DMATnsr_Injeed
))

	)

301 
	#SDADC_CibtiSequ_1
 ((
ut32_t
)0x00000000

	)

302 
	#SDADC_CibtiSequ_2
 
SDADC_CR2_CALIBCNT_0


	)

303 
	#SDADC_CibtiSequ_3
 
SDADC_CR2_CALIBCNT_1


	)

305 
	#IS_SDADC_CALIB_SEQUENCE
(
SEQUENCE
(((SEQUENCE=
SDADC_CibtiSequ_1
) || \

306 ((
SEQUENCE
=
SDADC_CibtiSequ_2
) || \

307 ((
SEQUENCE
=
SDADC_CibtiSequ_3
))

	)

316 
	#SDADC_VREF_Ext
 ((
ut32_t
)0x00000000

	)

317 
	#SDADC_VREF_VREFINT1
 
SDADC_CR1_REFV_0


	)

318 
	#SDADC_VREF_VREFINT2
 
SDADC_CR1_REFV_1


	)

319 
	#SDADC_VREF_VDDA
 
SDADC_CR1_REFV


	)

321 
	#IS_SDADC_VREF
(
VREF
(((VREF=
SDADC_VREF_Ext
) || \

322 ((
VREF
=
SDADC_VREF_VREFINT1
) || \

323 ((
VREF
=
SDADC_VREF_VREFINT2
) || \

324 ((
VREF
=
SDADC_VREF_VDDA
))

	)

334 
	#SDADC_IT_EOCAL
 ((
ut32_t
)0x00000001

	)

335 
	#SDADC_IT_JEOC
 ((
ut32_t
)0x00000002

	)

336 
	#SDADC_IT_JOVR
 ((
ut32_t
)0x00000004

	)

337 
	#SDADC_IT_REOC
 ((
ut32_t
)0x00000008

	)

338 
	#SDADC_IT_ROVR
 ((
ut32_t
)0x00000010

	)

340 
	#IS_SDADC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFE0=0x00000000&& ((IT!0x00000000))

	)

342 
	#IS_SDADC_GET_IT
(
IT
(((IT=
SDADC_IT_EOCAL
|| ((IT=
SDADC_IT_JEOC
) || \

343 ((
IT
=
SDADC_IT_JOVR
|| ((IT=
SDADC_IT_REOC
) || \

344 ((
IT
=
SDADC_IT_ROVR
))

	)

346 
	#IS_SDADC_CLEAR_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFEA=0x00000000&& ((IT!0x00000000))

	)

356 
	#SDADC_FLAG_EOCAL
 ((
ut32_t
)0x00000001

	)

357 
	#SDADC_FLAG_JEOC
 ((
ut32_t
)0x00000002

	)

358 
	#SDADC_FLAG_JOVR
 ((
ut32_t
)0x00000004

	)

359 
	#SDADC_FLAG_REOC
 ((
ut32_t
)0x00000008

	)

360 
	#SDADC_FLAG_ROVR
 ((
ut32_t
)0x00000010

	)

361 
	#SDADC_FLAG_CALIBIP
 ((
ut32_t
)0x00001000

	)

362 
	#SDADC_FLAG_JCIP
 ((
ut32_t
)0x00002000

	)

363 
	#SDADC_FLAG_RCIP
 ((
ut32_t
)0x00004000

	)

364 
	#SDADC_FLAG_STABIP
 ((
ut32_t
)0x00008000

	)

365 
	#SDADC_FLAG_INITRDY
 ((
ut32_t
)0x80000000

	)

367 
	#IS_SDADC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFE0=0x00000000&& ((FLAG!0x00000000))

	)

369 
	#IS_SDADC_GET_FLAG
(
FLAG
(((FLAG=
SDADC_FLAG_EOCAL
|| ((FLAG=
SDADC_FLAG_JEOC
) || \

370 ((
FLAG
=
SDADC_FLAG_JOVR
|| ((FLAG)=
SDADC_FLAG_REOC
) || \

371 ((
FLAG
=
SDADC_FLAG_ROVR
|| ((FLAG)=
SDADC_FLAG_CALIBIP
) || \

372 ((
FLAG
=
SDADC_FLAG_JCIP
|| ((FLAG)=
SDADC_FLAG_RCIP
) || \

373 ((
FLAG
=
SDADC_FLAG_STABIP
|| ((FLAG)=
SDADC_FLAG_INITRDY
))

	)

388 
SDADC_DeIn
(
SDADC_TyDef
* 
SDADCx
);

391 
SDADC_In
(
SDADC_TyDef
* 
SDADCx
, 
SDADC_InTyDef
* 
SDADC_InSu
);

392 
SDADC_SuIn
(
SDADC_InTyDef
* 
SDADC_InSu
);

393 
SDADC_AINIn
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_Cf
, 
SDADC_AINSuTyDef
* 
SDADC_AINSu
);

394 
SDADC_AINSuIn
(
SDADC_AINSuTyDef
* 
SDADC_AINSu
);

395 
SDADC_ChlCfig
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_Chl
, ut32_
SDADC_Cf
);

396 
SDADC_Cmd
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
);

397 
SDADC_InModeCmd
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
);

398 
SDADC_FaCvsiCmd
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
);

399 
SDADC_VREFSe
(
ut32_t
 
SDADC_VREF
);

400 
SDADC_CibtiSequCfig
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_CibtiSequ
);

401 
SDADC_SCibti
(
SDADC_TyDef
* 
SDADCx
);

404 
SDADC_ChlSe
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_Chl
);

405 
SDADC_CtuousModeCmd
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
);

406 
SDADC_SoweSCv
(
SDADC_TyDef
* 
SDADCx
);

407 
t16_t
 
SDADC_GCvsiVue
(
SDADC_TyDef
* 
SDADCx
);

408 
SDADC_RegurSynchroSDADC1
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
);

409 
ut32_t
 
SDADC_GCvsiSDADC12Vue
();

410 
ut32_t
 
SDADC_GCvsiSDADC13Vue
();

413 
SDADC_SoweSInjeedCv
(
SDADC_TyDef
* 
SDADCx
);

414 
SDADC_InjeedChlSe
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_Chl
);

415 
SDADC_DaySInjeedCvCmd
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
);

416 
SDADC_InjeedCtuousModeCmd
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
);

417 
SDADC_ExTrigInjeedCvCfig
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_ExTrigInjecCv
);

418 
SDADC_ExTrigInjeedCvEdgeCfig
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_ExTrigInjecCvEdge
);

419 
ut32_t
 
SDADC_GInjeedChl
(
SDADC_TyDef
* 
SDADCx
);

420 
t16_t
 
SDADC_GInjeedCvsiVue
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
* 
SDADC_Chl
);

421 
SDADC_InjeedSynchroSDADC1
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
);

422 
ut32_t
 
SDADC_GInjeedCvsiSDADC12Vue
();

423 
ut32_t
 
SDADC_GInjeedCvsiSDADC13Vue
();

426 
SDADC_PowDownCmd
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
);

427 
SDADC_SndbyCmd
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
);

428 
SDADC_SlowClockCmd
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
);

431 
SDADC_DMACfig
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_DMATnsr
, 
FuniڮS
 
NewS
);

434 
SDADC_ITCfig
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_IT
, 
FuniڮS
 
NewS
);

435 
FgStus
 
SDADC_GFgStus
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_FLAG
);

436 
SDADC_CˬFg
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_FLAG
);

437 
ITStus
 
SDADC_GITStus
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_IT
);

438 
SDADC_CˬITPdgB
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_IT
);

440 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STM32F~1.H

30 #ide
__STM32F37X_ADC_H


31 
	#__STM32F37X_ADC_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

57 
FuniڮS
 
ADC_SnCvMode
;

61 
FuniڮS
 
ADC_CtuousCvMode
;

65 
ut32_t
 
ADC_ExTrigCv
;

69 
ut32_t
 
ADC_DaAlign
;

72 
ut8_t
 
ADC_NbrOfChl
;

75 }
	tADC_InTyDef
;

87 
	#IS_ADC_ALL_PERIPH
(
PERIPH
((PERIPH=
ADC1
)

	)

89 
	#IS_ADC_DMA_PERIPH
(
PERIPH
((PERIPH=
ADC1
)

	)

95 
	#ADC_ExTrigCv_T19_TRGO
 ((
ut32_t
)0x00000000)

	)

96 
	#ADC_ExTrigCv_T19_CC3
 
ADC_CR2_EXTSEL_0


	)

97 
	#ADC_ExTrigCv_T19_CC4
 
ADC_CR2_EXTSEL_1


	)

98 
	#ADC_ExTrigCv_T2_CC2
 ((
ut32_t
)0x00060000)

	)

99 
	#ADC_ExTrigCv_T3_TRGO
 
ADC_CR2_EXTSEL_2


	)

100 
	#ADC_ExTrigCv_T4_CC4
 ((
ut32_t
)0x000A0000)

	)

101 
	#ADC_ExTrigCv_Ext_IT11
 ((
ut32_t
)0x000C0000)

	)

102 
	#ADC_ExTrigCv_Ne
 ((
ut32_t
)0x000E0000)

	)

104 
	#IS_ADC_EXT_TRIG
(
REGTRIG
(((REGTRIG=
ADC_ExTrigCv_T19_TRGO
) || \

105 ((
REGTRIG
=
ADC_ExTrigCv_T19_CC3
) || \

106 ((
REGTRIG
=
ADC_ExTrigCv_T19_CC4
) || \

107 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC2
) || \

108 ((
REGTRIG
=
ADC_ExTrigCv_T3_TRGO
) || \

109 ((
REGTRIG
=
ADC_ExTrigCv_T4_CC4
) || \

110 ((
REGTRIG
=
ADC_ExTrigCv_Ext_IT11
) || \

111 ((
REGTRIG
=
ADC_ExTrigCv_Ne
))

	)

121 
	#ADC_DaAlign_Right
 ((
ut32_t
)0x00000000)

	)

122 
	#ADC_DaAlign_Le
 
ADC_CR2_ALIGN


	)

124 
	#IS_ADC_DATA_ALIGN
(
ALIGN
(((ALIGN=
ADC_DaAlign_Right
) || \

125 ((
ALIGN
=
ADC_DaAlign_Le
))

	)

134 
	#ADC_Chl_0
 ((
ut8_t
)0x00)

	)

135 
	#ADC_Chl_1
 ((
ut8_t
)0x01)

	)

136 
	#ADC_Chl_2
 ((
ut8_t
)0x02)

	)

137 
	#ADC_Chl_3
 ((
ut8_t
)0x03)

	)

138 
	#ADC_Chl_4
 ((
ut8_t
)0x04)

	)

139 
	#ADC_Chl_5
 ((
ut8_t
)0x05)

	)

140 
	#ADC_Chl_6
 ((
ut8_t
)0x06)

	)

141 
	#ADC_Chl_7
 ((
ut8_t
)0x07)

	)

142 
	#ADC_Chl_8
 ((
ut8_t
)0x08)

	)

143 
	#ADC_Chl_9
 ((
ut8_t
)0x09)

	)

144 
	#ADC_Chl_10
 ((
ut8_t
)0x0A)

	)

145 
	#ADC_Chl_11
 ((
ut8_t
)0x0B)

	)

146 
	#ADC_Chl_12
 ((
ut8_t
)0x0C)

	)

147 
	#ADC_Chl_13
 ((
ut8_t
)0x0D)

	)

148 
	#ADC_Chl_14
 ((
ut8_t
)0x0E)

	)

149 
	#ADC_Chl_15
 ((
ut8_t
)0x0F)

	)

150 
	#ADC_Chl_16
 ((
ut8_t
)0x10)

	)

151 
	#ADC_Chl_17
 ((
ut8_t
)0x11)

	)

152 
	#ADC_Chl_18
 ((
ut8_t
)0x12)

	)

154 
	#ADC_Chl_TempSs
 ((
ut8_t
)
ADC_Chl_16
)

	)

155 
	#ADC_Chl_Vft
 ((
ut8_t
)
ADC_Chl_17
)

	)

156 
	#ADC_Chl_Vb
 ((
ut8_t
)
ADC_Chl_18
)

	)

158 
	#IS_ADC_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_Chl_0
) || \

159 ((
CHANNEL
=
ADC_Chl_1
) || \

160 ((
CHANNEL
=
ADC_Chl_2
) || \

161 ((
CHANNEL
=
ADC_Chl_3
) || \

162 ((
CHANNEL
=
ADC_Chl_4
) || \

163 ((
CHANNEL
=
ADC_Chl_5
) || \

164 ((
CHANNEL
=
ADC_Chl_6
) || \

165 ((
CHANNEL
=
ADC_Chl_7
) || \

166 ((
CHANNEL
=
ADC_Chl_8
) || \

167 ((
CHANNEL
=
ADC_Chl_9
) || \

168 ((
CHANNEL
=
ADC_Chl_10
) || \

169 ((
CHANNEL
=
ADC_Chl_11
) || \

170 ((
CHANNEL
=
ADC_Chl_12
) || \

171 ((
CHANNEL
=
ADC_Chl_13
) || \

172 ((
CHANNEL
=
ADC_Chl_14
) || \

173 ((
CHANNEL
=
ADC_Chl_15
) || \

174 ((
CHANNEL
=
ADC_Chl_16
) || \

175 ((
CHANNEL
=
ADC_Chl_17
) || \

176 ((
CHANNEL
=
ADC_Chl_18
))

	)

185 
	#ADC_SameTime_1Cyes5
 ((
ut8_t
)0x00)

	)

186 
	#ADC_SameTime_7Cyes5
 
ADC_SMPR2_SMP0_0


	)

187 
	#ADC_SameTime_13Cyes5
 
ADC_SMPR2_SMP0_1


	)

188 
	#ADC_SameTime_28Cyes5
 ((
ut8_t
)0x03)

	)

189 
	#ADC_SameTime_41Cyes5
 
ADC_SMPR2_SMP0_2


	)

190 
	#ADC_SameTime_55Cyes5
 ((
ut8_t
)0x05)

	)

191 
	#ADC_SameTime_71Cyes5
 ((
ut8_t
)0x06)

	)

192 
	#ADC_SameTime_239Cyes5
 ((
ut8_t
)0x07)

	)

194 
	#IS_ADC_SAMPLE_TIME
(
TIME
(((TIME=
ADC_SameTime_1Cyes5
) || \

195 ((
TIME
=
ADC_SameTime_7Cyes5
) || \

196 ((
TIME
=
ADC_SameTime_13Cyes5
) || \

197 ((
TIME
=
ADC_SameTime_28Cyes5
) || \

198 ((
TIME
=
ADC_SameTime_41Cyes5
) || \

199 ((
TIME
=
ADC_SameTime_55Cyes5
) || \

200 ((
TIME
=
ADC_SameTime_71Cyes5
) || \

201 ((
TIME
=
ADC_SameTime_239Cyes5
))

	)

210 
	#ADC_ExTrigInjecCv_T19_CC1
 ((
ut32_t
)0x00000000)

	)

211 
	#ADC_ExTrigInjecCv_T19_CC2
 
ADC_CR2_JEXTSEL_0


	)

212 
	#ADC_ExTrigInjecCv_T2_TRGO
 
ADC_CR2_JEXTSEL_1


	)

213 
	#ADC_ExTrigInjecCv_T2_CC1
 ((
ut32_t
)0x00003000)

	)

214 
	#ADC_ExTrigInjecCv_T3_CC4
 
ADC_CR2_JEXTSEL_2


	)

215 
	#ADC_ExTrigInjecCv_T4_TRGO
 ((
ut32_t
)0x00005000)

	)

216 
	#ADC_ExTrigInjecCv_Ext_IT15
 ((
ut32_t
)0x00006000)

	)

217 
	#ADC_ExTrigInjecCv_Ne
 ((
ut32_t
)0x00007000)

	)

219 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
(((INJTRIG=
ADC_ExTrigInjecCv_T19_CC1
) || \

220 ((
INJTRIG
=
ADC_ExTrigInjecCv_T19_CC2
) || \

221 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_TRGO
) || \

222 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_CC1
) || \

223 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC4
) || \

224 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_TRGO
) || \

225 ((
INJTRIG
=
ADC_ExTrigInjecCv_Ext_IT15
)|| \

226 ((
INJTRIG
=
ADC_ExTrigInjecCv_Ne
))

	)

236 
	#ADC_InjeedChl_1
 ((
ut8_t
)0x14)

	)

237 
	#ADC_InjeedChl_2
 ((
ut8_t
)0x18)

	)

238 
	#ADC_InjeedChl_3
 ((
ut8_t
)0x1C)

	)

239 
	#ADC_InjeedChl_4
 ((
ut8_t
)0x20)

	)

240 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_InjeedChl_1
) || \

241 ((
CHANNEL
=
ADC_InjeedChl_2
) || \

242 ((
CHANNEL
=
ADC_InjeedChl_3
) || \

243 ((
CHANNEL
=
ADC_InjeedChl_4
))

	)

252 
	#ADC_AlogWchdog_SgRegEb
 ((
ut32_t
)0x00800200)

	)

253 
	#ADC_AlogWchdog_SgInjecEb
 ((
ut32_t
)0x00400200)

	)

254 
	#ADC_AlogWchdog_SgRegOrInjecEb
 ((
ut32_t
)0x00C00200)

	)

255 
	#ADC_AlogWchdog_ARegEb
 
ADC_CR1_AWDEN


	)

256 
	#ADC_AlogWchdog_AInjecEb
 
ADC_CR1_JAWDEN


	)

257 
	#ADC_AlogWchdog_ARegAInjecEb
 ((
ut32_t
)0x00C00000)

	)

258 
	#ADC_AlogWchdog_Ne
 ((
ut32_t
)0x00000000)

	)

260 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
(((WATCHDOG=
ADC_AlogWchdog_SgRegEb
) || \

261 ((
WATCHDOG
=
ADC_AlogWchdog_SgInjecEb
) || \

262 ((
WATCHDOG
=
ADC_AlogWchdog_SgRegOrInjecEb
) || \

263 ((
WATCHDOG
=
ADC_AlogWchdog_ARegEb
) || \

264 ((
WATCHDOG
=
ADC_AlogWchdog_AInjecEb
) || \

265 ((
WATCHDOG
=
ADC_AlogWchdog_ARegAInjecEb
) || \

266 ((
WATCHDOG
=
ADC_AlogWchdog_Ne
))

	)

275 
	#ADC_IT_EOC
 ((
ut16_t
)0x0220)

	)

276 
	#ADC_IT_AWD
 ((
ut16_t
)0x0140)

	)

277 
	#ADC_IT_JEOC
 ((
ut16_t
)0x0480)

	)

279 
	#IS_ADC_IT
(
IT
((((IT& (
ut16_t
)0xF81F=0x00&& ((IT!0x00))

	)

281 
	#IS_ADC_GET_IT
(
IT
(((IT=
ADC_IT_EOC
|| ((IT=
ADC_IT_AWD
) || \

282 ((
IT
=
ADC_IT_JEOC
))

	)

291 
	#ADC_FLAG_AWD
 
ADC_SR_AWD


	)

292 
	#ADC_FLAG_EOC
 
ADC_SR_EOC


	)

293 
	#ADC_FLAG_JEOC
 
ADC_SR_JEOC


	)

294 
	#ADC_FLAG_JSTRT
 
ADC_SR_JSTRT


	)

295 
	#ADC_FLAG_STRT
 
ADC_SR_STRT


	)

297 
	#IS_ADC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut8_t
)0xE0=0x00&& ((FLAG!0x00))

	)

298 
	#IS_ADC_GET_FLAG
(
FLAG
(((FLAG=
ADC_FLAG_AWD
|| ((FLAG=
ADC_FLAG_EOC
) || \

299 ((
FLAG
=
ADC_FLAG_JEOC
|| ((FLAG)=
ADC_FLAG_JSTRT
) || \

300 ((
FLAG
=
ADC_FLAG_STRT
))

	)

309 
	#IS_ADC_THRESHOLD
(
THRESHOLD
((THRESHOLD<0xFFF)

	)

319 
	#IS_ADC_OFFSET
(
OFFSET
((OFFSET<0xFFF)

	)

329 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x4))

	)

339 
	#IS_ADC_INJECTED_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x4))

	)

350 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x10))

	)

359 
	#IS_ADC_REGULAR_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x10))

	)

369 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
(((NUMBER>0x1&& ((NUMBER<0x8))

	)

384 
ADC_DeIn
(
ADC_TyDef
* 
ADCx
);

387 
ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
);

388 
ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
);

389 
ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

390 
ADC_SCibti
(
ADC_TyDef
* 
ADCx
);

391 
ADC_RetCibti
(
ADC_TyDef
* 
ADCx
);

394 
ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
);

395 
ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
, ut16_
LowThshd
);

396 
ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
);

399 
ADC_TempSsVftCmd
(
FuniڮS
 
NewS
);

402 
ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

403 
ADC_ExTrigCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

404 
ADC_SoweSCv
(
ADC_TyDef
* 
ADCx
);

405 
FgStus
 
ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
);

406 
ADC_CtuousModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

407 
ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
);

408 
ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

409 
ut16_t
 
ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
);

412 
ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

415 
ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

416 
ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
);

417 
ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
ADC_Offt
);

418 
ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
);

419 
ADC_ExTrigInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

420 
ADC_SoweSInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

421 
FgStus
 
ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
);

422 
ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

423 
ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

424 
ut16_t
 
ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
);

427 
ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
);

428 
FgStus
 
ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

429 
ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

430 
ITStus
 
ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

431 
ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

432 
FgStus
 
ADC_GCibtiStus
(
ADC_TyDef
* 
ADCx
);

433 
FgStus
 
ADC_GRetCibtiStus
(
ADC_TyDef
* 
ADCx
);

435 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STM32F~2.H

30 #ide
__STM32F37X_CAN_H


31 
	#__STM32F37X_CAN_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

50 
	#IS_CAN_ALL_PERIPH
(
PERIPH
((PERIPH=
CAN1
)

	)

57 
ut16_t
 
CAN_Psr
;

60 
ut8_t
 
CAN_Mode
;

63 
ut8_t
 
CAN_SJW
;

68 
ut8_t
 
CAN_BS1
;

72 
ut8_t
 
CAN_BS2
;

75 
FuniڮS
 
CAN_TTCM
;

78 
FuniڮS
 
CAN_ABOM
;

81 
FuniڮS
 
CAN_AWUM
;

84 
FuniڮS
 
CAN_NART
;

87 
FuniڮS
 
CAN_RFLM
;

90 
FuniڮS
 
CAN_TXFP
;

92 } 
	tCAN_InTyDef
;

99 
ut16_t
 
CAN_FrIdHigh
;

103 
ut16_t
 
CAN_FrIdLow
;

107 
ut16_t
 
CAN_FrMaskIdHigh
;

112 
ut16_t
 
CAN_FrMaskIdLow
;

117 
ut16_t
 
CAN_FrFIFOAssignmt
;

120 
ut8_t
 
CAN_FrNumb
;

122 
ut8_t
 
CAN_FrMode
;

125 
ut8_t
 
CAN_FrS
;

128 
FuniڮS
 
CAN_FrAivi
;

130 } 
	tCAN_FrInTyDef
;

137 
ut32_t
 
StdId
;

140 
ut32_t
 
ExtId
;

143 
ut8_t
 
IDE
;

147 
ut8_t
 
RTR
;

151 
ut8_t
 
DLC
;

155 
ut8_t
 
Da
[8];

157 } 
	tCTxMsg
;

164 
ut32_t
 
StdId
;

167 
ut32_t
 
ExtId
;

170 
ut8_t
 
IDE
;

174 
ut8_t
 
RTR
;

177 
ut8_t
 
DLC
;

180 
ut8_t
 
Da
[8];

183 
ut8_t
 
FMI
;

186 } 
	tCRxMsg
;

198 
	#CAN_InStus_Faed
 ((
ut8_t
)0x00

	)

199 
	#CAN_InStus_Sucss
 ((
ut8_t
)0x01

	)

203 
	#CANINITFAILED
 
CAN_InStus_Faed


	)

204 
	#CANINITOK
 
CAN_InStus_Sucss


	)

213 
	#CAN_Mode_Nm
 ((
ut8_t
)0x00

	)

214 
	#CAN_Mode_LoBack
 ((
ut8_t
)0x01

	)

215 
	#CAN_Mode_St
 ((
ut8_t
)0x02

	)

216 
	#CAN_Mode_St_LoBack
 ((
ut8_t
)0x03

	)

218 
	#IS_CAN_MODE
(
MODE
(((MODE=
CAN_Mode_Nm
) || \

219 ((
MODE
=
CAN_Mode_LoBack
)|| \

220 ((
MODE
=
CAN_Mode_St
) || \

221 ((
MODE
=
CAN_Mode_St_LoBack
))

	)

231 
	#CAN_OtgMode_Inlizi
 ((
ut8_t
)0x00

	)

232 
	#CAN_OtgMode_Nm
 ((
ut8_t
)0x01

	)

233 
	#CAN_OtgMode_S˕
 ((
ut8_t
)0x02

	)

236 
	#IS_CAN_OPERATING_MODE
(
MODE
(((MODE=
CAN_OtgMode_Inlizi
) ||\

237 ((
MODE
=
CAN_OtgMode_Nm
)|| \

238 ((
MODE
=
CAN_OtgMode_S˕
))

	)

248 
	#CAN_ModeStus_Faed
 ((
ut8_t
)0x00

	)

249 
	#CAN_ModeStus_Sucss
 ((
ut8_t
)!
CAN_ModeStus_Faed


	)

257 
	#CAN_SJW_1tq
 ((
ut8_t
)0x00

	)

258 
	#CAN_SJW_2tq
 ((
ut8_t
)0x01

	)

259 
	#CAN_SJW_3tq
 ((
ut8_t
)0x02

	)

260 
	#CAN_SJW_4tq
 ((
ut8_t
)0x03

	)

262 
	#IS_CAN_SJW
(
SJW
(((SJW=
CAN_SJW_1tq
|| ((SJW=
CAN_SJW_2tq
)|| \

263 ((
SJW
=
CAN_SJW_3tq
|| ((SJW=
CAN_SJW_4tq
))

	)

271 
	#CAN_BS1_1tq
 ((
ut8_t
)0x00

	)

272 
	#CAN_BS1_2tq
 ((
ut8_t
)0x01

	)

273 
	#CAN_BS1_3tq
 ((
ut8_t
)0x02

	)

274 
	#CAN_BS1_4tq
 ((
ut8_t
)0x03

	)

275 
	#CAN_BS1_5tq
 ((
ut8_t
)0x04

	)

276 
	#CAN_BS1_6tq
 ((
ut8_t
)0x05

	)

277 
	#CAN_BS1_7tq
 ((
ut8_t
)0x06

	)

278 
	#CAN_BS1_8tq
 ((
ut8_t
)0x07

	)

279 
	#CAN_BS1_9tq
 ((
ut8_t
)0x08

	)

280 
	#CAN_BS1_10tq
 ((
ut8_t
)0x09

	)

281 
	#CAN_BS1_11tq
 ((
ut8_t
)0x0A

	)

282 
	#CAN_BS1_12tq
 ((
ut8_t
)0x0B

	)

283 
	#CAN_BS1_13tq
 ((
ut8_t
)0x0C

	)

284 
	#CAN_BS1_14tq
 ((
ut8_t
)0x0D

	)

285 
	#CAN_BS1_15tq
 ((
ut8_t
)0x0E

	)

286 
	#CAN_BS1_16tq
 ((
ut8_t
)0x0F

	)

288 
	#IS_CAN_BS1
(
BS1
((BS1<
CAN_BS1_16tq
)

	)

296 
	#CAN_BS2_1tq
 ((
ut8_t
)0x00

	)

297 
	#CAN_BS2_2tq
 ((
ut8_t
)0x01

	)

298 
	#CAN_BS2_3tq
 ((
ut8_t
)0x02

	)

299 
	#CAN_BS2_4tq
 ((
ut8_t
)0x03

	)

300 
	#CAN_BS2_5tq
 ((
ut8_t
)0x04

	)

301 
	#CAN_BS2_6tq
 ((
ut8_t
)0x05

	)

302 
	#CAN_BS2_7tq
 ((
ut8_t
)0x06

	)

303 
	#CAN_BS2_8tq
 ((
ut8_t
)0x07

	)

305 
	#IS_CAN_BS2
(
BS2
((BS2<
CAN_BS2_8tq
)

	)

313 
	#IS_CAN_PRESCALER
(
PRESCALER
(((PRESCALER>1&& ((PRESCALER<1024))

	)

321 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
((NUMBER<27)

	)

329 
	#CAN_FrMode_IdMask
 ((
ut8_t
)0x00

	)

330 
	#CAN_FrMode_IdLi
 ((
ut8_t
)0x01

	)

332 
	#IS_CAN_FILTER_MODE
(
MODE
(((MODE=
CAN_FrMode_IdMask
) || \

333 ((
MODE
=
CAN_FrMode_IdLi
))

	)

341 
	#CAN_FrS_16b
 ((
ut8_t
)0x00

	)

342 
	#CAN_FrS_32b
 ((
ut8_t
)0x01

	)

344 
	#IS_CAN_FILTER_SCALE
(
SCALE
(((SCALE=
CAN_FrS_16b
) || \

345 ((
SCALE
=
CAN_FrS_32b
))

	)

353 
	#CAN_Fr_FIFO0
 ((
ut8_t
)0x00

	)

354 
	#CAN_Fr_FIFO1
 ((
ut8_t
)0x01

	)

355 
	#IS_CAN_FILTER_FIFO
(
FIFO
(((FIFO=
CAN_FrFIFO0
) || \

356 ((
FIFO
=
CAN_FrFIFO1
))

	)

359 
	#CAN_FrFIFO0
 
CAN_Fr_FIFO0


	)

360 
	#CAN_FrFIFO1
 
CAN_Fr_FIFO1


	)

368 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
(((BANKNUMBER>1&& ((BANKNUMBER<27))

	)

376 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
((TRANSMITMAILBOX<((
ut8_t
)0x02))

	)

377 
	#IS_CAN_STDID
(
STDID
((STDID<((
ut32_t
)0x7FF))

	)

378 
	#IS_CAN_EXTID
(
EXTID
((EXTID<((
ut32_t
)0x1FFFFFFF))

	)

379 
	#IS_CAN_DLC
(
DLC
((DLC<((
ut8_t
)0x08))

	)

387 
	#CAN_Id_Sndd
 ((
ut32_t
)0x00000000

	)

388 
	#CAN_Id_Exnded
 ((
ut32_t
)0x00000004

	)

389 
	#IS_CAN_IDTYPE
(
IDTYPE
(((IDTYPE=
CAN_Id_Sndd
) || \

390 ((
IDTYPE
=
CAN_Id_Exnded
))

	)

392 
	#CAN_ID_STD
 
CAN_Id_Sndd


	)

393 
	#CAN_ID_EXT
 
CAN_Id_Exnded


	)

401 
	#CAN_RTR_Da
 ((
ut32_t
)0x00000000

	)

402 
	#CAN_RTR_Reme
 ((
ut32_t
)0x00000002

	)

403 
	#IS_CAN_RTR
(
RTR
(((RTR=
CAN_RTR_Da
|| ((RTR=
CAN_RTR_Reme
))

	)

405 
	#CAN_RTR_DATA
 
CAN_RTR_Da


	)

406 
	#CAN_RTR_REMOTE
 
CAN_RTR_Reme


	)

414 
	#CAN_TxStus_Faed
 ((
ut8_t
)0x00)

	)

415 
	#CAN_TxStus_Ok
 ((
ut8_t
)0x01

	)

416 
	#CAN_TxStus_Pdg
 ((
ut8_t
)0x02

	)

417 
	#CAN_TxStus_NoMaBox
 ((
ut8_t
)0x04

	)

420 
	#CANTXFAILED
 
CAN_TxStus_Faed


	)

421 
	#CANTXOK
 
CAN_TxStus_Ok


	)

422 
	#CANTXPENDING
 
CAN_TxStus_Pdg


	)

423 
	#CAN_NO_MB
 
CAN_TxStus_NoMaBox


	)

431 
	#CAN_FIFO0
 ((
ut8_t
)0x00

	)

432 
	#CAN_FIFO1
 ((
ut8_t
)0x01

	)

434 
	#IS_CAN_FIFO
(
FIFO
(((FIFO=
CAN_FIFO0
|| ((FIFO=
CAN_FIFO1
))

	)

442 
	#CAN_S˕_Faed
 ((
ut8_t
)0x00

	)

443 
	#CAN_S˕_Ok
 ((
ut8_t
)0x01

	)

446 
	#CANSLEEPFAILED
 
CAN_S˕_Faed


	)

447 
	#CANSLEEPOK
 
CAN_S˕_Ok


	)

455 
	#CAN_WakeUp_Faed
 ((
ut8_t
)0x00

	)

456 
	#CAN_WakeUp_Ok
 ((
ut8_t
)0x01

	)

459 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faed


	)

460 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

469 
	#CAN_ECode_NoE
 ((
ut8_t
)0x00

	)

470 
	#CAN_ECode_StuffE
 ((
ut8_t
)0x10

	)

471 
	#CAN_ECode_FmE
 ((
ut8_t
)0x20

	)

472 
	#CAN_ECode_ACKE
 ((
ut8_t
)0x30

	)

473 
	#CAN_ECode_BRessiveE
 ((
ut8_t
)0x40

	)

474 
	#CAN_ECode_BDomtE
 ((
ut8_t
)0x50

	)

475 
	#CAN_ECode_CRCE
 ((
ut8_t
)0x60

	)

476 
	#CAN_ECode_SoweSE
 ((
ut8_t
)0x70

	)

490 
	#CAN_FLAG_RQCP0
 ((
ut32_t
)0x38000001

	)

491 
	#CAN_FLAG_RQCP1
 ((
ut32_t
)0x38000100

	)

492 
	#CAN_FLAG_RQCP2
 ((
ut32_t
)0x38010000

	)

495 
	#CAN_FLAG_FMP0
 ((
ut32_t
)0x12000003

	)

496 
	#CAN_FLAG_FF0
 ((
ut32_t
)0x32000008

	)

497 
	#CAN_FLAG_FOV0
 ((
ut32_t
)0x32000010

	)

498 
	#CAN_FLAG_FMP1
 ((
ut32_t
)0x14000003

	)

499 
	#CAN_FLAG_FF1
 ((
ut32_t
)0x34000008

	)

500 
	#CAN_FLAG_FOV1
 ((
ut32_t
)0x34000010

	)

503 
	#CAN_FLAG_WKU
 ((
ut32_t
)0x31000008

	)

504 
	#CAN_FLAG_SLAK
 ((
ut32_t
)0x31000012

	)

509 
	#CAN_FLAG_EWG
 ((
ut32_t
)0x10F00001

	)

510 
	#CAN_FLAG_EPV
 ((
ut32_t
)0x10F00002

	)

511 
	#CAN_FLAG_BOF
 ((
ut32_t
)0x10F00004

	)

512 
	#CAN_FLAG_LEC
 ((
ut32_t
)0x30F00070

	)

514 
	#IS_CAN_GET_FLAG
(
FLAG
(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_BOF
) || \

515 ((
FLAG
=
CAN_FLAG_EPV
|| ((FLAG=
CAN_FLAG_EWG
) || \

516 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_FOV0
) || \

517 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FMP0
) || \

518 ((
FLAG
=
CAN_FLAG_FOV1
|| ((FLAG=
CAN_FLAG_FF1
) || \

519 ((
FLAG
=
CAN_FLAG_FMP1
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

520 ((
FLAG
=
CAN_FLAG_RQCP1
)|| ((FLAG=
CAN_FLAG_RQCP0
) || \

521 ((
FLAG
=
CAN_FLAG_SLAK
 ))

	)

523 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

524 ((
FLAG
=
CAN_FLAG_RQCP1
|| ((FLAG=
CAN_FLAG_RQCP0
) || \

525 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FOV0
) ||\

526 ((
FLAG
=
CAN_FLAG_FF1
|| ((FLAG=
CAN_FLAG_FOV1
) || \

527 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_SLAK
))

	)

536 
	#CAN_IT_TME
 ((
ut32_t
)0x00000001

	)

539 
	#CAN_IT_FMP0
 ((
ut32_t
)0x00000002

	)

540 
	#CAN_IT_FF0
 ((
ut32_t
)0x00000004

	)

541 
	#CAN_IT_FOV0
 ((
ut32_t
)0x00000008

	)

542 
	#CAN_IT_FMP1
 ((
ut32_t
)0x00000010

	)

543 
	#CAN_IT_FF1
 ((
ut32_t
)0x00000020

	)

544 
	#CAN_IT_FOV1
 ((
ut32_t
)0x00000040

	)

547 
	#CAN_IT_WKU
 ((
ut32_t
)0x00010000

	)

548 
	#CAN_IT_SLK
 ((
ut32_t
)0x00020000

	)

551 
	#CAN_IT_EWG
 ((
ut32_t
)0x00000100

	)

552 
	#CAN_IT_EPV
 ((
ut32_t
)0x00000200

	)

553 
	#CAN_IT_BOF
 ((
ut32_t
)0x00000400

	)

554 
	#CAN_IT_LEC
 ((
ut32_t
)0x00000800

	)

555 
	#CAN_IT_ERR
 ((
ut32_t
)0x00008000

	)

558 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

559 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

560 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

563 
	#IS_CAN_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FMP0
) ||\

564 ((
IT
=
CAN_IT_FF0
|| ((IT=
CAN_IT_FOV0
) ||\

565 ((
IT
=
CAN_IT_FMP1
|| ((IT=
CAN_IT_FF1
) ||\

566 ((
IT
=
CAN_IT_FOV1
|| ((IT=
CAN_IT_EWG
) ||\

567 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

568 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

569 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

	)

571 
	#IS_CAN_CLEAR_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FF0
) ||\

572 ((
IT
=
CAN_IT_FOV0
)|| ((IT=
CAN_IT_FF1
) ||\

573 ((
IT
=
CAN_IT_FOV1
)|| ((IT=
CAN_IT_EWG
) ||\

574 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

575 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

576 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

	)

589 
CAN_DeIn
(
CAN_TyDef
* 
CANx
);

592 
ut8_t
 
CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
);

593 
CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
);

594 
CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
);

595 
CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
);

596 
CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

597 
CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

600 
ut8_t
 
CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
);

601 
ut8_t
 
CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, ut8_
TnsmMabox
);

602 
CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
);

605 
CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
);

606 
CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
);

607 
ut8_t
 
CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, ut8_
FIFONumb
);

610 
ut8_t
 
CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, ut8_
CAN_OtgMode
);

611 
ut8_t
 
CAN_S˕
(
CAN_TyDef
* 
CANx
);

612 
ut8_t
 
CAN_WakeUp
(
CAN_TyDef
* 
CANx
);

615 
ut8_t
 
CAN_GLaECode
(
CAN_TyDef
* 
CANx
);

616 
ut8_t
 
CAN_GReiveECou
(
CAN_TyDef
* 
CANx
);

617 
ut8_t
 
CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
);

620 
CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
);

621 
FgStus
 
CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

622 
CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

623 
ITStus
 
CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

624 
CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

626 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STM32F~3.H

30 #ide
__STM32F0XX_CEC_H


31 
	#__STM32F0XX_CEC_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

54 
ut32_t
 
CEC_SiglFeTime
;

56 
ut32_t
 
CEC_RxTޔ
;

58 
ut32_t
 
CEC_StRei
;

60 
ut32_t
 
CEC_BRisgE
;

62 
ut32_t
 
CEC_LgBPiodE
;

64 
ut32_t
 
CEC_BRDNoG
;

66 
ut32_t
 
CEC_SFTOi
;

69 }
	tCEC_InTyDef
;

80 
	#CEC_SiglFeTime_Sndd
 ((
ut32_t
)0x00000000

	)

81 
	#CEC_SiglFeTime_1T
 ((
ut32_t
)0x00000001

	)

82 
	#CEC_SiglFeTime_2T
 ((
ut32_t
)0x00000002

	)

83 
	#CEC_SiglFeTime_3T
 ((
ut32_t
)0x00000003

	)

84 
	#CEC_SiglFeTime_4T
 ((
ut32_t
)0x00000004

	)

85 
	#CEC_SiglFeTime_5T
 ((
ut32_t
)0x00000005

	)

86 
	#CEC_SiglFeTime_6T
 ((
ut32_t
)0x00000006

	)

87 
	#CEC_SiglFeTime_7T
 ((
ut32_t
)0x00000007

	)

89 
	#IS_CEC_SIGNAL_FREE_TIME
(
TIME
(((TIME=
CEC_SiglFeTime_Sndd
) || \

90 ((
TIME
=
CEC_SiglFeTime_1T
)|| \

91 ((
TIME
=
CEC_SiglFeTime_2T
)|| \

92 ((
TIME
=
CEC_SiglFeTime_3T
)|| \

93 ((
TIME
=
CEC_SiglFeTime_4T
)|| \

94 ((
TIME
=
CEC_SiglFeTime_5T
)|| \

95 ((
TIME
=
CEC_SiglFeTime_6T
)|| \

96 ((
TIME
=
CEC_SiglFeTime_7T
))

	)

104 
	#CEC_RxTޔ_Sndd
 ((
ut32_t
)0x00000000

	)

105 
	#CEC_RxTޔ_Exnded
 
CEC_CFGR_RXTOL


	)

107 
	#IS_CEC_RX_TOLERANCE
(
TOLERANCE
(((TOLERANCE=
CEC_RxTޔ_Sndd
) || \

108 ((
TOLERANCE
=
CEC_RxTޔ_Exnded
))

	)

116 
	#CEC_StRei_Off
 ((
ut32_t
)0x00000000

	)

117 
	#CEC_StRei_On
 
CEC_CFGR_BRESTP


	)

119 
	#IS_CEC_STOP_RECEPTION
(
RECEPTION
(((RECEPTION=
CEC_StRei_On
) || \

120 ((
RECEPTION
=
CEC_StRei_Off
))

	)

128 
	#CEC_BRisgE_Off
 ((
ut32_t
)0x00000000

	)

129 
	#CEC_BRisgE_On
 
CEC_CFGR_BREGEN


	)

131 
	#IS_CEC_BIT_RISING_ERROR
(
ERROR
(((ERROR=
CEC_BRisgE_Off
) || \

132 ((
ERROR
=
CEC_BRisgE_On
))

	)

140 
	#CEC_LgBPiodE_Off
 ((
ut32_t
)0x00000000

	)

141 
	#CEC_LgBPiodE_On
 
CEC_CFGR_LREGEN


	)

143 
	#IS_CEC_LONG_BIT_PERIOD_ERROR
(
ERROR
(((ERROR=
CEC_LgBPiodE_Off
) || \

144 ((
ERROR
=
CEC_LgBPiodE_On
))

	)

152 
	#CEC_SFTOi_Off
 ((
ut32_t
)0x00000000

	)

153 
	#CEC_SFTOi_On
 
CEC_CFGR_SFTOPT


	)

155 
	#IS_CEC_SFT_OPTION
(
OPTION
(((OPTION=
CEC_SFTOi_Off
) || \

156 ((
OPTION
=
CEC_SFTOi_On
))

	)

165 
	#CEC_BRDNoG_Off
 ((
ut32_t
)0x00000000

	)

166 
	#CEC_BRDNoG_On
 
CEC_CFGR_BRDNOGEN


	)

168 
	#IS_CEC_BDR_NO_GEN_ERROR
(
ERROR
(((ERROR=
CEC_BRDNoG_Off
) || \

169 ((
ERROR
=
CEC_BRDNoG_On
))

	)

177 
	#IS_CEC_ADDRESS
(
ADDRESS
((ADDRESS< 0x10)

	)

186 
	#CEC_IT_TXACKE
 
CEC_IER_TXACKEIE


	)

187 
	#CEC_IT_TXERR
 
CEC_IER_TXERRIE


	)

188 
	#CEC_IT_TXUDR
 
CEC_IER_TXUDRIE


	)

189 
	#CEC_IT_TXEND
 
CEC_IER_TXENDIE


	)

190 
	#CEC_IT_TXBR
 
CEC_IER_TXBRIE


	)

191 
	#CEC_IT_ARBLST
 
CEC_IER_ARBLSTIE


	)

192 
	#CEC_IT_RXACKE
 
CEC_IER_RXACKEIE


	)

193 
	#CEC_IT_LBPE
 
CEC_IER_LBPEIE


	)

194 
	#CEC_IT_SBPE
 
CEC_IER_SBPEIE


	)

195 
	#CEC_IT_BRE
 
CEC_IER_BREIEIE


	)

196 
	#CEC_IT_RXOVR
 
CEC_IER_RXOVRIE


	)

197 
	#CEC_IT_RXEND
 
CEC_IER_RXENDIE


	)

198 
	#CEC_IT_RXBR
 
CEC_IER_RXBRIE


	)

200 
	#IS_CEC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFE000=0x00&& ((IT!0x00))

	)

202 
	#IS_CEC_GET_IT
(
IT
(((IT=
CEC_IT_TXACKE
) || \

203 ((
IT
=
CEC_IT_TXERR
)|| \

204 ((
IT
=
CEC_IT_TXUDR
)|| \

205 ((
IT
=
CEC_IT_TXEND
)|| \

206 ((
IT
=
CEC_IT_TXBR
)|| \

207 ((
IT
=
CEC_IT_ARBLST
)|| \

208 ((
IT
=
CEC_IT_RXACKE
)|| \

209 ((
IT
=
CEC_IT_LBPE
)|| \

210 ((
IT
=
CEC_IT_SBPE
)|| \

211 ((
IT
=
CEC_IT_BRE
)|| \

212 ((
IT
=
CEC_IT_RXOVR
)|| \

213 ((
IT
=
CEC_IT_RXEND
)|| \

214 ((
IT
=
CEC_IT_RXBR
))

	)

222 
	#CEC_FLAG_TXACKE
 
CEC_ISR_TXACKE


	)

223 
	#CEC_FLAG_TXERR
 
CEC_ISR_TXERR


	)

224 
	#CEC_FLAG_TXUDR
 
CEC_ISR_TXUDR


	)

225 
	#CEC_FLAG_TXEND
 
CEC_ISR_TXEND


	)

226 
	#CEC_FLAG_TXBR
 
CEC_ISR_TXBR


	)

227 
	#CEC_FLAG_ARBLST
 
CEC_ISR_ARBLST


	)

228 
	#CEC_FLAG_RXACKE
 
CEC_ISR_RXACKE


	)

229 
	#CEC_FLAG_LBPE
 
CEC_ISR_LBPE


	)

230 
	#CEC_FLAG_SBPE
 
CEC_ISR_SBPE


	)

231 
	#CEC_FLAG_BRE
 
CEC_ISR_BRE


	)

232 
	#CEC_FLAG_RXOVR
 
CEC_ISR_RXOVR


	)

233 
	#CEC_FLAG_RXEND
 
CEC_ISR_RXEND


	)

234 
	#CEC_FLAG_RXBR
 
CEC_ISR_RXBR


	)

236 
	#IS_CEC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFE000=0x00&& ((FLAG!0x00))

	)

238 
	#IS_CEC_GET_FLAG
(
FLAG
(((FLAG=
CEC_FLAG_TXACKE
) || \

239 ((
FLAG
=
CEC_FLAG_TXERR
)|| \

240 ((
FLAG
=
CEC_FLAG_TXUDR
)|| \

241 ((
FLAG
=
CEC_FLAG_TXEND
)|| \

242 ((
FLAG
=
CEC_FLAG_TXBR
)|| \

243 ((
FLAG
=
CEC_FLAG_ARBLST
)|| \

244 ((
FLAG
=
CEC_FLAG_RXACKE
)|| \

245 ((
FLAG
=
CEC_FLAG_LBPE
)|| \

246 ((
FLAG
=
CEC_FLAG_SBPE
)|| \

247 ((
FLAG
=
CEC_FLAG_BRE
)|| \

248 ((
FLAG
=
CEC_FLAG_RXOVR
)|| \

249 ((
FLAG
=
CEC_FLAG_RXEND
)|| \

250 ((
FLAG
=
CEC_FLAG_RXBR
))

	)

264 
CEC_DeIn
();

267 
CEC_In
(
CEC_InTyDef
* 
CEC_InSu
);

268 
CEC_SuIn
(
CEC_InTyDef
* 
CEC_InSu
);

269 
CEC_Cmd
(
FuniڮS
 
NewS
);

270 
CEC_LiModeCmd
(
FuniڮS
 
NewS
);

271 
CEC_OwnAddssCfig
(
ut8_t
 
CEC_OwnAddss
);

272 
CEC_OwnAddssCˬ
();

275 
CEC_SdDa
(
ut8_t
 
Da
);

276 
ut8_t
 
CEC_ReiveDa
();

277 
CEC_SOfMesge
();

278 
CEC_EndOfMesge
();

281 
CEC_ITCfig
(
ut16_t
 
CEC_IT
, 
FuniڮS
 
NewS
);

282 
FgStus
 
CEC_GFgStus
(
ut16_t
 
CEC_FLAG
);

283 
CEC_CˬFg
(
ut16_t
 
CEC_FLAG
);

284 
ITStus
 
CEC_GITStus
(
ut16_t
 
CEC_IT
);

285 
CEC_CˬITPdgB
(
ut16_t
 
CEC_IT
);

287 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STM32F~4.H

30 #ide
__STM32F37X_COMP_H


31 
	#__STM32F37X_COMP_H


	)

33 #ifde
__lulus


38 
	~"m32f37x.h
"

57 
ut32_t
 
COMP_InvtgIut
;

60 
ut32_t
 
COMP_Ouut
;

63 
ut32_t
 
COMP_OuutP
;

66 
ut32_t
 
COMP_Hyesis
;

69 
ut32_t
 
COMP_Mode
;

73 }
	tCOMP_InTyDef
;

85 
	#COMP_Sei_COMP1
 ((
ut32_t
)0x00000000

	)

86 
	#COMP_Sei_COMP2
 ((
ut32_t
)0x00000010

	)

88 
	#IS_COMP_ALL_PERIPH
(
PERIPH
(((PERIPH=
COMP_Sei_COMP1
) || \

89 ((
PERIPH
=
COMP_Sei_COMP2
))

	)

99 
	#COMP_InvtgIut_1_4VREFINT
 ((
ut32_t
)0x00000000

	)

100 
	#COMP_InvtgIut_1_2VREFINT
 
COMP_CSR_COMP1INSEL_0


	)

101 
	#COMP_InvtgIut_3_4VREFINT
 
COMP_CSR_COMP1INSEL_1


	)

102 
	#COMP_InvtgIut_VREFINT
 ((
ut32_t
)0x00000030

	)

103 
	#COMP_InvtgIut_DAC1OUT1
 
COMP_CSR_COMP1INSEL_2


	)

104 
	#COMP_InvtgIut_DAC1OUT2
 ((
ut32_t
)0x00000050

	)

105 
	#COMP_InvtgIut_DAC2OUT1
 ((
ut32_t
)0x00000070

	)

106 
	#COMP_InvtgIut_IO
 ((
ut32_t
)0x00000060

	)

108 
	#IS_COMP_INVERTING_INPUT
(
INPUT
(((INPUT=
COMP_InvtgIut_1_4VREFINT
) || \

109 ((
INPUT
=
COMP_InvtgIut_1_2VREFINT
) || \

110 ((
INPUT
=
COMP_InvtgIut_3_4VREFINT
) || \

111 ((
INPUT
=
COMP_InvtgIut_VREFINT
) || \

112 ((
INPUT
=
COMP_InvtgIut_DAC1OUT1
) || \

113 ((
INPUT
=
COMP_InvtgIut_DAC1OUT2
) || \

114 ((
INPUT
=
COMP_InvtgIut_DAC2OUT1
) || \

115 ((
INPUT
=
COMP_InvtgIut_IO
))

	)

124 
	#COMP_Ouut_Ne
 ((
ut32_t
)0x00000000

	)

125 
	#COMP_Ouut_TIM5IC4
 ((
ut32_t
)0x00000600

	)

126 
	#COMP_Ouut_TIM4IC1
 ((
ut32_t
)0x00000200

	)

127 
	#COMP_Ouut_TIM5OCREFCLR
 
COMP_CSR_COMP1OUTSEL


	)

128 
	#COMP_Ouut_TIM4OCREFCLR
 ((
ut32_t
)0x00000300

	)

129 
	#COMP_Ouut_TIM15BKIN
 
COMP_CSR_COMP1OUTSEL_0


	)

130 
	#COMP_Ouut_TIM16BKIN
 
COMP_CSR_COMP1OUTSEL_0


	)

131 
	#COMP_Ouut_TIM2IC4
 
COMP_CSR_COMP1OUTSEL_2


	)

132 
	#COMP_Ouut_TIM2OCREFCLR
 ((
ut32_t
)0x00000500

	)

133 
	#COMP_Ouut_TIM3IC1
 ((
ut32_t
)0x00000600

	)

134 
	#COMP_Ouut_TIM3OCREFCLR
 
COMP_CSR_COMP1OUTSEL


	)

137 
	#IS_COMP_OUTPUT
(
OUTPUT
(((OUTPUT=
COMP_Ouut_Ne
) || \

138 ((
OUTPUT
=
COMP_Ouut_TIM5IC4
) || \

139 ((
OUTPUT
=
COMP_Ouut_TIM4IC1
) || \

140 ((
OUTPUT
=
COMP_Ouut_TIM5OCREFCLR
) || \

141 ((
OUTPUT
=
COMP_Ouut_TIM4OCREFCLR
) || \

142 ((
OUTPUT
=
COMP_Ouut_TIM15BKIN
) || \

143 ((
OUTPUT
=
COMP_Ouut_TIM16BKIN
) || \

144 ((
OUTPUT
=
COMP_Ouut_TIM2IC4
) || \

145 ((
OUTPUT
=
COMP_Ouut_TIM2OCREFCLR
) || \

146 ((
OUTPUT
=
COMP_Ouut_TIM3IC1
) || \

147 ((
OUTPUT
=
COMP_Ouut_TIM3OCREFCLR
))

	)

155 
	#COMP_OuutP_NInvd
 ((
ut32_t
)0x00000000

	)

156 
	#COMP_OuutP_Invd
 
COMP_CSR_COMP1POL


	)

158 
	#IS_COMP_OUTPUT_POL
(
POL
(((POL=
COMP_OuutP_NInvd
) || \

159 ((
POL
=
COMP_OuutP_Invd
))

	)

170 
	#COMP_Hyesis_No
 0x00000000

	)

171 
	#COMP_Hyesis_Low
 
COMP_CSR_COMP1HYST_0


	)

172 
	#COMP_Hyesis_Medium
 
COMP_CSR_COMP1HYST_1


	)

173 
	#COMP_Hyesis_High
 
COMP_CSR_COMP1HYST


	)

175 
	#IS_COMP_HYSTERESIS
(
HYSTERESIS
(((HYSTERESIS=
COMP_Hyesis_No
) || \

176 ((
HYSTERESIS
=
COMP_Hyesis_Low
) || \

177 ((
HYSTERESIS
=
COMP_Hyesis_Medium
) || \

178 ((
HYSTERESIS
=
COMP_Hyesis_High
))

	)

188 
	#COMP_Mode_HighSed
 0x00000000

	)

189 
	#COMP_Mode_MediumSed
 
COMP_CSR_COMP1MODE_0


	)

190 
	#COMP_Mode_LowPow
 
COMP_CSR_COMP1MODE_1


	)

191 
	#COMP_Mode_UɿLowPow
 
COMP_CSR_COMP1MODE


	)

193 
	#IS_COMP_MODE
(
MODE
(((MODE=
COMP_Mode_UɿLowPow
) || \

194 ((
MODE
=
COMP_Mode_LowPow
) || \

195 ((
MODE
=
COMP_Mode_MediumSed
) || \

196 ((
MODE
=
COMP_Mode_HighSed
))

	)

206 
	#COMP_OuutLev_High
 
COMP_CSR_COMP1OUT


	)

209 
	#COMP_OuutLev_Low
 ((
ut32_t
)0x00000000)

	)

223 
COMP_DeIn
();

226 
COMP_In
(
ut32_t
 
COMP_Sei
, 
COMP_InTyDef
* 
COMP_InSu
);

227 
COMP_SuIn
(
COMP_InTyDef
* 
COMP_InSu
);

228 
COMP_Cmd
(
ut32_t
 
COMP_Sei
, 
FuniڮS
 
NewS
);

229 
COMP_SwchCmd
(
FuniڮS
 
NewS
);

230 
ut32_t
 
COMP_GOuutLev
(ut32_
COMP_Sei
);

233 
COMP_WdowCmd
(
FuniڮS
 
NewS
);

236 
COMP_LockCfig
(
ut32_t
 
COMP_Sei
);

238 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\ST1047~1.C

81 
	~"m32f37x_u.h
"

82 
	~"m32f37x_rcc.h
"

97 
	#CR1_CLEAR_MASK
 ((
ut32_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | \

98 
USART_CR1_PS
 | 
USART_CR1_TE
 | \

99 
USART_CR1_RE
))

	)

102 
	#CR2_CLOCK_CLEAR_MASK
 ((
ut32_t
)(
USART_CR2_CLKEN
 | 
USART_CR2_CPOL
 | \

103 
USART_CR2_CPHA
 | 
USART_CR2_LBCL
))

	)

106 
	#CR3_CLEAR_MASK
 ((
ut32_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

109 
	#IT_MASK
 ((
ut32_t
)0x000000FF)

	)

172 
	$USART_DeIn
(
USART_TyDef
* 
USARTx
)

175 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

177 i(
USARTx
 =
USART1
)

179 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
ENABLE
);

180 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
DISABLE
);

182 i(
USARTx
 =
USART2
)

184 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
ENABLE
);

185 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
DISABLE
);

189 i(
USARTx
 =
USART3
)

191 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
ENABLE
);

192 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
DISABLE
);

195 
	}
}

205 
	$USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
)

207 
ut32_t
 
divid
 = 0, 
bock
 = 0, 
tmeg
 = 0;

208 
RCC_ClocksTyDef
 
RCC_ClocksStus
;

211 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

212 
	`as_m
(
	`IS_USART_BAUDRATE
(
USART_InSu
->
USART_BaudRe
));

213 
	`as_m
(
	`IS_USART_WORD_LENGTH
(
USART_InSu
->
USART_WdLgth
));

214 
	`as_m
(
	`IS_USART_STOPBITS
(
USART_InSu
->
USART_StBs
));

215 
	`as_m
(
	`IS_USART_PARITY
(
USART_InSu
->
USART_Py
));

216 
	`as_m
(
	`IS_USART_MODE
(
USART_InSu
->
USART_Mode
));

217 
	`as_m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InSu
->
USART_HdweFlowCڌ
));

220 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_UE
);

223 
tmeg
 = 
USARTx
->
CR2
;

225 
tmeg
 &(
ut32_t
)~((ut32_t)
USART_CR2_STOP
);

229 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_StBs
;

232 
USARTx
->
CR2
 = 
tmeg
;

235 
tmeg
 = 
USARTx
->
CR1
;

237 
tmeg
 &(
ut32_t
)~((ut32_t)
CR1_CLEAR_MASK
);

243 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_WdLgth
 | USART_InSu->
USART_Py
 |

244 
USART_InSu
->
USART_Mode
;

247 
USARTx
->
CR1
 = 
tmeg
;

250 
tmeg
 = 
USARTx
->
CR3
;

252 
tmeg
 &(
ut32_t
)~((ut32_t)
CR3_CLEAR_MASK
);

256 
tmeg
 |
USART_InSu
->
USART_HdweFlowCڌ
;

259 
USARTx
->
CR3
 = 
tmeg
;

263 
	`RCC_GClocksFq
(&
RCC_ClocksStus
);

265 i(
USARTx
 =
USART1
)

267 
bock
 = 
RCC_ClocksStus
.
USART1CLK_Fqucy
;

269 i(
USARTx
 =
USART2
)

271 
bock
 = 
RCC_ClocksStus
.
USART2CLK_Fqucy
;

275 
bock
 = 
RCC_ClocksStus
.
USART3CLK_Fqucy
;

279 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

282 
divid
 = (
ut32_t
)((2 * 
bock
/ (
USART_InSu
->
USART_BaudRe
));

283 
tmeg
 = (
ut32_t
)((2 * 
bock
% (
USART_InSu
->
USART_BaudRe
));

288 
divid
 = (
ut32_t
)((
bock
/ (
USART_InSu
->
USART_BaudRe
));

289 
tmeg
 = (
ut32_t
)((
bock
% (
USART_InSu
->
USART_BaudRe
));

293 i(
tmeg
 >(
USART_InSu
->
USART_BaudRe
) / 2)

295 
divid
++;

299 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

302 
tmeg
 = (
divid
 & (
ut16_t
)0x000F) >> 1;

305 
divid
 = (divid & (
ut16_t
)0xFFF0| 
tmeg
;

309 
USARTx
->
BRR
 = (
ut16_t
)
divid
;

310 
	}
}

318 
	$USART_SuIn
(
USART_InTyDef
* 
USART_InSu
)

321 
USART_InSu
->
USART_BaudRe
 = 9600;

322 
USART_InSu
->
USART_WdLgth
 = 
USART_WdLgth_8b
;

323 
USART_InSu
->
USART_StBs
 = 
USART_StBs_1
;

324 
USART_InSu
->
USART_Py
 = 
USART_Py_No
 ;

325 
USART_InSu
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

326 
USART_InSu
->
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

327 
	}
}

338 
	$USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
)

340 
ut32_t
 
tmeg
 = 0;

342 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

343 
	`as_m
(
	`IS_USART_CLOCK
(
USART_ClockInSu
->
USART_Clock
));

344 
	`as_m
(
	`IS_USART_CPOL
(
USART_ClockInSu
->
USART_CPOL
));

345 
	`as_m
(
	`IS_USART_CPHA
(
USART_ClockInSu
->
USART_CPHA
));

346 
	`as_m
(
	`IS_USART_LASTBIT
(
USART_ClockInSu
->
USART_LaB
));

348 
tmeg
 = 
USARTx
->
CR2
;

350 
tmeg
 &(
ut32_t
)~((ut32_t)
CR2_CLOCK_CLEAR_MASK
);

356 
tmeg
 |(
ut32_t
)(
USART_ClockInSu
->
USART_Clock
 | USART_ClockInSu->
USART_CPOL
 |

357 
USART_ClockInSu
->
USART_CPHA
 | USART_ClockInSu->
USART_LaB
);

359 
USARTx
->
CR2
 = 
tmeg
;

360 
	}
}

368 
	$USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
)

371 
USART_ClockInSu
->
USART_Clock
 = 
USART_Clock_Dib
;

372 
USART_ClockInSu
->
USART_CPOL
 = 
USART_CPOL_Low
;

373 
USART_ClockInSu
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

374 
USART_ClockInSu
->
USART_LaB
 = 
USART_LaB_Dib
;

375 
	}
}

384 
	$USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

387 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

388 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

390 i(
NewS
 !
DISABLE
)

393 
USARTx
->
CR1
 |
USART_CR1_UE
;

398 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_UE
);

400 
	}
}

413 
	$USART_DeiModeCmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DeiMode
, 
FuniڮS
 
NewS
)

416 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

417 
	`as_m
(
	`IS_USART_MODE
(
USART_DeiMode
));

418 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

420 i(
NewS
 !
DISABLE
)

424 
USARTx
->
CR1
 |
USART_DeiMode
;

430 
USARTx
->
CR1
 &(
ut32_t
)~
USART_DeiMode
;

432 
	}
}

443 
	$USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

446 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

447 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

449 i(
NewS
 !
DISABLE
)

452 
USARTx
->
CR1
 |
USART_CR1_OVER8
;

457 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_OVER8
);

459 
	}
}

469 
	$USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

472 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

473 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

475 i(
NewS
 !
DISABLE
)

478 
USARTx
->
CR3
 |
USART_CR3_ONEBIT
;

483 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_ONEBIT
);

485 
	}
}

497 
	$USART_MSBFCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

500 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

501 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

503 i(
NewS
 !
DISABLE
)

507 
USARTx
->
CR2
 |
USART_CR2_MSBFIRST
;

513 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_MSBFIRST
);

515 
	}
}

529 
	$USART_DaInvCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

532 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

533 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

535 i(
NewS
 !
DISABLE
)

539 
USARTx
->
CR2
 |
USART_CR2_DATAINV
;

545 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_DATAINV
);

547 
	}
}

563 
	$USART_InvPCmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_InvP
, 
FuniڮS
 
NewS
)

566 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

567 
	`as_m
(
	`IS_USART_INVERSTION_PIN
(
USART_InvP
));

568 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

570 i(
NewS
 !
DISABLE
)

574 
USARTx
->
CR2
 |
USART_InvP
;

580 
USARTx
->
CR2
 &(
ut32_t
)~
USART_InvP
;

582 
	}
}

594 
	$USART_SWAPPCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

597 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

598 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

600 i(
NewS
 !
DISABLE
)

603 
USARTx
->
CR2
 |
USART_CR2_SWAP
;

608 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_SWAP
);

610 
	}
}

619 
	$USART_ReivTimeOutCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

622 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

623 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

625 i(
NewS
 !
DISABLE
)

629 
USARTx
->
CR2
 |
USART_CR2_RTOEN
;

635 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_RTOEN
);

637 
	}
}

645 
	$USART_SReivTimeOut
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_ReivTimeOut
)

648 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

649 
	`as_m
(
	`IS_USART_TIMEOUT
(
USART_ReivTimeOut
));

653 
USARTx
->
RTOR
 &(
ut32_t
)~((ut32_t)
USART_RTOR_RTO
);

656 
USARTx
->
RTOR
 |
USART_ReivTimeOut
;

657 
	}
}

666 
	$USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
)

669 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

672 
USARTx
->
GTPR
 &
USART_GTPR_GT
;

674 
USARTx
->
GTPR
 |
USART_Psr
;

675 
	}
}

713 
	$USART_STOPModeCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

716 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

717 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

719 i(
NewS
 !
DISABLE
)

723 
USARTx
->
CR1
 |
USART_CR1_UESM
;

729 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_UESM
);

731 
	}
}

744 
	$USART_StModeWakeUpSourCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_WakeUpSour
)

747 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

748 
	`as_m
(
	`IS_USART_STOPMODE_WAKEUPSOURCE
(
USART_WakeUpSour
));

750 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_WUS
);

751 
USARTx
->
CR3
 |
USART_WakeUpSour
;

752 
	}
}

794 
	$USART_AutoBaudReCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

797 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

798 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

800 i(
NewS
 !
DISABLE
)

804 
USARTx
->
CR2
 |
USART_CR2_ABREN
;

810 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_ABREN
);

812 
	}
}

824 
	$USART_AutoBaudReCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_AutoBaudRe
)

827 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

828 
	`as_m
(
	`IS_USART_AUTOBAUDRATE_MODE
(
USART_AutoBaudRe
));

830 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_ABRMODE
);

831 
USARTx
->
CR2
 |
USART_AutoBaudRe
;

832 
	}
}

866 
	$USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
)

869 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

870 
	`as_m
(
	`IS_USART_DATA
(
Da
));

873 
USARTx
->
TDR
 = (
Da
 & (
ut16_t
)0x01FF);

874 
	}
}

881 
ut16_t
 
	$USART_ReiveDa
(
USART_TyDef
* 
USARTx
)

884 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

887  (
ut16_t
)(
USARTx
->
RDR
 & (uint16_t)0x01FF);

888 
	}
}

930 
	$USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
)

933 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

936 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_ADD
);

938 
USARTx
->
CR2
 |=((
ut32_t
)
USART_Addss
 << (uint32_t)0x18);

939 
	}
}

948 
	$USART_MuModeCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

951 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

952 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

954 i(
NewS
 !
DISABLE
)

957 
USARTx
->
CR1
 |
USART_CR1_MME
;

962 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_MME
);

964 
	}
}

975 
	$USART_MuModeWakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_WakeUp
)

978 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

979 
	`as_m
(
	`IS_USART_MUTEMODE_WAKEUP
(
USART_WakeUp
));

981 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_WAKE
);

982 
USARTx
->
CR1
 |
USART_WakeUp
;

983 
	}
}

994 
	$USART_AddssDeiCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_AddssLgth
)

997 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

998 
	`as_m
(
	`IS_USART_ADDRESS_DETECTION
(
USART_AddssLgth
));

1000 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_ADDM7
);

1001 
USARTx
->
CR2
 |
USART_AddssLgth
;

1002 
	}
}

1057 
	$USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_LINBakDeLgth
)

1060 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1061 
	`as_m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBakDeLgth
));

1063 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_LBDL
);

1064 
USARTx
->
CR2
 |
USART_LINBakDeLgth
;

1065 
	}
}

1074 
	$USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1077 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1078 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1080 i(
NewS
 !
DISABLE
)

1083 
USARTx
->
CR2
 |
USART_CR2_LINEN
;

1088 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_LINEN
);

1090 
	}
}

1130 
	$USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1133 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1134 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1136 i(
NewS
 !
DISABLE
)

1139 
USARTx
->
CR3
 |
USART_CR3_HDSEL
;

1144 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_HDSEL
);

1146 
	}
}

1210 
	$USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
)

1213 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1216 
USARTx
->
GTPR
 &
USART_GTPR_PSC
;

1218 
USARTx
->
GTPR
 |(
ut16_t
)((ut16_t)
USART_GudTime
 << 0x08);

1219 
	}
}

1228 
	$USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1231 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1232 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1233 i(
NewS
 !
DISABLE
)

1236 
USARTx
->
CR3
 |
USART_CR3_SCEN
;

1241 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_SCEN
);

1243 
	}
}

1252 
	$USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1255 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1256 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1257 i(
NewS
 !
DISABLE
)

1260 
USARTx
->
CR3
 |
USART_CR3_NACK
;

1265 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_NACK
);

1267 
	}
}

1275 
	$USART_SAutoRryCou
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_AutoCou
)

1278 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1279 
	`as_m
(
	`IS_USART_AUTO_RETRY_COUNTER
(
USART_AutoCou
));

1281 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_SCARCNT
);

1283 
USARTx
->
CR3
 |(
ut32_t
)((ut32_t)
USART_AutoCou
 << 0x11);

1284 
	}
}

1292 
	$USART_SBlockLgth
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_BlockLgth
)

1295 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1298 
USARTx
->
RTOR
 &(
ut32_t
)~((ut32_t)
USART_RTOR_BLEN
);

1300 
USARTx
->
RTOR
 |(
ut32_t
)((ut32_t)
USART_BlockLgth
 << 0x18);

1301 
	}
}

1354 
	$USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IrDAMode
)

1357 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1358 
	`as_m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

1360 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_IRLP
);

1361 
USARTx
->
CR3
 |
USART_IrDAMode
;

1362 
	}
}

1371 
	$USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1374 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1375 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1377 i(
NewS
 !
DISABLE
)

1380 
USARTx
->
CR3
 |
USART_CR3_IREN
;

1385 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_IREN
);

1387 
	}
}

1428 
	$USART_DECmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1431 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1432 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1433 i(
NewS
 !
DISABLE
)

1436 
USARTx
->
CR3
 |
USART_CR3_DEM
;

1441 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_DEM
);

1443 
	}
}

1454 
	$USART_DEPެyCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DEPެy
)

1457 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1458 
	`as_m
(
	`IS_USART_DE_POLARITY
(
USART_DEPެy
));

1460 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_DEP
);

1461 
USARTx
->
CR3
 |
USART_DEPެy
;

1462 
	}
}

1471 
	$USART_SDEAsiTime
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DEAsiTime
)

1474 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1475 
	`as_m
(
	`IS_USART_DE_ASSERTION_DEASSERTION_TIME
(
USART_DEAsiTime
));

1478 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_DEAT
);

1480 
USARTx
->
CR1
 |=((
ut32_t
)
USART_DEAsiTime
 << (uint32_t)0x15);

1481 
	}
}

1490 
	$USART_SDEDsiTime
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DEDsiTime
)

1493 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1494 
	`as_m
(
	`IS_USART_DE_ASSERTION_DEASSERTION_TIME
(
USART_DEDsiTime
));

1497 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_DEDT
);

1499 
USARTx
->
CR1
 |=((
ut32_t
)
USART_DEDsiTime
 << (uint32_t)0x10);

1500 
	}
}

1536 
	$USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
)

1539 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1540 
	`as_m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

1541 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1543 i(
NewS
 !
DISABLE
)

1547 
USARTx
->
CR3
 |
USART_DMAReq
;

1553 
USARTx
->
CR3
 &(
ut32_t
)~
USART_DMAReq
;

1555 
	}
}

1568 
	$USART_DMAReiECfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DMAOnE
)

1571 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1572 
	`as_m
(
	`IS_USART_DMAONERROR
(
USART_DMAOnE
));

1575 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_DDRE
);

1577 
USARTx
->
CR3
 |
USART_DMAOnE
;

1578 
	}
}

1700 
	$USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IT
, 
FuniڮS
 
NewS
)

1702 
ut32_t
 
ug
 = 0, 
pos
 = 0, 
mask
 = 0;

1703 
ut32_t
 
uxba
 = 0;

1705 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1706 
	`as_m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

1707 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1709 
uxba
 = (
ut32_t
)
USARTx
;

1712 
ug
 = (((
ut16_t
)
USART_IT
) >> 0x08);

1715 
pos
 = 
USART_IT
 & 
IT_MASK
;

1716 
mask
 = (((
ut32_t
)0x01<< 
pos
);

1718 i(
ug
 == 0x02)

1720 
uxba
 += 0x04;

1722 i(
ug
 == 0x03)

1724 
uxba
 += 0x08;

1729 i(
NewS
 !
DISABLE
)

1731 *(
__IO
 
ut32_t
*)
uxba
 |
mask
;

1735 *(
__IO
 
ut32_t
*)
uxba
 &~
mask
;

1737 
	}
}

1753 
	$USART_RequeCmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_Reque
, 
FuniڮS
 
NewS
)

1756 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1757 
	`as_m
(
	`IS_USART_REQUEST
(
USART_Reque
));

1758 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1760 i(
NewS
 !
DISABLE
)

1764 
USARTx
->
RQR
 |
USART_Reque
;

1770 
USARTx
->
RQR
 &(
ut32_t
)~
USART_Reque
;

1772 
	}
}

1785 
	$USART_OvrunDeiCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_OVRDei
)

1788 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1789 
	`as_m
(
	`IS_USART_OVRDETECTION
(
USART_OVRDei
));

1792 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_OVRDIS
);

1794 
USARTx
->
CR3
 |
USART_OVRDei
;

1795 
	}
}

1826 
FgStus
 
	$USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_FLAG
)

1828 
FgStus
 
bus
 = 
RESET
;

1830 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1831 
	`as_m
(
	`IS_USART_FLAG
(
USART_FLAG
));

1833 i((
USARTx
->
ISR
 & 
USART_FLAG
!(
ut16_t
)
RESET
)

1835 
bus
 = 
SET
;

1839 
bus
 = 
RESET
;

1841  
bus
;

1842 
	}
}

1874 
	$USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_FLAG
)

1877 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1878 
	`as_m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

1880 
USARTx
->
ICR
 = 
USART_FLAG
;

1881 
	}
}

1904 
ITStus
 
	$USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IT
)

1906 
ut32_t
 
bpos
 = 0, 
mask
 = 0, 
ug
 = 0;

1907 
ITStus
 
bus
 = 
RESET
;

1909 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1910 
	`as_m
(
	`IS_USART_GET_IT
(
USART_IT
));

1913 
ug
 = (((
ut16_t
)
USART_IT
) >> 0x08);

1915 
mask
 = 
USART_IT
 & 
IT_MASK
;

1916 
mask
 = (
ut32_t
)0x01 << itmask;

1918 i(
ug
 == 0x01)

1920 
mask
 &
USARTx
->
CR1
;

1922 i(
ug
 == 0x02)

1924 
mask
 &
USARTx
->
CR2
;

1928 
mask
 &
USARTx
->
CR3
;

1931 
bpos
 = 
USART_IT
 >> 0x10;

1932 
bpos
 = (
ut32_t
)0x01 << bitpos;

1933 
bpos
 &
USARTx
->
ISR
;

1934 i((
mask
 !(
ut16_t
)
RESET
)&&(
bpos
 != (uint16_t)RESET))

1936 
bus
 = 
SET
;

1940 
bus
 = 
RESET
;

1943  
bus
;

1944 
	}
}

1975 
	$USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IT
)

1977 
ut32_t
 
bpos
 = 0, 
mask
 = 0;

1979 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1980 
	`as_m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1982 
bpos
 = 
USART_IT
 >> 0x10;

1983 
mask
 = ((
ut32_t
)0x01 << (ut32_t)
bpos
);

1984 
USARTx
->
ICR
 = (
ut32_t
)
mask
;

1985 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\ST1C71~1.C

72 
	~"m32f37x_dma.h
"

85 
	#CCR_CLEAR_MASK
 ((
ut32_t
)0xFFFF800F

	)

86 
	#FLAG_Mask
 ((
ut32_t
)0x10000000

	)

90 
	#DMA1_CHANNEL1_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF1
 | 
DMA_ISR_TCIF1
 | 
DMA_ISR_HTIF1
 | 
DMA_ISR_TEIF1
))

	)

91 
	#DMA1_CHANNEL2_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF2
 | 
DMA_ISR_TCIF2
 | 
DMA_ISR_HTIF2
 | 
DMA_ISR_TEIF2
))

	)

92 
	#DMA1_CHANNEL3_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF3
 | 
DMA_ISR_TCIF3
 | 
DMA_ISR_HTIF3
 | 
DMA_ISR_TEIF3
))

	)

93 
	#DMA1_CHANNEL4_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF4
 | 
DMA_ISR_TCIF4
 | 
DMA_ISR_HTIF4
 | 
DMA_ISR_TEIF4
))

	)

94 
	#DMA1_CHANNEL5_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF5
 | 
DMA_ISR_TCIF5
 | 
DMA_ISR_HTIF5
 | 
DMA_ISR_TEIF5
))

	)

95 
	#DMA1_CHANNEL6_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF6
 | 
DMA_ISR_TCIF6
 | 
DMA_ISR_HTIF6
 | 
DMA_ISR_TEIF6
))

	)

96 
	#DMA1_CHANNEL7_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF7
 | 
DMA_ISR_TCIF7
 | 
DMA_ISR_HTIF7
 | 
DMA_ISR_TEIF7
))

	)

99 
	#DMA2_CHANNEL1_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF1
 | 
DMA_ISR_TCIF1
 | 
DMA_ISR_HTIF1
 | 
DMA_ISR_TEIF1
))

	)

100 
	#DMA2_CHANNEL2_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF2
 | 
DMA_ISR_TCIF2
 | 
DMA_ISR_HTIF2
 | 
DMA_ISR_TEIF2
))

	)

101 
	#DMA2_CHANNEL3_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF3
 | 
DMA_ISR_TCIF3
 | 
DMA_ISR_HTIF3
 | 
DMA_ISR_TEIF3
))

	)

102 
	#DMA2_CHANNEL4_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF4
 | 
DMA_ISR_TCIF4
 | 
DMA_ISR_HTIF4
 | 
DMA_ISR_TEIF4
))

	)

103 
	#DMA2_CHANNEL5_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF5
 | 
DMA_ISR_TCIF5
 | 
DMA_ISR_HTIF5
 | 
DMA_ISR_TEIF5
))

	)

138 
	$DMA_DeIn
(
DMA_Chl_TyDef
* 
DMAy_Chlx
)

141 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

144 
DMAy_Chlx
->
CCR
 &(
ut16_t
)(~
DMA_CCR_EN
);

147 
DMAy_Chlx
->
CCR
 = 0;

150 
DMAy_Chlx
->
CNDTR
 = 0;

153 
DMAy_Chlx
->
CPAR
 = 0;

156 
DMAy_Chlx
->
CMAR
 = 0;

158 i(
DMAy_Chlx
 =
DMA1_Chl1
)

161 
DMA1
->
IFCR
 |
DMA1_CHANNEL1_IT_MASK
;

163 i(
DMAy_Chlx
 =
DMA1_Chl2
)

166 
DMA1
->
IFCR
 |
DMA1_CHANNEL2_IT_MASK
;

168 i(
DMAy_Chlx
 =
DMA1_Chl3
)

171 
DMA1
->
IFCR
 |
DMA1_CHANNEL3_IT_MASK
;

173 i(
DMAy_Chlx
 =
DMA1_Chl4
)

176 
DMA1
->
IFCR
 |
DMA1_CHANNEL4_IT_MASK
;

178 i(
DMAy_Chlx
 =
DMA1_Chl5
)

181 
DMA1
->
IFCR
 |
DMA1_CHANNEL5_IT_MASK
;

183 i(
DMAy_Chlx
 =
DMA1_Chl6
)

186 
DMA1
->
IFCR
 |
DMA1_CHANNEL6_IT_MASK
;

188 i(
DMAy_Chlx
 =
DMA1_Chl7
)

191 
DMA1
->
IFCR
 |
DMA1_CHANNEL7_IT_MASK
;

193 i(
DMAy_Chlx
 =
DMA2_Chl1
)

196 
DMA2
->
IFCR
 |
DMA2_CHANNEL1_IT_MASK
;

198 i(
DMAy_Chlx
 =
DMA2_Chl2
)

201 
DMA2
->
IFCR
 |
DMA2_CHANNEL2_IT_MASK
;

203 i(
DMAy_Chlx
 =
DMA2_Chl3
)

206 
DMA2
->
IFCR
 |
DMA2_CHANNEL3_IT_MASK
;

208 i(
DMAy_Chlx
 =
DMA2_Chl4
)

211 
DMA2
->
IFCR
 |
DMA2_CHANNEL4_IT_MASK
;

215 i(
DMAy_Chlx
 =
DMA2_Chl5
)

218 
DMA2
->
IFCR
 |
DMA2_CHANNEL5_IT_MASK
;

221 
	}
}

232 
	$DMA_In
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
DMA_InTyDef
* 
DMA_InSu
)

234 
ut32_t
 
tmeg
 = 0;

237 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

238 
	`as_m
(
	`IS_DMA_DIR
(
DMA_InSu
->
DMA_DIR
));

239 
	`as_m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_InSu
->
DMA_PhInc
));

240 
	`as_m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_InSu
->
DMA_MemyInc
));

241 
	`as_m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_InSu
->
DMA_PhDaSize
));

242 
	`as_m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_InSu
->
DMA_MemyDaSize
));

243 
	`as_m
(
	`IS_DMA_MODE
(
DMA_InSu
->
DMA_Mode
));

244 
	`as_m
(
	`IS_DMA_PRIORITY
(
DMA_InSu
->
DMA_Priܙy
));

245 
	`as_m
(
	`IS_DMA_M2M_STATE
(
DMA_InSu
->
DMA_M2M
));

249 
tmeg
 = 
DMAy_Chlx
->
CCR
;

252 
tmeg
 &
CCR_CLEAR_MASK
;

263 
tmeg
 |
DMA_InSu
->
DMA_DIR
 | DMA_InSu->
DMA_Mode
 |

264 
DMA_InSu
->
DMA_PhInc
 | DMA_InSu->
DMA_MemyInc
 |

265 
DMA_InSu
->
DMA_PhDaSize
 | DMA_InSu->
DMA_MemyDaSize
 |

266 
DMA_InSu
->
DMA_Priܙy
 | DMA_InSu->
DMA_M2M
;

269 
DMAy_Chlx
->
CCR
 = 
tmeg
;

273 
DMAy_Chlx
->
CNDTR
 = 
DMA_InSu
->
DMA_BufrSize
;

277 
DMAy_Chlx
->
CPAR
 = 
DMA_InSu
->
DMA_PhBaAddr
;

281 
DMAy_Chlx
->
CMAR
 = 
DMA_InSu
->
DMA_MemyBaAddr
;

282 
	}
}

290 
	$DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
)

294 
DMA_InSu
->
DMA_PhBaAddr
 = 0;

296 
DMA_InSu
->
DMA_MemyBaAddr
 = 0;

298 
DMA_InSu
->
DMA_DIR
 = 
DMA_DIR_PhSRC
;

300 
DMA_InSu
->
DMA_BufrSize
 = 0;

302 
DMA_InSu
->
DMA_PhInc
 = 
DMA_PhInc_Dib
;

304 
DMA_InSu
->
DMA_MemyInc
 = 
DMA_MemyInc_Dib
;

306 
DMA_InSu
->
DMA_PhDaSize
 = 
DMA_PhDaSize_By
;

308 
DMA_InSu
->
DMA_MemyDaSize
 = 
DMA_MemyDaSize_By
;

310 
DMA_InSu
->
DMA_Mode
 = 
DMA_Mode_Nm
;

312 
DMA_InSu
->
DMA_Priܙy
 = 
DMA_Priܙy_Low
;

314 
DMA_InSu
->
DMA_M2M
 = 
DMA_M2M_Dib
;

315 
	}
}

325 
	$DMA_Cmd
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
FuniڮS
 
NewS
)

328 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

329 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

331 i(
NewS
 !
DISABLE
)

334 
DMAy_Chlx
->
CCR
 |
DMA_CCR_EN
;

339 
DMAy_Chlx
->
CCR
 &(
ut16_t
)(~
DMA_CCR_EN
);

341 
	}
}

384 
	$DMA_SCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut16_t
 
DaNumb
)

387 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

391 
DMAy_Chlx
->
CNDTR
 = 
DaNumb
;

392 
	}
}

402 
ut16_t
 
	$DMA_GCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
)

405 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

407  ((
ut16_t
)(
DMAy_Chlx
->
CNDTR
));

408 
	}
}

477 
	$DMA_ITCfig
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
)

480 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

481 
	`as_m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

482 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

484 i(
NewS
 !
DISABLE
)

487 
DMAy_Chlx
->
CCR
 |
DMA_IT
;

492 
DMAy_Chlx
->
CCR
 &~
DMA_IT
;

494 
	}
}

556 
FgStus
 
	$DMA_GFgStus
(
ut32_t
 
DMAy_FLAG
)

558 
FgStus
 
bus
 = 
RESET
;

559 
ut32_t
 
tmeg
 = 0;

562 
	`as_m
(
	`IS_DMA_GET_FLAG
(
DMAy_FLAG
));

565 i((
DMAy_FLAG
 & 
FLAG_Mask
!(
ut32_t
)
RESET
)

568 
tmeg
 = 
DMA2
->
ISR
 ;

573 
tmeg
 = 
DMA1
->
ISR
 ;

577 i((
tmeg
 & 
DMAy_FLAG
!(
ut32_t
)
RESET
)

580 
bus
 = 
SET
;

585 
bus
 = 
RESET
;

589  
bus
;

590 
	}
}

651 
	$DMA_CˬFg
(
ut32_t
 
DMAy_FLAG
)

654 
	`as_m
(
	`IS_DMA_CLEAR_FLAG
(
DMAy_FLAG
));

657 i((
DMAy_FLAG
 & 
FLAG_Mask
!(
ut32_t
)
RESET
)

660 
DMA2
->
IFCR
 = 
DMAy_FLAG
;

665 
DMA1
->
IFCR
 = 
DMAy_FLAG
;

667 
	}
}

729 
ITStus
 
	$DMA_GITStus
(
ut32_t
 
DMAy_IT
)

731 
ITStus
 
bus
 = 
RESET
;

732 
ut32_t
 
tmeg
 = 0;

735 
	`as_m
(
	`IS_DMA_GET_IT
(
DMAy_IT
));

738 i((
DMAy_IT
 & 
FLAG_Mask
!(
ut32_t
)
RESET
)

741 
tmeg
 = 
DMA2
->
ISR
;

746 
tmeg
 = 
DMA1
->
ISR
;

750 i((
tmeg
 & 
DMAy_IT
!(
ut32_t
)
RESET
)

753 
bus
 = 
SET
;

758 
bus
 = 
RESET
;

761  
bus
;

762 
	}
}

824 
	$DMA_CˬITPdgB
(
ut32_t
 
DMAy_IT
)

827 
	`as_m
(
	`IS_DMA_CLEAR_IT
(
DMAy_IT
));

830 i((
DMAy_IT
 & 
FLAG_Mask
!(
ut32_t
)
RESET
)

833 
DMA2
->
IFCR
 = 
DMAy_IT
;

838 
DMA1
->
IFCR
 = 
DMAy_IT
;

840 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\ST2C5D~1.C

86 
	~"m32f37x_wwdg.h
"

87 
	~"m32f37x_rcc.h
"

102 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

105 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

106 
	#EWI_BNumb
 0x09

	)

107 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32+ (
EWI_BNumb
 * 4))

	)

112 
	#CFR_WDGTB_MASK
 ((
ut32_t
)0xFFFFFE7F)

	)

113 
	#CFR_W_MASK
 ((
ut32_t
)0xFFFFFF80)

	)

114 
	#BIT_MASK
 ((
ut8_t
)0x7F)

	)

142 
	$WWDG_DeIn
()

144 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
ENABLE
);

145 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
DISABLE
);

146 
	}
}

158 
	$WWDG_SPsr
(
ut32_t
 
WWDG_Psr
)

160 
ut32_t
 
tmeg
 = 0;

162 
	`as_m
(
	`IS_WWDG_PRESCALER
(
WWDG_Psr
));

164 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_MASK
;

166 
tmeg
 |
WWDG_Psr
;

168 
WWDG
->
CFR
 = 
tmeg
;

169 
	}
}

177 
	$WWDG_SWdowVue
(
ut8_t
 
WdowVue
)

179 
__IO
 
ut32_t
 
tmeg
 = 0;

182 
	`as_m
(
	`IS_WWDG_WINDOW_VALUE
(
WdowVue
));

185 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_W_MASK
;

188 
tmeg
 |
WdowVue
 & (
ut32_t

BIT_MASK
;

191 
WWDG
->
CFR
 = 
tmeg
;

192 
	}
}

200 
	$WWDG_EbIT
()

202 *(
__IO
 
ut32_t
 *
CFR_EWI_BB
 = (ut32_t)
ENABLE
;

203 
	}
}

212 
	$WWDG_SCou
(
ut8_t
 
Cou
)

215 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

218 
WWDG
->
CR
 = 
Cou
 & 
BIT_MASK
;

219 
	}
}

244 
	$WWDG_Eb
(
ut8_t
 
Cou
)

247 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

248 
WWDG
->
CR
 = 
WWDG_CR_WDGA
 | 
Cou
;

249 
	}
}

272 
FgStus
 
	$WWDG_GFgStus
()

274 
FgStus
 
bus
 = 
RESET
;

276 i((
WWDG
->
SR
!(
ut32_t
)
RESET
)

278 
bus
 = 
SET
;

282 
bus
 = 
RESET
;

284  
bus
;

285 
	}
}

292 
	$WWDG_CˬFg
()

294 
WWDG
->
SR
 = (
ut32_t
)
RESET
;

295 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\ST2D95~1.C

117 
	~"m32f37x_tim.h
"

118 
	~"m32f37x_rcc.h
"

133 
	#SMCR_ETR_MASK
 ((
ut16_t
)0x00FF)

	)

134 
	#CCMR_OFFSET
 ((
ut16_t
)0x0018)

	)

135 
	#CCER_CCE_SET
 ((
ut16_t
)0x0001)

	)

136 
	#CCER_CCNE_SET
 ((
ut16_t
)0x0004)

	)

142 
TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

143 
ut16_t
 
TIM_ICFr
);

144 
TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

145 
ut16_t
 
TIM_ICFr
);

146 
TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

147 
ut16_t
 
TIM_ICFr
);

148 
TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

149 
ut16_t
 
TIM_ICFr
);

192 
	$TIM_DeIn
(
TIM_TyDef
* 
TIMx
)

195 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

197 i(
TIMx
 =
TIM2
)

199 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
ENABLE
);

200 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
DISABLE
);

202 i(
TIMx
 =
TIM3
)

204 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
ENABLE
);

205 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
DISABLE
);

207 i(
TIMx
 =
TIM4
)

209 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
ENABLE
);

210 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
DISABLE
);

212 i(
TIMx
 =
TIM5
)

214 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
ENABLE
);

215 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
DISABLE
);

217 i(
TIMx
 =
TIM6
)

219 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
ENABLE
);

220 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
DISABLE
);

222 i(
TIMx
 =
TIM7
)

224 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
ENABLE
);

225 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
DISABLE
);

227 i(
TIMx
 =
TIM12
)

229 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
ENABLE
);

230 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
DISABLE
);

232 i(
TIMx
 =
TIM13
)

234 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
ENABLE
);

235 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
DISABLE
);

237 i(
TIMx
 =
TIM14
)

239 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
ENABLE
);

240 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
DISABLE
);

242 i(
TIMx
 =
TIM15
)

244 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM15
, 
ENABLE
);

245 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM15
, 
DISABLE
);

247 i(
TIMx
 =
TIM16
)

249 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM16
, 
ENABLE
);

250 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM16
, 
DISABLE
);

252 i(
TIMx
 =
TIM17
)

254 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM17
, 
ENABLE
);

255 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM17
, 
DISABLE
);

257 i(
TIMx
 =
TIM18
)

259 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM18
, 
ENABLE
);

260 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM18
, 
DISABLE
);

264 i(
TIMx
 =
TIM19
)

266 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM19
, 
ENABLE
);

267 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM19
, 
DISABLE
);

271 
	}
}

283 
	$TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

285 
ut16_t
 
tmp1
 = 0;

288 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

289 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBaInSu
->
TIM_CouMode
));

290 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBaInSu
->
TIM_ClockDivisi
));

292 
tmp1
 = 
TIMx
->
CR1
;

294 if((
TIMx
 =
TIM2
|| (TIMx =
TIM3
)|| (TIMx =
TIM4
|| (TIMx =
TIM5
|| (TIMx =
TIM19
))

297 
tmp1
 &(
ut16_t
)(~((ut16_t)(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
)));

298 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_CouMode
;

301 if((
TIMx
 !
TIM6
&& (TIMx !
TIM7
&& (TIMx !
TIM18
))

304 
tmp1
 &(
ut16_t
)(~((ut16_t)
TIM_CR1_CKD
));

305 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_ClockDivisi
;

308 
TIMx
->
CR1
 = 
tmp1
;

311 
TIMx
->
ARR
 = 
TIM_TimeBaInSu
->
TIM_Piod
 ;

314 
TIMx
->
PSC
 = 
TIM_TimeBaInSu
->
TIM_Psr
;

316 i((
TIMx
 =
TIM15
)|| (TIMx =
TIM16
|| (TIMx =
TIM17
))

319 
TIMx
->
RCR
 = 
TIM_TimeBaInSu
->
TIM_RiCou
;

324 
TIMx
->
EGR
 = 
TIM_PSCRdMode_Immed
;

325 
	}
}

333 
	$TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

336 
TIM_TimeBaInSu
->
TIM_Piod
 = 0xFFFFFFFF;

337 
TIM_TimeBaInSu
->
TIM_Psr
 = 0x0000;

338 
TIM_TimeBaInSu
->
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

339 
TIM_TimeBaInSu
->
TIM_CouMode
 = 
TIM_CouMode_Up
;

340 
TIM_TimeBaInSu
->
TIM_RiCou
 = 0x0000;

341 
	}
}

354 
	$TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
)

357 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

358 
	`as_m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRdMode
));

361 
TIMx
->
PSC
 = 
Psr
;

363 
TIMx
->
EGR
 = 
TIM_PSCRdMode
;

364 
	}
}

378 
	$TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
)

380 
ut16_t
 
tmp1
 = 0;

383 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

384 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouMode
));

386 
tmp1
 = 
TIMx
->
CR1
;

388 
tmp1
 &(
ut16_t
)(~((ut16_t)(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
)));

390 
tmp1
 |
TIM_CouMode
;

392 
TIMx
->
CR1
 = 
tmp1
;

393 
	}
}

402 
	$TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
)

405 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

408 
TIMx
->
CNT
 = 
Cou
;

409 
	}
}

418 
	$TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
)

421 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

424 
TIMx
->
ARR
 = 
Autܖd
;

425 
	}
}

433 
ut32_t
 
	$TIM_GCou
(
TIM_TyDef
* 
TIMx
)

436 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

439  
TIMx
->
CNT
;

440 
	}
}

448 
ut16_t
 
	$TIM_GPsr
(
TIM_TyDef
* 
TIMx
)

451 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

454  
TIMx
->
PSC
;

455 
	}
}

465 
	$TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

468 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

469 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

471 i(
NewS
 !
DISABLE
)

474 
TIMx
->
CR1
 |
TIM_CR1_UDIS
;

479 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_UDIS
);

481 
	}
}

495 
	$TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
)

498 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

499 
	`as_m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_UpdeSour
));

501 i(
TIM_UpdeSour
 !
TIM_UpdeSour_Glob
)

504 
TIMx
->
CR1
 |
TIM_CR1_URS
;

509 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_URS
);

511 
	}
}

521 
	$TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

524 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

525 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

527 i(
NewS
 !
DISABLE
)

530 
TIMx
->
CR1
 |
TIM_CR1_ARPE
;

535 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_ARPE
);

537 
	}
}

549 
	$TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
)

552 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

553 
	`as_m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

556 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_OPM
);

558 
TIMx
->
CR1
 |
TIM_OPMode
;

559 
	}
}

572 
	$TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
)

575 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

576 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

579 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_CKD
);

581 
TIMx
->
CR1
 |
TIM_CKD
;

582 
	}
}

593 
	$TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

596 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

597 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

599 i(
NewS
 !
DISABLE
)

602 
TIMx
->
CR1
 |
TIM_CR1_CEN
;

607 
TIMx
->
CR1
 &(
ut16_t
)(~((ut16_t)
TIM_CR1_CEN
));

609 
	}
}

650 
	$TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
)

653 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

654 
	`as_m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInSu
->
TIM_OSSRS
));

655 
	`as_m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInSu
->
TIM_OSSIS
));

656 
	`as_m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInSu
->
TIM_LOCKLev
));

657 
	`as_m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInSu
->
TIM_Bak
));

658 
	`as_m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInSu
->
TIM_BakPެy
));

659 
	`as_m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInSu
->
TIM_AutomicOuut
));

662 
TIMx
->
BDTR
 |(
ut32_t
)
TIM_BDTRInSu
->
TIM_OSSRS
 | TIM_BDTRInSu->
TIM_OSSIS
 |

663 
TIM_BDTRInSu
->
TIM_LOCKLev
 | TIM_BDTRInSu->
TIM_DdTime
 |

664 
TIM_BDTRInSu
->
TIM_Bak
 | TIM_BDTRInSu->
TIM_BakPެy
 |

665 
TIM_BDTRInSu
->
TIM_AutomicOuut
;

666 
	}
}

674 
	$TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
)

677 
TIM_BDTRInSu
->
TIM_OSSRS
 = 
TIM_OSSRS_Dib
;

678 
TIM_BDTRInSu
->
TIM_OSSIS
 = 
TIM_OSSIS_Dib
;

679 
TIM_BDTRInSu
->
TIM_LOCKLev
 = 
TIM_LOCKLev_OFF
;

680 
TIM_BDTRInSu
->
TIM_DdTime
 = 0x00;

681 
TIM_BDTRInSu
->
TIM_Bak
 = 
TIM_Bak_Dib
;

682 
TIM_BDTRInSu
->
TIM_BakPެy
 = 
TIM_BakPެy_Low
;

683 
TIM_BDTRInSu
->
TIM_AutomicOuut
 = 
TIM_AutomicOuut_Dib
;

684 
	}
}

693 
	$TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

696 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

697 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

698 i(
NewS
 !
DISABLE
)

701 
TIMx
->
BDTR
 |
TIM_BDTR_MOE
;

706 
TIMx
->
BDTR
 &(
ut16_t
)(~((ut16_t)
TIM_BDTR_MOE
));

708 
	}
}

766 
	$TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

768 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

771 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

772 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

773 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

774 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

776 
TIMx
->
CCER
 &(
ut16_t
)(~(ut16_t)
TIM_CCER_CC1E
);

778 
tmpcr
 = 
TIMx
->
CCER
;

780 
tmp2
 = 
TIMx
->
CR2
;

783 
tmpccmrx
 = 
TIMx
->
CCMR1
;

786 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR1_OC1M
));

787 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR1_CC1S
));

790 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

793 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC1P
));

795 
tmpcr
 |
TIM_OCInSu
->
TIM_OCPެy
;

798 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutS
;

800 if((
TIMx
 =
TIM15
|| (TIMx =
TIM16
|| (TIMx =
TIM17
))

802 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

803 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

804 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

805 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

808 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC1NP
));

810 
tmpcr
 |
TIM_OCInSu
->
TIM_OCNPެy
;

813 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC1NE
));

815 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutNS
;

818 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS1
));

819 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS1N
));

822 
tmp2
 |
TIM_OCInSu
->
TIM_OCIdS
;

824 
tmp2
 |
TIM_OCInSu
->
TIM_OCNIdS
;

827 
TIMx
->
CR2
 = 
tmp2
;

830 
TIMx
->
CCMR1
 = 
tmpccmrx
;

833 
TIMx
->
CCR1
 = 
TIM_OCInSu
->
TIM_Pul
;

836 
TIMx
->
CCER
 = 
tmpcr
;

837 
	}
}

848 
	$TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

850 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

853 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

854 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

855 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

856 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

858 
TIMx
->
CCER
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC2E
));

861 
tmpcr
 = 
TIMx
->
CCER
;

863 
tmp2
 = 
TIMx
->
CR2
;

866 
tmpccmrx
 = 
TIMx
->
CCMR1
;

869 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR1_OC2M
));

870 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR1_CC2S
));

873 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

876 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC2P
));

878 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 4);

881 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 4);

884 
TIMx
->
CR2
 = 
tmp2
;

887 
TIMx
->
CCMR1
 = 
tmpccmrx
;

890 
TIMx
->
CCR2
 = 
TIM_OCInSu
->
TIM_Pul
;

893 
TIMx
->
CCER
 = 
tmpcr
;

894 
	}
}

905 
	$TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

907 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

910 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

911 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

912 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

913 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

915 
TIMx
->
CCER
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC3E
));

918 
tmpcr
 = 
TIMx
->
CCER
;

920 
tmp2
 = 
TIMx
->
CR2
;

923 
tmpccmrx
 = 
TIMx
->
CCMR2
;

926 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR2_OC3M
));

927 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR2_CC3S
));

929 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

932 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC3P
));

934 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 8);

937 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 8);

940 
TIMx
->
CR2
 = 
tmp2
;

943 
TIMx
->
CCMR2
 = 
tmpccmrx
;

946 
TIMx
->
CCR3
 = 
TIM_OCInSu
->
TIM_Pul
;

949 
TIMx
->
CCER
 = 
tmpcr
;

950 
	}
}

961 
	$TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

963 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

966 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

967 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

968 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

969 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

971 
TIMx
->
CCER
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC4E
));

974 
tmpcr
 = 
TIMx
->
CCER
;

976 
tmp2
 = 
TIMx
->
CR2
;

979 
tmpccmrx
 = 
TIMx
->
CCMR2
;

982 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR2_OC4M
));

983 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR2_CC4S
));

986 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

989 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC4P
));

991 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 12);

994 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 12);

997 
TIMx
->
CR2
 = 
tmp2
;

1000 
TIMx
->
CCMR2
 = 
tmpccmrx
;

1003 
TIMx
->
CCR4
 = 
TIM_OCInSu
->
TIM_Pul
;

1006 
TIMx
->
CCER
 = 
tmpcr
;

1007 
	}
}

1015 
	$TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
)

1018 
TIM_OCInSu
->
TIM_OCMode
 = 
TIM_OCMode_Timg
;

1019 
TIM_OCInSu
->
TIM_OuutS
 = 
TIM_OuutS_Dib
;

1020 
TIM_OCInSu
->
TIM_OuutNS
 = 
TIM_OuutNS_Dib
;

1021 
TIM_OCInSu
->
TIM_Pul
 = 0x0000000;

1022 
TIM_OCInSu
->
TIM_OCPެy
 = 
TIM_OCPެy_High
;

1023 
TIM_OCInSu
->
TIM_OCNPެy
 = 
TIM_OCPެy_High
;

1024 
TIM_OCInSu
->
TIM_OCIdS
 = 
TIM_OCIdS_Ret
;

1025 
TIM_OCInSu
->
TIM_OCNIdS
 = 
TIM_OCNIdS_Ret
;

1026 
	}
}

1052 
	$TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
)

1054 
ut32_t
 
tmp
 = 0;

1055 
ut16_t
 
tmp1
 = 0;

1058 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1059 
	`as_m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

1061 
tmp
 = (
ut32_t

TIMx
;

1062 
tmp
 +
CCMR_OFFSET
;

1064 
tmp1
 = 
CCER_CCE_SET
 << (
ut16_t
)
TIM_Chl
;

1067 
TIMx
->
CCER
 &(
ut16_t
~
tmp1
;

1069 if((
TIM_Chl
 =
TIM_Chl_1
||(TIM_Ch=
TIM_Chl_3
))

1071 
tmp
 +(
TIM_Chl
>>1);

1074 *(
__IO
 
ut32_t
 *
tmp
 &(ut32_t)~((ut32_t)
TIM_CCMR1_OC1M
);

1077 *(
__IO
 
ut32_t
 *
tmp
 |
TIM_OCMode
;

1081 
tmp
 +(
ut16_t
)(
TIM_Chl
 - (uint16_t)4)>> (uint16_t)1;

1084 *(
__IO
 
ut32_t
 *
tmp
 &(ut32_t)~((ut32_t)
TIM_CCMR1_OC2M
);

1087 *(
__IO
 
ut32_t
 *
tmp
 |(
ut16_t
)(
TIM_OCMode
 << 8);

1089 
	}
}

1098 
	$TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
)

1101 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1104 
TIMx
->
CCR1
 = 
Com1
;

1105 
	}
}

1113 
	$TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
)

1116 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1119 
TIMx
->
CCR2
 = 
Com2
;

1120 
	}
}

1128 
	$TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
)

1131 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1134 
TIMx
->
CCR3
 = 
Com3
;

1135 
	}
}

1143 
	$TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
)

1146 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1149 
TIMx
->
CCR4
 = 
Com4
;

1150 
	}
}

1162 
	$TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1164 
ut16_t
 
tmpccmr1
 = 0;

1166 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1167 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1168 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1170 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC1M
);

1172 
tmpccmr1
 |
TIM_FdAi
;

1174 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1175 
	}
}

1187 
	$TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1189 
ut16_t
 
tmpccmr1
 = 0;

1192 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1193 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1195 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1197 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC2M
);

1199 
tmpccmr1
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1201 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1202 
	}
}

1213 
	$TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1215 
ut16_t
 
tmpccmr2
 = 0;

1218 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1219 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1221 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1223 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC3M
);

1225 
tmpccmr2
 |
TIM_FdAi
;

1227 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1228 
	}
}

1239 
	$TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1241 
ut16_t
 
tmpccmr2
 = 0;

1243 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1244 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1246 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1248 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC4M
);

1250 
tmpccmr2
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1252 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1253 
	}
}

1262 
	$TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1265 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

1266 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1267 i(
NewS
 !
DISABLE
)

1270 
TIMx
->
CR2
 |
TIM_CR2_CCPC
;

1275 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_CCPC
);

1277 
	}
}

1289 
	$TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1291 
ut16_t
 
tmpccmr1
 = 0;

1293 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1294 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1296 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1298 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC1PE
);

1300 
tmpccmr1
 |
TIM_OCPld
;

1302 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1303 
	}
}

1315 
	$TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1317 
ut16_t
 
tmpccmr1
 = 0;

1319 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1320 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1322 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1324 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC2PE
);

1326 
tmpccmr1
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1328 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1329 
	}
}

1340 
	$TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1342 
ut16_t
 
tmpccmr2
 = 0;

1345 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1346 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1348 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1350 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC3PE
);

1352 
tmpccmr2
 |
TIM_OCPld
;

1354 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1355 
	}
}

1366 
	$TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1368 
ut16_t
 
tmpccmr2
 = 0;

1371 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1372 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1374 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1376 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC4PE
);

1378 
tmpccmr2
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1380 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1381 
	}
}

1393 
	$TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1395 
ut16_t
 
tmpccmr1
 = 0;

1398 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1399 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1402 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1404 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC1FE
);

1406 
tmpccmr1
 |
TIM_OCFa
;

1408 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1409 
	}
}

1420 
	$TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1422 
ut16_t
 
tmpccmr1
 = 0;

1425 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1426 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1429 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1431 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC2FE
);

1433 
tmpccmr1
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1435 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1436 
	}
}

1447 
	$TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1449 
ut16_t
 
tmpccmr2
 = 0;

1452 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1453 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1456 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1458 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC3FE
);

1460 
tmpccmr2
 |
TIM_OCFa
;

1462 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1463 
	}
}

1474 
	$TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1476 
ut16_t
 
tmpccmr2
 = 0;

1479 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1480 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1483 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1485 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC4FE
);

1487 
tmpccmr2
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1489 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1490 
	}
}

1501 
	$TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1503 
ut16_t
 
tmpccmr1
 = 0;

1506 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1507 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1509 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1511 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC1CE
);

1513 
tmpccmr1
 |
TIM_OCCˬ
;

1515 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1516 
	}
}

1528 
	$TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1530 
ut16_t
 
tmpccmr1
 = 0;

1533 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1534 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1536 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1538 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC2CE
);

1540 
tmpccmr1
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1542 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1543 
	}
}

1554 
	$TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1556 
ut16_t
 
tmpccmr2
 = 0;

1559 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1560 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1562 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1564 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC3CE
);

1566 
tmpccmr2
 |
TIM_OCCˬ
;

1568 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1569 
	}
}

1580 
	$TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1582 
ut16_t
 
tmpccmr2
 = 0;

1585 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1586 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1588 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1590 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC4CE
);

1592 
tmpccmr2
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1594 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1595 
	}
}

1607 
	$TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1609 
ut16_t
 
tmpcr
 = 0;

1612 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1613 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1615 
tmpcr
 = 
TIMx
->
CCER
;

1617 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC1P
);

1618 
tmpcr
 |
TIM_OCPެy
;

1620 
TIMx
->
CCER
 = 
tmpcr
;

1621 
	}
}

1632 
	$TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1634 
ut16_t
 
tmpcr
 = 0;

1636 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1637 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1639 
tmpcr
 = 
TIMx
->
CCER
;

1641 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC1NP
);

1642 
tmpcr
 |
TIM_OCNPެy
;

1644 
TIMx
->
CCER
 = 
tmpcr
;

1645 
	}
}

1656 
	$TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1658 
ut16_t
 
tmpcr
 = 0;

1661 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1662 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1664 
tmpcr
 = 
TIMx
->
CCER
;

1666 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC2P
);

1667 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 4);

1669 
TIMx
->
CCER
 = 
tmpcr
;

1670 
	}
}

1681 
	$TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1683 
ut16_t
 
tmpcr
 = 0;

1686 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1687 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1689 
tmpcr
 = 
TIMx
->
CCER
;

1691 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC3P
);

1692 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 8);

1694 
TIMx
->
CCER
 = 
tmpcr
;

1695 
	}
}

1706 
	$TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1708 
ut16_t
 
tmpcr
 = 0;

1711 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1712 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1714 
tmpcr
 = 
TIMx
->
CCER
;

1716 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC4P
);

1717 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 12);

1719 
TIMx
->
CCER
 = 
tmpcr
;

1720 
	}
}

1731 
	$TIM_SeOCREFCˬ
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCRenCˬ
)

1734 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1735 
	`as_m
(
	`TIM_OCREFERENCECECLEAR_SOURCE
(
TIM_OCRenCˬ
));

1738 
TIMx
->
SMCR
 &(
ut16_t
)~((ut16_t)
TIM_SMCR_OCCS
);

1739 
TIMx
->
SMCR
 |
TIM_OCRenCˬ
;

1740 
	}
}

1756 
	$TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
)

1758 
ut16_t
 
tmp
 = 0;

1761 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1762 
	`as_m
(
	`IS_TIM_CCX
(
TIM_CCx
));

1764 
tmp
 = 
CCER_CCE_SET
 << 
TIM_Chl
;

1767 
TIMx
->
CCER
 &(
ut16_t
)~ 
tmp
;

1770 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCx
 << 
TIM_Chl
);

1771 
	}
}

1785 
	$TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
)

1787 
ut16_t
 
tmp
 = 0;

1790 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1791 
	`as_m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Chl
));

1792 
	`as_m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

1794 
tmp
 = 
CCER_CCNE_SET
 << 
TIM_Chl
;

1797 
TIMx
->
CCER
 &(
ut16_t
~
tmp
;

1800 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCxN
 << 
TIM_Chl
);

1801 
	}
}

1810 
	$TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1813 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1814 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1815 i(
NewS
 !
DISABLE
)

1818 
TIMx
->
CR2
 |
TIM_CR2_CCUS
;

1823 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_CCUS
);

1825 
	}
}

1886 
	$TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

1889 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_ICInSu
->
TIM_Chl
));

1890 
	`as_m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInSu
->
TIM_ICSei
));

1891 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInSu
->
TIM_ICPsr
));

1892 
	`as_m
(
	`IS_TIM_IC_FILTER
(
TIM_ICInSu
->
TIM_ICFr
));

1894 
	`as_m
(
	`IS_TIM_IC_POLARITY_LITE
(
TIM_ICInSu
->
TIM_ICPެy
));

1896 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

1898 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1900 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1901 
TIM_ICInSu
->
TIM_ICSei
,

1902 
TIM_ICInSu
->
TIM_ICFr
);

1904 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1906 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_2
)

1908 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1910 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1911 
TIM_ICInSu
->
TIM_ICSei
,

1912 
TIM_ICInSu
->
TIM_ICFr
);

1914 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1916 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_3
)

1918 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1920 
	`TI3_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1921 
TIM_ICInSu
->
TIM_ICSei
,

1922 
TIM_ICInSu
->
TIM_ICFr
);

1924 
	`TIM_SIC3Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1928 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1930 
	`TI4_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1931 
TIM_ICInSu
->
TIM_ICSei
,

1932 
TIM_ICInSu
->
TIM_ICFr
);

1934 
	`TIM_SIC4Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1936 
	}
}

1944 
	$TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
)

1947 
TIM_ICInSu
->
TIM_Chl
 = 
TIM_Chl_1
;

1948 
TIM_ICInSu
->
TIM_ICPެy
 = 
TIM_ICPެy_Risg
;

1949 
TIM_ICInSu
->
TIM_ICSei
 = 
TIM_ICSei_DeTI
;

1950 
TIM_ICInSu
->
TIM_ICPsr
 = 
TIM_ICPSC_DIV1
;

1951 
TIM_ICInSu
->
TIM_ICFr
 = 0x00;

1952 
	}
}

1963 
	$TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

1965 
ut16_t
 
icposެy
 = 
TIM_ICPެy_Risg
;

1966 
ut16_t
 
icposei
 = 
TIM_ICSei_DeTI
;

1968 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1970 i(
TIM_ICInSu
->
TIM_ICPެy
 =
TIM_ICPެy_Risg
)

1972 
icposެy
 = 
TIM_ICPެy_Flg
;

1976 
icposެy
 = 
TIM_ICPެy_Risg
;

1979 i(
TIM_ICInSu
->
TIM_ICSei
 =
TIM_ICSei_DeTI
)

1981 
icposei
 = 
TIM_ICSei_IndeTI
;

1985 
icposei
 = 
TIM_ICSei_DeTI
;

1987 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

1990 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

1991 
TIM_ICInSu
->
TIM_ICFr
);

1993 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1995 
	`TI2_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

1997 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2002 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

2003 
TIM_ICInSu
->
TIM_ICFr
);

2005 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2007 
	`TI1_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

2009 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2011 
	}
}

2019 
ut32_t
 
	$TIM_GCtu1
(
TIM_TyDef
* 
TIMx
)

2022 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2025  
TIMx
->
CCR1
;

2026 
	}
}

2033 
ut32_t
 
	$TIM_GCtu2
(
TIM_TyDef
* 
TIMx
)

2036 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2039  
TIMx
->
CCR2
;

2040 
	}
}

2047 
ut32_t
 
	$TIM_GCtu3
(
TIM_TyDef
* 
TIMx
)

2050 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2053  
TIMx
->
CCR3
;

2054 
	}
}

2061 
ut32_t
 
	$TIM_GCtu4
(
TIM_TyDef
* 
TIMx
)

2064 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2067  
TIMx
->
CCR4
;

2068 
	}
}

2082 
	$TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2085 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2086 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2089 
TIMx
->
CCMR1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_IC1PSC
);

2091 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2092 
	}
}

2105 
	$TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2108 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2109 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2112 
TIMx
->
CCMR1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_IC2PSC
);

2114 
TIMx
->
CCMR1
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2115 
	}
}

2128 
	$TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2131 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2132 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2135 
TIMx
->
CCMR2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_IC3PSC
);

2137 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2138 
	}
}

2151 
	$TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2154 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2155 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2158 
TIMx
->
CCMR2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_IC4PSC
);

2160 
TIMx
->
CCMR2
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2161 
	}
}

2203 
	$TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
)

2206 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2207 
	`as_m
(
	`IS_TIM_IT
(
TIM_IT
));

2208 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2210 i(
NewS
 !
DISABLE
)

2213 
TIMx
->
DIER
 |
TIM_IT
;

2218 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_IT
;

2220 
	}
}

2243 
	$TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
)

2246 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2247 
	`as_m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvtSour
));

2249 
TIMx
->
EGR
 = 
TIM_EvtSour
;

2250 
	}
}

2279 
FgStus
 
	$TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2281 
ITStus
 
bus
 = 
RESET
;

2284 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2285 
	`as_m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2287 i((
TIMx
->
SR
 & 
TIM_FLAG
!(
ut16_t
)
RESET
)

2289 
bus
 = 
SET
;

2293 
bus
 = 
RESET
;

2295  
bus
;

2296 
	}
}

2324 
	$TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2327 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2328 
	`as_m
(
	`IS_TIM_CLEAR_FLAG
(
TIM_FLAG
));

2331 
TIMx
->
SR
 = (
ut16_t
)~
TIM_FLAG
;

2332 
	}
}

2356 
ITStus
 
	$TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2358 
ITStus
 
bus
 = 
RESET
;

2359 
ut16_t
 
us
 = 0x0, 
ab
 = 0x0;

2362 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2363 
	`as_m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2365 
us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2367 
ab
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2368 i((
us
 !(
ut16_t
)
RESET
&& (
ab
 != (uint16_t)RESET))

2370 
bus
 = 
SET
;

2374 
bus
 = 
RESET
;

2376  
bus
;

2377 
	}
}

2401 
	$TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2404 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2405 
	`as_m
(
	`IS_TIM_IT
(
TIM_IT
));

2408 
TIMx
->
SR
 = (
ut16_t
)~
TIM_IT
;

2409 
	}
}

2438 
	$TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
)

2441 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2442 
	`as_m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa
));

2443 
	`as_m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABurLgth
));

2445 
TIMx
->
DCR
 = 
TIM_DMABa
 | 
TIM_DMABurLgth
;

2446 
	}
}

2465 
	$TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
)

2468 
	`as_m
(
	`IS_TIM_LIST9_PERIPH
(
TIMx
));

2469 
	`as_m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour
));

2470 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2472 i(
NewS
 !
DISABLE
)

2475 
TIMx
->
DIER
 |
TIM_DMASour
;

2480 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_DMASour
;

2482 
	}
}

2491 
	$TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2494 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2495 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2497 i(
NewS
 !
DISABLE
)

2500 
TIMx
->
CR2
 |
TIM_CR2_CCDS
;

2505 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_CCDS
);

2507 
	}
}

2530 
	$TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
)

2533 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2535 
TIMx
->
SMCR
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_SMS
));

2536 
	}
}

2549 
	$TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

2552 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2553 
	`as_m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

2555 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_IutTriggSour
);

2557 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

2558 
	}
}

2576 
	$TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

2577 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
)

2580 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2581 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPެy
));

2582 
	`as_m
(
	`IS_TIM_IC_FILTER
(
ICFr
));

2585 i(
TIM_TIxExCLKSour
 =
TIM_TIxExCLK1Sour_TI2
)

2587 
	`TI2_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

2591 
	`TI1_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

2594 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_TIxExCLKSour
);

2596 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

2597 
	}
}

2616 
	$TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

2617 
ut16_t
 
ExtTRGFr
)

2619 
ut16_t
 
tmpsm
 = 0;

2622 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2623 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

2624 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

2625 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

2628 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

2631 
tmpsm
 = 
TIMx
->
SMCR
;

2633 
tmpsm
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_SMS
));

2635 
tmpsm
 |
TIM_SveMode_Ex1
;

2637 
tmpsm
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_TS
));

2638 
tmpsm
 |
TIM_TS_ETRF
;

2640 
TIMx
->
SMCR
 = 
tmpsm
;

2641 
	}
}

2660 
	$TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

2661 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

2664 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2665 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

2666 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

2667 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

2670 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

2672 
TIMx
->
SMCR
 |
TIM_SMCR_ECE
;

2673 
	}
}

2726 
	$TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

2728 
ut16_t
 
tmpsm
 = 0;

2731 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2732 
	`as_m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

2735 
tmpsm
 = 
TIMx
->
SMCR
;

2737 
tmpsm
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_TS
));

2739 
tmpsm
 |
TIM_IutTriggSour
;

2741 
TIMx
->
SMCR
 = 
tmpsm
;

2742 
	}
}

2766 
	$TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
)

2769 
	`as_m
(
	`IS_TIM_LIST7_PERIPH
(
TIMx
));

2770 
	`as_m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour
));

2773 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_MMS
);

2775 
TIMx
->
CR2
 |
TIM_TRGOSour
;

2776 
	}
}

2790 
	$TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
)

2793 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2794 
	`as_m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SveMode
));

2797 
TIMx
->
SMCR
 &(
ut16_t
)~((ut16_t)
TIM_SMCR_SMS
);

2799 
TIMx
->
SMCR
 |
TIM_SveMode
;

2800 
	}
}

2812 
	$TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
)

2815 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2816 
	`as_m
(
	`IS_TIM_MSM_STATE
(
TIM_MaSveMode
));

2819 
TIMx
->
SMCR
 &(
ut16_t
)~((ut16_t)
TIM_SMCR_MSM
);

2822 
TIMx
->
SMCR
 |
TIM_MaSveMode
;

2823 
	}
}

2842 
	$TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

2843 
ut16_t
 
ExtTRGFr
)

2845 
ut16_t
 
tmpsm
 = 0;

2848 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2849 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

2850 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

2851 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

2853 
tmpsm
 = 
TIMx
->
SMCR
;

2855 
tmpsm
 &
SMCR_ETR_MASK
;

2857 
tmpsm
 |(
ut16_t
)(
TIM_ExtTRGPsr
 | (ut16_t)(
TIM_ExtTRGPެy
 | (ut16_t)(
ExtTRGFr
 << (uint16_t)8)));

2859 
TIMx
->
SMCR
 = 
tmpsm
;

2860 
	}
}

2897 
	$TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

2898 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
)

2900 
ut16_t
 
tmpsm
 = 0;

2901 
ut16_t
 
tmpccmr1
 = 0;

2902 
ut16_t
 
tmpcr
 = 0;

2905 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2906 
	`as_m
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodMode
));

2907 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pެy
));

2908 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pެy
));

2911 
tmpsm
 = 
TIMx
->
SMCR
;

2913 
tmpccmr1
 = 
TIMx
->
CCMR1
;

2915 
tmpcr
 = 
TIMx
->
CCER
;

2917 
tmpsm
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_SMS
));

2918 
tmpsm
 |
TIM_EncodMode
;

2920 
tmpccmr1
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCMR1_CC1S
)& (ut16_t)(~((ut16_t)
TIM_CCMR1_CC2S
)));

2921 
tmpccmr1
 |
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

2923 
tmpcr
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCER_CC1P
)& ((ut16_t)~((ut16_t)
TIM_CCER_CC2P
)));

2924 
tmpcr
 |(
ut16_t
)(
TIM_IC1Pެy
 | (ut16_t)(
TIM_IC2Pެy
 << (uint16_t)4));

2926 
TIMx
->
SMCR
 = 
tmpsm
;

2928 
TIMx
->
CCMR1
 = 
tmpccmr1
;

2930 
TIMx
->
CCER
 = 
tmpcr
;

2931 
	}
}

2940 
	$TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2943 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2944 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2946 i(
NewS
 !
DISABLE
)

2949 
TIMx
->
CR2
 |
TIM_CR2_TI1S
;

2954 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_TI1S
);

2956 
	}
}

2987 
	$TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
)

2990 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2991 
	`as_m
(
	`IS_TIM_REMAP
(
TIM_Rem
));

2994 
TIMx
->
OR
 = 
TIM_Rem
;

2995 
	}
}

3016 
	$TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3017 
ut16_t
 
TIM_ICFr
)

3019 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0;

3021 
TIMx
->
CCER
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC1E
);

3022 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3023 
tmpcr
 = 
TIMx
->
CCER
;

3025 
tmpccmr1
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCMR1_CC1S
)& ((ut16_t)~((ut16_t)
TIM_CCMR1_IC1F
)));

3026 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

3029 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
));

3030 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC1E
);

3033 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3034 
TIMx
->
CCER
 = 
tmpcr
;

3035 
	}
}

3054 
	$TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3055 
ut16_t
 
TIM_ICFr
)

3057 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3059 
TIMx
->
CCER
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC2E
);

3060 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3061 
tmpcr
 = 
TIMx
->
CCER
;

3062 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 4);

3064 
tmpccmr1
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCMR1_CC2S
)& ((ut16_t)~((ut16_t)
TIM_CCMR1_IC2F
)));

3065 
tmpccmr1
 |(
ut16_t
)(
TIM_ICFr
 << 12);

3066 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 << 8);

3069 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
));

3070 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC2E
);

3073 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

3074 
TIMx
->
CCER
 = 
tmpcr
;

3075 
	}
}

3094 
	$TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3095 
ut16_t
 
TIM_ICFr
)

3097 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3099 
TIMx
->
CCER
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC3E
);

3100 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3101 
tmpcr
 = 
TIMx
->
CCER
;

3102 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 8);

3104 
tmpccmr2
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCMR2_CC3S
)& ((ut16_t)~((ut16_t)
TIM_CCMR2_IC3F
)));

3105 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

3108 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
));

3109 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC3E
);

3112 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3113 
TIMx
->
CCER
 = 
tmpcr
;

3114 
	}
}

3133 
	$TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3134 
ut16_t
 
TIM_ICFr
)

3136 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3139 
TIMx
->
CCER
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC4E
);

3140 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3141 
tmpcr
 = 
TIMx
->
CCER
;

3142 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 12);

3144 
tmpccmr2
 &(
ut16_t
)((ut16_t)(~(ut16_t)
TIM_CCMR2_CC4S
& ((ut16_t)~((ut16_t)
TIM_CCMR2_IC4F
)));

3145 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 << 8);

3146 
tmpccmr2
 |(
ut16_t
)(
TIM_ICFr
 << 12);

3149 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC3P
 | 
TIM_CCER_CC4NP
));

3150 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC4E
);

3153 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3154 
TIMx
->
CCER
 = 
tmpcr
;

3155 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\ST4CAA~1.C

87 
	~"m32f37x_sdadc.h
"

88 
	~"m32f37x_rcc.h
"

102 
	#CR2_CLEAR_MASK
 ((
ut32_t
)0xFE30FFFF)

	)

138 
	$SDADC_DeIn
(
SDADC_TyDef
* 
SDADCx
)

141 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

143 if(
SDADCx
 =
SDADC1
)

146 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDADC1
, 
ENABLE
);

148 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDADC1
, 
DISABLE
);

150 if(
SDADCx
 =
SDADC2
)

153 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDADC2
, 
ENABLE
);

155 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDADC2
, 
DISABLE
);

160 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDADC3
, 
ENABLE
);

162 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDADC3
, 
DISABLE
);

164 
	}
}

179 
	$SDADC_In
(
SDADC_TyDef
* 
SDADCx
, 
SDADC_InTyDef
* 
SDADC_InSu
)

181 
ut32_t
 
tmp2
 = 0;

184 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

185 
	`as_m
(
	`IS_SDADC_REGULAR_CHANNEL
(
SDADC_InSu
->
SDADC_Chl
));

186 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
SDADC_InSu
->
SDADC_CtuousCvMode
));

187 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
SDADC_InSu
->
SDADC_FaCvsiMode
));

191 
tmp2
 = 
SDADCx
->
CR2
;

194 
tmp2
 &
CR2_CLEAR_MASK
;

200 
tmp2
 |(
ut32_t
)(((ut32_t)
SDADC_InSu
->
SDADC_CtuousCvMode
<<22) |

201 (
SDADC_InSu
->
SDADC_FaCvsiMode
<<(
ut32_t
)24) |

202 (
SDADC_InSu
->
SDADC_Chl
 & 
SDADC_CR2_RCH
));

205 
SDADCx
->
CR2
 = 
tmp2
;

206 
	}
}

214 
	$SDADC_SuIn
(
SDADC_InTyDef
* 
SDADC_InSu
)

219 
SDADC_InSu
->
SDADC_Chl
 = 
SDADC_Chl_0
;

222 
SDADC_InSu
->
SDADC_CtuousCvMode
 = 
DISABLE
;

225 
SDADC_InSu
->
SDADC_FaCvsiMode
 = 
DISABLE
;

226 
	}
}

237 
	$SDADC_AINIn
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_Cf
, 
SDADC_AINSuTyDef
* 
SDADC_AINSu
)

239 
ut32_t
 
tmp
 = 0;

242 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

243 
	`as_m
(
	`IS_SDADC_CONF
(
SDADC_Cf
));

244 
	`as_m
(
	`IS_SDADC_INPUT_MODE
(
SDADC_AINSu
->
SDADC_IutMode
));

245 
	`as_m
(
	`IS_SDADC_GAIN
(
SDADC_AINSu
->
SDADC_Ga
));

246 
	`as_m
(
	`IS_SDADC_COMMON_MODE
(
SDADC_AINSu
->
SDADC_CommMode
));

247 
	`as_m
(
	`IS_SDADC_OFFSET_VALUE
(
SDADC_AINSu
->
SDADC_Offt
));

250 
tmp
 = (
ut32_t
)((ut32_t)
SDADCx
 + 0x00000020);

253 
tmp
 = (
ut32_t
)(
SDADC_Cf
 << 2) +mp;

256 *(
__IO
 
ut32_t
 *(
tmp
(ut32_t(
SDADC_AINSu
->
SDADC_IutMode
 |

257 
SDADC_AINSu
->
SDADC_Ga
 |

258 
SDADC_AINSu
->
SDADC_CommMode
 |

259 
SDADC_AINSu
->
SDADC_Offt
);

260 
	}
}

268 
	$SDADC_AINSuIn
(
SDADC_AINSuTyDef
* 
SDADC_AINSu
)

273 
SDADC_AINSu
->
SDADC_IutMode
 = 
SDADC_IutMode_Diff
;

276 
SDADC_AINSu
->
SDADC_Ga
 = 
SDADC_Ga_1
;

279 
SDADC_AINSu
->
SDADC_CommMode
 = 
SDADC_CommMode_VSSA
;

282 
SDADC_AINSu
->
SDADC_Offt
 = 0;

283 
	}
}

310 
	$SDADC_ChlCfig
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_Chl
, ut32_
SDADC_Cf
)

312 
ut32_t
 
chum
 = 0;

315 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

316 
	`as_m
(
	`IS_SDADC_INJECTED_CHANNEL
(
SDADC_Chl
));

317 
	`as_m
(
	`IS_SDADC_CONF
(
SDADC_Cf
));

320 if(
SDADC_Chl
 !
SDADC_Chl_8
)

323 
chum
 = (
ut32_t
)(
SDADC_Chl
>>16);

325 
SDADCx
->
CONFCHR1
 |(
ut32_t
(
SDADC_Cf
 << (
chum
 << 2));

329 
SDADCx
->
CONFCHR2
 = (
ut32_t
(
SDADC_Cf
);

331 
	}
}

342 
	$SDADC_Cmd
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
)

345 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

346 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

348 i(
NewS
 !
DISABLE
)

351 
SDADCx
->
CR2
 |(
ut32_t
)
SDADC_CR2_ADON
;

356 
SDADCx
->
CR2
 &(
ut32_t
)(~
SDADC_CR2_ADON
);

358 
	}
}

373 
	$SDADC_InModeCmd
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
)

376 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

377 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

379 i(
NewS
 !
DISABLE
)

382 
SDADCx
->
CR1
 |(
ut32_t
)
SDADC_CR1_INIT
;

387 
SDADCx
->
CR1
 &(
ut32_t
)(~
SDADC_CR1_INIT
);

389 
	}
}

404 
	$SDADC_FaCvsiCmd
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
)

407 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

408 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

410 i(
NewS
 !
DISABLE
)

413 
SDADCx
->
CR2
 |
SDADC_CR2_FAST
;

418 
SDADCx
->
CR2
 &(
ut32_t
)(~
SDADC_CR2_FAST
);

420 
	}
}

437 
	$SDADC_VREFSe
(
ut32_t
 
SDADC_VREF
)

439 
ut32_t
 
tmp1
;

442 
	`as_m
(
	`IS_SDADC_VREF
(
SDADC_VREF
));

445 
tmp1
 = 
SDADC1
->
CR1
;

448 
tmp1
 &(
ut32_t
(~
SDADC_CR1_REFV
);

450 
tmp1
 |
SDADC_VREF
;

453 
SDADC1
->
CR1
 = 
tmp1
;

454 
	}
}

473 
	$SDADC_CibtiSequCfig
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_CibtiSequ
)

475 
ut32_t
 
tmp2
;

478 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

479 
	`as_m
(
	`IS_SDADC_CALIB_SEQUENCE
(
SDADC_CibtiSequ
));

482 
tmp2
 = 
SDADCx
->
CR2
;

485 
tmp2
 &(
ut32_t
(~
SDADC_CR2_CALIBCNT
);

487 
tmp2
 |
SDADC_CibtiSequ
;

490 
SDADCx
->
CR2
 = 
tmp2
;

491 
	}
}

501 
	$SDADC_SCibti
(
SDADC_TyDef
* 
SDADCx
)

504 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

507 
SDADCx
->
CR2
 |(
ut32_t
)
SDADC_CR2_STARTCALIB
;

508 
	}
}

561 
	$SDADC_ChlSe
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_Chl
)

563 
ut32_t
 
tmp2
;

566 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

567 
	`as_m
(
	`IS_SDADC_REGULAR_CHANNEL
(
SDADC_Chl
));

570 
tmp2
 = 
SDADCx
->
CR2
;

573 
tmp2
 &(
ut32_t
(~
SDADC_CR2_RCH
);

575 
tmp2
 |(
ut32_t
(
SDADC_Chl
 & 0xFFFF0000);

578 
SDADCx
->
CR2
 = 
tmp2
;

579 
	}
}

592 
	$SDADC_CtuousModeCmd
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
)

595 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

596 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

598 i(
NewS
 !
DISABLE
)

601 
SDADCx
->
CR2
 |(
ut32_t
)
SDADC_CR2_RCONT
;

606 
SDADCx
->
CR2
 &(
ut32_t
)(~
SDADC_CR2_RCONT
);

608 
	}
}

617 
	$SDADC_SoweSCv
(
SDADC_TyDef
* 
SDADCx
)

620 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

623 
SDADCx
->
CR2
 |(
ut32_t
)
SDADC_CR2_RSWSTART
;

624 
	}
}

631 
t16_t
 
	$SDADC_GCvsiVue
(
SDADC_TyDef
* 
SDADCx
)

634 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

637  (
t16_t

SDADCx
->
RDATAR
;

638 
	}
}

649 
	$SDADC_RegurSynchroSDADC1
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
)

652 
	`as_m
(
	`IS_SDADC_SLAVE_PERIPH
(
SDADCx
));

653 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

655 i(
NewS
 !
DISABLE
)

658 
SDADCx
->
CR1
 |
SDADC_CR1_RSYNC
;

663 
SDADCx
->
CR1
 &(
ut32_t
)~
SDADC_CR1_RSYNC
;

665 
	}
}

677 
ut32_t
 
	$SDADC_GCvsiSDADC12Vue
()

680  (
ut32_t

SDADC1
->
RDATA12R
;

681 
	}
}

693 
ut32_t
 
	$SDADC_GCvsiSDADC13Vue
()

696  (
ut32_t

SDADC1
->
RDATA13R
;

697 
	}
}

735 
	$SDADC_SoweSInjeedCv
(
SDADC_TyDef
* 
SDADCx
)

738 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

741 
SDADCx
->
CR2
 |(
ut32_t
)
SDADC_CR2_JSWSTART
;

742 
	}
}

762 
	$SDADC_InjeedChlSe
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_Chl
)

765 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

766 
	`as_m
(
	`IS_SDADC_INJECTED_CHANNEL
(
SDADC_Chl
));

769 
SDADCx
->
JCHGR
 = (
ut32_t
(
SDADC_Chl
 & 0x0000FFFF);

770 
	}
}

783 
	$SDADC_DaySInjeedCvCmd
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
)

786 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

787 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

789 i(
NewS
 !
DISABLE
)

792 
SDADCx
->
CR2
 |(
ut32_t
(
SDADC_CR2_JDS
);

797 
SDADCx
->
CR2
 &(
ut32_t
~(
SDADC_CR2_JDS
);

799 
	}
}

809 
	$SDADC_InjeedCtuousModeCmd
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
)

812 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

813 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

815 i(
NewS
 !
DISABLE
)

818 
SDADCx
->
CR2
 |(
ut32_t
)
SDADC_CR2_JCONT
;

823 
SDADCx
->
CR2
 &(
ut32_t
)(~
SDADC_CR2_JCONT
);

825 
	}
}

855 
	$SDADC_ExTrigInjeedCvCfig
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_ExTrigInjecCv
)

857 
ut32_t
 
tmeg
 = 0;

860 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

861 
	`as_m
(
	`IS_SDADC_EXT_INJEC_TRIG
(
SDADC_ExTrigInjecCv
));

864 
tmeg
 = 
SDADCx
->
CR2
;

867 
tmeg
 &(
ut32_t
(~
SDADC_CR2_JEXTSEL
);

869 
tmeg
 |
SDADC_ExTrigInjecCv
;

872 
SDADCx
->
CR2
 = 
tmeg
;

873 
	}
}

891 
	$SDADC_ExTrigInjeedCvEdgeCfig
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_ExTrigInjecCvEdge
)

893 
ut32_t
 
tmeg
 = 0;

896 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

897 
	`as_m
(
	`IS_SDADC_EXT_INJEC_TRIG_EDGE
(
SDADC_ExTrigInjecCvEdge
));

900 
tmeg
 = 
SDADCx
->
CR2
;

903 
tmeg
 &(
ut32_t
(~
SDADC_CR2_JEXTEN
);

905 
tmeg
 |
SDADC_ExTrigInjecCvEdge
;

908 
SDADCx
->
CR2
 = 
tmeg
;

909 
	}
}

927 
ut32_t
 
	$SDADC_GInjeedChl
(
SDADC_TyDef
* 
SDADCx
)

929 
ut32_t
 
mp
 = 0;

932 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

935 
mp
 = (
ut32_t
)(
SDADCx
->
JDATAR
>>16);

936 
mp
 = (
ut32_t
) (((uint32_t)1<<temp) | (temp<<(uint32_t)16));

939  (
ut32_t
(
mp
);

940 
	}
}

958 
t16_t
 
	$SDADC_GInjeedCvsiVue
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
* 
SDADC_Chl
)

960 
ut32_t
 
tmp
 = 0;

963 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

966 
tmp
 = (
ut32_t
)
SDADCx
->
JDATAR
;

969 *(
ut32_t
*)
SDADC_Chl
 = (ut32_t((ut32_t)((
tmp
>>8) &0xffff0000) | (((uint32_t)1<<(tmp>>24))));

972  (
t16_t
((
ut32_t
)(
tmp
 & 0x0000FFFF));

973 
	}
}

986 
	$SDADC_InjeedSynchroSDADC1
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
)

989 
	`as_m
(
	`IS_SDADC_SLAVE_PERIPH
(
SDADCx
));

990 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

992 i(
NewS
 !
DISABLE
)

995 
SDADCx
->
CR1
 |
SDADC_CR1_JSYNC
;

1000 
SDADCx
->
CR1
 &(
ut32_t
)~
SDADC_CR1_JSYNC
;

1002 
	}
}

1014 
ut32_t
 
	$SDADC_GInjeedCvsiSDADC12Vue
()

1017  (
ut32_t

SDADC1
->
JDATA12R
;

1018 
	}
}

1030 
ut32_t
 
	$SDADC_GInjeedCvsiSDADC13Vue
()

1033  (
ut32_t

SDADC1
->
JDATA13R
;

1034 
	}
}

1067 
	$SDADC_PowDownCmd
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
)

1070 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

1071 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1073 i(
NewS
 !
DISABLE
)

1076 
SDADCx
->
CR1
 |
SDADC_CR1_PDI
;

1081 
SDADCx
->
CR1
 &(
ut32_t
)~
SDADC_CR1_PDI
;

1083 
	}
}

1096 
	$SDADC_SndbyCmd
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
)

1099 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

1100 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1102 i(
NewS
 !
DISABLE
)

1105 
SDADCx
->
CR1
 |
SDADC_CR1_SBI
;

1110 
SDADCx
->
CR1
 &(
ut32_t
)~
SDADC_CR1_SBI
;

1112 
	}
}

1124 
	$SDADC_SlowClockCmd
(
SDADC_TyDef
* 
SDADCx
, 
FuniڮS
 
NewS
)

1127 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

1128 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1130 i(
NewS
 !
DISABLE
)

1133 
SDADCx
->
CR1
 |
SDADC_CR1_SLOWCK
;

1138 
SDADCx
->
CR1
 &(
ut32_t
)~
SDADC_CR1_SLOWCK
;

1140 
	}
}

1180 
	$SDADC_DMACfig
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_DMATnsr
, 
FuniڮS
 
NewS
)

1183 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

1184 
	`as_m
(
	`IS_SDADC_DMA_TRANSFER
(
SDADC_DMATnsr
));

1185 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1187 i(
NewS
 !
DISABLE
)

1190 
SDADCx
->
CR1
 |
SDADC_DMATnsr
;

1195 
SDADCx
->
CR1
 &(
ut32_t
)(~
SDADC_DMATnsr
);

1197 
	}
}

1284 
	$SDADC_ITCfig
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_IT
, 
FuniڮS
 
NewS
)

1287 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

1288 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1289 
	`as_m
(
	`IS_SDADC_IT
(
SDADC_IT
));

1291 i(
NewS
 !
DISABLE
)

1294 
SDADCx
->
CR1
 |
SDADC_IT
;

1299 
SDADCx
->
CR1
 &((
ut32_t
)~
SDADC_IT
);

1301 
	}
}

1320 
FgStus
 
	$SDADC_GFgStus
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_FLAG
)

1322 
FgStus
 
bus
 = 
RESET
;

1324 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

1325 
	`as_m
(
	`IS_SDADC_GET_FLAG
(
SDADC_FLAG
));

1328 i((
SDADCx
->
ISR
 & 
SDADC_FLAG
!(
ut32_t
)
RESET
)

1331 
bus
 = 
SET
;

1336 
bus
 = 
RESET
;

1339  
bus
;

1340 
	}
}

1352 
	$SDADC_CˬFg
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_FLAG
)

1355 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

1356 
	`as_m
(
	`IS_SDADC_CLEAR_FLAG
(
SDADC_FLAG
));

1359 
SDADCx
->
CLRISR
 |(
ut32_t
)
SDADC_FLAG
;

1360 
	}
}

1374 
ITStus
 
	$SDADC_GITStus
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_IT
)

1376 
ITStus
 
bus
 = 
RESET
;

1377 
ut32_t
 
us
 = 0, 
abˡus
 = 0;

1379 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

1380 
	`as_m
(
	`IS_SDADC_GET_IT
(
SDADC_IT
));

1383 
us
 = (
ut32_t
(
SDADC_IT
 & 
SDADCx
->
ISR
);

1385 
abˡus
 = (
SDADCx
->
CR1
 & (
ut32_t
)
SDADC_IT
);

1388 i((
us
 !(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

1391 
bus
 = 
SET
;

1396 
bus
 = 
RESET
;

1399  
bus
;

1400 
	}
}

1412 
	$SDADC_CˬITPdgB
(
SDADC_TyDef
* 
SDADCx
, 
ut32_t
 
SDADC_IT
)

1415 
	`as_m
(
	`IS_SDADC_ALL_PERIPH
(
SDADCx
));

1416 
	`as_m
(
	`IS_SDADC_CLEAR_IT
(
SDADC_IT
));

1419 
SDADCx
->
CLRISR
 |(
ut32_t
)
SDADC_IT
;

1420 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\ST5378~1.C

35 
	~"m32f37x_dbgmcu.h
"

48 
	#IDCODE_DEVID_MASK
 ((
ut32_t
)0x00000FFF)

	)

76 
ut32_t
 
	$DBGMCU_GREVID
()

78 (
DBGMCU
->
IDCODE
 >> 16);

79 
	}
}

86 
ut32_t
 
	$DBGMCU_GDEVID
()

88 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

89 
	}
}

118 
	$DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

121 
	`as_m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_Ph
));

122 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

123 i(
NewS
 !
DISABLE
)

125 
DBGMCU
->
CR
 |
DBGMCU_Ph
;

129 
DBGMCU
->
CR
 &~
DBGMCU_Ph
;

131 
	}
}

160 
	$DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

163 
	`as_m
(
	`IS_DBGMCU_APB1PERIPH
(
DBGMCU_Ph
));

164 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

166 i(
NewS
 !
DISABLE
)

168 
DBGMCU
->
APB1FZ
 |
DBGMCU_Ph
;

172 
DBGMCU
->
APB1FZ
 &~
DBGMCU_Ph
;

174 
	}
}

188 
	$DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

191 
	`as_m
(
	`IS_DBGMCU_APB2PERIPH
(
DBGMCU_Ph
));

192 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

194 i(
NewS
 !
DISABLE
)

196 
DBGMCU
->
APB2FZ
 |
DBGMCU_Ph
;

200 
DBGMCU
->
APB2FZ
 &~
DBGMCU_Ph
;

202 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\ST5735~1.C

95 
	~"m32f37x_i.h
"

96 
	~"m32f37x_rcc.h
"

110 
	#CR1_CLEAR_MASK
 ((
ut16_t
)0x3040)

	)

111 
	#CR1_CLEAR_MASK2
 ((
ut16_t
)0xFFFB)

	)

112 
	#CR2_LDMA_MASK
 ((
ut16_t
)0x9FFF)

	)

114 
	#I2SCFGR_CLEAR_Mask
 ((
ut16_t
)0xF040)

	)

168 
	$SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
)

171 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

173 i(
SPIx
 =
SPI1
)

176 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
ENABLE
);

178 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
DISABLE
);

180 i(
SPIx
 =
SPI2
)

183 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
ENABLE
);

185 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
DISABLE
);

189 i(
SPIx
 =
SPI3
)

192 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
ENABLE
);

194 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
DISABLE
);

197 
	}
}

204 
	$SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
)

208 
SPI_InSu
->
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

210 
SPI_InSu
->
SPI_Mode
 = 
SPI_Mode_Sve
;

212 
SPI_InSu
->
SPI_DaSize
 = 
SPI_DaSize_8b
;

214 
SPI_InSu
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

216 
SPI_InSu
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

218 
SPI_InSu
->
SPI_NSS
 = 
SPI_NSS_Hd
;

220 
SPI_InSu
->
SPI_BaudRePsr
 = 
SPI_BaudRePsr_2
;

222 
SPI_InSu
->
SPI_FB
 = 
SPI_FB_MSB
;

224 
SPI_InSu
->
SPI_CRCPynoml
 = 7;

225 
	}
}

235 
	$SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
)

237 
ut16_t
 
tmeg
 = 0;

240 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

243 
	`as_m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_InSu
->
SPI_Dei
));

244 
	`as_m
(
	`IS_SPI_MODE
(
SPI_InSu
->
SPI_Mode
));

245 
	`as_m
(
	`IS_SPI_DATA_SIZE
(
SPI_InSu
->
SPI_DaSize
));

246 
	`as_m
(
	`IS_SPI_CPOL
(
SPI_InSu
->
SPI_CPOL
));

247 
	`as_m
(
	`IS_SPI_CPHA
(
SPI_InSu
->
SPI_CPHA
));

248 
	`as_m
(
	`IS_SPI_NSS
(
SPI_InSu
->
SPI_NSS
));

249 
	`as_m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_InSu
->
SPI_BaudRePsr
));

250 
	`as_m
(
	`IS_SPI_FIRST_BIT
(
SPI_InSu
->
SPI_FB
));

251 
	`as_m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_InSu
->
SPI_CRCPynoml
));

255 
tmeg
 = 
SPIx
->
CR1
;

257 
tmeg
 &
CR1_CLEAR_MASK
;

266 
tmeg
 |(
ut16_t
)((
ut32_t
)
SPI_InSu
->
SPI_Dei
 | SPI_InSu->
SPI_FB
 |

267 
SPI_InSu
->
SPI_CPOL
 | SPI_InSu->
SPI_CPHA
 |

268 
SPI_InSu
->
SPI_NSS
 | SPI_InSu->
SPI_BaudRePsr
);

270 
SPIx
->
CR1
 = 
tmeg
;

273 
tmeg
 = 
SPIx
->
CR2
;

275 
tmeg
 &=(
ut16_t
)~
SPI_CR2_DS
;

277 
tmeg
 |(
ut16_t
)(
SPI_InSu
->
SPI_DaSize
);

279 
SPIx
->
CR2
 = 
tmeg
;

283 
SPIx
->
CRCPR
 = 
SPI_InSu
->
SPI_CRCPynoml
;

287 
tmeg
 = 
SPIx
->
CR1
;

289 
tmeg
 &
CR1_CLEAR_MASK2
;

292 
tmeg
 |(
ut16_t
)((
ut32_t
)
SPI_InSu
->
SPI_Mode
);

294 
SPIx
->
CR1
 = 
tmeg
;

297 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SMOD
);

298 
	}
}

305 
	$I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
)

309 
I2S_InSu
->
I2S_Mode
 = 
I2S_Mode_SveTx
;

312 
I2S_InSu
->
I2S_Sndd
 = 
I2S_Sndd_Phls
;

315 
I2S_InSu
->
I2S_DaFm
 = 
I2S_DaFm_16b
;

318 
I2S_InSu
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Dib
;

321 
I2S_InSu
->
I2S_AudioFq
 = 
I2S_AudioFq_Deu
;

324 
I2S_InSu
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

325 
	}
}

340 
	$I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
)

342 
ut16_t
 
tmeg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
ckngth
 = 1;

343 
ut32_t
 
tmp
 = 0;

344 
RCC_ClocksTyDef
 
RCC_Clocks
;

345 
ut32_t
 
sourock
 = 0;

348 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

349 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

350 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

351 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

352 
	`as_m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_InSu
->
I2S_MCLKOuut
));

353 
	`as_m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_InSu
->
I2S_AudioFq
));

354 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

358 
SPIx
->
I2SCFGR
 &
I2SCFGR_CLEAR_Mask
;

359 
SPIx
->
I2SPR
 = 0x0002;

362 
tmeg
 = 
SPIx
->
I2SCFGR
;

365 if(
I2S_InSu
->
I2S_AudioFq
 =
I2S_AudioFq_Deu
)

367 
i2sodd
 = (
ut16_t
)0;

368 
i2sdiv
 = (
ut16_t
)2;

374 if(
I2S_InSu
->
I2S_DaFm
 =
I2S_DaFm_16b
)

377 
ckngth
 = 1;

382 
ckngth
 = 2;

386 
	`RCC_GClocksFq
(&
RCC_Clocks
);

389 
sourock
 = 
RCC_Clocks
.
SYSCLK_Fqucy
;

392 if(
I2S_InSu
->
I2S_MCLKOuut
 =
I2S_MCLKOuut_Eb
)

395 
tmp
 = (
ut16_t
)(((((
sourock
 / 256* 10/ 
I2S_InSu
->
I2S_AudioFq
)) + 5);

400 
tmp
 = (
ut16_t
)(((((
sourock
 / (32 * 
ckngth
)*10 ) / 
I2S_InSu
->
I2S_AudioFq
)) + 5);

404 
tmp
 =mp / 10;

407 
i2sodd
 = (
ut16_t
)(
tmp
 & (uint16_t)0x0001);

410 
i2sdiv
 = (
ut16_t
)((
tmp
 - 
i2sodd
) / 2);

413 
i2sodd
 = (
ut16_t
) (i2sodd << 8);

417 i((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

420 
i2sdiv
 = 2;

421 
i2sodd
 = 0;

425 
SPIx
->
I2SPR
 = (
ut16_t
)(
i2sdiv
 | (ut16_t)(
i2sodd
 | (ut16_t)
I2S_InSu
->
I2S_MCLKOuut
));

428 
tmeg
 |(
ut16_t
)(
SPI_I2SCFGR_I2SMOD
 | (ut16_t)(
I2S_InSu
->
I2S_Mode
 | \

429 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

430 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

433 
SPIx
->
I2SCFGR
 = 
tmeg
;

434 
	}
}

443 
	$SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

446 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

447 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

449 i(
NewS
 !
DISABLE
)

452 
SPIx
->
CR1
 |
SPI_CR1_SPE
;

457 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_SPE
);

459 
	}
}

475 
	$SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

478 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

479 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

481 i(
NewS
 !
DISABLE
)

484 
SPIx
->
CR2
 |
SPI_CR2_FRF
;

489 
SPIx
->
CR2
 &(
ut16_t
)~((ut16_t)
SPI_CR2_FRF
);

491 
	}
}

500 
	$I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

503 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

504 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

505 i(
NewS
 !
DISABLE
)

508 
SPIx
->
I2SCFGR
 |
SPI_I2SCFGR_I2SE
;

513 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SE
);

515 
	}
}

537 
	$SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
)

539 
ut16_t
 
tmeg
 = 0;

542 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

543 
	`as_m
(
	`IS_SPI_DATA_SIZE
(
SPI_DaSize
));

545 
tmeg
 = 
SPIx
->
CR2
;

547 
tmeg
 &(
ut16_t
)~
SPI_CR2_DS
;

549 
tmeg
 |
SPI_DaSize
;

550 
SPIx
->
CR2
 = 
tmeg
;

551 
	}
}

564 
	$SPI_RxFIFOThshdCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_RxFIFOThshd
)

567 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

568 
	`as_m
(
	`IS_SPI_RX_FIFO_THRESHOLD
(
SPI_RxFIFOThshd
));

571 
SPIx
->
CR2
 &(
ut16_t
)~((ut16_t)
SPI_CR2_FRXTH
);

574 
SPIx
->
CR2
 |
SPI_RxFIFOThshd
;

575 
	}
}

586 
	$SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
)

589 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

590 
	`as_m
(
	`IS_SPI_DIRECTION
(
SPI_Dei
));

591 i(
SPI_Dei
 =
SPI_Dei_Tx
)

594 
SPIx
->
CR1
 |
SPI_Dei_Tx
;

599 
SPIx
->
CR1
 &
SPI_Dei_Rx
;

601 
	}
}

614 
	$SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
)

617 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

618 
	`as_m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIlSo
));

620 i(
SPI_NSSIlSo
 !
SPI_NSSIlSo_Ret
)

623 
SPIx
->
CR1
 |
SPI_NSSIlSo_S
;

628 
SPIx
->
CR1
 &
SPI_NSSIlSo_Ret
;

630 
	}
}

641 
	$SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

644 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

645 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

646 i(
NewS
 !
DISABLE
)

649 
SPIx
->
CR2
 |
SPI_CR2_SSOE
;

654 
SPIx
->
CR2
 &(
ut16_t
)~((ut16_t)
SPI_CR2_SSOE
);

656 
	}
}

670 
	$SPI_NSSPulModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

673 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

674 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

676 i(
NewS
 !
DISABLE
)

679 
SPIx
->
CR2
 |
SPI_CR2_NSSP
;

684 
SPIx
->
CR2
 &(
ut16_t
)~((ut16_t)
SPI_CR2_NSSP
);

686 
	}
}

724 
	$SPI_SdDa8
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
Da
)

726 
ut32_t
 
ixba
 = 0x00;

729 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

731 
ixba
 = (
ut32_t
)
SPIx
;

732 
ixba
 += 0x0C;

734 *(
__IO
 
ut8_t
 *
ixba
 = 
Da
;

735 
	}
}

743 
	$SPI_I2S_SdDa16
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
)

746 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

748 
SPIx
->
DR
 = (
ut16_t
)
Da
;

749 
	}
}

756 
ut8_t
 
	$SPI_ReiveDa8
(
SPI_TyDef
* 
SPIx
)

758 
ut32_t
 
ixba
 = 0x00;

760 
ixba
 = (
ut32_t
)
SPIx
;

761 
ixba
 += 0x0C;

763  *(
__IO
 
ut8_t
 *
ixba
;

764 
	}
}

771 
ut16_t
 
	$SPI_I2S_ReiveDa16
(
SPI_TyDef
* 
SPIx
)

773  
SPIx
->
DR
;

774 
	}
}

852 
	$SPI_CRCLgthCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_CRCLgth
)

855 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

856 
	`as_m
(
	`IS_SPI_CRC_LENGTH
(
SPI_CRCLgth
));

859 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_CRCL
);

862 
SPIx
->
CR1
 |
SPI_CRCLgth
;

863 
	}
}

874 
	$SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

877 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

878 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

880 i(
NewS
 !
DISABLE
)

883 
SPIx
->
CR1
 |
SPI_CR1_CRCEN
;

888 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_CRCEN
);

890 
	}
}

897 
	$SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
)

900 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

903 
SPIx
->
CR1
 |
SPI_CR1_CRCNEXT
;

904 
	}
}

915 
ut16_t
 
	$SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
)

917 
ut16_t
 
eg
 = 0;

919 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

920 
	`as_m
(
	`IS_SPI_CRC
(
SPI_CRC
));

922 i(
SPI_CRC
 !
SPI_CRC_Rx
)

925 
eg
 = 
SPIx
->
TXCRCR
;

930 
eg
 = 
SPIx
->
RXCRCR
;

933  
eg
;

934 
	}
}

941 
ut16_t
 
	$SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
)

944 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

947  
SPIx
->
CRCPR
;

948 
	}
}

978 
	$SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
)

981 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

982 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

983 
	`as_m
(
	`IS_SPI_I2S_DMA_REQ
(
SPI_I2S_DMAReq
));

985 i(
NewS
 !
DISABLE
)

988 
SPIx
->
CR2
 |
SPI_I2S_DMAReq
;

993 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_I2S_DMAReq
;

995 
	}
}

1015 
	$SPI_LaDMATnsrCmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_LaDMATnsr
)

1018 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1019 
	`as_m
(
	`IS_SPI_LAST_DMA_TRANSFER
(
SPI_LaDMATnsr
));

1022 
SPIx
->
CR2
 &
CR2_LDMA_MASK
;

1025 
SPIx
->
CR2
 |
SPI_LaDMATnsr
;

1026 
	}
}

1119 
	$SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
)

1121 
ut16_t
 
pos
 = 0, 
mask
 = 0 ;

1124 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1125 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1126 
	`as_m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

1129 
pos
 = 
SPI_I2S_IT
 >> 4;

1132 
mask
 = (
ut16_t
)1 << (ut16_t)
pos
;

1134 i(
NewS
 !
DISABLE
)

1137 
SPIx
->
CR2
 |
mask
;

1142 
SPIx
->
CR2
 &(
ut16_t
)~
mask
;

1144 
	}
}

1155 
ut16_t
 
	$SPI_GTnsmissiFIFOStus
(
SPI_TyDef
* 
SPIx
)

1158  (
ut16_t
)((
SPIx
->
SR
 & 
SPI_SR_FTLVL
));

1159 
	}
}

1170 
ut16_t
 
	$SPI_GReiFIFOStus
(
SPI_TyDef
* 
SPIx
)

1173  (
ut16_t
)((
SPIx
->
SR
 & 
SPI_SR_FRLVL
));

1174 
	}
}

1192 
FgStus
 
	$SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1194 
FgStus
 
bus
 = 
RESET
;

1196 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1197 
	`as_m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

1200 i((
SPIx
->
SR
 & 
SPI_I2S_FLAG
!(
ut16_t
)
RESET
)

1203 
bus
 = 
SET
;

1208 
bus
 = 
RESET
;

1211  
bus
;

1212 
	}
}

1227 
	$SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1230 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1231 
	`as_m
(
	`IS_SPI_CLEAR_FLAG
(
SPI_I2S_FLAG
));

1234 
SPIx
->
SR
 = (
ut16_t
)~
SPI_I2S_FLAG
;

1235 
	}
}

1250 
ITStus
 
	$SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

1252 
ITStus
 
bus
 = 
RESET
;

1253 
ut16_t
 
pos
 = 0, 
mask
 = 0, 
abˡus
 = 0;

1256 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1257 
	`as_m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

1260 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1263 
mask
 = 
SPI_I2S_IT
 >> 4;

1266 
mask
 = 0x01 << itmask;

1269 
abˡus
 = (
SPIx
->
CR2
 & 
mask
) ;

1272 i(((
SPIx
->
SR
 & 
pos
!(
ut16_t
)
RESET
&& 
abˡus
)

1275 
bus
 = 
SET
;

1280 
bus
 = 
RESET
;

1283  
bus
;

1284 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\ST6628~1.C

56 
	~"m32f37x_misc.h
"

69 
	#AIRCR_VECTKEY_MASK
 ((
ut32_t
)0x05FA0000)

	)

98 
	$NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
)

101 
	`as_m
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_PriܙyGroup
));

104 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_PriܙyGroup
;

105 
	}
}

116 
	$NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
)

118 
ut32_t
 
tmriܙy
 = 0x00, 
tm
 = 0x00, 
tmpsub
 = 0x0F;

121 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InSu
->
NVIC_IRQChlCmd
));

122 
	`as_m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
));

123 
	`as_m
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
));

125 i(
NVIC_InSu
->
NVIC_IRQChlCmd
 !
DISABLE
)

128 
tmriܙy
 = (0x700 - ((
SCB
->
AIRCR
& (
ut32_t
)0x700))>> 0x08;

129 
tm
 = (0x4 - 
tmriܙy
);

130 
tmpsub
 =mpsub >> 
tmriܙy
;

132 
tmriܙy
 = (
ut32_t
)
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
 << 
tm
;

133 
tmriܙy
 |
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
 & 
tmpsub
;

134 
tmriܙy
 =mppriority << 0x04;

136 
NVIC
->
IP
[
NVIC_InSu
->
NVIC_IRQChl
] = (
ut8_t
)
tmriܙy
;

139 
NVIC
->
ISER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

140 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

145 
NVIC
->
ICER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

146 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

148 
	}
}

159 
	$NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
)

162 
	`as_m
(
	`IS_NVIC_VECTTAB
(
NVIC_VeTab
));

163 
	`as_m
(
	`IS_NVIC_OFFSET
(
Offt
));

165 
SCB
->
VTOR
 = 
NVIC_VeTab
 | (
Offt
 & (
ut32_t
)0x1FFFFF80);

166 
	}
}

178 
	$NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
)

181 
	`as_m
(
	`IS_NVIC_LP
(
LowPowMode
));

182 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

184 i(
NewS
 !
DISABLE
)

186 
SCB
->
SCR
 |
LowPowMode
;

190 
SCB
->
SCR
 &(
ut32_t
)(~(ut32_t)
LowPowMode
);

192 
	}
}

202 
	$SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
)

205 
	`as_m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour
));

206 i(
SysTick_CLKSour
 =
SysTick_CLKSour_HCLK
)

208 
SysTick
->
CTRL
 |
SysTick_CLKSour_HCLK
;

212 
SysTick
->
CTRL
 &
SysTick_CLKSour_HCLK_Div8
;

214 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\ST721C~1.C

59 
	~"m32f37x_c.h
"

60 
	~"m32f37x_rcc.h
"

99 
	$CRC_DeIn
()

102 
CRC
->
DR
 = 0xFFFFFFFF;

105 
CRC
->
POL
 = 0x04C11DB7;

108 
CRC
->
IDR
 = 0x00;

111 
CRC
->
INIT
 = 0xFFFFFFFF;

114 
CRC
->
CR
 = 
CRC_CR_RESET
;

115 
	}
}

122 
	$CRC_RetDR
()

125 
CRC
->
CR
 |
CRC_CR_RESET
;

126 
	}
}

138 
	$CRC_PynomlSizeSe
(
ut32_t
 
CRC_PSize
)

140 
ut32_t
 
tmp
 = 0;

143 
	`as_m
(
	`IS_CRC_POL_SIZE
(
CRC_PSize
));

146 
tmp
 = 
CRC
->
CR
;

149 
tmp
 &(
ut32_t
)~((ut32_t)
CRC_CR_POLSIZE
);

151 
tmp
 |(
ut32_t
)
CRC_PSize
;

154 
CRC
->
CR
 = (
ut32_t
)
tmp
;

155 
	}
}

167 
	$CRC_RevIutDaSe
(
ut32_t
 
CRC_RevIutDa
)

169 
ut32_t
 
tmp
 = 0;

172 
	`as_m
(
	`IS_CRC_REVERSE_INPUT_DATA
(
CRC_RevIutDa
));

175 
tmp
 = 
CRC
->
CR
;

178 
tmp
 &(
ut32_t
)~((ut32_t)
CRC_CR_REV_IN
);

180 
tmp
 |(
ut32_t
)
CRC_RevIutDa
;

183 
CRC
->
CR
 = (
ut32_t
)
tmp
;

184 
	}
}

193 
	$CRC_RevOuutDaCmd
(
FuniڮS
 
NewS
)

196 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

198 i(
NewS
 !
DISABLE
)

201 
CRC
->
CR
 |
CRC_CR_REV_OUT
;

206 
CRC
->
CR
 &(
ut32_t
)~((ut32_t)
CRC_CR_REV_OUT
);

208 
	}
}

216 
	$CRC_SInRegi
(
ut32_t
 
CRC_InVue
)

218 
CRC
->
INIT
 = 
CRC_InVue
;

219 
	}
}

226 
	$CRC_SPynoml
(
ut32_t
 
CRC_P
)

228 
CRC
->
POL
 = 
CRC_P
;

229 
	}
}

252 
ut32_t
 
	$CRC_CcCRC
(
ut32_t
 
CRC_Da
)

254 
CRC
->
DR
 = 
CRC_Da
;

256  (
CRC
->
DR
);

257 
	}
}

264 
ut32_t
 
	$CRC_CcCRC16bs
(
ut16_t
 
CRC_Da
)

266 *(
ut16_t
*)(
CRC_BASE
(ut16_t
CRC_Da
;

268  (
CRC
->
DR
);

269 
	}
}

276 
ut32_t
 
	$CRC_CcCRC8bs
(
ut8_t
 
CRC_Da
)

278 *(
ut8_t
*)(
CRC_BASE
(ut8_t
CRC_Da
;

280  (
CRC
->
DR
);

281 
	}
}

289 
ut32_t
 
	$CRC_CcBlockCRC
(
ut32_t
 
pBufr
[], ut32_
BufrLgth
)

291 
ut32_t
 
dex
 = 0;

293 
dex
 = 0; index < 
BufrLgth
; index++)

295 
CRC
->
DR
 = 
pBufr
[
dex
];

297  (
CRC
->
DR
);

298 
	}
}

305 
ut32_t
 
	$CRC_GCRC
()

307  (
CRC
->
DR
);

308 
	}
}

331 
	$CRC_SIDRegi
(
ut8_t
 
CRC_IDVue
)

333 
CRC
->
IDR
 = 
CRC_IDVue
;

334 
	}
}

341 
ut8_t
 
	$CRC_GIDRegi
()

343  (
CRC
->
IDR
);

344 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\ST796F~1.C

79 
	~"m32f37x_i2c.h
"

80 
	~"m32f37x_rcc.h
"

94 
	#CR1_CLEAR_MASK
 ((
ut32_t
)0x00CFE0FF

	)

95 
	#CR2_CLEAR_MASK
 ((
ut32_t
)0x07FF7FFF

	)

96 
	#TIMING_CLEAR_MASK
 ((
ut32_t
)0xF0FFFFFF

	)

97 
	#ERROR_IT_MASK
 ((
ut32_t
)0x00003F00

	)

98 
	#TC_IT_MASK
 ((
ut32_t
)0x000000C0

	)

145 
	$I2C_DeIn
(
I2C_TyDef
* 
I2Cx
)

148 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

150 i(
I2Cx
 =
I2C1
)

153 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
ENABLE
);

155 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
DISABLE
);

160 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
ENABLE
);

162 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
DISABLE
);

164 
	}
}

174 
	$I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
)

176 
ut32_t
 
tmeg
 = 0;

179 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

180 
	`as_m
(
	`IS_I2C_ANALOG_FILTER
(
I2C_InSu
->
I2C_AlogFr
));

181 
	`as_m
(
	`IS_I2C_DIGITAL_FILTER
(
I2C_InSu
->
I2C_DigFr
));

182 
	`as_m
(
	`IS_I2C_MODE
(
I2C_InSu
->
I2C_Mode
));

183 
	`as_m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_InSu
->
I2C_OwnAddss1
));

184 
	`as_m
(
	`IS_I2C_ACK
(
I2C_InSu
->
I2C_Ack
));

185 
	`as_m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_InSu
->
I2C_AcknowdgedAddss
));

188 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_PE
);

192 
tmeg
 = 
I2Cx
->
CR1
;

194 
tmeg
 &
CR1_CLEAR_MASK
;

198 
tmeg
 |(
ut32_t
)
I2C_InSu
->
I2C_AlogFr
 |(I2C_InSu->
I2C_DigFr
 << 8);

201 
I2Cx
->
CR1
 = 
tmeg
;

207 
I2Cx
->
TIMINGR
 = 
I2C_InSu
->
I2C_Timg
 & 
TIMING_CLEAR_MASK
;

210 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

214 
tmeg
 = 0;

216 
I2Cx
->
OAR1
 = (
ut32_t
)
tmeg
;

218 
I2Cx
->
OAR2
 = (
ut32_t
)
tmeg
;

222 
tmeg
 = (
ut32_t
)((ut32_t)
I2C_InSu
->
I2C_AcknowdgedAddss
 | \

223 (
ut32_t
)
I2C_InSu
->
I2C_OwnAddss1
);

225 
I2Cx
->
OAR1
 = 
tmeg
;

227 
I2Cx
->
OAR1
 |
I2C_OAR1_OA1EN
;

232 
tmeg
 = 
I2C_InSu
->
I2C_Mode
;

234 
I2Cx
->
CR1
 |
tmeg
;

238 
tmeg
 = 
I2Cx
->
CR2
;

240 
tmeg
 &
CR2_CLEAR_MASK
;

243 
tmeg
 |
I2C_InSu
->
I2C_Ack
;

245 
I2Cx
->
CR2
 = 
tmeg
;

246 
	}
}

253 
	$I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
)

257 
I2C_InSu
->
I2C_Timg
 = 0;

259 
I2C_InSu
->
I2C_AlogFr
 = 
I2C_AlogFr_Eb
;

261 
I2C_InSu
->
I2C_DigFr
 = 0;

263 
I2C_InSu
->
I2C_Mode
 = 
I2C_Mode_I2C
;

265 
I2C_InSu
->
I2C_OwnAddss1
 = 0;

267 
I2C_InSu
->
I2C_Ack
 = 
I2C_Ack_Dib
;

269 
I2C_InSu
->
I2C_AcknowdgedAddss
 = 
I2C_AcknowdgedAddss_7b
;

270 
	}
}

279 
	$I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

282 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

283 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

284 i(
NewS
 !
DISABLE
)

287 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

292 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_PE
);

294 
	}
}

302 
	$I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
)

305 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

308 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_PE
);

312 *(
__IO
 
ut32_t
 *)(ut32_t)
I2Cx
;

315 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

316 
	}
}

334 
	$I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
, 
FuniڮS
 
NewS
)

337 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

338 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

339 
	`as_m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

341 i(
NewS
 !
DISABLE
)

344 
I2Cx
->
CR1
 |
I2C_IT
;

349 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_IT
);

351 
	}
}

360 
	$I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

363 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

364 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

366 i(
NewS
 !
DISABLE
)

369 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_NOSTRETCH
);

374 
I2Cx
->
CR1
 |
I2C_CR1_NOSTRETCH
;

376 
	}
}

385 
	$I2C_StModeCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

388 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

389 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

391 i(
NewS
 !
DISABLE
)

394 
I2Cx
->
CR1
 |
I2C_CR1_WUPEN
;

399 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_WUPEN
);

401 
	}
}

410 
	$I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

413 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

414 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

416 i(
NewS
 !
DISABLE
)

419 
I2Cx
->
OAR2
 |
I2C_OAR2_OA2EN
;

424 
I2Cx
->
OAR2
 &(
ut32_t
)~((ut32_t)
I2C_OAR2_OA2EN
);

426 
	}
}

444 
	$I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Addss
, 
ut8_t
 
Mask
)

446 
ut32_t
 
tmeg
 = 0;

449 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

450 
	`as_m
(
	`IS_I2C_OWN_ADDRESS2
(
Addss
));

451 
	`as_m
(
	`IS_I2C_OWN_ADDRESS2_MASK
(
Mask
));

454 
tmeg
 = 
I2Cx
->
OAR2
;

457 
tmeg
 &(
ut32_t
)~((ut32_t)(
I2C_OAR2_OA2
 | 
I2C_OAR2_OA2MSK
));

460 
tmeg
 |(
ut32_t
)(((ut32_t)
Addss
 & 
I2C_OAR2_OA2
) | \

461 (((
ut32_t
)
Mask
 << 8& 
I2C_OAR2_OA2MSK
)) ;

464 
I2Cx
->
OAR2
 = 
tmeg
;

465 
	}
}

474 
	$I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

477 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

478 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

480 i(
NewS
 !
DISABLE
)

483 
I2Cx
->
CR1
 |
I2C_CR1_GCEN
;

488 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_GCEN
);

490 
	}
}

499 
	$I2C_SveByCڌCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

502 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

503 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

505 i(
NewS
 !
DISABLE
)

508 
I2Cx
->
CR1
 |
I2C_CR1_SBC
;

513 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_SBC
);

515 
	}
}

524 
	$I2C_SveAddssCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Addss
)

526 
ut32_t
 
tmeg
 = 0;

529 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

530 
	`as_m
(
	`IS_I2C_SLAVE_ADDRESS
(
Addss
));

533 
tmeg
 = 
I2Cx
->
CR2
;

536 
tmeg
 &(
ut32_t
)~((ut32_t)
I2C_CR2_SADD
);

539 
tmeg
 |(
ut32_t
)((ut32_t)
Addss
 & 
I2C_CR2_SADD
);

542 
I2Cx
->
CR2
 = 
tmeg
;

543 
	}
}

553 
	$I2C_10BAddssgModeCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

556 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

557 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

559 i(
NewS
 !
DISABLE
)

562 
I2Cx
->
CR2
 |
I2C_CR2_ADD10
;

567 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_ADD10
);

569 
	}
}

618 
	$I2C_AutoEndCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

621 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

622 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

624 i(
NewS
 !
DISABLE
)

627 
I2Cx
->
CR2
 |
I2C_CR2_AUTOEND
;

632 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_AUTOEND
);

634 
	}
}

643 
	$I2C_RdCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

646 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

647 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

649 i(
NewS
 !
DISABLE
)

652 
I2Cx
->
CR2
 |
I2C_CR2_RELOAD
;

657 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_RELOAD
);

659 
	}
}

667 
	$I2C_NumbOfBysCfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Numb_Bys
)

669 
ut32_t
 
tmeg
 = 0;

672 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

675 
tmeg
 = 
I2Cx
->
CR2
;

678 
tmeg
 &(
ut32_t
)~((ut32_t)
I2C_CR2_NBYTES
);

681 
tmeg
 |(
ut32_t
)(((ut32_t)
Numb_Bys
 << 16 ) & 
I2C_CR2_NBYTES
);

684 
I2Cx
->
CR2
 = 
tmeg
;

685 
	}
}

696 
	$I2C_MaRequeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_Dei
)

699 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

700 
	`as_m
(
	`IS_I2C_DIRECTION
(
I2C_Dei
));

703 i(
I2C_Dei
 =
I2C_Dei_Tnsmr
)

706 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_RD_WRN
);

711 
I2Cx
->
CR2
 |
I2C_CR2_RD_WRN
;

713 
	}
}

722 
	$I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

725 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

726 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

728 i(
NewS
 !
DISABLE
)

731 
I2Cx
->
CR2
 |
I2C_CR2_START
;

736 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_START
);

738 
	}
}

747 
	$I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

750 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

751 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

753 i(
NewS
 !
DISABLE
)

756 
I2Cx
->
CR2
 |
I2C_CR2_STOP
;

761 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_STOP
);

763 
	}
}

774 
	$I2C_10BAddssHdCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

777 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

778 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

780 i(
NewS
 !
DISABLE
)

783 
I2Cx
->
CR2
 |
I2C_CR2_HEAD10R
;

788 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_HEAD10R
);

790 
	}
}

799 
	$I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

802 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

803 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

805 i(
NewS
 !
DISABLE
)

808 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_NACK
);

813 
I2Cx
->
CR2
 |
I2C_CR2_NACK
;

815 
	}
}

822 
ut8_t
 
	$I2C_GAddssMched
(
I2C_TyDef
* 
I2Cx
)

825 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

828  (
ut8_t
)(((
ut32_t
)
I2Cx
->
ISR
 & 
I2C_ISR_ADDCODE
) >> 16) ;

829 
	}
}

836 
ut16_t
 
	$I2C_GTnsrDei
(
I2C_TyDef
* 
I2Cx
)

838 
ut32_t
 
tmeg
 = 0;

839 
ut16_t
 
dei
 = 0;

842 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

845 
tmeg
 = (
ut32_t
)(
I2Cx
->
ISR
 & 
I2C_ISR_DIR
);

848 i(
tmeg
 == 0)

851 
dei
 = 
I2C_Dei_Tnsmr
;

856 
dei
 = 
I2C_Dei_Reiv
;

858  
dei
;

859 
	}
}

880 
	$I2C_TnsrHdlg
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Addss
, 
ut8_t
 
Numb_Bys
, 
ut32_t
 
RdEndMode
, ut32_
SStMode
)

882 
ut32_t
 
tmeg
 = 0;

885 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

886 
	`as_m
(
	`IS_I2C_SLAVE_ADDRESS
(
Addss
));

887 
	`as_m
(
	`IS_RELOAD_END_MODE
(
RdEndMode
));

888 
	`as_m
(
	`IS_START_STOP_MODE
(
SStMode
));

891 
tmeg
 = 
I2Cx
->
CR2
;

894 
tmeg
 &(
ut32_t
)~((ut32_t)(
I2C_CR2_SADD
 | 
I2C_CR2_NBYTES
 | 
I2C_CR2_RELOAD
 | 
I2C_CR2_AUTOEND
 | 
I2C_CR2_RD_WRN
 | 
I2C_CR2_START
 | 
I2C_CR2_STOP
));

897 
tmeg
 |(
ut32_t
)(((ut32_t)
Addss
 & 
I2C_CR2_SADD
| (((ut32_t)
Numb_Bys
 << 16 ) & 
I2C_CR2_NBYTES
) | \

898 (
ut32_t
)
RdEndMode
 | (ut32_t)
SStMode
);

901 
I2Cx
->
CR2
 = 
tmeg
;

902 
	}
}

951 
	$I2C_SMBusA˹Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

954 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

955 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

957 i(
NewS
 !
DISABLE
)

960 
I2Cx
->
CR1
 |
I2C_CR1_ALERTEN
;

965 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_ALERTEN
);

967 
	}
}

976 
	$I2C_ClockTimeoutCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

979 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

980 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

982 i(
NewS
 !
DISABLE
)

985 
I2Cx
->
TIMEOUTR
 |
I2C_TIMEOUTR_TIMOUTEN
;

990 
I2Cx
->
TIMEOUTR
 &(
ut32_t
)~((ut32_t)
I2C_TIMEOUTR_TIMOUTEN
);

992 
	}
}

1001 
	$I2C_ExndedClockTimeoutCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

1004 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1005 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1007 i(
NewS
 !
DISABLE
)

1010 
I2Cx
->
TIMEOUTR
 |
I2C_TIMEOUTR_TEXTEN
;

1015 
I2Cx
->
TIMEOUTR
 &(
ut32_t
)~((ut32_t)
I2C_TIMEOUTR_TEXTEN
);

1017 
	}
}

1027 
	$I2C_IdClockTimeoutCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

1030 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1031 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1033 i(
NewS
 !
DISABLE
)

1036 
I2Cx
->
TIMEOUTR
 |
I2C_TIMEOUTR_TIDLE
;

1041 
I2Cx
->
TIMEOUTR
 &(
ut32_t
)~((ut32_t)
I2C_TIMEOUTR_TIDLE
);

1043 
	}
}

1052 
	$I2C_TimeoutACfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Timeout
)

1054 
ut32_t
 
tmeg
 = 0;

1057 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1058 
	`as_m
(
	`IS_I2C_TIMEOUT
(
Timeout
));

1061 
tmeg
 = 
I2Cx
->
TIMEOUTR
;

1064 
tmeg
 &(
ut32_t
)~((ut32_t)
I2C_TIMEOUTR_TIMEOUTA
);

1067 
tmeg
 |(
ut32_t
)((ut32_t)
Timeout
 & 
I2C_TIMEOUTR_TIMEOUTA
) ;

1070 
I2Cx
->
TIMEOUTR
 = 
tmeg
;

1071 
	}
}

1079 
	$I2C_TimeoutBCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Timeout
)

1081 
ut32_t
 
tmeg
 = 0;

1084 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1085 
	`as_m
(
	`IS_I2C_TIMEOUT
(
Timeout
));

1088 
tmeg
 = 
I2Cx
->
TIMEOUTR
;

1091 
tmeg
 &(
ut32_t
)~((ut32_t)
I2C_TIMEOUTR_TIMEOUTB
);

1094 
tmeg
 |(
ut32_t
)(((ut32_t)
Timeout
 << 16& 
I2C_TIMEOUTR_TIMEOUTB
) ;

1097 
I2Cx
->
TIMEOUTR
 = 
tmeg
;

1098 
	}
}

1107 
	$I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

1110 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1111 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1113 i(
NewS
 !
DISABLE
)

1116 
I2Cx
->
CR1
 |
I2C_CR1_PECEN
;

1121 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_PECEN
);

1123 
	}
}

1132 
	$I2C_PECRequeCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

1135 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1136 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1138 i(
NewS
 !
DISABLE
)

1141 
I2Cx
->
CR1
 |
I2C_CR2_PECBYTE
;

1146 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR2_PECBYTE
);

1148 
	}
}

1155 
ut8_t
 
	$I2C_GPEC
(
I2C_TyDef
* 
I2Cx
)

1158 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1161  (
ut8_t
)((
ut32_t
)
I2Cx
->
PECR
 & 
I2C_PECR_PEC
);

1162 
	}
}

1201 
ut32_t
 
	$I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
)

1203 
__IO
 
ut32_t
 
tmp
 = 0;

1206 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1207 
	`as_m
(
	`IS_I2C_REGISTER
(
I2C_Regi
));

1209 
tmp
 = (
ut32_t
)
I2Cx
;

1210 
tmp
 +
I2C_Regi
;

1213  (*(
__IO
 
ut32_t
 *
tmp
);

1214 
	}
}

1244 
	$I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
)

1247 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1250 
I2Cx
->
TXDR
 = (
ut8_t
)
Da
;

1251 
	}
}

1258 
ut8_t
 
	$I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
)

1261 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1264  (
ut8_t
)
I2Cx
->
RXDR
;

1265 
	}
}

1301 
	$I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_DMAReq
, 
FuniڮS
 
NewS
)

1304 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1305 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1306 
	`as_m
(
	`IS_I2C_DMA_REQ
(
I2C_DMAReq
));

1308 i(
NewS
 !
DISABLE
)

1311 
I2Cx
->
CR1
 |
I2C_DMAReq
;

1316 
I2Cx
->
CR1
 &(
ut32_t
)~
I2C_DMAReq
;

1318 
	}
}

1421 
FgStus
 
	$I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1423 
ut32_t
 
tmeg
 = 0;

1424 
FgStus
 
bus
 = 
RESET
;

1427 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1428 
	`as_m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1431 
tmeg
 = 
I2Cx
->
ISR
;

1434 
tmeg
 &
I2C_FLAG
;

1436 if(
tmeg
 != 0)

1439 
bus
 = 
SET
;

1444 
bus
 = 
RESET
;

1446  
bus
;

1447 
	}
}

1465 
	$I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1468 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1469 
	`as_m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1472 
I2Cx
->
ICR
 = 
I2C_FLAG
;

1473 
	}
}

1495 
ITStus
 
	$I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1497 
ut32_t
 
tmeg
 = 0;

1498 
ITStus
 
bus
 = 
RESET
;

1499 
ut32_t
 
abˡus
 = 0;

1502 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1503 
	`as_m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1507 i((
ut32_t
)(
I2C_IT
 & 
ERROR_IT_MASK
))

1509 
abˡus
 = (
ut32_t
)((
I2C_CR1_ERRIE
& (
I2Cx
->
CR1
));

1512 i((
ut32_t
)(
I2C_IT
 & 
TC_IT_MASK
))

1514 
abˡus
 = (
ut32_t
)((
I2C_CR1_TCIE
& (
I2Cx
->
CR1
));

1518 
abˡus
 = (
ut32_t
)((
I2C_IT
& (
I2Cx
->
CR1
));

1522 
tmeg
 = 
I2Cx
->
ISR
;

1525 
tmeg
 &
I2C_IT
;

1528 if((
tmeg
 !
RESET
&& 
abˡus
)

1531 
bus
 = 
SET
;

1536 
bus
 = 
RESET
;

1540  
bus
;

1541 
	}
}

1559 
	$I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1562 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1563 
	`as_m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1566 
I2Cx
->
ICR
 = 
I2C_IT
;

1567 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STA3C8~1.C

71 
	~"m32f37x_exti.h
"

85 
	#EXTI_LINENONE
 ((
ut32_t
)0x00000

	)

114 
	$EXTI_DeIn
()

116 
EXTI
->
IMR
 = 0x1F800000;

117 
EXTI
->
EMR
 = 0x00000000;

118 
EXTI
->
RTSR
 = 0x00000000;

119 
EXTI
->
FTSR
 = 0x00000000;

120 
EXTI
->
PR
 = 0x01FFFFFF;

121 
	}
}

135 
	$EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
)

137 
ut32_t
 
tmp
 = 0;

140 
	`as_m
(
	`IS_EXTI_MODE
(
EXTI_InSu
->
EXTI_Mode
));

141 
	`as_m
(
	`IS_EXTI_TRIGGER
(
EXTI_InSu
->
EXTI_Trigg
));

142 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_InSu
->
EXTI_Le
));

143 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_InSu
->
EXTI_LeCmd
));

145 
tmp
 = (
ut32_t
)
EXTI_BASE
;

147 i(
EXTI_InSu
->
EXTI_LeCmd
 !
DISABLE
)

150 
EXTI
->
IMR
 &~
EXTI_InSu
->
EXTI_Le
;

151 
EXTI
->
EMR
 &~
EXTI_InSu
->
EXTI_Le
;

153 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

155 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

158 
EXTI
->
RTSR
 &~
EXTI_InSu
->
EXTI_Le
;

159 
EXTI
->
FTSR
 &~
EXTI_InSu
->
EXTI_Le
;

162 i(
EXTI_InSu
->
EXTI_Trigg
 =
EXTI_Trigg_Risg_Flg
)

165 
EXTI
->
RTSR
 |
EXTI_InSu
->
EXTI_Le
;

166 
EXTI
->
FTSR
 |
EXTI_InSu
->
EXTI_Le
;

170 
tmp
 = (
ut32_t
)
EXTI_BASE
;

171 
tmp
 +
EXTI_InSu
->
EXTI_Trigg
;

172 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

177 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

179 *(
__IO
 
ut32_t
 *
tmp
 &~
EXTI_InSu
->
EXTI_Le
;

181 
	}
}

189 
	$EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
)

191 
EXTI_InSu
->
EXTI_Le
 = 
EXTI_LINENONE
;

192 
EXTI_InSu
->
EXTI_Mode
 = 
EXTI_Mode_Iru
;

193 
EXTI_InSu
->
EXTI_Trigg
 = 
EXTI_Trigg_Flg
;

194 
EXTI_InSu
->
EXTI_LeCmd
 = 
DISABLE
;

195 
	}
}

204 
	$EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
)

207 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

209 
EXTI
->
SWIER
 |
EXTI_Le
;

210 
	}
}

234 
FgStus
 
	$EXTI_GFgStus
(
ut32_t
 
EXTI_Le
)

236 
FgStus
 
bus
 = 
RESET
;

238 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

240 i((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
)

242 
bus
 = 
SET
;

246 
bus
 = 
RESET
;

248  
bus
;

249 
	}
}

257 
	$EXTI_CˬFg
(
ut32_t
 
EXTI_Le
)

260 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

262 
EXTI
->
PR
 = 
EXTI_Le
;

263 
	}
}

271 
ITStus
 
	$EXTI_GITStus
(
ut32_t
 
EXTI_Le
)

273 
ITStus
 
bus
 = 
RESET
;

274 
ut32_t
 
abˡus
 = 0;

276 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

278 
abˡus
 = 
EXTI
->
IMR
 & 
EXTI_Le
;

279 i(((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

281 
bus
 = 
SET
;

285 
bus
 = 
RESET
;

287  
bus
;

288 
	}
}

296 
	$EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
)

299 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

301 
EXTI
->
PR
 = 
EXTI_Le
;

302 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STBC67~1.C

78 
	~"m32f37x_ash.h
"

140 
	$FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
)

142 
ut32_t
 
tmeg
 = 0;

145 
	`as_m
(
	`IS_FLASH_LATENCY
(
FLASH_Lcy
));

148 
tmeg
 = 
FLASH
->
ACR
;

151 
tmeg
 &(
ut32_t
(~((ut32_t)
FLASH_ACR_LATENCY
));

152 
tmeg
 |
FLASH_Lcy
;

155 
FLASH
->
ACR
 = 
tmeg
;

156 
	}
}

166 
	$FLASH_HfCyeAcssCmd
(
FuniڮS
 
NewS
)

169 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

171 if(
NewS
 !
DISABLE
)

173 
FLASH
->
ACR
 |
FLASH_ACR_HLFCYA
;

177 
FLASH
->
ACR
 &(
ut32_t
)(~((ut32_t)
FLASH_ACR_HLFCYA
));

179 
	}
}

187 
	$FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
)

190 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

192 if(
NewS
 !
DISABLE
)

194 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

198 
FLASH
->
ACR
 &(
ut32_t
)(~((ut32_t)
FLASH_ACR_PRFTBE
));

200 
	}
}

238 
	$FLASH_Uock
()

240 if((
FLASH
->
CR
 & 
FLASH_CR_LOCK
!
RESET
)

243 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

244 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

246 
	}
}

253 
	$FLASH_Lock
()

256 
FLASH
->
CR
 |
FLASH_CR_LOCK
;

257 
	}
}

270 
FLASH_Stus
 
	$FLASH_EPage
(
ut32_t
 
Page_Addss
)

272 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

275 
	`as_m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
Page_Addss
));

278 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

280 if(
us
 =
FLASH_COMPLETE
)

283 
FLASH
->
CR
 |
FLASH_CR_PER
;

284 
FLASH
->
AR
 = 
Page_Addss
;

285 
FLASH
->
CR
 |
FLASH_CR_STRT
;

288 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

291 
FLASH
->
CR
 &~
FLASH_CR_PER
;

295  
us
;

296 
	}
}

308 
FLASH_Stus
 
	$FLASH_EAPages
()

310 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

313 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

315 if(
us
 =
FLASH_COMPLETE
)

318 
FLASH
->
CR
 |
FLASH_CR_MER
;

319 
FLASH
->
CR
 |
FLASH_CR_STRT
;

322 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

325 
FLASH
->
CR
 &~
FLASH_CR_MER
;

329  
us
;

330 
	}
}

342 
FLASH_Stus
 
	$FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
)

344 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

345 
__IO
 
ut32_t
 
tmp
 = 0;

348 
	`as_m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
Addss
));

351 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

353 if(
us
 =
FLASH_COMPLETE
)

357 
FLASH
->
CR
 |
FLASH_CR_PG
;

359 *(
__IO
 
ut16_t
*)
Addss
 = (ut16_t)
Da
;

362 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

364 if(
us
 =
FLASH_COMPLETE
)

368 
tmp
 = 
Addss
 + 2;

370 *(
__IO
 
ut16_t
*
tmp
 = 
Da
 >> 16;

373 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

376 
FLASH
->
CR
 &~
FLASH_CR_PG
;

381 
FLASH
->
CR
 &~
FLASH_CR_PG
;

386  
us
;

387 
	}
}

399 
FLASH_Stus
 
	$FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
)

401 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

404 
	`as_m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
Addss
));

407 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

409 if(
us
 =
FLASH_COMPLETE
)

412 
FLASH
->
CR
 |
FLASH_CR_PG
;

414 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

417 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

420 
FLASH
->
CR
 &~
FLASH_CR_PG
;

424  
us
;

425 
	}
}

488 
	$FLASH_OB_Uock
()

490 if((
FLASH
->
CR
 & 
FLASH_CR_OPTWRE
=
RESET
)

493 
FLASH
->
OPTKEYR
 = 
FLASH_OPTKEY1
;

494 
FLASH
->
OPTKEYR
 = 
FLASH_OPTKEY2
;

496 
	}
}

503 
	$FLASH_OB_Lock
()

506 
FLASH
->
CR
 &~
FLASH_CR_OPTWRE
;

507 
	}
}

514 
	$FLASH_OB_Launch
()

517 
FLASH
->
CR
 |
FLASH_CR_OBL_LAUNCH
;

518 
	}
}

530 
FLASH_Stus
 
	$FLASH_OB_E
()

532 
ut16_t
 
rdmp
 = 
OB_RDP_Lev_0
;

534 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

537 if(
	`FLASH_OB_GRDP
(!
RESET
)

539 
rdmp
 = 0x00;

543 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

545 if(
us
 =
FLASH_COMPLETE
)

548 
FLASH
->
CR
 |
FLASH_CR_OPTER
;

549 
FLASH
->
CR
 |
FLASH_CR_STRT
;

552 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

554 if(
us
 =
FLASH_COMPLETE
)

557 
FLASH
->
CR
 &~
FLASH_CR_OPTER
;

560 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

563 
OB
->
RDP
 = (
ut16_t
)
rdmp
;

566 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

568 if(
us
 !
FLASH_TIMEOUT
)

571 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

576 i(
us
 !
FLASH_TIMEOUT
)

579 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

584  
us
;

585 
	}
}

598 
FLASH_Stus
 
	$FLASH_OB_ProgmDa
(
ut32_t
 
Addss
, 
ut8_t
 
Da
)

600 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

602 
	`as_m
(
	`IS_OB_DATA_ADDRESS
(
Addss
));

603 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

605 if(
us
 =
FLASH_COMPLETE
)

608 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

609 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

612 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

614 if(
us
 !
FLASH_TIMEOUT
)

617 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

621  
us
;

622 
	}
}

636 
FLASH_Stus
 
	$FLASH_OB_EbWRP
(
ut32_t
 
OB_WRP
)

638 
ut16_t
 
WRP0_Da
 = 0xFFFF, 
WRP1_Da
 = 0xFFFF, 
WRP2_Da
 = 0xFFFF, 
WRP3_Da
 = 0xFFFF;

640 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

643 
	`as_m
(
	`IS_OB_WRP
(
OB_WRP
));

645 
OB_WRP
 = (
ut32_t
)(~OB_WRP);

646 
WRP0_Da
 = (
ut16_t
)(
OB_WRP
 & 
OB_WRP0_WRP0
);

647 
WRP1_Da
 = (
ut16_t
)((
OB_WRP
 & 
OB_WRP0_nWRP0
) >> 8);

648 
WRP2_Da
 = (
ut16_t
)((
OB_WRP
 & 
OB_WRP1_WRP1
) >> 16);

649 
WRP3_Da
 = (
ut16_t
)((
OB_WRP
 & 
OB_WRP1_nWRP1
) >> 24);

652 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

654 if(
us
 =
FLASH_COMPLETE
)

656 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

658 if(
WRP0_Da
 != 0xFF)

660 
OB
->
WRP0
 = 
WRP0_Da
;

663 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

665 if((
us
 =
FLASH_COMPLETE
&& (
WRP1_Da
 != 0xFF))

667 
OB
->
WRP1
 = 
WRP1_Da
;

670 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

672 if((
us
 =
FLASH_COMPLETE
&& (
WRP2_Da
 != 0xFF))

674 
OB
->
WRP2
 = 
WRP2_Da
;

677 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

679 if((
us
 =
FLASH_COMPLETE
&& (
WRP3_Da
 != 0xFF))

681 
OB
->
WRP3
 = 
WRP3_Da
;

684 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

687 if(
us
 !
FLASH_TIMEOUT
)

690 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

694  
us
;

695 
	}
}

711 
FLASH_Stus
 
	$FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
)

713 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

716 
	`as_m
(
	`IS_OB_RDP
(
OB_RDP
));

717 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

719 if(
us
 =
FLASH_COMPLETE
)

721 
FLASH
->
CR
 |
FLASH_CR_OPTER
;

722 
FLASH
->
CR
 |
FLASH_CR_STRT
;

725 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

727 if(
us
 =
FLASH_COMPLETE
)

730 
FLASH
->
CR
 &~
FLASH_CR_OPTER
;

733 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

735 
OB
->
RDP
 = 
OB_RDP
;

738 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

740 if(
us
 !
FLASH_TIMEOUT
)

743 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

748 if(
us
 !
FLASH_TIMEOUT
)

751 
FLASH
->
CR
 &~
FLASH_CR_OPTER
;

756  
us
;

757 
	}
}

779 
FLASH_Stus
 
	$FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
)

781 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

784 
	`as_m
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

785 
	`as_m
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

786 
	`as_m
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

789 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

791 if(
us
 =
FLASH_COMPLETE
)

794 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

796 
OB
->
USER
 = (
ut16_t
)((ut16_t)(
OB_IWDG
 | 
OB_STOP
| (ut16_t)(
OB_STDBY
 | 0xF8));

799 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

801 if(
us
 !
FLASH_TIMEOUT
)

804 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

808  
us
;

809 
	}
}

819 
FLASH_Stus
 
	$FLASH_OB_BOOTCfig
(
ut8_t
 
OB_BOOT1
)

821 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

824 
	`as_m
(
	`IS_OB_BOOT1
(
OB_BOOT1
));

827 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

829 if(
us
 =
FLASH_COMPLETE
)

832 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

834 
OB
->
USER
 = 
OB_BOOT1
|0xEF;

837 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

839 if(
us
 !
FLASH_TIMEOUT
)

842 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

846  
us
;

847 
	}
}

857 
FLASH_Stus
 
	$FLASH_OB_VDDACfig
(
ut8_t
 
OB_VDDA_ANALOG
)

859 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

862 
	`as_m
(
	`IS_OB_VDDA_ANALOG
(
OB_VDDA_ANALOG
));

865 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

867 if(
us
 =
FLASH_COMPLETE
)

870 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

872 
OB
->
USER
 = 
OB_VDDA_ANALOG
 | 0xDF;

875 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

877 if(
us
 !
FLASH_TIMEOUT
)

880 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

884  
us
;

885 
	}
}

895 
FLASH_Stus
 
	$FLASH_OB_VDD_SD12Cfig
(
ut8_t
 
OB_VDD_SD12
)

897 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

900 
	`as_m
(
	`IS_OB_VDD_SD12
(
OB_VDD_SD12
));

903 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

905 if(
us
 =
FLASH_COMPLETE
)

908 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

910 
OB
->
USER
 = 
OB_VDD_SD12
 | 0x7F;

913 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

915 if(
us
 !
FLASH_TIMEOUT
)

918 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

922  
us
;

923 
	}
}

933 
FLASH_Stus
 
	$FLASH_OB_SRAMPyCfig
(
ut8_t
 
OB_SRAM_Py
)

935 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

938 
	`as_m
(
	`IS_OB_SRAM_PARITY
(
OB_SRAM_Py
));

941 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

943 if(
us
 =
FLASH_COMPLETE
)

946 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

948 
OB
->
USER
 = 
OB_SRAM_Py
 | 0xBF;

951 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

953 if(
us
 !
FLASH_TIMEOUT
)

956 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

960  
us
;

961 
	}
}

987 
FLASH_Stus
 
	$FLASH_OB_WreUr
(
ut8_t
 
OB_USER
)

989 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

992 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

994 if(
us
 =
FLASH_COMPLETE
)

997 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

999 
OB
->
USER
 = 
OB_USER
 | 0x48;

1002 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

1004 if(
us
 !
FLASH_TIMEOUT
)

1007 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

1011  
us
;

1013 
	}
}

1020 
ut8_t
 
	$FLASH_OB_GUr
()

1023  (
ut8_t
)(
FLASH
->
OBR
 >> 8);

1024 
	}
}

1031 
ut32_t
 
	$FLASH_OB_GWRP
()

1034  (
ut32_t
)(
FLASH
->
WRPR
);

1035 
	}
}

1042 
FgStus
 
	$FLASH_OB_GRDP
()

1044 
FgStus
 
adus
 = 
RESET
;

1046 i((
ut8_t
)(
FLASH
->
OBR
 & (
FLASH_OBR_RDPRT1
 | 
FLASH_OBR_RDPRT2
)!
RESET
)

1048 
adus
 = 
SET
;

1052 
adus
 = 
RESET
;

1054  
adus
;

1055 
	}
}

1082 
	$FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
)

1085 
	`as_m
(
	`IS_FLASH_IT
(
FLASH_IT
));

1086 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1088 if(
NewS
 !
DISABLE
)

1091 
FLASH
->
CR
 |
FLASH_IT
;

1096 
FLASH
->
CR
 &~(
ut32_t
)
FLASH_IT
;

1098 
	}
}

1110 
FgStus
 
	$FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
)

1112 
FgStus
 
bus
 = 
RESET
;

1115 
	`as_m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
));

1117 if((
FLASH
->
SR
 & 
FLASH_FLAG
!(
ut32_t
)
RESET
)

1119 
bus
 = 
SET
;

1123 
bus
 = 
RESET
;

1126  
bus
;

1127 
	}
}

1138 
	$FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
)

1141 
	`as_m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
));

1144 
FLASH
->
SR
 = 
FLASH_FLAG
;

1145 
	}
}

1153 
FLASH_Stus
 
	$FLASH_GStus
()

1155 
FLASH_Stus
 
FLASHus
 = 
FLASH_COMPLETE
;

1157 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

1159 
FLASHus
 = 
FLASH_BUSY
;

1163 if((
FLASH
->
SR
 & (
ut32_t
)
FLASH_FLAG_WRPERR
)!= (uint32_t)0x00)

1165 
FLASHus
 = 
FLASH_ERROR_WRP
;

1169 if((
FLASH
->
SR
 & (
ut32_t
)(
FLASH_SR_PGERR
)) != (uint32_t)0x00)

1171 
FLASHus
 = 
FLASH_ERROR_PROGRAM
;

1175 
FLASHus
 = 
FLASH_COMPLETE
;

1180  
FLASHus
;

1181 
	}
}

1189 
FLASH_Stus
 
	$FLASH_WaFLaOti
(
ut32_t
 
Timeout
)

1191 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1194 
us
 = 
	`FLASH_GStus
();

1197 (
us
 =
FLASH_BUSY
&& (
Timeout
 != 0x00))

1199 
us
 = 
	`FLASH_GStus
();

1200 
Timeout
--;

1203 if(
Timeout
 == 0x00 )

1205 
us
 = 
FLASH_TIMEOUT
;

1208  
us
;

1209 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STBC8B~1.C

37 
	~"m32f37x_pwr.h
"

38 
	~"m32f37x_rcc.h
"

52 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

57 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

58 
	#DBP_BNumb
 0x08

	)

59 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
DBP_BNumb
 * 4))

	)

62 
	#PVDE_BNumb
 0x04

	)

63 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PVDE_BNumb
 * 4))

	)

68 
	#CR_DS_MASK
 ((
ut32_t
)0xFFFFFFFC)

	)

69 
	#CR_PLS_MASK
 ((
ut32_t
)0xFFFFFF1F)

	)

101 
	$PWR_DeIn
()

103 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
ENABLE
);

104 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
DISABLE
);

105 
	}
}

115 
	$PWR_BackupAcssCmd
(
FuniڮS
 
NewS
)

118 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

119 *(
__IO
 
ut32_t
 *
CR_DBP_BB
 = (ut32_t)
NewS
;

120 
	}
}

162 
	$PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
)

164 
ut32_t
 
tmeg
 = 0;

167 
	`as_m
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLev
));

169 
tmeg
 = 
PWR
->
CR
;

172 
tmeg
 &
CR_PLS_MASK
;

175 
tmeg
 |
PWR_PVDLev
;

178 
PWR
->
CR
 = 
tmeg
;

179 
	}
}

187 
	$PWR_PVDCmd
(
FuniڮS
 
NewS
)

190 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

191 *(
__IO
 
ut32_t
 *
CR_PVDE_BB
 = (ut32_t)
NewS
;

192 
	}
}

223 
	$PWR_WakeUpPCmd
(
ut32_t
 
PWR_WakeUpP
, 
FuniڮS
 
NewS
)

226 
	`as_m
(
	`IS_PWR_WAKEUP_PIN
(
PWR_WakeUpP
));

227 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

229 i(
NewS
 !
DISABLE
)

232 
PWR
->
CSR
 |
PWR_WakeUpP
;

237 
PWR
->
CSR
 &~
PWR_WakeUpP
;

239 
	}
}

270 
	$PWR_SDADCAlogCmd
(
ut32_t
 
PWR_SDADCAlog
, 
FuniڮS
 
NewS
)

273 
	`as_m
(
	`IS_PWR_SDADC_ANALOG
(
PWR_SDADCAlog
));

274 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

276 i(
NewS
 !
DISABLE
)

279 
PWR
->
CR
 |
PWR_SDADCAlog
;

284 
PWR
->
CR
 &~
PWR_SDADCAlog
;

286 
	}
}

402 
	$PWR_ES˕Mode
(
ut8_t
 
PWR_SLEEPEry
)

405 
	`as_m
(
	`IS_PWR_SLEEP_ENTRY
(
PWR_SLEEPEry
));

408 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

411 if(
PWR_SLEEPEry
 =
PWR_SLEEPEry_WFI
)

414 
	`__WFI
();

419 
	`__WFE
();

421 
	}
}

442 
	$PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
)

444 
ut32_t
 
tmeg
 = 0;

447 
	`as_m
(
	`IS_PWR_REGULATOR
(
PWR_Regut
));

448 
	`as_m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEry
));

451 
tmeg
 = 
PWR
->
CR
;

453 
tmeg
 &
CR_DS_MASK
;

456 
tmeg
 |
PWR_Regut
;

459 
PWR
->
CR
 = 
tmeg
;

462 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

465 if(
PWR_STOPEry
 =
PWR_STOPEry_WFI
)

468 
	`__WFI
();

473 
	`__WFE
();

476 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

477 
	}
}

489 
	$PWR_ESTANDBYMode
()

492 
PWR
->
CR
 |
PWR_CR_CWUF
;

495 
PWR
->
CR
 |
PWR_CR_PDDS
;

498 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

501 #i
	`defed
 ( 
__CC_ARM
 )

502 
	`__f_es
();

505 
	`__WFI
();

506 
	}
}

539 
FgStus
 
	$PWR_GFgStus
(
ut32_t
 
PWR_FLAG
)

541 
FgStus
 
bus
 = 
RESET
;

543 
	`as_m
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

545 i((
PWR
->
CSR
 & 
PWR_FLAG
!(
ut32_t
)
RESET
)

547 
bus
 = 
SET
;

551 
bus
 = 
RESET
;

554  
bus
;

555 
	}
}

565 
	$PWR_CˬFg
(
ut32_t
 
PWR_FLAG
)

568 
	`as_m
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

570 
PWR
->
CR
 |
PWR_FLAG
 << 2;

571 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STC42A~1.C

116 
	~"m32f37x_dac.h
"

117 
	~"m32f37x_rcc.h
"

131 
	#CR_CLEAR_MASK
 ((
ut32_t
)0x00000FFE)

	)

134 
	#DUAL_SWTRIG_SET
 ((
ut32_t
)0x00000003)

	)

135 
	#DUAL_SWTRIG_RESET
 ((
ut32_t
)0xFFFFFFFC)

	)

138 
	#DHR12R1_OFFSET
 ((
ut32_t
)0x00000008)

	)

139 
	#DHR12R2_OFFSET
 ((
ut32_t
)0x00000014)

	)

140 
	#DHR12RD_OFFSET
 ((
ut32_t
)0x00000020)

	)

143 
	#DOR_OFFSET
 ((
ut32_t
)0x0000002C)

	)

171 
	$DAC_DeIn
(
DAC_TyDef
* 
DACx
)

174 
	`as_m
(
	`IS_DAC_ALL_PERIPH
(
DACx
));

176 i(
DACx
 =
DAC1
)

179 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC1
, 
ENABLE
);

181 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC1
, 
DISABLE
);

186 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC2
, 
ENABLE
);

188 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC2
, 
DISABLE
);

190 
	}
}

204 
	$DAC_In
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
)

206 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

209 
	`as_m
(
	`IS_DAC_ALL_PERIPH
(
DACx
));

210 
	`as_m
(
	`IS_DAC_TRIGGER
(
DAC_InSu
->
DAC_Trigg
));

211 
	`as_m
(
	`IS_DAC_GENERATE_WAVE
(
DAC_InSu
->
DAC_WaveGi
));

212 
	`as_m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
));

213 
	`as_m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_InSu
->
DAC_OuutBufr
));

217 
tmeg1
 = 
DACx
->
CR
;

219 
tmeg1
 &~(
CR_CLEAR_MASK
 << 
DAC_Chl
);

226 
tmeg2
 = (
DAC_InSu
->
DAC_Trigg
 | DAC_InSu->
DAC_WaveGi
 |

227 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 | DAC_InSu->
DAC_OuutBufr
);

229 
tmeg1
 |
tmeg2
 << 
DAC_Chl
;

231 
DACx
->
CR
 = 
tmeg1
;

232 
	}
}

240 
	$DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
)

244 
DAC_InSu
->
DAC_Trigg
 = 
DAC_Trigg_Ne
;

246 
DAC_InSu
->
DAC_WaveGi
 = 
DAC_WaveGi_Ne
;

248 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 = 
DAC_LFSRUnmask_B0
;

250 
DAC_InSu
->
DAC_OuutBufr
 = 
DAC_OuutBufr_Eb
;

251 
	}
}

266 
	$DAC_Cmd
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

269 
	`as_m
(
	`IS_DAC_ALL_PERIPH
(
DACx
));

270 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

271 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

273 i(
NewS
 !
DISABLE
)

276 
DACx
->
CR
 |(
DAC_CR_EN1
 << 
DAC_Chl
);

281 
DACx
->
CR
 &(~(
DAC_CR_EN1
 << 
DAC_Chl
));

283 
	}
}

296 
	$DAC_SoweTriggCmd
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

299 
	`as_m
(
	`IS_DAC_ALL_PERIPH
(
DACx
));

300 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

301 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

303 i(
NewS
 !
DISABLE
)

306 
DACx
->
SWTRIGR
 |(
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4);

311 
DACx
->
SWTRIGR
 &~((
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4));

313 
	}
}

324 
	$DAC_DuSoweTriggCmd
(
DAC_TyDef
* 
DACx
, 
FuniڮS
 
NewS
)

327 
	`as_m
(
	`IS_DAC_LIST1_PERIPH
(
DACx
));

328 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

330 i(
NewS
 !
DISABLE
)

333 
DACx
->
SWTRIGR
 |
DUAL_SWTRIG_SET
;

338 
DACx
->
SWTRIGR
 &
DUAL_SWTRIG_RESET
;

340 
	}
}

359 
	$DAC_WaveGiCmd
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
)

362 
	`as_m
(
	`IS_DAC_LIST1_PERIPH
(
DACx
));

363 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

364 
	`as_m
(
	`IS_DAC_WAVE
(
DAC_Wave
));

365 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

367 i(
NewS
 !
DISABLE
)

370 
DACx
->
CR
 |
DAC_Wave
 << 
DAC_Chl
;

375 
DACx
->
CR
 &~(
DAC_Wave
 << 
DAC_Chl
);

377 
	}
}

390 
	$DAC_SChl1Da
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

392 
__IO
 
ut32_t
 
tmp
 = 0;

395 
	`as_m
(
	`IS_DAC_ALL_PERIPH
(
DACx
));

396 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

397 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

399 
tmp
 = (
ut32_t
)
DACx
;

400 
tmp
 +
DHR12R1_OFFSET
 + 
DAC_Align
;

403 *(
__IO
 
ut32_t
 *
tmp
 = 
Da
;

404 
	}
}

418 
	$DAC_SChl2Da
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

420 
__IO
 
ut32_t
 
tmp
 = 0;

423 
	`as_m
(
	`IS_DAC_LIST1_PERIPH
(
DACx
));

424 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

425 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

427 
tmp
 = (
ut32_t
)
DACx
;

428 
tmp
 +
DHR12R2_OFFSET
 + 
DAC_Align
;

431 *(
__IO
 
ut32_t
 *)
tmp
 = 
Da
;

432 
	}
}

451 
	$DAC_SDuChlDa
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
)

453 
ut32_t
 
da
 = 0, 
tmp
 = 0;

456 
	`as_m
(
	`IS_DAC_LIST1_PERIPH
(
DACx
));

457 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

458 
	`as_m
(
	`IS_DAC_DATA
(
Da1
));

459 
	`as_m
(
	`IS_DAC_DATA
(
Da2
));

462 i(
DAC_Align
 =
DAC_Align_8b_R
)

464 
da
 = ((
ut32_t
)
Da2
 << 8| 
Da1
;

468 
da
 = ((
ut32_t
)
Da2
 << 16| 
Da1
;

471 
tmp
 = (
ut32_t
)
DACx
;

472 
tmp
 +
DHR12RD_OFFSET
 + 
DAC_Align
;

475 *(
__IO
 
ut32_t
 *)
tmp
 = 
da
;

476 
	}
}

487 
ut16_t
 
	$DAC_GDaOuutVue
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
)

489 
__IO
 
ut32_t
 
tmp
 = 0;

492 
	`as_m
(
	`IS_DAC_ALL_PERIPH
(
DACx
));

493 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

495 
tmp
 = (
ut32_t

DACx
;

496 
tmp
 +
DOR_OFFSET
 + ((
ut32_t
)
DAC_Chl
 >> 2);

499  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

500 
	}
}

533 
	$DAC_DMACmd
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

536 
	`as_m
(
	`IS_DAC_ALL_PERIPH
(
DACx
));

537 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

538 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

540 i(
NewS
 !
DISABLE
)

543 
DACx
->
CR
 |(
DAC_CR_DMAEN1
 << 
DAC_Chl
);

548 
DACx
->
CR
 &(~(
DAC_CR_DMAEN1
 << 
DAC_Chl
));

550 
	}
}

584 
	$DAC_ITCfig
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
)

587 
	`as_m
(
	`IS_DAC_ALL_PERIPH
(
DACx
));

588 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

589 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

590 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

592 i(
NewS
 !
DISABLE
)

595 
DACx
->
CR
 |(
DAC_IT
 << 
DAC_Chl
);

600 
DACx
->
CR
 &(~(
ut32_t
)(
DAC_IT
 << 
DAC_Chl
));

602 
	}
}

618 
FgStus
 
	$DAC_GFgStus
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

620 
FgStus
 
bus
 = 
RESET
;

623 
	`as_m
(
	`IS_DAC_ALL_PERIPH
(
DACx
));

624 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

625 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

628 i((
DACx
->
SR
 & (
DAC_FLAG
 << 
DAC_Chl
)!(
ut8_t
)
RESET
)

631 
bus
 = 
SET
;

636 
bus
 = 
RESET
;

639  
bus
;

640 
	}
}

654 
	$DAC_CˬFg
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

657 
	`as_m
(
	`IS_DAC_ALL_PERIPH
(
DACx
));

658 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

659 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

662 
DACx
->
SR
 = (
DAC_FLAG
 << 
DAC_Chl
);

663 
	}
}

679 
ITStus
 
	$DAC_GITStus
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

681 
ITStus
 
bus
 = 
RESET
;

682 
ut32_t
 
abˡus
 = 0;

685 
	`as_m
(
	`IS_DAC_ALL_PERIPH
(
DACx
));

686 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

687 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

690 
abˡus
 = (
DACx
->
CR
 & (
DAC_IT
 << 
DAC_Chl
)) ;

693 i(((
DACx
->
SR
 & (
DAC_IT
 << 
DAC_Chl
)!(
ut32_t
)
RESET
&& 
abˡus
)

696 
bus
 = 
SET
;

701 
bus
 = 
RESET
;

704  
bus
;

705 
	}
}

719 
	$DAC_CˬITPdgB
(
DAC_TyDef
* 
DACx
, 
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

722 
	`as_m
(
	`IS_DAC_ALL_PERIPH
(
DACx
));

723 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

724 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

727 
DACx
->
SR
 = (
DAC_IT
 << 
DAC_Chl
);

728 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STDBDC~1.C

98 
	~"m32f37x_iwdg.h
"

113 
	#KR_KEY_RELOAD
 ((
ut16_t
)0xAAAA)

	)

114 
	#KR_KEY_ENABLE
 ((
ut16_t
)0xCCCC)

	)

145 
	$IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
)

148 
	`as_m
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_WreAcss
));

150 
IWDG
->
KR
 = 
IWDG_WreAcss
;

151 
	}
}

166 
	$IWDG_SPsr
(
ut8_t
 
IWDG_Psr
)

169 
	`as_m
(
	`IS_IWDG_PRESCALER
(
IWDG_Psr
));

171 
IWDG
->
PR
 = 
IWDG_Psr
;

172 
	}
}

180 
	$IWDG_SRd
(
ut16_t
 
Rd
)

183 
	`as_m
(
	`IS_IWDG_RELOAD
(
Rd
));

184 
IWDG
->
RLR
 = 
Rd
;

185 
	}
}

193 
	$IWDG_RdCou
()

195 
IWDG
->
KR
 = 
KR_KEY_RELOAD
;

196 
	}
}

204 
	$IWDG_SWdowVue
(
ut16_t
 
WdowVue
)

207 
	`as_m
(
	`IS_IWDG_WINDOW_VALUE
(
WdowVue
));

208 
IWDG
->
WINR
 = 
WdowVue
;

209 
	}
}

232 
	$IWDG_Eb
()

234 
IWDG
->
KR
 = 
KR_KEY_ENABLE
;

235 
	}
}

262 
FgStus
 
	$IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
)

264 
FgStus
 
bus
 = 
RESET
;

266 
	`as_m
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

267 i((
IWDG
->
SR
 & 
IWDG_FLAG
!(
ut32_t
)
RESET
)

269 
bus
 = 
SET
;

273 
bus
 = 
RESET
;

276  
bus
;

277 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STDEC9~1.C

48 
	~"m32f37x_syscfg.h
"

62 
	#CFGR1_CLEAR_MASK
 ((
ut32_t
)0x7C000000)

	)

95 
	$SYSCFG_DeIn
()

98 
SYSCFG
->
CFGR1
 &
SYSCFG_CFGR1_MEM_MODE
;

101 
SYSCFG
->
CFGR1
 |= 0x7C000000;

104 
SYSCFG
->
EXTICR
[0] = 0;

105 
SYSCFG
->
EXTICR
[1] = 0;

106 
SYSCFG
->
EXTICR
[2] = 0;

107 
SYSCFG
->
EXTICR
[3] = 0;

110 
SYSCFG
->
CFGR2
 = 0;

111 
	}
}

122 
	$SYSCFG_MemyRemCfig
(
ut32_t
 
SYSCFG_MemyRem
)

124 
ut32_t
 
tmp
 = 0;

127 
	`as_m
(
	`IS_SYSCFG_MEMORY_REMAP
(
SYSCFG_MemyRem
));

130 
tmp
 = 
SYSCFG
->
CFGR1
;

133 
tmp
 &(
ut32_t
(~
SYSCFG_CFGR1_MEM_MODE
);

136 
tmp
 |(
ut32_t

SYSCFG_MemyRem
;

139 
SYSCFG
->
CFGR1
 = 
tmp
;

140 
	}
}

162 
	$SYSCFG_DMAChlRemCfig
(
ut32_t
 
SYSCFG_DMARem
, 
FuniڮS
 
NewS
)

165 
	`as_m
(
	`IS_SYSCFG_DMA_REMAP
(
SYSCFG_DMARem
));

166 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

168 i(
NewS
 !
DISABLE
)

171 
SYSCFG
->
CFGR1
 |(
ut32_t
)
SYSCFG_DMARem
;

176 
SYSCFG
->
CFGR1
 &(
ut32_t
)(~
SYSCFG_DMARem
);

178 
	}
}

203 
	$SYSCFG_I2CFaModePlusCfig
(
ut32_t
 
SYSCFG_I2CFaModePlus
, 
FuniڮS
 
NewS
)

206 
	`as_m
(
	`IS_SYSCFG_I2C_FMP
(
SYSCFG_I2CFaModePlus
));

207 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

209 i(
NewS
 !
DISABLE
)

212 
SYSCFG
->
CFGR1
 |(
ut32_t
)
SYSCFG_I2CFaModePlus
;

217 
SYSCFG
->
CFGR1
 &(
ut32_t
)(~
SYSCFG_I2CFaModePlus
);

219 
	}
}

229 
	$SYSCFG_VBATMڙܚgCmd
(
FuniڮS
 
NewS
)

232 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

234 i(
NewS
 !
DISABLE
)

237 
SYSCFG
->
CFGR1
 |
SYSCFG_CFGR1_VBAT
;

242 
SYSCFG
->
CFGR1
 &((
ut32_t
)~
SYSCFG_CFGR1_VBAT
);

244 
	}
}

260 
	$SYSCFG_ITCfig
(
ut32_t
 
SYSCFG_IT
, 
FuniڮS
 
NewS
)

263 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

264 
	`as_m
(
	`IS_SYSCFG_IT
(
SYSCFG_IT
));

266 i(
NewS
 !
DISABLE
)

269 
SYSCFG
->
CFGR1
 |
SYSCFG_IT
;

274 
SYSCFG
->
CFGR1
 &((
ut32_t
)~
SYSCFG_IT
);

276 
	}
}

286 
	$SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
)

288 
ut32_t
 
tmp
 = 0x00;

291 
	`as_m
(
	`IS_EXTI_PORT_SOURCE
(
EXTI_PtSourGPIOx
));

292 
	`as_m
(
	`IS_EXTI_PIN_SOURCE
(
EXTI_PSourx
));

294 
tmp
 = ((
ut32_t
)0x0F<< (0x04 * (
EXTI_PSourx
 & (
ut8_t
)0x03));

295 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] &~
tmp
;

296 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] |(((
ut32_t
)
EXTI_PtSourGPIOx
<< (0x04 * (EXTI_PSourx & (
ut8_t
)0x03)));

297 
	}
}

310 
	$SYSCFG_BakCfig
(
ut32_t
 
SYSCFG_Bak
)

313 
	`as_m
(
	`IS_SYSCFG_LOCK_CONFIG
(
SYSCFG_Bak
));

315 
SYSCFG
->
CFGR2
 |(
ut32_t

SYSCFG_Bak
;

316 
	}
}

325 
FgStus
 
	$SYSCFG_GFgStus
(
ut32_t
 
SYSCFG_Fg
)

327 
FgStus
 
bus
 = 
RESET
;

330 
	`as_m
(
	`IS_SYSCFG_FLAG
(
SYSCFG_Fg
));

333 i((
SYSCFG
->
CFGR2
 & 
SYSCFG_CFGR2_SRAM_PE
!(
ut32_t
)
RESET
)

336 
bus
 = 
SET
;

341 
bus
 = 
RESET
;

344  
bus
;

345 
	}
}

354 
	$SYSCFG_CˬFg
(
ut32_t
 
SYSCFG_Fg
)

357 
	`as_m
(
	`IS_SYSCFG_FLAG
(
SYSCFG_Fg
));

359 
SYSCFG
->
CFGR2
 |(
ut32_t

SYSCFG_Fg
;

360 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STDF38~1.C

76 
	~"m32f37x_gpio.h
"

77 
	~"m32f37x_rcc.h
"

117 
	$GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
)

120 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

122 if(
GPIOx
 =
GPIOA
)

124 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOA
, 
ENABLE
);

125 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOA
, 
DISABLE
);

127 if(
GPIOx
 =
GPIOB
)

129 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOB
, 
ENABLE
);

130 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOB
, 
DISABLE
);

132 if(
GPIOx
 =
GPIOC
)

134 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOC
, 
ENABLE
);

135 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOC
, 
DISABLE
);

137 if(
GPIOx
 =
GPIOD
)

139 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOD
, 
ENABLE
);

140 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOD
, 
DISABLE
);

142 if(
GPIOx
 =
GPIOE
)

144 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOE
, 
ENABLE
);

145 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOE
, 
DISABLE
);

149 if(
GPIOx
 =
GPIOF
)

151 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOF
, 
ENABLE
);

152 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOF
, 
DISABLE
);

155 
	}
}

171 
	$GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
)

173 
ut32_t
 
ppos
 = 0x00, 
pos
 = 0x00 , 
cu
 = 0x00;

176 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

177 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_InSu
->
GPIO_P
));

178 
	`as_m
(
	`IS_GPIO_MODE
(
GPIO_InSu
->
GPIO_Mode
));

179 
	`as_m
(
	`IS_GPIO_PUPD
(
GPIO_InSu
->
GPIO_PuPd
));

183 
ppos
 = 0x00;inpos < 0x10;inpos++)

185 
pos
 = ((
ut32_t
)0x01<< 
ppos
;

188 
cu
 = (
GPIO_InSu
->
GPIO_P
& 
pos
;

190 i(
cu
 =
pos
)

192 i((
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_OUT
|| (GPIO_InSu->GPIO_Mod=
GPIO_Mode_AF
))

195 
	`as_m
(
	`IS_GPIO_SPEED
(
GPIO_InSu
->
GPIO_Sed
));

198 
GPIOx
->
OSPEEDR
 &~(
GPIO_OSPEEDER_OSPEEDR0
 << (
ppos
 * 2));

199 
GPIOx
->
OSPEEDR
 |((
ut32_t
)(
GPIO_InSu
->
GPIO_Sed
<< (
ppos
 * 2));

202 
	`as_m
(
	`IS_GPIO_OTYPE
(
GPIO_InSu
->
GPIO_OTy
));

205 
GPIOx
->
OTYPER
 &~((
GPIO_OTYPER_OT_0
<< ((
ut16_t
)
ppos
));

206 
GPIOx
->
OTYPER
 |(
ut16_t
)(((ut16_t)
GPIO_InSu
->
GPIO_OTy
<< ((ut16_t)
ppos
));

209 
GPIOx
->
MODER
 &~(
GPIO_MODER_MODER0
 << (
ppos
 * 2));

211 
GPIOx
->
MODER
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_Mode
<< (
ppos
 * 2));

214 
GPIOx
->
PUPDR
 &~(
GPIO_PUPDR_PUPDR0
 << ((
ut16_t
)
ppos
 * 2));

215 
GPIOx
->
PUPDR
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_PuPd
<< (
ppos
 * 2));

218 
	}
}

226 
	$GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
)

229 
GPIO_InSu
->
GPIO_P
 = 
GPIO_P_A
;

230 
GPIO_InSu
->
GPIO_Mode
 = 
GPIO_Mode_IN
;

231 
GPIO_InSu
->
GPIO_Sed
 = 
GPIO_Sed_Lev_2
;

232 
GPIO_InSu
->
GPIO_OTy
 = 
GPIO_OTy_PP
;

233 
GPIO_InSu
->
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

234 
	}
}

247 
	$GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

249 
__IO
 
ut32_t
 
tmp
 = 0x00010000;

252 
	`as_m
(
	`IS_GPIO_LIST_PERIPH
(
GPIOx
));

253 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

255 
tmp
 |
GPIO_P
;

257 
GPIOx
->
LCKR
 = 
tmp
;

259 
GPIOx
->
LCKR
 = 
GPIO_P
;

261 
GPIOx
->
LCKR
 = 
tmp
;

263 
tmp
 = 
GPIOx
->
LCKR
;

265 
tmp
 = 
GPIOx
->
LCKR
;

266 
	}
}

294 
ut8_t
 
	$GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

296 
ut8_t
 
bus
 = 0x00;

299 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

300 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

302 i((
GPIOx
->
IDR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

304 
bus
 = (
ut8_t
)
B_SET
;

308 
bus
 = (
ut8_t
)
B_RESET
;

310  
bus
;

311 
	}
}

318 
ut16_t
 
	$GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
)

321 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

323  ((
ut16_t
)
GPIOx
->
IDR
);

324 
	}
}

336 
ut8_t
 
	$GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

338 
ut8_t
 
bus
 = 0x00;

341 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

342 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

344 i((
GPIOx
->
ODR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

346 
bus
 = (
ut8_t
)
B_SET
;

350 
bus
 = (
ut8_t
)
B_RESET
;

352  
bus
;

353 
	}
}

360 
ut16_t
 
	$GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
)

363 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

365  ((
ut16_t
)
GPIOx
->
ODR
);

366 
	}
}

378 
	$GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

381 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

382 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

384 
GPIOx
->
BSRR
 = 
GPIO_P
;

385 
	}
}

397 
	$GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

400 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

401 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

403 
GPIOx
->
BRR
 = 
GPIO_P
;

404 
	}
}

420 
	$GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
)

423 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

424 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

425 
	`as_m
(
	`IS_GPIO_BIT_ACTION
(
BV
));

427 i(
BV
 !
B_RESET
)

429 
GPIOx
->
BSRR
 = 
GPIO_P
;

433 
GPIOx
->
BRR
 = 
GPIO_P
 ;

435 
	}
}

444 
	$GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
)

447 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

449 
GPIOx
->
ODR
 = 
PtV
;

450 
	}
}

496 
	$GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
)

498 
ut32_t
 
mp
 = 0x00;

499 
ut32_t
 
mp_2
 = 0x00;

502 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

503 
	`as_m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PSour
));

504 
	`as_m
(
	`IS_GPIO_AF
(
GPIO_AF
));

506 
mp
 = ((
ut32_t
)(
GPIO_AF
<< ((ut32_t)((ut32_t)
GPIO_PSour
 & (uint32_t)0x07) * 4));

507 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] &~((
ut32_t
)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));

508 
mp_2
 = 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] | 
mp
;

509 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] = 
mp_2
;

510 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STE276~1.C

58 
	~"m32f37x_rcc.h
"

72 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

77 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

78 
	#HSION_BNumb
 0x00

	)

79 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
HSION_BNumb
 * 4))

	)

82 
	#PLLON_BNumb
 0x18

	)

83 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLON_BNumb
 * 4))

	)

86 
	#CSSON_BNumb
 0x13

	)

87 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
CSSON_BNumb
 * 4))

	)

91 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x04)

	)

92 
	#USBPRE_BNumb
 0x16

	)

93 
	#CFGR_USBPRE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
USBPRE_BNumb
 * 4))

	)

98 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x20)

	)

99 
	#RTCEN_BNumb
 0x0F

	)

100 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
RTCEN_BNumb
 * 4))

	)

103 
	#BDRST_BNumb
 0x10

	)

104 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
BDRST_BNumb
 * 4))

	)

109 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x24)

	)

110 
	#LSION_BNumb
 0x00

	)

111 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
LSION_BNumb
 * 4))

	)

115 
	#FLAG_MASK
 ((
ut8_t
)0x1F)

	)

118 
	#CFGR_BYTE3_ADDRESS
 ((
ut32_t
)0x40021007)

	)

121 
	#CIR_BYTE2_ADDRESS
 ((
ut32_t
)0x40021009)

	)

124 
	#CIR_BYTE3_ADDRESS
 ((
ut32_t
)0x4002100A)

	)

127 
	#CR_BYTE2_ADDRESS
 ((
ut32_t
)0x40021002)

	)

131 
__I
 
ut8_t
 
	gAPBAHBPscTab
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

132 
__I
 
ut8_t
 
	gADCPscTab
[4] = {2, 4, 6, 8};

133 
__I
 
ut8_t
 
	gSDADCPscTab
[16] = {2, 4, 6, 8, 10, 12, 14, 16, 20, 24, 28, 32, 36, 40, 44, 48};

187 
	$RCC_DeIn
()

190 
RCC
->
CR
 |(
ut32_t
)0x00000001;

193 
RCC
->
CFGR
 &(
ut32_t
)0x00FF0000;

196 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

199 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

202 
RCC
->
CFGR
 &(
ut32_t
)0xFF80FFFF;

205 
RCC
->
CFGR2
 &(
ut32_t
)0xFFFFFFF0;

208 
RCC
->
CFGR3
 &(
ut32_t
)0xFFF0F8C;

211 
RCC
->
CIR
 = 0x00000000;

212 
	}
}

234 
	$RCC_HSECfig
(
ut8_t
 
RCC_HSE
)

237 
	`as_m
(
	`IS_RCC_HSE
(
RCC_HSE
));

240 *(
__IO
 
ut8_t
 *
CR_BYTE2_ADDRESS
 = 
RCC_HSE_OFF
;

243 *(
__IO
 
ut8_t
 *
CR_BYTE2_ADDRESS
 = 
RCC_HSE
;

245 
	}
}

259 
EStus
 
	$RCC_WaFHSESUp
()

261 
__IO
 
ut32_t
 
SUpCou
 = 0;

262 
EStus
 
us
 = 
ERROR
;

263 
FgStus
 
HSEStus
 = 
RESET
;

268 
HSEStus
 = 
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
);

269 
SUpCou
++;

270 } (
SUpCou
 !
HSE_STARTUP_TIMEOUT
&& (
HSEStus
 =
RESET
));

272 i(
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
!
RESET
)

274 
us
 = 
SUCCESS
;

278 
us
 = 
ERROR
;

280  (
us
);

281 
	}
}

291 
	$RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
)

293 
ut32_t
 
tmeg
 = 0;

296 
	`as_m
(
	`IS_RCC_HSI_CALIBRATION_VALUE
(
HSICibtiVue
));

298 
tmeg
 = 
RCC
->
CR
;

301 
tmeg
 &~
RCC_CR_HSITRIM
;

304 
tmeg
 |(
ut32_t
)
HSICibtiVue
 << 3;

307 
RCC
->
CR
 = 
tmeg
;

308 
	}
}

325 
	$RCC_HSICmd
(
FuniڮS
 
NewS
)

328 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

330 *(
__IO
 
ut32_t
 *
CR_HSION_BB
 = (ut32_t)
NewS
;

331 
	}
}

350 
	$RCC_LSECfig
(
ut32_t
 
RCC_LSE
)

353 
	`as_m
(
	`IS_RCC_LSE
(
RCC_LSE
));

357 
RCC
->
BDCR
 &~(
RCC_BDCR_LSEON
);

360 
RCC
->
BDCR
 &~(
RCC_BDCR_LSEBYP
);

363 
RCC
->
BDCR
 |
RCC_LSE
;

364 
	}
}

376 
	$RCC_LSEDriveCfig
(
ut32_t
 
RCC_LSEDrive
)

379 
	`as_m
(
	`IS_RCC_LSE_DRIVE
(
RCC_LSEDrive
));

382 
RCC
->
BDCR
 &~(
RCC_BDCR_LSEDRV
);

385 
RCC
->
BDCR
 |
RCC_LSEDrive
;

386 
	}
}

400 
	$RCC_LSICmd
(
FuniڮS
 
NewS
)

403 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

405 *(
__IO
 
ut32_t
 *
CSR_LSION_BB
 = (ut32_t)
NewS
;

406 
	}
}

424 
	$RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
RCC_PLLMul
)

427 
	`as_m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour
));

428 
	`as_m
(
	`IS_RCC_PLL_MUL
(
RCC_PLLMul
));

431 
RCC
->
CFGR
 &~(
RCC_CFGR_PLLMULL
 | 
RCC_CFGR_PLLSRC
);

434 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_PLLSour
 | 
RCC_PLLMul
);

435 
	}
}

448 
	$RCC_PLLCmd
(
FuniڮS
 
NewS
)

451 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

453 *(
__IO
 
ut32_t
 *
CR_PLLON_BB
 = (ut32_t)
NewS
;

454 
	}
}

463 
	$RCC_PREDIV1Cfig
(
ut32_t
 
RCC_PREDIV1_Div
)

465 
ut32_t
 
tmeg
 = 0;

468 
	`as_m
(
	`IS_RCC_PREDIV1
(
RCC_PREDIV1_Div
));

470 
tmeg
 = 
RCC
->
CFGR2
;

472 
tmeg
 &~(
RCC_CFGR2_PREDIV1
);

475 
tmeg
 |
RCC_PREDIV1_Div
;

478 
RCC
->
CFGR2
 = 
tmeg
;

479 
	}
}

492 
	$RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
)

495 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

497 *(
__IO
 
ut32_t
 *
CR_CSSON_BB
 = (ut32_t)
NewS
;

498 
	}
}

514 
	$RCC_MCOCfig
(
ut8_t
 
RCC_MCOSour
)

517 
	`as_m
(
	`IS_RCC_MCO_SOURCE
(
RCC_MCOSour
));

520 *(
__IO
 
ut8_t
 *
CFGR_BYTE3_ADDRESS
 = 
RCC_MCOSour
;

521 
	}
}

621 
	$RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
)

623 
ut32_t
 
tmeg
 = 0;

626 
	`as_m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour
));

628 
tmeg
 = 
RCC
->
CFGR
;

631 
tmeg
 &~
RCC_CFGR_SW
;

634 
tmeg
 |
RCC_SYSCLKSour
;

637 
RCC
->
CFGR
 = 
tmeg
;

638 
	}
}

649 
ut8_t
 
	$RCC_GSYSCLKSour
()

651  ((
ut8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

652 
	}
}

670 
	$RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
)

672 
ut32_t
 
tmeg
 = 0;

675 
	`as_m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

677 
tmeg
 = 
RCC
->
CFGR
;

680 
tmeg
 &~
RCC_CFGR_HPRE
;

683 
tmeg
 |
RCC_SYSCLK
;

686 
RCC
->
CFGR
 = 
tmeg
;

687 
	}
}

701 
	$RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
)

703 
ut32_t
 
tmeg
 = 0;

706 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

708 
tmeg
 = 
RCC
->
CFGR
;

710 
tmeg
 &~
RCC_CFGR_PPRE1
;

713 
tmeg
 |
RCC_HCLK
;

716 
RCC
->
CFGR
 = 
tmeg
;

717 
	}
}

731 
	$RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
)

733 
ut32_t
 
tmeg
 = 0;

736 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

738 
tmeg
 = 
RCC
->
CFGR
;

740 
tmeg
 &~
RCC_CFGR_PPRE2
;

742 
tmeg
 |
RCC_HCLK
 << 3;

744 
RCC
->
CFGR
 = 
tmeg
;

745 
	}
}

758 
	$RCC_ADCCLKCfig
(
ut32_t
 
RCC_PCLK2
)

762 
	`as_m
(
	`IS_RCC_ADCCLK
(
RCC_PCLK2
));

765 
RCC
->
CFGR
 &~
RCC_CFGR_ADCPRE
;

768 
RCC
->
CFGR
 |
RCC_PCLK2
;

769 
	}
}

794 
	$RCC_SDADCCLKCfig
(
ut32_t
 
RCC_SDADCCLK
)

797 
	`as_m
(
	`IS_RCC_SDADCCLK
(
RCC_SDADCCLK
));

800 
RCC
->
CFGR
 &~
RCC_CFGR_SDADCPRE
;

803 
RCC
->
CFGR
 |
RCC_SDADCCLK
;

804 
	}
}

815 
	$RCC_CECCLKCfig
(
ut32_t
 
RCC_CECCLK
)

818 
	`as_m
(
	`IS_RCC_CECCLK
(
RCC_CECCLK
));

821 
RCC
->
CFGR3
 &~
RCC_CFGR3_CECSW
;

823 
RCC
->
CFGR3
 |
RCC_CECCLK
;

824 
	}
}

836 
	$RCC_I2CCLKCfig
(
ut32_t
 
RCC_I2CCLK
)

838 
ut32_t
 
tmp
 = 0;

841 
	`as_m
(
	`IS_RCC_I2CCLK
(
RCC_I2CCLK
));

843 
tmp
 = (
RCC_I2CCLK
 >> 28);

846 i(
tmp
 == 0)

848 
RCC
->
CFGR3
 &~
RCC_CFGR3_I2C1SW
;

852 
RCC
->
CFGR3
 &~
RCC_CFGR3_I2C2SW
;

855 
RCC
->
CFGR3
 |
RCC_I2CCLK
;

856 
	}
}

870 
	$RCC_USARTCLKCfig
(
ut32_t
 
RCC_USARTCLK
)

872 
ut32_t
 
tmp
 = 0;

875 
	`as_m
(
	`IS_RCC_USARTCLK
(
RCC_USARTCLK
));

877 
tmp
 = (
RCC_USARTCLK
 >> 28);

880 
tmp
)

883 
RCC
->
CFGR3
 &~
RCC_CFGR3_USART1SW
;

886 
RCC
->
CFGR3
 &~
RCC_CFGR3_USART2SW
;

889 
RCC
->
CFGR3
 &~
RCC_CFGR3_USART3SW
;

896 
RCC
->
CFGR3
 |
RCC_USARTCLK
;

897 
	}
}

909 
	$RCC_USBCLKCfig
(
ut32_t
 
RCC_USBCLKSour
)

912 
	`as_m
(
	`IS_RCC_USBCLK_SOURCE
(
RCC_USBCLKSour
));

914 *(
__IO
 
ut32_t
 *
CFGR_USBPRE_BB
 = 
RCC_USBCLKSour
;

915 
	}
}

953 
	$RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
)

955 
ut32_t
 
tmp
 = 0, 
lmu
 = 0, 
lsour
 = 0, 
ediv1
 = 0, 
esc
 = 0;

958 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

960 
tmp
)

963 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

966 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSE_VALUE
;

970 
lmu
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
;

971 
lsour
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

972 
lmu
 = (llmull >> 18) + 2;

974 i(
lsour
 == 0x00)

977 
RCC_Clocks
->
SYSCLK_Fqucy
 = (
HSI_VALUE
 >> 1* 
lmu
;

981 
ediv1
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

983 
RCC_Clocks
->
SYSCLK_Fqucy
 = (
HSE_VALUE
 / 
ediv1
* 
lmu
;

987 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

992 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

993 
tmp
 =mp >> 4;

994 
esc
 = 
APBAHBPscTab
[
tmp
];

996 
RCC_Clocks
->
HCLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
 >> 
esc
;

999 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
;

1000 
tmp
 =mp >> 8;

1001 
esc
 = 
APBAHBPscTab
[
tmp
];

1003 
RCC_Clocks
->
PCLK1_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1006 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
;

1007 
tmp
 =mp >> 11;

1008 
esc
 = 
APBAHBPscTab
[
tmp
];

1010 
RCC_Clocks
->
PCLK2_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1013 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_ADCPRE
;

1014 
tmp
 =mp >> 14;

1015 
esc
 = 
ADCPscTab
[
tmp
];

1017 
RCC_Clocks
->
ADCCLK_Fqucy
 = RCC_Clocks->
PCLK2_Fqucy
 / 
esc
;

1020 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SDADCPRE
;

1021 
tmp
 = (tmp >> 27) & 0x0F;

1022 
esc
 = 
SDADCPscTab
[
tmp
];

1024 
RCC_Clocks
->
SDADCCLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
 / 
esc
;

1027 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_CECSW
) != RCC_CFGR3_CECSW)

1030 
RCC_Clocks
->
CECCLK_Fqucy
 = 
HSI_VALUE
 / 244;

1035 
RCC_Clocks
->
CECCLK_Fqucy
 = 
LSE_VALUE
;

1039 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_I2C1SW
) != RCC_CFGR3_I2C1SW)

1042 
RCC_Clocks
->
I2C1CLK_Fqucy
 = 
HSI_VALUE
;

1047 
RCC_Clocks
->
I2C1CLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
;

1051 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_I2C2SW
) != RCC_CFGR3_I2C2SW)

1054 
RCC_Clocks
->
I2C2CLK_Fqucy
 = 
HSI_VALUE
;

1059 
RCC_Clocks
->
I2C2CLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
;

1063 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
) == 0x0)

1066 
RCC_Clocks
->
USART1CLK_Fqucy
 = RCC_Clocks->
PCLK2_Fqucy
;

1068 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
=
RCC_CFGR3_USART1SW_0
)

1071 
RCC_Clocks
->
USART1CLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
;

1073 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
=
RCC_CFGR3_USART1SW_1
)

1076 
RCC_Clocks
->
USART1CLK_Fqucy
 = 
LSE_VALUE
;

1078 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
) == RCC_CFGR3_USART1SW)

1081 
RCC_Clocks
->
USART1CLK_Fqucy
 = 
HSI_VALUE
;

1085 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART2SW
) == 0x0)

1088 
RCC_Clocks
->
USART2CLK_Fqucy
 = RCC_Clocks->
PCLK1_Fqucy
;

1090 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART2SW
=
RCC_CFGR3_USART2SW_0
)

1093 
RCC_Clocks
->
USART2CLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
;

1095 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART2SW
=
RCC_CFGR3_USART2SW_1
)

1098 
RCC_Clocks
->
USART2CLK_Fqucy
 = 
LSE_VALUE
;

1100 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART2SW
) == RCC_CFGR3_USART2SW)

1103 
RCC_Clocks
->
USART2CLK_Fqucy
 = 
HSI_VALUE
;

1107 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART3SW
) == 0x0)

1110 
RCC_Clocks
->
USART3CLK_Fqucy
 = RCC_Clocks->
PCLK1_Fqucy
;

1112 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART3SW
=
RCC_CFGR3_USART3SW_0
)

1115 
RCC_Clocks
->
USART3CLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
;

1117 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART3SW
=
RCC_CFGR3_USART3SW_1
)

1120 
RCC_Clocks
->
USART3CLK_Fqucy
 = 
LSE_VALUE
;

1122 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART3SW
) == RCC_CFGR3_USART3SW)

1125 
RCC_Clocks
->
USART3CLK_Fqucy
 = 
HSI_VALUE
;

1127 
	}
}

1180 
	$RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
)

1183 
	`as_m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour
));

1186 
RCC
->
BDCR
 |
RCC_RTCCLKSour
;

1187 
	}
}

1197 
	$RCC_RTCCLKCmd
(
FuniڮS
 
NewS
)

1200 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1202 *(
__IO
 
ut32_t
 *
BDCR_RTCEN_BB
 = (ut32_t)
NewS
;

1203 
	}
}

1213 
	$RCC_BackupRetCmd
(
FuniڮS
 
NewS
)

1216 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1218 *(
__IO
 
ut32_t
 *
BDCR_BDRST_BB
 = (ut32_t)
NewS
;

1219 
	}
}

1244 
	$RCC_AHBPhClockCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
)

1247 
	`as_m
(
	`IS_RCC_AHB_PERIPH
(
RCC_AHBPh
));

1248 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1250 i(
NewS
 !
DISABLE
)

1252 
RCC
->
AHBENR
 |
RCC_AHBPh
;

1256 
RCC
->
AHBENR
 &~
RCC_AHBPh
;

1258 
	}
}

1282 
	$RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1285 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

1286 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1288 i(
NewS
 !
DISABLE
)

1290 
RCC
->
APB2ENR
 |
RCC_APB2Ph
;

1294 
RCC
->
APB2ENR
 &~
RCC_APB2Ph
;

1296 
	}
}

1332 
	$RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1335 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1336 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1338 i(
NewS
 !
DISABLE
)

1340 
RCC
->
APB1ENR
 |
RCC_APB1Ph
;

1344 
RCC
->
APB1ENR
 &~
RCC_APB1Ph
;

1346 
	}
}

1363 
	$RCC_AHBPhRetCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
)

1366 
	`as_m
(
	`IS_RCC_AHB_RST_PERIPH
(
RCC_AHBPh
));

1367 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1369 i(
NewS
 !
DISABLE
)

1371 
RCC
->
AHBRSTR
 |
RCC_AHBPh
;

1375 
RCC
->
AHBRSTR
 &~
RCC_AHBPh
;

1377 
	}
}

1398 
	$RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1401 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

1402 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1404 i(
NewS
 !
DISABLE
)

1406 
RCC
->
APB2RSTR
 |
RCC_APB2Ph
;

1410 
RCC
->
APB2RSTR
 &~
RCC_APB2Ph
;

1412 
	}
}

1445 
	$RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1448 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1449 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1451 i(
NewS
 !
DISABLE
)

1453 
RCC
->
APB1RSTR
 |
RCC_APB1Ph
;

1457 
RCC
->
APB1RSTR
 &~
RCC_APB1Ph
;

1459 
	}
}

1495 
	$RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
)

1498 
	`as_m
(
	`IS_RCC_IT
(
RCC_IT
));

1499 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1501 i(
NewS
 !
DISABLE
)

1504 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 |
RCC_IT
;

1509 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 &(ut8_t)~
RCC_IT
;

1511 
	}
}

1532 
FgStus
 
	$RCC_GFgStus
(
ut8_t
 
RCC_FLAG
)

1534 
ut32_t
 
tmp
 = 0;

1535 
ut32_t
 
ueg
 = 0;

1536 
FgStus
 
bus
 = 
RESET
;

1539 
	`as_m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

1542 
tmp
 = 
RCC_FLAG
 >> 5;

1544 i(
tmp
 == 0)

1546 
ueg
 = 
RCC
->
CR
;

1548 i(
tmp
 == 1)

1550 
ueg
 = 
RCC
->
BDCR
;

1554 
ueg
 = 
RCC
->
CSR
;

1558 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

1560 i((
ueg
 & ((
ut32_t
)1 << 
tmp
)!(ut32_t)
RESET
)

1562 
bus
 = 
SET
;

1566 
bus
 = 
RESET
;

1569  
bus
;

1570 
	}
}

1579 
	$RCC_CˬFg
()

1582 
RCC
->
CSR
 |
RCC_CSR_RMVF
;

1583 
	}
}

1597 
ITStus
 
	$RCC_GITStus
(
ut8_t
 
RCC_IT
)

1599 
ITStus
 
bus
 = 
RESET
;

1602 
	`as_m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

1605 i((
RCC
->
CIR
 & 
RCC_IT
!(
ut32_t
)
RESET
)

1607 
bus
 = 
SET
;

1611 
bus
 = 
RESET
;

1614  
bus
;

1615 
	}
}

1629 
	$RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
)

1632 
	`as_m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

1636 *(
__IO
 
ut8_t
 *
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

1637 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STFA55~1.C

239 
	~"m32f37x_c.h
"

240 
	~"m32f37x_rcc.h
"

255 
	#RTC_TR_RESERVED_MASK
 ((
ut32_t
)0x007F7F7F)

	)

256 
	#RTC_DR_RESERVED_MASK
 ((
ut32_t
)0x00FFFF3F)

	)

257 
	#RTC_INIT_MASK
 ((
ut32_t
)0xFFFFFFFF)

	)

258 
	#RTC_RSF_MASK
 ((
ut32_t
)0xFFFFFF5F)

	)

259 
	#RTC_FLAGS_MASK
 ((
ut32_t
)(
RTC_FLAG_TSOVF
 | 
RTC_FLAG_TSF
 | 
RTC_FLAG_WUTF
 | \

260 
RTC_FLAG_ALRBF
 | 
RTC_FLAG_ALRAF
 | 
RTC_FLAG_INITF
 | \

261 
RTC_FLAG_RSF
 | 
RTC_FLAG_INITS
 | 
RTC_FLAG_WUTWF
 | \

262 
RTC_FLAG_ALRBWF
 | 
RTC_FLAG_ALRAWF
 | 
RTC_FLAG_TAMP1F
 | \

263 
RTC_FLAG_TAMP2F
 | 
RTC_FLAG_TAMP3F
 | 
RTC_FLAG_RECALPF
 | \

264 
RTC_FLAG_SHPF
))

	)

266 
	#INITMODE_TIMEOUT
 ((
ut32_t
0x00002000)

	)

267 
	#SYNCHRO_TIMEOUT
 ((
ut32_t
0x00004000)

	)

268 
	#RECALPF_TIMEOUT
 ((
ut32_t
0x00001000)

	)

269 
	#SHPF_TIMEOUT
 ((
ut32_t
0x00001000)

	)

274 
ut8_t
 
RTC_ByToBcd2
(ut8_
Vue
);

275 
ut8_t
 
RTC_Bcd2ToBy
(ut8_
Vue
);

331 
EStus
 
	$RTC_DeIn
()

333 
__IO
 
ut32_t
 
wutcou
 = 0x00;

334 
ut32_t
 
wutwfus
 = 0x00;

335 
EStus
 
us
 = 
ERROR
;

338 
RTC
->
WPR
 = 0xCA;

339 
RTC
->
WPR
 = 0x53;

342 i(
	`RTC_EInMode
(=
ERROR
)

344 
us
 = 
ERROR
;

349 
RTC
->
TR
 = (
ut32_t
)0x00000000;

350 
RTC
->
DR
 = (
ut32_t
)0x00002101;

353 
RTC
->
CR
 &(
ut32_t
)0x00000007;

358 
wutwfus
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

359 
wutcou
++;

360 } (
wutcou
 !
INITMODE_TIMEOUT
&& (
wutwfus
 == 0x00));

362 i((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
=
RESET
)

364 
us
 = 
ERROR
;

369 
RTC
->
CR
 &(
ut32_t
)0x00000000;

370 
RTC
->
WUTR
 = (
ut32_t
)0x0000FFFF;

371 
RTC
->
PRER
 = (
ut32_t
)0x007F00FF;

372 
RTC
->
ALRMAR
 = (
ut32_t
)0x00000000;

373 
RTC
->
ALRMBR
 = (
ut32_t
)0x00000000;

374 
RTC
->
SHIFTR
 = (
ut32_t
)0x00000000;

375 
RTC
->
CALR
 = (
ut32_t
)0x00000000;

376 
RTC
->
ALRMASSR
 = (
ut32_t
)0x00000000;

377 
RTC
->
ALRMBSSR
 = (
ut32_t
)0x00000000;

380 
RTC
->
ISR
 = (
ut32_t
)0x00000000;

383 
RTC
->
TAFCR
 = 0x00000000;

386 i(
	`RTC_WaFSynchro
(=
ERROR
)

388 
us
 = 
ERROR
;

392 
us
 = 
SUCCESS
;

398 
RTC
->
WPR
 = 0xFF;

400  
us
;

401 
	}
}

414 
EStus
 
	$RTC_In
(
RTC_InTyDef
* 
RTC_InSu
)

416 
EStus
 
us
 = 
ERROR
;

419 
	`as_m
(
	`IS_RTC_HOUR_FORMAT
(
RTC_InSu
->
RTC_HourFm
));

420 
	`as_m
(
	`IS_RTC_ASYNCH_PREDIV
(
RTC_InSu
->
RTC_AsynchPdiv
));

421 
	`as_m
(
	`IS_RTC_SYNCH_PREDIV
(
RTC_InSu
->
RTC_SynchPdiv
));

424 
RTC
->
WPR
 = 0xCA;

425 
RTC
->
WPR
 = 0x53;

428 i(
	`RTC_EInMode
(=
ERROR
)

430 
us
 = 
ERROR
;

435 
RTC
->
CR
 &((
ut32_t
)~(
RTC_CR_FMT
));

437 
RTC
->
CR
 |((
ut32_t
)(
RTC_InSu
->
RTC_HourFm
));

440 
RTC
->
PRER
 = (
ut32_t
)(
RTC_InSu
->
RTC_SynchPdiv
);

441 
RTC
->
PRER
 |(
ut32_t
)(
RTC_InSu
->
RTC_AsynchPdiv
 << 16);

444 
	`RTC_ExInMode
();

446 
us
 = 
SUCCESS
;

449 
RTC
->
WPR
 = 0xFF;

451  
us
;

452 
	}
}

460 
	$RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
)

463 
RTC_InSu
->
RTC_HourFm
 = 
RTC_HourFm_24
;

466 
RTC_InSu
->
RTC_AsynchPdiv
 = (
ut32_t
)0x7F;

469 
RTC_InSu
->
RTC_SynchPdiv
 = (
ut32_t
)0xFF;

470 
	}
}

482 
	$RTC_WrePreiCmd
(
FuniڮS
 
NewS
)

485 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

487 i(
NewS
 !
DISABLE
)

490 
RTC
->
WPR
 = 0xFF;

495 
RTC
->
WPR
 = 0xCA;

496 
RTC
->
WPR
 = 0x53;

498 
	}
}

509 
EStus
 
	$RTC_EInMode
()

511 
__IO
 
ut32_t
 
cou
 = 0x00;

512 
EStus
 
us
 = 
ERROR
;

513 
ut32_t
 
us
 = 0x00;

516 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
=(
ut32_t
)
RESET
)

519 
RTC
->
ISR
 = (
ut32_t
)
RTC_INIT_MASK
;

524 
us
 = 
RTC
->
ISR
 & 
RTC_ISR_INITF
;

525 
cou
++;

526 } (
cou
 !
INITMODE_TIMEOUT
&& (
us
 == 0x00));

528 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
!
RESET
)

530 
us
 = 
SUCCESS
;

534 
us
 = 
ERROR
;

539 
us
 = 
SUCCESS
;

542  (
us
);

543 
	}
}

554 
	$RTC_ExInMode
()

557 
RTC
->
ISR
 &(
ut32_t
)~
RTC_ISR_INIT
;

558 
	}
}

576 
EStus
 
	$RTC_WaFSynchro
()

578 
__IO
 
ut32_t
 
synchrocou
 = 0;

579 
EStus
 
us
 = 
ERROR
;

580 
ut32_t
 
synchrous
 = 0x00;

583 
RTC
->
WPR
 = 0xCA;

584 
RTC
->
WPR
 = 0x53;

587 
RTC
->
ISR
 &(
ut32_t
)
RTC_RSF_MASK
;

592 
synchrous
 = 
RTC
->
ISR
 & 
RTC_ISR_RSF
;

593 
synchrocou
++;

594 } (
synchrocou
 !
SYNCHRO_TIMEOUT
&& (
synchrous
 == 0x00));

596 i((
RTC
->
ISR
 & 
RTC_ISR_RSF
!
RESET
)

598 
us
 = 
SUCCESS
;

602 
us
 = 
ERROR
;

606 
RTC
->
WPR
 = 0xFF;

608  (
us
);

609 
	}
}

619 
EStus
 
	$RTC_RefClockCmd
(
FuniڮS
 
NewS
)

621 
EStus
 
us
 = 
ERROR
;

624 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

627 
RTC
->
WPR
 = 0xCA;

628 
RTC
->
WPR
 = 0x53;

631 i(
	`RTC_EInMode
(=
ERROR
)

633 
us
 = 
ERROR
;

637 i(
NewS
 !
DISABLE
)

640 
RTC
->
CR
 |
RTC_CR_REFCKON
;

645 
RTC
->
CR
 &~
RTC_CR_REFCKON
;

648 
	`RTC_ExInMode
();

650 
us
 = 
SUCCESS
;

654 
RTC
->
WPR
 = 0xFF;

656  
us
;

657 
	}
}

667 
	$RTC_ByssShadowCmd
(
FuniڮS
 
NewS
)

670 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

673 
RTC
->
WPR
 = 0xCA;

674 
RTC
->
WPR
 = 0x53;

676 i(
NewS
 !
DISABLE
)

679 
RTC
->
CR
 |(
ut8_t
)
RTC_CR_BYPSHAD
;

684 
RTC
->
CR
 &(
ut8_t
)~
RTC_CR_BYPSHAD
;

688 
RTC
->
WPR
 = 0xFF;

689 
	}
}

721 
EStus
 
	$RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

723 
ut32_t
 
tmeg
 = 0;

724 
EStus
 
us
 = 
ERROR
;

727 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

729 i(
RTC_Fm
 =
RTC_Fm_BIN
)

731 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

733 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_TimeSu
->
RTC_Hours
));

734 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

738 
RTC_TimeSu
->
RTC_H12
 = 0x00;

739 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_TimeSu
->
RTC_Hours
));

741 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_TimeSu
->
RTC_Mus
));

742 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_TimeSu
->
RTC_Secds
));

746 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

748 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
);

749 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

750 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

754 
RTC_TimeSu
->
RTC_H12
 = 0x00;

755 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
)));

757 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Mus
)));

758 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Secds
)));

762 i(
RTC_Fm
 !
RTC_Fm_BIN
)

764 
tmeg
 = (((
ut32_t
)(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

765 ((
ut32_t
)(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

766 ((
ut32_t
)
RTC_TimeSu
->
RTC_Secds
) | \

767 ((
ut32_t
)(
RTC_TimeSu
->
RTC_H12
) << 16));

771 
tmeg
 = (
ut32_t
)(((ut32_t)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

772 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

773 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Secds
)) | \

774 (((
ut32_t
)
RTC_TimeSu
->
RTC_H12
) << 16));

778 
RTC
->
WPR
 = 0xCA;

779 
RTC
->
WPR
 = 0x53;

782 i(
	`RTC_EInMode
(=
ERROR
)

784 
us
 = 
ERROR
;

789 
RTC
->
TR
 = (
ut32_t
)(
tmeg
 & 
RTC_TR_RESERVED_MASK
);

792 
	`RTC_ExInMode
();

795 i((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
=
RESET
)

797 i(
	`RTC_WaFSynchro
(=
ERROR
)

799 
us
 = 
ERROR
;

803 
us
 = 
SUCCESS
;

808 
us
 = 
SUCCESS
;

813 
RTC
->
WPR
 = 0xFF;

815  
us
;

816 
	}
}

825 
	$RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
)

828 
RTC_TimeSu
->
RTC_H12
 = 
RTC_H12_AM
;

829 
RTC_TimeSu
->
RTC_Hours
 = 0;

830 
RTC_TimeSu
->
RTC_Mus
 = 0;

831 
RTC_TimeSu
->
RTC_Secds
 = 0;

832 
	}
}

844 
	$RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

846 
ut32_t
 
tmeg
 = 0;

849 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

852 
tmeg
 = (
ut32_t
)(
RTC
->
TR
 & 
RTC_TR_RESERVED_MASK
);

855 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

856 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >>8);

857 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmeg
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

858 
RTC_TimeSu
->
RTC_H12
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_PM
)) >> 16);

861 i(
RTC_Fm
 =
RTC_Fm_BIN
)

864 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Hours);

865 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Minutes);

866 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Seconds);

868 
	}
}

877 
ut32_t
 
	$RTC_GSubSecd
()

879 
ut32_t
 
tmeg
 = 0;

882 
tmeg
 = (
ut32_t
)(
RTC
->
SSR
);

885 ((
RTC
->
DR
);

887  (
tmeg
);

888 
	}
}

902 
EStus
 
	$RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

904 
ut32_t
 
tmeg
 = 0;

905 
EStus
 
us
 = 
ERROR
;

908 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

910 i((
RTC_Fm
 =
RTC_Fm_BIN
&& ((
RTC_DeSu
->
RTC_Mth
 & 0x10) == 0x10))

912 
RTC_DeSu
->
RTC_Mth
 = (RTC_DeSu->RTC_Mth & (
ut32_t
)~(0x10)) + 0x0A;

914 i(
RTC_Fm
 =
RTC_Fm_BIN
)

916 
	`as_m
(
	`IS_RTC_YEAR
(
RTC_DeSu
->
RTC_Yr
));

917 
	`as_m
(
	`IS_RTC_MONTH
(
RTC_DeSu
->
RTC_Mth
));

918 
	`as_m
(
	`IS_RTC_DATE
(
RTC_DeSu
->
RTC_De
));

922 
	`as_m
(
	`IS_RTC_YEAR
(
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Yr
)));

923 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Mth
);

924 
	`as_m
(
	`IS_RTC_MONTH
(
tmeg
));

925 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_De
);

926 
	`as_m
(
	`IS_RTC_DATE
(
tmeg
));

928 
	`as_m
(
	`IS_RTC_WEEKDAY
(
RTC_DeSu
->
RTC_WkDay
));

931 i(
RTC_Fm
 !
RTC_Fm_BIN
)

933 
tmeg
 = ((((
ut32_t
)
RTC_DeSu
->
RTC_Yr
) << 16) | \

934 (((
ut32_t
)
RTC_DeSu
->
RTC_Mth
) << 8) | \

935 ((
ut32_t
)
RTC_DeSu
->
RTC_De
) | \

936 (((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
) << 13));

940 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Yr
) << 16) | \

941 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Mth
) << 8) | \

942 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_De
)) | \

943 ((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
 << 13));

947 
RTC
->
WPR
 = 0xCA;

948 
RTC
->
WPR
 = 0x53;

951 i(
	`RTC_EInMode
(=
ERROR
)

953 
us
 = 
ERROR
;

958 
RTC
->
DR
 = (
ut32_t
)(
tmeg
 & 
RTC_DR_RESERVED_MASK
);

961 
	`RTC_ExInMode
();

964 i((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
=
RESET
)

966 i(
	`RTC_WaFSynchro
(=
ERROR
)

968 
us
 = 
ERROR
;

972 
us
 = 
SUCCESS
;

977 
us
 = 
SUCCESS
;

981 
RTC
->
WPR
 = 0xFF;

983  
us
;

984 
	}
}

993 
	$RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
)

996 
RTC_DeSu
->
RTC_WkDay
 = 
RTC_Wkday_Mday
;

997 
RTC_DeSu
->
RTC_De
 = 1;

998 
RTC_DeSu
->
RTC_Mth
 = 
RTC_Mth_Juy
;

999 
RTC_DeSu
->
RTC_Yr
 = 0;

1000 
	}
}

1012 
	$RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

1014 
ut32_t
 
tmeg
 = 0;

1017 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1020 
tmeg
 = (
ut32_t
)(
RTC
->
DR
 & 
RTC_DR_RESERVED_MASK
);

1023 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_YT
 | 
RTC_DR_YU
)) >> 16);

1024 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1025 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)(
tmeg
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1026 
RTC_DeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_WDU
)) >> 13);

1029 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1032 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Year);

1033 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Month);

1034 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Date);

1035 
RTC_DeSu
->
RTC_WkDay
 = (
ut8_t
)(RTC_DateStruct->RTC_WeekDay);

1037 
	}
}

1073 
	$RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1075 
ut32_t
 
tmeg
 = 0;

1078 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1079 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1080 
	`as_m
(
	`IS_ALARM_MASK
(
RTC_ArmSu
->
RTC_ArmMask
));

1081 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
RTC_ArmSu
->
RTC_ArmDeWkDayS
));

1083 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1085 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1087 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1088 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1092 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1093 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1095 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
));

1096 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
));

1098 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1100 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1104 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1109 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1111 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
);

1112 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

1113 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1117 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1118 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
)));

1121 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
)));

1122 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)));

1124 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1126 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1127 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tmeg
));

1131 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1132 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tmeg
));

1137 i(
RTC_Fm
 !
RTC_Fm_BIN
)

1139 
tmeg
 = (((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1140 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1141 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
) | \

1142 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1143 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1144 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1145 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1149 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1150 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1151 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)) | \

1152 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1153 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1154 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1155 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1159 
RTC
->
WPR
 = 0xCA;

1160 
RTC
->
WPR
 = 0x53;

1163 i(
RTC_Arm
 =
RTC_Arm_A
)

1165 
RTC
->
ALRMAR
 = (
ut32_t
)
tmeg
;

1169 
RTC
->
ALRMBR
 = (
ut32_t
)
tmeg
;

1173 
RTC
->
WPR
 = 0xFF;

1174 
	}
}

1184 
	$RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
)

1187 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 
RTC_H12_AM
;

1188 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 0;

1189 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 0;

1190 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 0;

1193 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = 
RTC_ArmDeWkDayS_De
;

1194 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 1;

1197 
RTC_ArmSu
->
RTC_ArmMask
 = 
RTC_ArmMask_Ne
;

1198 
	}
}

1214 
	$RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1216 
ut32_t
 
tmeg
 = 0;

1219 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1220 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1223 i(
RTC_Arm
 =
RTC_Arm_A
)

1225 
tmeg
 = (
ut32_t
)(
RTC
->
ALRMAR
);

1229 
tmeg
 = (
ut32_t
)(
RTC
->
ALRMBR
);

1233 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_HT
 | \

1234 
RTC_ALRMAR_HU
)) >> 16);

1235 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_MNT
 | \

1236 
RTC_ALRMAR_MNU
)) >> 8);

1237 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = (
ut32_t
)(
tmeg
 & (
RTC_ALRMAR_ST
 | \

1238 
RTC_ALRMAR_SU
));

1239 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = (
ut32_t
)((
tmeg
 & 
RTC_ALRMAR_PM
) >> 16);

1240 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
)) >> 24);

1241 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = (
ut32_t
)(
tmeg
 & 
RTC_ALRMAR_WDSEL
);

1242 
RTC_ArmSu
->
RTC_ArmMask
 = (
ut32_t
)(
tmeg
 & 
RTC_ArmMask_A
);

1244 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1246 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1247 
RTC_ArmTime
.
RTC_Hours
);

1248 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1249 
RTC_ArmTime
.
RTC_Mus
);

1250 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1251 
RTC_ArmTime
.
RTC_Secds
);

1252 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct->RTC_AlarmDateWeekDay);

1254 
	}
}

1268 
EStus
 
	$RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
)

1270 
__IO
 
ut32_t
 
mcou
 = 0x00;

1271 
ut32_t
 
mus
 = 0x00;

1272 
EStus
 
us
 = 
ERROR
;

1275 
	`as_m
(
	`IS_RTC_CMD_ALARM
(
RTC_Arm
));

1276 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1279 
RTC
->
WPR
 = 0xCA;

1280 
RTC
->
WPR
 = 0x53;

1283 i(
NewS
 !
DISABLE
)

1285 
RTC
->
CR
 |(
ut32_t
)
RTC_Arm
;

1287 
us
 = 
SUCCESS
;

1292 
RTC
->
CR
 &(
ut32_t
)~
RTC_Arm
;

1297 
mus
 = 
RTC
->
ISR
 & (
RTC_Arm
 >> 8);

1298 
mcou
++;

1299 } (
mcou
 !
INITMODE_TIMEOUT
&& (
mus
 == 0x00));

1301 i((
RTC
->
ISR
 & (
RTC_Arm
 >> 8)=
RESET
)

1303 
us
 = 
ERROR
;

1307 
us
 = 
SUCCESS
;

1312 
RTC
->
WPR
 = 0xFF;

1314  
us
;

1315 
	}
}

1361 
	$RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, ut32_
RTC_ArmSubSecdMask
)

1363 
ut32_t
 
tmeg
 = 0;

1366 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1367 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
RTC_ArmSubSecdVue
));

1368 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
RTC_ArmSubSecdMask
));

1371 
RTC
->
WPR
 = 0xCA;

1372 
RTC
->
WPR
 = 0x53;

1375 
tmeg
 = (
ut32_t
(ut32_t)(
RTC_ArmSubSecdVue
| (ut32_t)(
RTC_ArmSubSecdMask
);

1377 i(
RTC_Arm
 =
RTC_Arm_A
)

1380 
RTC
->
ALRMASSR
 = 
tmeg
;

1385 
RTC
->
ALRMBSSR
 = 
tmeg
;

1389 
RTC
->
WPR
 = 0xFF;

1391 
	}
}

1402 
ut32_t
 
	$RTC_GArmSubSecd
(
ut32_t
 
RTC_Arm
)

1404 
ut32_t
 
tmeg
 = 0;

1407 i(
RTC_Arm
 =
RTC_Arm_A
)

1409 
tmeg
 = (
ut32_t
)((
RTC
->
ALRMASSR
& 
RTC_ALRMASSR_SS
);

1413 
tmeg
 = (
ut32_t
)((
RTC
->
ALRMBSSR
& 
RTC_ALRMBSSR_SS
);

1416  (
tmeg
);

1417 
	}
}

1451 
	$RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
)

1454 
	`as_m
(
	`IS_RTC_WAKEUP_CLOCK
(
RTC_WakeUpClock
));

1457 
RTC
->
WPR
 = 0xCA;

1458 
RTC
->
WPR
 = 0x53;

1461 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUCKSEL
;

1464 
RTC
->
CR
 |(
ut32_t
)
RTC_WakeUpClock
;

1467 
RTC
->
WPR
 = 0xFF;

1468 
	}
}

1478 
	$RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
)

1481 
	`as_m
(
	`IS_RTC_WAKEUP_COUNTER
(
RTC_WakeUpCou
));

1484 
RTC
->
WPR
 = 0xCA;

1485 
RTC
->
WPR
 = 0x53;

1488 
RTC
->
WUTR
 = (
ut32_t
)
RTC_WakeUpCou
;

1491 
RTC
->
WPR
 = 0xFF;

1492 
	}
}

1499 
ut32_t
 
	$RTC_GWakeUpCou
()

1502  ((
ut32_t
)(
RTC
->
WUTR
 & 
RTC_WUTR_WUT
));

1503 
	}
}

1511 
EStus
 
	$RTC_WakeUpCmd
(
FuniڮS
 
NewS
)

1513 
__IO
 
ut32_t
 
wutcou
 = 0x00;

1514 
ut32_t
 
wutwfus
 = 0x00;

1515 
EStus
 
us
 = 
ERROR
;

1518 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1521 
RTC
->
WPR
 = 0xCA;

1522 
RTC
->
WPR
 = 0x53;

1524 i(
NewS
 !
DISABLE
)

1527 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_WUTE
;

1528 
us
 = 
SUCCESS
;

1533 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUTE
;

1537 
wutwfus
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

1538 
wutcou
++;

1539 } (
wutcou
 !
INITMODE_TIMEOUT
&& (
wutwfus
 == 0x00));

1541 i((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
=
RESET
)

1543 
us
 = 
ERROR
;

1547 
us
 = 
SUCCESS
;

1552 
RTC
->
WPR
 = 0xFF;

1554  
us
;

1555 
	}
}

1587 
	$RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
)

1590 
	`as_m
(
	`IS_RTC_DAYLIGHT_SAVING
(
RTC_DayLightSavg
));

1591 
	`as_m
(
	`IS_RTC_STORE_OPERATION
(
RTC_SteOti
));

1594 
RTC
->
WPR
 = 0xCA;

1595 
RTC
->
WPR
 = 0x53;

1598 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_BCK
);

1601 
RTC
->
CR
 |(
ut32_t
)(
RTC_DayLightSavg
 | 
RTC_SteOti
);

1604 
RTC
->
WPR
 = 0xFF;

1605 
	}
}

1614 
ut32_t
 
	$RTC_GSteOti
()

1616  (
RTC
->
CR
 & 
RTC_CR_BCK
);

1617 
	}
}

1652 
	$RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
)

1655 
	`as_m
(
	`IS_RTC_OUTPUT
(
RTC_Ouut
));

1656 
	`as_m
(
	`IS_RTC_OUTPUT_POL
(
RTC_OuutPެy
));

1659 
RTC
->
WPR
 = 0xCA;

1660 
RTC
->
WPR
 = 0x53;

1663 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_OSEL
 | 
RTC_CR_POL
);

1666 
RTC
->
CR
 |(
ut32_t
)(
RTC_Ouut
 | 
RTC_OuutPެy
);

1669 
RTC
->
WPR
 = 0xFF;

1670 
	}
}

1694 
	$RTC_CibOuutCmd
(
FuniڮS
 
NewS
)

1697 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1700 
RTC
->
WPR
 = 0xCA;

1701 
RTC
->
WPR
 = 0x53;

1703 i(
NewS
 !
DISABLE
)

1706 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_COE
;

1711 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_COE
;

1715 
RTC
->
WPR
 = 0xFF;

1716 
	}
}

1726 
	$RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
)

1729 
	`as_m
(
	`IS_RTC_CALIB_OUTPUT
(
RTC_CibOuut
));

1732 
RTC
->
WPR
 = 0xCA;

1733 
RTC
->
WPR
 = 0x53;

1736 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_COSEL
);

1739 
RTC
->
CR
 |(
ut32_t
)
RTC_CibOuut
;

1742 
RTC
->
WPR
 = 0xFF;

1743 
	}
}

1762 
EStus
 
	$RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

1763 
ut32_t
 
RTC_SmohCibPlusPuls
,

1764 
ut32_t
 
RTC_SmouthCibMusPulsVue
)

1766 
EStus
 
us
 = 
ERROR
;

1767 
ut32_t
 
fcou
 = 0;

1770 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PERIOD
(
RTC_SmohCibPiod
));

1771 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PLUS
(
RTC_SmohCibPlusPuls
));

1772 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_MINUS
(
RTC_SmouthCibMusPulsVue
));

1775 
RTC
->
WPR
 = 0xCA;

1776 
RTC
->
WPR
 = 0x53;

1779 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
)

1782 ((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
&& (
fcou
 !
RECALPF_TIMEOUT
))

1784 
fcou
++;

1789 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
=
RESET
)

1792 
RTC
->
CALR
 = (
ut32_t
)((ut32_t)
RTC_SmohCibPiod
 | (ut32_t)
RTC_SmohCibPlusPuls
 | (ut32_t)
RTC_SmouthCibMusPulsVue
);

1794 
us
 = 
SUCCESS
;

1798 
us
 = 
ERROR
;

1802 
RTC
->
WPR
 = 0xFF;

1804  (
EStus
)(
us
);

1805 
	}
}

1838 
	$RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
)

1840 
ut32_t
 
tmeg
 = 0;

1843 
	`as_m
(
	`IS_RTC_TIMESTAMP_EDGE
(
RTC_TimeSmpEdge
));

1844 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1847 
tmeg
 = (
ut32_t
)(
RTC
->
CR
 & (ut32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

1850 i(
NewS
 !
DISABLE
)

1852 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
 | 
RTC_CR_TSE
);

1856 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
);

1860 
RTC
->
WPR
 = 0xCA;

1861 
RTC
->
WPR
 = 0x53;

1864 
RTC
->
CR
 = (
ut32_t
)
tmeg
;

1867 
RTC
->
WPR
 = 0xFF;

1868 
	}
}

1882 
	$RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

1883 
RTC_DeTyDef
* 
RTC_SmpDeSu
)

1885 
ut32_t
 
tmime
 = 0, 
tmpde
 = 0;

1888 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1891 
tmime
 = (
ut32_t
)(
RTC
->
TSTR
 & 
RTC_TR_RESERVED_MASK
);

1892 
tmpde
 = (
ut32_t
)(
RTC
->
TSDR
 & 
RTC_DR_RESERVED_MASK
);

1895 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmime
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

1896 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmime
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >> 8);

1897 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmime
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

1898 
RTC_SmpTimeSu
->
RTC_H12
 = (
ut8_t
)((
tmime
 & (
RTC_TR_PM
)) >> 16);

1901 
RTC_SmpDeSu
->
RTC_Yr
 = 0;

1902 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1903 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)(
tmpde
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1904 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_WDU
)) >> 13);

1907 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1910 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Hours);

1911 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Minutes);

1912 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Seconds);

1915 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Month);

1916 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Date);

1917 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_WeekDay);

1919 
	}
}

1926 
ut32_t
 
	$RTC_GTimeSmpSubSecd
()

1929  (
ut32_t
)(
RTC
->
TSSSR
);

1930 
	}
}

1964 
	$RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
)

1967 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

1968 
	`as_m
(
	`IS_RTC_TAMPER_TRIGGER
(
RTC_TamrTrigg
));

1971 i(
RTC_TamrTrigg
 =
RTC_TamrTrigg_RisgEdge
)

1974 
RTC
->
TAFCR
 &(
ut32_t
)((ut32_t)~(
RTC_Tamr
 << 1));

1979 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_Tamr
 << 1);

1981 
	}
}

1994 
	$RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
)

1997 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

1998 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2000 i(
NewS
 !
DISABLE
)

2003 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_Tamr
;

2008 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_Tamr
;

2010 
	}
}

2025 
	$RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
)

2028 
	`as_m
(
	`IS_RTC_TAMPER_FILTER
(
RTC_TamrFr
));

2031 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFLT
);

2034 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrFr
;

2035 
	}
}

2059 
	$RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
)

2062 
	`as_m
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
RTC_TamrSamgFq
));

2065 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFREQ
);

2068 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrSamgFq
;

2069 
	}
}

2082 
	$RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
)

2085 
	`as_m
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
RTC_TamrPchgeDuti
));

2088 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPPRCH
);

2091 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrPchgeDuti
;

2092 
	}
}

2102 
	$RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
)

2105 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2107 i(
NewS
 !
DISABLE
)

2110 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPTS
;

2115 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPTS
;

2117 
	}
}

2125 
	$RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
)

2128 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2130 i(
NewS
 !
DISABLE
)

2133 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPPUDIS
;

2138 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPPUDIS
;

2140 
	}
}

2166 
	$RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
)

2168 
__IO
 
ut32_t
 
tmp
 = 0;

2171 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2173 
tmp
 = 
RTC_BASE
 + 0x50;

2174 
tmp
 +(
RTC_BKP_DR
 * 4);

2177 *(
__IO
 
ut32_t
 *)
tmp
 = (ut32_t)
Da
;

2178 
	}
}

2187 
ut32_t
 
	$RTC_RdBackupRegi
(
ut32_t
 
RTC_BKP_DR
)

2189 
__IO
 
ut32_t
 
tmp
 = 0;

2192 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2194 
tmp
 = 
RTC_BASE
 + 0x50;

2195 
tmp
 +(
RTC_BKP_DR
 * 4);

2198  (*(
__IO
 
ut32_t
 *)
tmp
);

2199 
	}
}

2227 
	$RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
)

2230 
	`as_m
(
	`IS_RTC_OUTPUT_TYPE
(
RTC_OuutTy
));

2232 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_ALARMOUTTYPE
);

2233 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_OuutTy
);

2234 
	}
}

2265 
EStus
 
	$RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
)

2267 
EStus
 
us
 = 
ERROR
;

2268 
ut32_t
 
shpfcou
 = 0;

2271 
	`as_m
(
	`IS_RTC_SHIFT_ADD1S
(
RTC_ShiAdd1S
));

2272 
	`as_m
(
	`IS_RTC_SHIFT_SUBFS
(
RTC_ShiSubFS
));

2275 
RTC
->
WPR
 = 0xCA;

2276 
RTC
->
WPR
 = 0x53;

2279 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
)

2282 ((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
&& (
shpfcou
 !
SHPF_TIMEOUT
))

2284 
shpfcou
++;

2289 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
=
RESET
)

2292 if((
RTC
->
CR
 & 
RTC_CR_REFCKON
=
RESET
)

2295 
RTC
->
SHIFTR
 = (
ut32_t
)(ut32_t)(
RTC_ShiSubFS
| (ut32_t)(
RTC_ShiAdd1S
);

2297 if(
	`RTC_WaFSynchro
(=
ERROR
)

2299 
us
 = 
ERROR
;

2303 
us
 = 
SUCCESS
;

2308 
us
 = 
ERROR
;

2313 
us
 = 
ERROR
;

2317 
RTC
->
WPR
 = 0xFF;

2319  (
EStus
)(
us
);

2320 
	}
}

2385 
	$RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
)

2388 
	`as_m
(
	`IS_RTC_CONFIG_IT
(
RTC_IT
));

2389 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2392 
RTC
->
WPR
 = 0xCA;

2393 
RTC
->
WPR
 = 0x53;

2395 i(
NewS
 !
DISABLE
)

2398 
RTC
->
CR
 |(
ut32_t
)(
RTC_IT
 & ~
RTC_TAFCR_TAMPIE
);

2400 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2405 
RTC
->
CR
 &(
ut32_t
)~(
RTC_IT
 & (ut32_t)~
RTC_TAFCR_TAMPIE
);

2407 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2410 
RTC
->
WPR
 = 0xFF;

2411 
	}
}

2435 
FgStus
 
	$RTC_GFgStus
(
ut32_t
 
RTC_FLAG
)

2437 
FgStus
 
bus
 = 
RESET
;

2438 
ut32_t
 
tmeg
 = 0;

2441 
	`as_m
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

2444 
tmeg
 = (
ut32_t
)(
RTC
->
ISR
 & 
RTC_FLAGS_MASK
);

2447 i((
tmeg
 & 
RTC_FLAG
!(
ut32_t
)
RESET
)

2449 
bus
 = 
SET
;

2453 
bus
 = 
RESET
;

2455  
bus
;

2456 
	}
}

2473 
	$RTC_CˬFg
(
ut32_t
 
RTC_FLAG
)

2476 
	`as_m
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

2479 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
RTC_FLAG
 | 
RTC_ISR_INIT
)& 0x0001FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2480 
	}
}

2495 
ITStus
 
	$RTC_GITStus
(
ut32_t
 
RTC_IT
)

2497 
ITStus
 
bus
 = 
RESET
;

2498 
ut32_t
 
tmeg
 = 0, 
abˡus
 = 0;

2501 
	`as_m
(
	`IS_RTC_GET_IT
(
RTC_IT
));

2504 
tmeg
 = (
ut32_t
)(
RTC
->
TAFCR
 & (
RTC_TAFCR_TAMPIE
));

2507 
abˡus
 = (
ut32_t
)((
RTC
->
CR
 & 
RTC_IT
| (
tmeg
 & ((RTC_IT >> (RTC_IT >> 18)) >> 15)));

2510 
tmeg
 = (
ut32_t
)((
RTC
->
ISR
 & (ut32_t)(
RTC_IT
 >> 4)));

2513 i((
abˡus
 !(
ut32_t
)
RESET
&& ((
tmeg
 & 0x0000FFFF) != (uint32_t)RESET))

2515 
bus
 = 
SET
;

2519 
bus
 = 
RESET
;

2521  
bus
;

2522 
	}
}

2537 
	$RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
)

2539 
ut32_t
 
tmeg
 = 0;

2542 
	`as_m
(
	`IS_RTC_CLEAR_IT
(
RTC_IT
));

2545 
tmeg
 = (
ut32_t
)(
RTC_IT
 >> 4);

2548 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
tmeg
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2549 
	}
}

2560 
ut8_t
 
	$RTC_ByToBcd2
(
ut8_t
 
Vue
)

2562 
ut8_t
 
bcdhigh
 = 0;

2564 
Vue
 >= 10)

2566 
bcdhigh
++;

2567 
Vue
 -= 10;

2570  ((
ut8_t
)(
bcdhigh
 << 4| 
Vue
);

2571 
	}
}

2578 
ut8_t
 
	$RTC_Bcd2ToBy
(
ut8_t
 
Vue
)

2580 
ut8_t
 
tmp
 = 0;

2581 
tmp
 = ((
ut8_t
)(
Vue
 & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;

2582  (
tmp
 + (
Vue
 & (
ut8_t
)0x0F));

2583 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STM32F~1.C

84 
	~"m32f37x_adc.h
"

85 
	~"m32f37x_rcc.h
"

99 
	#ADC_CR2_CLEAR_MASK
 ((
ut32_t
)0xFFF1F7FD)

	)

101 
	#ADC_SQR_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

103 
	#ADC_JSQR_JSQ_SET
 ((
ut32_t
)0x0000001F)

	)

105 
	#ADC_SMPR_SMP_SET
 ((
ut32_t
)0x00000007)

	)

107 
	#ADC_JDR_OFFSET
 ((
ut8_t
)0x28)

	)

145 
	$ADC_DeIn
(
ADC_TyDef
* 
ADCx
)

148 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

151 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC1
, 
ENABLE
);

153 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC1
, 
DISABLE
);

154 
	}
}

164 
	$ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
)

166 
ut32_t
 
tmeg1
 = 0;

167 
ut8_t
 
tmeg2
 = 0;

169 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

170 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_SnCvMode
));

171 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_CtuousCvMode
));

172 
	`as_m
(
	`IS_ADC_EXT_TRIG
(
ADC_InSu
->
ADC_ExTrigCv
));

173 
	`as_m
(
	`IS_ADC_DATA_ALIGN
(
ADC_InSu
->
ADC_DaAlign
));

174 
	`as_m
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_InSu
->
ADC_NbrOfChl
));

178 
tmeg1
 = 
ADCx
->
CR1
;

180 
tmeg1
 &(
ut32_t
)(~
ADC_CR1_SCAN
);

183 
tmeg1
 |(
ut32_t
)((ut32_t)
ADC_InSu
->
ADC_SnCvMode
 << 8);

185 
ADCx
->
CR1
 = 
tmeg1
;

189 
tmeg1
 = 
ADCx
->
CR2
;

191 
tmeg1
 &
ADC_CR2_CLEAR_MASK
;

196 
tmeg1
 |(
ut32_t
)(
ADC_InSu
->
ADC_DaAlign
 | ADC_InSu->
ADC_ExTrigCv
 |

197 ((
ut32_t
)
ADC_InSu
->
ADC_CtuousCvMode
 << 1));

199 
ADCx
->
CR2
 = 
tmeg1
;

203 
tmeg1
 = 
ADCx
->
SQR1
;

205 
tmeg1
 &(
ut32_t
(~
ADC_SQR1_L
);

208 
tmeg2
 |(
ut8_t
(
ADC_InSu
->
ADC_NbrOfChl
 - (uint8_t)1);

209 
tmeg1
 |(
ut32_t
)
tmeg2
 << 20;

211 
ADCx
->
SQR1
 = 
tmeg1
;

212 
	}
}

219 
	$ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
)

223 
ADC_InSu
->
ADC_SnCvMode
 = 
DISABLE
;

225 
ADC_InSu
->
ADC_CtuousCvMode
 = 
DISABLE
;

227 
ADC_InSu
->
ADC_ExTrigCv
 = 
ADC_ExTrigCv_T19_TRGO
;

229 
ADC_InSu
->
ADC_DaAlign
 = 
ADC_DaAlign_Right
;

231 
ADC_InSu
->
ADC_NbrOfChl
 = 1;

232 
	}
}

241 
	$ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

244 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

245 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

246 i(
NewS
 !
DISABLE
)

249 
ADCx
->
CR2
 |
ADC_CR2_ADON
;

254 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_ADON
);

256 
	}
}

263 
	$ADC_SCibti
(
ADC_TyDef
* 
ADCx
)

266 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

268 
ADCx
->
CR2
 |
ADC_CR2_CAL
;

269 
	}
}

276 
	$ADC_RetCibti
(
ADC_TyDef
* 
ADCx
)

279 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

281 
ADCx
->
CR2
 |
ADC_CR2_RSTCAL
;

282 
	}
}

326 
	$ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
)

328 
ut32_t
 
tmeg
 = 0;

330 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

331 
	`as_m
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_AlogWchdog
));

333 
tmeg
 = 
ADCx
->
CR1
;

335 
tmeg
 &(
ut32_t
(~(
ADC_CR1_JAWDEN
 | 
ADC_CR1_AWDEN
 | 
ADC_CR1_AWDSGL
));

337 
tmeg
 |
ADC_AlogWchdog
;

339 
ADCx
->
CR1
 = 
tmeg
;

340 
	}
}

351 
	$ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,

352 
ut16_t
 
LowThshd
)

355 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

356 
	`as_m
(
	`IS_ADC_THRESHOLD
(
HighThshd
));

357 
	`as_m
(
	`IS_ADC_THRESHOLD
(
LowThshd
));

359 
ADCx
->
HTR
 = 
HighThshd
;

361 
ADCx
->
LTR
 = 
LowThshd
;

362 
	}
}

389 
	$ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
)

391 
ut32_t
 
tmeg
 = 0;

393 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

394 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

396 
tmeg
 = 
ADCx
->
CR1
;

398 
tmeg
 &(
ut32_t
)(~
ADC_CR1_AWDCH
);

400 
tmeg
 |
ADC_Chl
;

402 
ADCx
->
CR1
 = 
tmeg
;

403 
	}
}

442 
	$ADC_TempSsVftCmd
(
FuniڮS
 
NewS
)

445 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

447 i(
NewS
 !
DISABLE
)

450 
ADC1
->
CR2
 |
ADC_CR2_TSVREFE
;

455 
ADC1
->
CR2
 &(
ut32_t
(~
ADC_CR2_TSVREFE
);

457 
	}
}

538 
	$ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

540 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

542 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

543 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

544 
	`as_m
(
	`IS_ADC_REGULAR_RANK
(
Rk
));

545 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

547 i(
ADC_Chl
 > 
ADC_Chl_9
)

550 
tmeg1
 = 
ADCx
->
SMPR1
;

552 
tmeg2
 = 
ADC_SMPR_SMP_SET
 << (3 * (
ADC_Chl
 - 10));

554 
tmeg1
 &~
tmeg2
;

556 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * (
ADC_Chl
 - 10));

558 
tmeg1
 |
tmeg2
;

560 
ADCx
->
SMPR1
 = 
tmeg1
;

565 
tmeg1
 = 
ADCx
->
SMPR2
;

567 
tmeg2
 = 
ADC_SMPR_SMP_SET
 << (3 * 
ADC_Chl
);

569 
tmeg1
 &~
tmeg2
;

571 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

573 
tmeg1
 |
tmeg2
;

575 
ADCx
->
SMPR2
 = 
tmeg1
;

578 i(
Rk
 < 7)

581 
tmeg1
 = 
ADCx
->
SQR3
;

583 
tmeg2
 = 
ADC_SQR_SQ_SET
 << (5 * (
Rk
 - 1));

585 
tmeg1
 &~
tmeg2
;

587 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 1));

589 
tmeg1
 |
tmeg2
;

591 
ADCx
->
SQR3
 = 
tmeg1
;

594 i(
Rk
 < 13)

597 
tmeg1
 = 
ADCx
->
SQR2
;

599 
tmeg2
 = 
ADC_SQR_SQ_SET
 << (5 * (
Rk
 - 7));

601 
tmeg1
 &~
tmeg2
;

603 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 7));

605 
tmeg1
 |
tmeg2
;

607 
ADCx
->
SQR2
 = 
tmeg1
;

613 
tmeg1
 = 
ADCx
->
SQR1
;

615 
tmeg2
 = 
ADC_SQR_SQ_SET
 << (5 * (
Rk
 - 13));

617 
tmeg1
 &~
tmeg2
;

619 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 13));

621 
tmeg1
 |
tmeg2
;

623 
ADCx
->
SQR1
 = 
tmeg1
;

625 
	}
}

634 
	$ADC_ExTrigCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

637 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

638 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

639 i(
NewS
 !
DISABLE
)

642 
ADCx
->
CR2
 |
ADC_CR2_EXTTRIG
;

647 
ADCx
->
CR2
 &(
ut32_t
(~
ADC_CR2_EXTTRIG
);

649 
	}
}

656 
	$ADC_SoweSCv
(
ADC_TyDef
* 
ADCx
)

659 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

663 
ADCx
->
CR2
 |(
ut32_t
)(
ADC_CR2_SWSTART
 | 
ADC_CR2_EXTTRIG
);

665 
	}
}

672 
FgStus
 
	$ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
)

674 
FgStus
 
bus
 = 
RESET
;

676 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

678 i((
ADCx
->
CR2
 & 
ADC_CR2_SWSTART
!(
ut32_t
)
RESET
)

681 
bus
 = 
SET
;

686 
bus
 = 
RESET
;

689  
bus
;

690 
	}
}

699 
	$ADC_CtuousModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

702 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

703 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

705 i(
NewS
 !
DISABLE
)

708 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_CONT
;

713 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_CONT
);

715 
	}
}

725 
	$ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
)

727 
ut32_t
 
tmeg1
 = 0;

728 
ut32_t
 
tmeg2
 = 0;

730 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

731 
	`as_m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numb
));

733 
tmeg1
 = 
ADCx
->
CR1
;

735 
tmeg1
 &(
ut32_t
)(~
ADC_CR1_DISCNUM
);

737 
tmeg2
 = 
Numb
 - 1;

738 
tmeg1
 |
tmeg2
 << 13;

740 
ADCx
->
CR1
 = 
tmeg1
;

741 
	}
}

752 
	$ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

755 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

756 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

757 i(
NewS
 !
DISABLE
)

760 
ADCx
->
CR1
 |
ADC_CR1_DISCEN
;

765 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_DISCEN
);

767 
	}
}

774 
ut16_t
 
	$ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
)

777 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

779  (
ut16_t

ADCx
->
DR
;

780 
	}
}

813 
	$ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

816 
	`as_m
(
	`IS_ADC_DMA_PERIPH
(
ADCx
));

817 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

818 i(
NewS
 !
DISABLE
)

821 
ADCx
->
CR2
 |
ADC_CR2_DMA
;

826 
ADCx
->
CR2
 &(
ut32_t
(~
ADC_CR2_DMA
);

828 
	}
}

900 
	$ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

902 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0, 
tmeg3
 = 0;

904 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

905 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

906 
	`as_m
(
	`IS_ADC_INJECTED_RANK
(
Rk
));

907 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

909 i(
ADC_Chl
 > 
ADC_Chl_9
)

912 
tmeg1
 = 
ADCx
->
SMPR1
;

914 
tmeg2
 = 
ADC_SMPR_SMP_SET
 << (3*(
ADC_Chl
 - 10));

916 
tmeg1
 &~
tmeg2
;

918 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3*(
ADC_Chl
 - 10));

920 
tmeg1
 |
tmeg2
;

922 
ADCx
->
SMPR1
 = 
tmeg1
;

927 
tmeg1
 = 
ADCx
->
SMPR2
;

929 
tmeg2
 = 
ADC_SMPR_SMP_SET
 << (3 * 
ADC_Chl
);

931 
tmeg1
 &~
tmeg2
;

933 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

935 
tmeg1
 |
tmeg2
;

937 
ADCx
->
SMPR2
 = 
tmeg1
;

941 
tmeg1
 = 
ADCx
->
JSQR
;

943 
tmeg3
 = (
tmeg1
 & 
ADC_JSQR_JL
)>> 20;

945 
tmeg2
 = 
ADC_JSQR_JSQ_SET
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

947 
tmeg1
 &~
tmeg2
;

949 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

951 
tmeg1
 |
tmeg2
;

953 
ADCx
->
JSQR
 = 
tmeg1
;

954 
	}
}

963 
	$ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
)

965 
ut32_t
 
tmeg1
 = 0;

966 
ut32_t
 
tmeg2
 = 0;

968 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

969 
	`as_m
(
	`IS_ADC_INJECTED_LENGTH
(
Lgth
));

972 
tmeg1
 = 
ADCx
->
JSQR
;

974 
tmeg1
 &(
ut32_t
)(~
ADC_JSQR_JL
);

976 
tmeg2
 = 
Lgth
 - 1;

977 
tmeg1
 |
tmeg2
 << 20;

979 
ADCx
->
JSQR
 = 
tmeg1
;

980 
	}
}

995 
	$ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
ADC_Offt
)

997 
__IO
 
ut32_t
 
tmp
 = 0;

1000 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1001 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1002 
	`as_m
(
	`IS_ADC_OFFSET
(
ADC_Offt
));

1004 
tmp
 = (
ut32_t
)
ADCx
;

1005 
tmp
 +
ADC_InjeedChl
;

1008 *(
__IO
 
ut32_t
 *
tmp
 = (ut32_t)
ADC_Offt
;

1009 
	}
}

1033 
	$ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
)

1035 
ut32_t
 
tmeg
 = 0;

1037 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1038 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_ExTrigInjecCv
));

1040 
tmeg
 = 
ADCx
->
CR2
;

1042 
tmeg
 &(
ut32_t
(~
ADC_CR2_JEXTSEL
);

1044 
tmeg
 |
ADC_ExTrigInjecCv
;

1046 
ADCx
->
CR2
 = 
tmeg
;

1047 
	}
}

1058 
	$ADC_ExTrigInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1061 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1062 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1063 i(
NewS
 !
DISABLE
)

1066 
ADCx
->
CR2
 |
ADC_CR2_JEXTTRIG
;

1071 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_JEXTTRIG
);

1073 
	}
}

1083 
	$ADC_SoweSInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1086 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1087 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1088 i(
NewS
 !
DISABLE
)

1092 
ADCx
->
CR2
 |(
ADC_CR2_JSWSTART
 | 
ADC_CR2_JEXTTRIG
);

1098 
ADCx
->
CR2
 &(
ut32_t
~(
ADC_CR2_JSWSTART
 | 
ADC_CR2_JEXTTRIG
);

1100 
	}
}

1107 
FgStus
 
	$ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
)

1109 
FgStus
 
bus
 = 
RESET
;

1111 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1113 i((
ADCx
->
CR2
 & 
ADC_CR2_JSWSTART
!(
ut32_t
)
RESET
)

1116 
bus
 = 
SET
;

1121 
bus
 = 
RESET
;

1124  
bus
;

1125 
	}
}

1135 
	$ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1138 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1139 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1140 i(
NewS
 !
DISABLE
)

1143 
ADCx
->
CR1
 |
ADC_CR1_JAUTO
;

1148 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_JAUTO
);

1150 
	}
}

1161 
	$ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1164 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1165 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1166 i(
NewS
 !
DISABLE
)

1169 
ADCx
->
CR1
 |
ADC_CR1_JDISCEN
;

1174 
ADCx
->
CR1
 &(
ut32_t
(~
ADC_CR1_JDISCEN
);

1176 
	}
}

1189 
ut16_t
 
	$ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
)

1191 
__IO
 
ut32_t
 
tmp
 = 0;

1194 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1195 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1197 
tmp
 = (
ut32_t
)
ADCx
;

1198 
tmp
 +
ADC_InjeedChl
 + 
ADC_JDR_OFFSET
;

1201  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

1202 
	}
}

1286 
	$ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
)

1288 
ut8_t
 
mask
 = 0;

1290 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1291 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1292 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1294 
mask
 = (
ut8_t
)
ADC_IT
;

1295 i(
NewS
 !
DISABLE
)

1298 
ADCx
->
CR1
 |
mask
;

1303 
ADCx
->
CR1
 &(~(
ut32_t
)
mask
);

1305 
	}
}

1319 
FgStus
 
	$ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1321 
FgStus
 
bus
 = 
RESET
;

1323 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1324 
	`as_m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1326 i((
ADCx
->
SR
 & 
ADC_FLAG
!(
ut8_t
)
RESET
)

1329 
bus
 = 
SET
;

1334 
bus
 = 
RESET
;

1337  
bus
;

1338 
	}
}

1352 
	$ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1355 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1356 
	`as_m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1358 
ADCx
->
SR
 = ~(
ut32_t
)
ADC_FLAG
;

1359 
	}
}

1371 
ITStus
 
	$ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1373 
ITStus
 
bus
 = 
RESET
;

1374 
ut32_t
 
mask
 = 0, 
abˡus
 = 0;

1376 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1377 
	`as_m
(
	`IS_ADC_GET_IT
(
ADC_IT
));

1379 
mask
 = 
ADC_IT
 >> 8;

1381 
abˡus
 = (
ADCx
->
CR1
 & (
ut8_t
)
ADC_IT
) ;

1383 i(((
ADCx
->
SR
 & 
mask
!(
ut32_t
)
RESET
&& 
abˡus
)

1386 
bus
 = 
SET
;

1391 
bus
 = 
RESET
;

1394  
bus
;

1395 
	}
}

1407 
	$ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1409 
ut8_t
 
mask
 = 0;

1411 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1412 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1414 
mask
 = (
ut8_t
)(
ADC_IT
 >> 8);

1416 
ADCx
->
SR
 = ~(
ut32_t
)
mask
;

1417 
	}
}

1424 
FgStus
 
	$ADC_GCibtiStus
(
ADC_TyDef
* 
ADCx
)

1426 
FgStus
 
bus
 = 
RESET
;

1428 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1430 i((
ADCx
->
CR2
 & 
ADC_CR2_CAL
!(
ut32_t
)
RESET
)

1433 
bus
 = 
SET
;

1438 
bus
 = 
RESET
;

1441  
bus
;

1442 
	}
}

1449 
FgStus
 
	$ADC_GRetCibtiStus
(
ADC_TyDef
* 
ADCx
)

1451 
FgStus
 
bus
 = 
RESET
;

1453 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1455 i((
ADCx
->
CR2
 & 
ADC_CR2_RSTCAL
!(
ut32_t
)
RESET
)

1458 
bus
 = 
SET
;

1463 
bus
 = 
RESET
;

1466  
bus
;

1467 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STM32F~2.C

81 
	~"m32f37x_n.h
"

82 
	~"m32f37x_rcc.h
"

96 
	#MCR_DBF
 ((
ut32_t
)0x00010000

	)

99 
	#TMIDxR_TXRQ
 ((
ut32_t
)0x00000001

	)

102 
	#FMR_FINIT
 ((
ut32_t
)0x00000001

	)

105 
	#INAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

107 
	#SLAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

110 
	#CAN_FLAGS_TSR
 ((
ut32_t
)0x08000000)

	)

112 
	#CAN_FLAGS_RF1R
 ((
ut32_t
)0x04000000)

	)

114 
	#CAN_FLAGS_RF0R
 ((
ut32_t
)0x02000000)

	)

116 
	#CAN_FLAGS_MSR
 ((
ut32_t
)0x01000000)

	)

118 
	#CAN_FLAGS_ESR
 ((
ut32_t
)0x00F00000)

	)

121 
	#CAN_TXMAILBOX_0
 ((
ut8_t
)0x00)

	)

122 
	#CAN_TXMAILBOX_1
 ((
ut8_t
)0x01)

	)

123 
	#CAN_TXMAILBOX_2
 ((
ut8_t
)0x02)

	)

125 
	#CAN_MODE_MASK
 ((
ut32_t
0x00000003)

	)

131 
ITStus
 
CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
);

162 
	$CAN_DeIn
(
CAN_TyDef
* 
CANx
)

165 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

167 i(
CANx
 =
CAN1
)

170 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
ENABLE
);

172 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
DISABLE
);

174 
	}
}

185 
ut8_t
 
	$CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
)

187 
ut8_t
 
InStus
 = 
CAN_InStus_Faed
;

188 
ut32_t
 
wa_ack
 = 0x00000000;

190 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

191 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TTCM
));

192 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_ABOM
));

193 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_AWUM
));

194 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_NART
));

195 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_RFLM
));

196 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TXFP
));

197 
	`as_m
(
	`IS_CAN_MODE
(
CAN_InSu
->
CAN_Mode
));

198 
	`as_m
(
	`IS_CAN_SJW
(
CAN_InSu
->
CAN_SJW
));

199 
	`as_m
(
	`IS_CAN_BS1
(
CAN_InSu
->
CAN_BS1
));

200 
	`as_m
(
	`IS_CAN_BS2
(
CAN_InSu
->
CAN_BS2
));

201 
	`as_m
(
	`IS_CAN_PRESCALER
(
CAN_InSu
->
CAN_Psr
));

204 
CANx
->
MCR
 &(~(
ut32_t
)
CAN_MCR_SLEEP
);

207 
CANx
->
MCR
 |
CAN_MCR_INRQ
 ;

210 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
!CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

212 
wa_ack
++;

216 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

218 
InStus
 = 
CAN_InStus_Faed
;

223 i(
CAN_InSu
->
CAN_TTCM
 =
ENABLE
)

225 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

229 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TTCM
;

233 i(
CAN_InSu
->
CAN_ABOM
 =
ENABLE
)

235 
CANx
->
MCR
 |
CAN_MCR_ABOM
;

239 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_ABOM
;

243 i(
CAN_InSu
->
CAN_AWUM
 =
ENABLE
)

245 
CANx
->
MCR
 |
CAN_MCR_AWUM
;

249 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_AWUM
;

253 i(
CAN_InSu
->
CAN_NART
 =
ENABLE
)

255 
CANx
->
MCR
 |
CAN_MCR_NART
;

259 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_NART
;

263 i(
CAN_InSu
->
CAN_RFLM
 =
ENABLE
)

265 
CANx
->
MCR
 |
CAN_MCR_RFLM
;

269 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_RFLM
;

273 i(
CAN_InSu
->
CAN_TXFP
 =
ENABLE
)

275 
CANx
->
MCR
 |
CAN_MCR_TXFP
;

279 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TXFP
;

283 
CANx
->
BTR
 = (
ut32_t
)((ut32_t)
CAN_InSu
->
CAN_Mode
 << 30) | \

284 ((
ut32_t
)
CAN_InSu
->
CAN_SJW
 << 24) | \

285 ((
ut32_t
)
CAN_InSu
->
CAN_BS1
 << 16) | \

286 ((
ut32_t
)
CAN_InSu
->
CAN_BS2
 << 20) | \

287 ((
ut32_t
)
CAN_InSu
->
CAN_Psr
 - 1);

290 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_INRQ
;

293 
wa_ack
 = 0;

295 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
=CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

297 
wa_ack
++;

301 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

303 
InStus
 = 
CAN_InStus_Faed
;

307 
InStus
 = 
CAN_InStus_Sucss
 ;

312  
InStus
;

313 
	}
}

322 
	$CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
)

324 
ut32_t
 
fr_numb_b_pos
 = 0;

326 
	`as_m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FrInSu
->
CAN_FrNumb
));

327 
	`as_m
(
	`IS_CAN_FILTER_MODE
(
CAN_FrInSu
->
CAN_FrMode
));

328 
	`as_m
(
	`IS_CAN_FILTER_SCALE
(
CAN_FrInSu
->
CAN_FrS
));

329 
	`as_m
(
	`IS_CAN_FILTER_FIFO
(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
));

330 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_FrInSu
->
CAN_FrAivi
));

332 
fr_numb_b_pos
 = ((
ut32_t
)1<< 
CAN_FrInSu
->
CAN_FrNumb
;

335 
CAN1
->
FMR
 |
FMR_FINIT
;

338 
CAN1
->
FA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

341 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_16b
)

344 
CAN1
->
FS1R
 &~(
ut32_t
)
fr_numb_b_pos
;

348 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

349 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
) << 16) |

350 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

354 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

355 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

356 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
);

359 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_32b
)

362 
CAN1
->
FS1R
 |
fr_numb_b_pos
;

364 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

365 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
) << 16) |

366 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

368 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

369 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

370 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
);

374 i(
CAN_FrInSu
->
CAN_FrMode
 =
CAN_FrMode_IdMask
)

377 
CAN1
->
FM1R
 &~(
ut32_t
)
fr_numb_b_pos
;

382 
CAN1
->
FM1R
 |(
ut32_t
)
fr_numb_b_pos
;

386 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO0
)

389 
CAN1
->
FFA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

392 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO1
)

395 
CAN1
->
FFA1R
 |(
ut32_t
)
fr_numb_b_pos
;

399 i(
CAN_FrInSu
->
CAN_FrAivi
 =
ENABLE
)

401 
CAN1
->
FA1R
 |
fr_numb_b_pos
;

405 
CAN1
->
FMR
 &~
FMR_FINIT
;

406 
	}
}

413 
	$CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
)

418 
CAN_InSu
->
CAN_TTCM
 = 
DISABLE
;

421 
CAN_InSu
->
CAN_ABOM
 = 
DISABLE
;

424 
CAN_InSu
->
CAN_AWUM
 = 
DISABLE
;

427 
CAN_InSu
->
CAN_NART
 = 
DISABLE
;

430 
CAN_InSu
->
CAN_RFLM
 = 
DISABLE
;

433 
CAN_InSu
->
CAN_TXFP
 = 
DISABLE
;

436 
CAN_InSu
->
CAN_Mode
 = 
CAN_Mode_Nm
;

439 
CAN_InSu
->
CAN_SJW
 = 
CAN_SJW_1tq
;

442 
CAN_InSu
->
CAN_BS1
 = 
CAN_BS1_4tq
;

445 
CAN_InSu
->
CAN_BS2
 = 
CAN_BS2_3tq
;

448 
CAN_InSu
->
CAN_Psr
 = 1;

449 
	}
}

456 
	$CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
)

459 
	`as_m
(
	`IS_CAN_BANKNUMBER
(
CAN_BkNumb
));

462 
CAN1
->
FMR
 |
FMR_FINIT
;

465 
CAN1
->
FMR
 &(
ut32_t
)0xFFFFC0F1 ;

466 
CAN1
->
FMR
 |(
ut32_t
)(
CAN_BkNumb
)<<8;

469 
CAN1
->
FMR
 &~
FMR_FINIT
;

470 
	}
}

481 
	$CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

484 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

485 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

487 i(
NewS
 !
DISABLE
)

490 
CANx
->
MCR
 |
MCR_DBF
;

495 
CANx
->
MCR
 &~
MCR_DBF
;

497 
	}
}

511 
	$CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

514 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

515 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

516 i(
NewS
 !
DISABLE
)

519 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

522 
CANx
->
sTxMaBox
[0].
TDTR
 |((
ut32_t
)
CAN_TDT0R_TGT
);

523 
CANx
->
sTxMaBox
[1].
TDTR
 |((
ut32_t
)
CAN_TDT1R_TGT
);

524 
CANx
->
sTxMaBox
[2].
TDTR
 |((
ut32_t
)
CAN_TDT2R_TGT
);

529 
CANx
->
MCR
 &(
ut32_t
)(~(ut32_t)
CAN_MCR_TTCM
);

532 
CANx
->
sTxMaBox
[0].
TDTR
 &((
ut32_t
)~
CAN_TDT0R_TGT
);

533 
CANx
->
sTxMaBox
[1].
TDTR
 &((
ut32_t
)~
CAN_TDT1R_TGT
);

534 
CANx
->
sTxMaBox
[2].
TDTR
 &((
ut32_t
)~
CAN_TDT2R_TGT
);

536 
	}
}

565 
ut8_t
 
	$CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
)

567 
ut8_t
 
sm_mabox
 = 0;

569 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

570 
	`as_m
(
	`IS_CAN_IDTYPE
(
TxMesge
->
IDE
));

571 
	`as_m
(
	`IS_CAN_RTR
(
TxMesge
->
RTR
));

572 
	`as_m
(
	`IS_CAN_DLC
(
TxMesge
->
DLC
));

575 i((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

577 
sm_mabox
 = 0;

579 i((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

581 
sm_mabox
 = 1;

583 i((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

585 
sm_mabox
 = 2;

589 
sm_mabox
 = 
CAN_TxStus_NoMaBox
;

592 i(
sm_mabox
 !
CAN_TxStus_NoMaBox
)

595 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 &
TMIDxR_TXRQ
;

596 i(
TxMesge
->
IDE
 =
CAN_Id_Sndd
)

598 
	`as_m
(
	`IS_CAN_STDID
(
TxMesge
->
StdId
));

599 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
StdId
 << 21) | \

600 
TxMesge
->
RTR
);

604 
	`as_m
(
	`IS_CAN_EXTID
(
TxMesge
->
ExtId
));

605 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
ExtId
 << 3) | \

606 
TxMesge
->
IDE
 | \

607 
TxMesge
->
RTR
);

611 
TxMesge
->
DLC
 &(
ut8_t
)0x0000000F;

612 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 &(
ut32_t
)0xFFFFFFF0;

613 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 |
TxMesge
->
DLC
;

616 
CANx
->
sTxMaBox
[
sm_mabox
].
TDLR
 = (((
ut32_t
)
TxMesge
->
Da
[3] << 24) |

617 ((
ut32_t
)
TxMesge
->
Da
[2] << 16) |

618 ((
ut32_t
)
TxMesge
->
Da
[1] << 8) |

619 ((
ut32_t
)
TxMesge
->
Da
[0]));

620 
CANx
->
sTxMaBox
[
sm_mabox
].
TDHR
 = (((
ut32_t
)
TxMesge
->
Da
[7] << 24) |

621 ((
ut32_t
)
TxMesge
->
Da
[6] << 16) |

622 ((
ut32_t
)
TxMesge
->
Da
[5] << 8) |

623 ((
ut32_t
)
TxMesge
->
Da
[4]));

625 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |
TMIDxR_TXRQ
;

627  
sm_mabox
;

628 
	}
}

637 
ut8_t
 
	$CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
TnsmMabox
)

639 
ut32_t
 
e
 = 0;

642 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

643 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
TnsmMabox
));

645 
TnsmMabox
)

647 (
CAN_TXMAILBOX_0
):

648 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

650 (
CAN_TXMAILBOX_1
):

651 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

653 (
CAN_TXMAILBOX_2
):

654 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

657 
e
 = 
CAN_TxStus_Faed
;

660 
e
)

663 (0x0): 
e
 = 
CAN_TxStus_Pdg
;

666 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
e
 = 
CAN_TxStus_Faed
;

668 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
e
 = 
CAN_TxStus_Faed
;

670 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
e
 = 
CAN_TxStus_Faed
;

673 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
e
 = 
CAN_TxStus_Ok
;

675 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
e
 = 
CAN_TxStus_Ok
;

677 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
e
 = 
CAN_TxStus_Ok
;

679 : 
e
 = 
CAN_TxStus_Faed
;

682  (
ut8_t

e
;

683 
	}
}

691 
	$CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
)

694 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

695 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
Mabox
));

697 
Mabox
)

699 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ0
;

701 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ1
;

703 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ2
;

708 
	}
}

738 
	$CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
)

741 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

742 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

744 
RxMesge
->
IDE
 = (
ut8_t
)0x04 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

745 i(
RxMesge
->
IDE
 =
CAN_Id_Sndd
)

747 
RxMesge
->
StdId
 = (
ut32_t
)0x000007FF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 21);

751 
RxMesge
->
ExtId
 = (
ut32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 3);

754 
RxMesge
->
RTR
 = (
ut8_t
)0x02 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

756 
RxMesge
->
DLC
 = (
ut8_t
)0x0F & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
;

758 
RxMesge
->
FMI
 = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
 >> 8);

760 
RxMesge
->
Da
[0] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
;

761 
RxMesge
->
Da
[1] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 8);

762 
RxMesge
->
Da
[2] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 16);

763 
RxMesge
->
Da
[3] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 24);

764 
RxMesge
->
Da
[4] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
;

765 
RxMesge
->
Da
[5] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 8);

766 
RxMesge
->
Da
[6] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 16);

767 
RxMesge
->
Da
[7] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 24);

770 i(
FIFONumb
 =
CAN_FIFO0
)

772 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

777 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

779 
	}
}

787 
	$CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

790 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

791 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

793 i(
FIFONumb
 =
CAN_FIFO0
)

795 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

800 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

802 
	}
}

810 
ut8_t
 
	$CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

812 
ut8_t
 
mesge_ndg
=0;

814 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

815 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

816 i(
FIFONumb
 =
CAN_FIFO0
)

818 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF0R
&(
ut32_t
)0x03);

820 i(
FIFONumb
 =
CAN_FIFO1
)

822 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF1R
&(
ut32_t
)0x03);

826 
mesge_ndg
 = 0;

828  
mesge_ndg
;

829 
	}
}

860 
ut8_t
 
	$CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
CAN_OtgMode
)

862 
ut8_t
 
us
 = 
CAN_ModeStus_Faed
;

865 
ut32_t
 
timeout
 = 
INAK_TIMEOUT
;

868 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

869 
	`as_m
(
	`IS_CAN_OPERATING_MODE
(
CAN_OtgMode
));

871 i(
CAN_OtgMode
 =
CAN_OtgMode_Inlizi
)

874 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_SLEEP
)| 
CAN_MCR_INRQ
);

877 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
&& (
timeout
 != 0))

879 
timeout
--;

881 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
)

883 
us
 = 
CAN_ModeStus_Faed
;

887 
us
 = 
CAN_ModeStus_Sucss
;

890 i(
CAN_OtgMode
 =
CAN_OtgMode_Nm
)

893 
CANx
->
MCR
 &(
ut32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

896 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!0&& (
timeout
!=0))

898 
timeout
--;

900 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

902 
us
 = 
CAN_ModeStus_Faed
;

906 
us
 = 
CAN_ModeStus_Sucss
;

909 i(
CAN_OtgMode
 =
CAN_OtgMode_S˕
)

912 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

915 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
&& (
timeout
!=0))

917 
timeout
--;

919 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
)

921 
us
 = 
CAN_ModeStus_Faed
;

925 
us
 = 
CAN_ModeStus_Sucss
;

930 
us
 = 
CAN_ModeStus_Faed
;

933  (
ut8_t

us
;

934 
	}
}

941 
ut8_t
 
	$CAN_S˕
(
CAN_TyDef
* 
CANx
)

943 
ut8_t
 
pus
 = 
CAN_S˕_Faed
;

946 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

949 
CANx
->
MCR
 = (((CANx->MCR& (
ut32_t
)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

952 i((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

955 
pus
 = 
CAN_S˕_Ok
;

958  (
ut8_t
)
pus
;

959 
	}
}

966 
ut8_t
 
	$CAN_WakeUp
(
CAN_TyDef
* 
CANx
)

968 
ut32_t
 
wa_ak
 = 
SLAK_TIMEOUT
;

969 
ut8_t
 
wakeupus
 = 
CAN_WakeUp_Faed
;

972 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

975 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_SLEEP
;

978 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
=CAN_MSR_SLAK)&&(
wa_ak
!=0x00))

980 
wa_ak
--;

982 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

985 
wakeupus
 = 
CAN_WakeUp_Ok
;

988  (
ut8_t
)
wakeupus
;

989 
	}
}

1028 
ut8_t
 
	$CAN_GLaECode
(
CAN_TyDef
* 
CANx
)

1030 
ut8_t
 
rcode
=0;

1033 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1036 
rcode
 = (((
ut8_t
)
CANx
->
ESR
& (ut8_t)
CAN_ESR_LEC
);

1039  
rcode
;

1040 
	}
}

1053 
ut8_t
 
	$CAN_GReiveECou
(
CAN_TyDef
* 
CANx
)

1055 
ut8_t
 
cou
=0;

1058 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1061 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

1064  
cou
;

1065 
	}
}

1073 
ut8_t
 
	$CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
)

1075 
ut8_t
 
cou
=0;

1078 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1081 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

1084  
cou
;

1085 
	}
}

1258 
	$CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
)

1261 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1262 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1263 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1265 i(
NewS
 !
DISABLE
)

1268 
CANx
->
IER
 |
CAN_IT
;

1273 
CANx
->
IER
 &~
CAN_IT
;

1275 
	}
}

1298 
FgStus
 
	$CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1300 
FgStus
 
bus
 = 
RESET
;

1303 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1304 
	`as_m
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1307 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
!(
ut32_t
)
RESET
)

1310 i((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1313 
bus
 = 
SET
;

1318 
bus
 = 
RESET
;

1321 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
!(
ut32_t
)
RESET
)

1324 i((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1327 
bus
 = 
SET
;

1332 
bus
 = 
RESET
;

1335 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
!(
ut32_t
)
RESET
)

1338 i((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1341 
bus
 = 
SET
;

1346 
bus
 = 
RESET
;

1349 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
!(
ut32_t
)
RESET
)

1352 i((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1355 
bus
 = 
SET
;

1360 
bus
 = 
RESET
;

1366 i((
ut32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)!(ut32_t)
RESET
)

1369 
bus
 = 
SET
;

1374 
bus
 = 
RESET
;

1378  
bus
;

1379 
	}
}

1398 
	$CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1400 
ut32_t
 
agtmp
=0;

1402 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1403 
	`as_m
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1405 i(
CAN_FLAG
 =
CAN_FLAG_LEC
)

1408 
CANx
->
ESR
 = (
ut32_t
)
RESET
;

1412 
agtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1414 i((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
ut32_t
)
RESET
)

1417 
CANx
->
RF0R
 = (
ut32_t
)(
agtmp
);

1419 i((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
ut32_t
)
RESET
)

1422 
CANx
->
RF1R
 = (
ut32_t
)(
agtmp
);

1424 i((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
ut32_t
)
RESET
)

1427 
CANx
->
TSR
 = (
ut32_t
)(
agtmp
);

1432 
CANx
->
MSR
 = (
ut32_t
)(
agtmp
);

1435 
	}
}

1458 
ITStus
 
	$CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1460 
ITStus
 
us
 = 
RESET
;

1462 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1463 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1466 if((
CANx
->
IER
 & 
CAN_IT
!
RESET
)

1469 
CAN_IT
)

1471 
CAN_IT_TME
:

1473 
us
 = 
	`CheckITStus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1475 
CAN_IT_FMP0
:

1477 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1479 
CAN_IT_FF0
:

1481 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1483 
CAN_IT_FOV0
:

1485 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1487 
CAN_IT_FMP1
:

1489 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1491 
CAN_IT_FF1
:

1493 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1495 
CAN_IT_FOV1
:

1497 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1499 
CAN_IT_WKU
:

1501 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1503 
CAN_IT_SLK
:

1505 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1507 
CAN_IT_EWG
:

1509 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1511 
CAN_IT_EPV
:

1513 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1515 
CAN_IT_BOF
:

1517 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1519 
CAN_IT_LEC
:

1521 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1523 
CAN_IT_ERR
:

1525 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1529 
us
 = 
RESET
;

1536 
us
 = 
RESET
;

1540  
us
;

1541 
	}
}

1562 
	$CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1565 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1566 
	`as_m
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1568 
CAN_IT
)

1570 
CAN_IT_TME
:

1572 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1574 
CAN_IT_FF0
:

1576 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1578 
CAN_IT_FOV0
:

1580 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1582 
CAN_IT_FF1
:

1584 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1586 
CAN_IT_FOV1
:

1588 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1590 
CAN_IT_WKU
:

1592 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1594 
CAN_IT_SLK
:

1596 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1598 
CAN_IT_EWG
:

1600 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1603 
CAN_IT_EPV
:

1605 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1608 
CAN_IT_BOF
:

1610 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1613 
CAN_IT_LEC
:

1615 
CANx
->
ESR
 = 
RESET
;

1617 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1619 
CAN_IT_ERR
:

1621 
CANx
->
ESR
 = 
RESET
;

1623 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1629 
	}
}

1640 
ITStus
 
	$CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
)

1642 
ITStus
 
ndgbus
 = 
RESET
;

1644 i((
CAN_Reg
 & 
It_B
!(
ut32_t
)
RESET
)

1647 
ndgbus
 = 
SET
;

1652 
ndgbus
 = 
RESET
;

1654  
ndgbus
;

1655 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STM32F~3.C

93 
	~"m32f37x_c.h
"

94 
	~"m32f37x_rcc.h
"

107 
	#BROADCAST_ADDRESS
 ((
ut32_t
)0x0000F

	)

108 
	#CFGR_CLEAR_MASK
 ((
ut32_t
)0x7000FE00

	)

111 
	#CEC_OFFSET
 (
CEC_BASE
 - 
PERIPH_BASE
)

	)

115 
	#CR_OFFSET
 (
CEC_OFFSET
 + 0x00)

	)

116 
	#CECEN_BNumb
 0x00

	)

117 
	#CR_CECEN_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
CECEN_BNumb
 * 4))

	)

120 
	#TXSOM_BNumb
 0x01

	)

121 
	#CR_TXSOM_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
TXSOM_BNumb
 * 4))

	)

124 
	#TXEOM_BNumb
 0x02

	)

125 
	#CR_TXEOM_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
TXEOM_BNumb
 * 4))

	)

129 
	#CFGR_OFFSET
 (
CEC_OFFSET
 + 0x04)

	)

130 
	#LSTN_BNumb
 0x1F

	)

131 
	#CFGR_LSTN_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
LSTN_BNumb
 * 4))

	)

169 
	$CEC_DeIn
()

172 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CEC
, 
ENABLE
);

175 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CEC
, 
DISABLE
);

176 
	}
}

187 
	$CEC_In
(
CEC_InTyDef
* 
CEC_InSu
)

189 
ut32_t
 
tmeg
 = 0;

192 
	`as_m
(
	`IS_CEC_SIGNAL_FREE_TIME
(
CEC_InSu
->
CEC_SiglFeTime
));

193 
	`as_m
(
	`IS_CEC_RX_TOLERANCE
(
CEC_InSu
->
CEC_RxTޔ
));

194 
	`as_m
(
	`IS_CEC_STOP_RECEPTION
(
CEC_InSu
->
CEC_StRei
));

195 
	`as_m
(
	`IS_CEC_BIT_RISING_ERROR
(
CEC_InSu
->
CEC_BRisgE
));

196 
	`as_m
(
	`IS_CEC_LONG_BIT_PERIOD_ERROR
(
CEC_InSu
->
CEC_LgBPiodE
));

197 
	`as_m
(
	`IS_CEC_BDR_NO_GEN_ERROR
(
CEC_InSu
->
CEC_BRDNoG
));

198 
	`as_m
(
	`IS_CEC_SFT_OPTION
(
CEC_InSu
->
CEC_SFTOi
));

202 
tmeg
 = 
CEC
->
CFGR
;

205 
tmeg
 &
CFGR_CLEAR_MASK
;

208 
tmeg
 |(
CEC_InSu
->
CEC_SiglFeTime
 | CEC_InSu->
CEC_RxTޔ
 |

209 
CEC_InSu
->
CEC_StRei
 | CEC_InSu->
CEC_BRisgE
 |

210 
CEC_InSu
->
CEC_LgBPiodE
|CEC_InSu->
CEC_BRDNoG
 |

211 
CEC_InSu
->
CEC_SFTOi
);

214 
CEC
->
CFGR
 = 
tmeg
;

215 
	}
}

223 
	$CEC_SuIn
(
CEC_InTyDef
* 
CEC_InSu
)

225 
CEC_InSu
->
CEC_SiglFeTime
 = 
CEC_SiglFeTime_Sndd
;

226 
CEC_InSu
->
CEC_RxTޔ
 = 
CEC_RxTޔ_Sndd
;

227 
CEC_InSu
->
CEC_StRei
 = 
CEC_StRei_Off
;

228 
CEC_InSu
->
CEC_BRisgE
 = 
CEC_BRisgE_Off
;

229 
CEC_InSu
->
CEC_LgBPiodE
 = 
CEC_LgBPiodE_Off
;

230 
CEC_InSu
->
CEC_BRDNoG
 = 
CEC_BRDNoG_Off
;

231 
CEC_InSu
->
CEC_SFTOi
 = 
CEC_SFTOi_Off
;

232 
	}
}

240 
	$CEC_Cmd
(
FuniڮS
 
NewS
)

242 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

244 *(
__IO
 
ut32_t
 *
CR_CECEN_BB
 = (ut32_t)
NewS
;

245 
	}
}

253 
	$CEC_LiModeCmd
(
FuniڮS
 
NewS
)

255 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

257 *(
__IO
 
ut32_t
 *
CFGR_LSTN_BB
 = (ut32_t)
NewS
;

258 
	}
}

265 
	$CEC_OwnAddssCfig
(
ut8_t
 
CEC_OwnAddss
)

267 
ut32_t
 
tmp
 =0x00;

270 
	`as_m
(
	`IS_CEC_ADDRESS
(
CEC_OwnAddss
));

271 
tmp
 = 1 <<(
CEC_OwnAddss
 + 16);

273 
CEC
->
CFGR
 |
tmp
;

274 
	}
}

281 
	$CEC_OwnAddssCˬ
()

284 
CEC
->
CFGR
 = 0x0;

285 
	}
}

311 
	$CEC_SdDa
(
ut8_t
 
Da
)

314 
CEC
->
TXDR
 = 
Da
;

315 
	}
}

322 
ut8_t
 
	$CEC_ReiveDa
()

325  (
ut8_t
)(
CEC
->
RXDR
);

326 
	}
}

333 
	$CEC_SOfMesge
()

336 *(
__IO
 
ut32_t
 *
CR_TXSOM_BB
 = (uint32_t)0x1;

337 
	}
}

344 
	$CEC_EndOfMesge
()

347 *(
__IO
 
ut32_t
 *
CR_TXEOM_BB
 = (uint32_t)0x1;

348 
	}
}

444 
	$CEC_ITCfig
(
ut16_t
 
CEC_IT
, 
FuniڮS
 
NewS
)

446 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

447 
	`as_m
(
	`IS_CEC_IT
(
CEC_IT
));

449 i(
NewS
 !
DISABLE
)

452 
CEC
->
IER
 |
CEC_IT
;

456 
CEC_IT
 =~CEC_IT;

458 
CEC
->
IER
 &
CEC_IT
;

460 
	}
}

481 
FgStus
 
	$CEC_GFgStus
(
ut16_t
 
CEC_FLAG
)

483 
FgStus
 
bus
 = 
RESET
;

485 
	`as_m
(
	`IS_CEC_GET_FLAG
(
CEC_FLAG
));

488 i((
CEC
->
ISR
 & 
CEC_FLAG
!(
ut16_t
)
RESET
)

491 
bus
 = 
SET
;

496 
bus
 = 
RESET
;

500  
bus
;

501 
	}
}

522 
	$CEC_CˬFg
(
ut16_t
 
CEC_FLAG
)

524 
	`as_m
(
	`IS_CEC_CLEAR_FLAG
(
CEC_FLAG
));

527 
CEC
->
ISR
 = 
CEC_FLAG
;

528 
	}
}

549 
ITStus
 
	$CEC_GITStus
(
ut16_t
 
CEC_IT
)

551 
ITStus
 
bus
 = 
RESET
;

552 
ut32_t
 
abˡus
 = 0;

555 
	`as_m
(
	`IS_CEC_GET_IT
(
CEC_IT
));

558 
abˡus
 = (
CEC
->
IER
 & 
CEC_IT
);

561 i(((
CEC
->
ISR
 & 
CEC_IT
!(
ut32_t
)
RESET
&& 
abˡus
)

564 
bus
 = 
SET
;

569 
bus
 = 
RESET
;

573  
bus
;

575 
	}
}

596 
	$CEC_CˬITPdgB
(
ut16_t
 
CEC_IT
)

598 
	`as_m
(
	`IS_CEC_IT
(
CEC_IT
));

601 
CEC
->
ISR
 = 
CEC_IT
;

602 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STM32F~4.C

98 
	~"m32f37x_comp.h
"

112 
	#COMP_CSR_CLEAR_MASK
 ((
ut32_t
)0x00003FFE)

	)

142 
	$COMP_DeIn
()

144 
COMP
->
CSR
 = ((
ut32_t
)0x00000000);

145 
	}
}

162 
	$COMP_In
(
ut32_t
 
COMP_Sei
, 
COMP_InTyDef
* 
COMP_InSu
)

164 
ut32_t
 
tmeg
 = 0;

167 
	`as_m
(
	`IS_COMP_ALL_PERIPH
(
COMP_Sei
));

168 
	`as_m
(
	`IS_COMP_INVERTING_INPUT
(
COMP_InSu
->
COMP_InvtgIut
));

169 
	`as_m
(
	`IS_COMP_OUTPUT
(
COMP_InSu
->
COMP_Ouut
));

170 
	`as_m
(
	`IS_COMP_OUTPUT_POL
(
COMP_InSu
->
COMP_OuutP
));

171 
	`as_m
(
	`IS_COMP_HYSTERESIS
(
COMP_InSu
->
COMP_Hyesis
));

172 
	`as_m
(
	`IS_COMP_MODE
(
COMP_InSu
->
COMP_Mode
));

175 
tmeg
 = 
COMP
->
CSR
;

178 
tmeg
 &(
ut32_t
~(
COMP_CSR_CLEAR_MASK
<<
COMP_Sei
);

186 
tmeg
 |(
ut32_t
)((
COMP_InSu
->
COMP_InvtgIut
 | COMP_InSu->
COMP_Ouut
 |

187 
COMP_InSu
->
COMP_OuutP
 | COMP_InSu->
COMP_Hyesis
 |

188 
COMP_InSu
->
COMP_Mode
)<<
COMP_Sei
);

191 
COMP
->
CSR
 = 
tmeg
;

192 
	}
}

200 
	$COMP_SuIn
(
COMP_InTyDef
* 
COMP_InSu
)

202 
COMP_InSu
->
COMP_InvtgIut
 = 
COMP_InvtgIut_1_4VREFINT
;

203 
COMP_InSu
->
COMP_Ouut
 = 
COMP_Ouut_Ne
;

204 
COMP_InSu
->
COMP_OuutP
 = 
COMP_OuutP_NInvd
;

205 
COMP_InSu
->
COMP_Hyesis
 = 
COMP_Hyesis_No
;

206 
COMP_InSu
->
COMP_Mode
 = 
COMP_Mode_UɿLowPow
;

207 
	}
}

225 
	$COMP_Cmd
(
ut32_t
 
COMP_Sei
, 
FuniڮS
 
NewS
)

228 
	`as_m
(
	`IS_COMP_ALL_PERIPH
(
COMP_Sei
));

229 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

231 i(
NewS
 !
DISABLE
)

234 
COMP
->
CSR
 |(
ut32_t
(1<<
COMP_Sei
);

239 
COMP
->
CSR
 &(
ut32_t
)(~((ut32_t)1<<
COMP_Sei
));

241 
	}
}

253 
	$COMP_SwchCmd
(
FuniڮS
 
NewS
)

256 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

258 i(
NewS
 !
DISABLE
)

261 
COMP
->
CSR
 |(
ut32_t
(
COMP_CSR_COMP1SW1
);

266 
COMP
->
CSR
 &(
ut32_t
)(~
COMP_CSR_COMP1SW1
);

268 
	}
}

290 
ut32_t
 
	$COMP_GOuutLev
(
ut32_t
 
COMP_Sei
)

292 
ut32_t
 
compout
 = 0x0;

295 
	`as_m
(
	`IS_COMP_ALL_PERIPH
(
COMP_Sei
));

298 i((
COMP
->
CSR
 & (
COMP_CSR_COMP1OUT
<<
COMP_Sei
)) != 0)

300 
compout
 = 
COMP_OuutLev_High
;

304 
compout
 = 
COMP_OuutLev_Low
;

308  (
ut32_t
)(
compout
);

309 
	}
}

337 
	$COMP_WdowCmd
(
FuniڮS
 
NewS
)

340 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

342 i(
NewS
 !
DISABLE
)

345 
COMP
->
CSR
 |(
ut32_t

COMP_CSR_WNDWEN
;

350 
COMP
->
CSR
 &(
ut32_t
)(~
COMP_CSR_WNDWEN
);

352 
	}
}

382 
	$COMP_LockCfig
(
ut32_t
 
COMP_Sei
)

385 
	`as_m
(
	`IS_COMP_ALL_PERIPH
(
COMP_Sei
));

388 
COMP
->
CSR
 |(
ut32_t
(
COMP_CSR_COMP1LOCK
<<
COMP_Sei
);

389 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\STM32F~1.LD

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 128
K


41 
	`RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 24
K


42 
	}
}

72 
	gSECTIONS


74 .
	gxt
 :

76 
KEEP
(*(.
i_ve
))

77 *(.
xt
*)

79 
KEEP
(*(.

))

80 
KEEP
(*(.
fi
))

83 *
tbeg
.
o
(.
s
)

84 *
tbeg
?.
o
(.
s
)

85 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
s
)

86 *(
SORT
(.
s
.*))

87 *(.
s
)

90 *
tbeg
.
o
(.
dts
)

91 *
tbeg
?.
o
(.
dts
)

92 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
dts
)

93 *(
SORT
(.
dts
.*))

94 *(.
dts
)

96 *(.
roda
*)

98 
KEEP
(*(.
eh_ame
*))

99 } > 
ROM


101 .
ARM
.
exb
 :

103 *(.
ARM
.
exb
* .
gnu
.
lk
.
mexb
.*)

104 } > 
ROM


106 
__exidx_t
 = .;

107 .
	gARM
.
	gexidx
 :

109 *(.
ARM
.
exidx
* .
gnu
.
lk
.
mexidx
.*)

110 } > 
ROM


111 
__exidx_d
 = .;

113 
	g__ext
 = .;

115 .
	gda
 : 
AT
 (
__ext
)

117 
__da_t__
 = .;

118 *(
	gvb
)

119 *(.
	gda
*)

121 . = 
ALIGN
(4);

123 
PROVIDE_HIDDEN
 (
__e_y_t
 = .);

124 
KEEP
(*(.
e_y
))

125 
PROVIDE_HIDDEN
 (
__e_y_d
 = .);

127 . = 
ALIGN
(4);

129 
PROVIDE_HIDDEN
 (
___y_t
 = .);

130 
KEEP
(*(
SORT
(.
_y
.*)))

131 
KEEP
(*(.
_y
))

132 
PROVIDE_HIDDEN
 (
___y_d
 = .);

135 . = 
ALIGN
(4);

137 
PROVIDE_HIDDEN
 (
__fi_y_t
 = .);

138 
KEEP
(*(
SORT
(.
fi_y
.*)))

139 
KEEP
(*(.
fi_y
))

140 
PROVIDE_HIDDEN
 (
__fi_y_d
 = .);

142 . = 
ALIGN
(4);

144 
	g__da_d__
 = .;

146 } > 
	gRAM


148 .
bss
 (
NOLOAD
):

150 
__bss_t__
 = .;

151 *(.
	gbss
*)

152 *(
	gCOMMON
)

153 
	g__bss_d__
 = .;

154 } > 
	gRAM


156 .
hp
 (
NOLOAD
):

158 
__d__
 = .;

159 
	gd
 = 
__d__
;

160 *(.
	ghp
*)

161 
	g__HpLim
 = .;

162 } > 
	gRAM


167 .
ack_dummy
 (
NOLOAD
):

169 *(.
ack
)

170 } > 
RAM


174 
__SckT
 = 
ORIGIN
(
RAM
+ 
LENGTH
(RAM);

175 
	g__SckLim
 = 
__SckT
 - 
SIZEOF
(.
ack_dummy
);

176 
PROVIDE
(
__ack
 = 
__SckT
);

179 
ASSERT
(
__SckLim
 >
__HpLim
, "region RAM overflowed with stack")

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\STM32F~2.LD

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 128
K


41 
	`RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 24
K


42 
	}
}

72 
	gSECTIONS


74 .
	gxt
 :

76 
KEEP
(*(.
i_ve
))

77 *(.
xt
*)

79 
KEEP
(*(.

))

80 
KEEP
(*(.
fi
))

83 *
tbeg
.
o
(.
s
)

84 *
tbeg
?.
o
(.
s
)

85 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
s
)

86 *(
SORT
(.
s
.*))

87 *(.
s
)

90 *
tbeg
.
o
(.
dts
)

91 *
tbeg
?.
o
(.
dts
)

92 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
dts
)

93 *(
SORT
(.
dts
.*))

94 *(.
dts
)

96 *(.
roda
*)

98 
KEEP
(*(.
eh_ame
*))

99 } > 
RAM


101 .
ARM
.
exb
 :

103 *(.
ARM
.
exb
* .
gnu
.
lk
.
mexb
.*)

104 } > 
RAM


106 
__exidx_t
 = .;

107 .
	gARM
.
	gexidx
 :

109 *(.
ARM
.
exidx
* .
gnu
.
lk
.
mexidx
.*)

110 } > 
RAM


111 
__exidx_d
 = .;

113 
	g__ext
 = .;

115 .
	gda
 : 
AT
 (
__ext
)

117 
__da_t__
 = .;

118 *(
	gvb
)

119 *(.
	gda
*)

121 . = 
ALIGN
(4);

123 
PROVIDE_HIDDEN
 (
__e_y_t
 = .);

124 
KEEP
(*(.
e_y
))

125 
PROVIDE_HIDDEN
 (
__e_y_d
 = .);

127 . = 
ALIGN
(4);

129 
PROVIDE_HIDDEN
 (
___y_t
 = .);

130 
KEEP
(*(
SORT
(.
_y
.*)))

131 
KEEP
(*(.
_y
))

132 
PROVIDE_HIDDEN
 (
___y_d
 = .);

135 . = 
ALIGN
(4);

137 
PROVIDE_HIDDEN
 (
__fi_y_t
 = .);

138 
KEEP
(*(
SORT
(.
fi_y
.*)))

139 
KEEP
(*(.
fi_y
))

140 
PROVIDE_HIDDEN
 (
__fi_y_d
 = .);

142 . = 
ALIGN
(4);

144 
	g__da_d__
 = .;

146 } > 
	gRAM


148 .
bss
 (
NOLOAD
):

150 
__bss_t__
 = .;

151 *(.
	gbss
*)

152 *(
	gCOMMON
)

153 
	g__bss_d__
 = .;

154 } > 
	gRAM


156 .
hp
 (
NOLOAD
):

158 
__d__
 = .;

159 
	gd
 = 
__d__
;

160 *(.
	ghp
*)

161 
	g__HpLim
 = .;

162 } > 
	gRAM


167 .
ack_dummy
 (
NOLOAD
):

169 . = 
ALIGN
(8);

170 *(.
	gack
)

171 } > 
RAM


175 
	g__SckT
 = 
ORIGIN
(
RAM
+ 
LENGTH
(RAM);

176 
	g__SckLim
 = 
__SckT
 - 
SIZEOF
(.
ack_dummy
);

177 
PROVIDE
(
__ack
 = 
__SckT
);

180 
ASSERT
(
__SckLim
 >
__HpLim
, "region RAM overflowed with stack")

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\cmsis\ARM_CO~1.H

24 #ide
_ARM_COMMON_TABLES_H


25 
	#_ARM_COMMON_TABLES_H


	)

27 
	~"m_mh.h
"

29 
ut16_t
 
mBRevTab
[256];

30 
q15_t
 
mRecTabQ15
[64];

31 
q31_t
 
mRecTabQ31
[64];

32 cڡ 
q31_t
 
CfAQ31
[1024];

33 cڡ 
q31_t
 
CfBQ31
[1024];

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\cmsis\CORE_C~1.H

24 #ifde
__lulus


28 #ide
__CORE_CM4_SIMD_H


29 
	#__CORE_CM4_SIMD_H


	)

43 #i 
defed
 ( 
__CC_ARM
 )

47 
	#__SADD8
 
__dd8


	)

48 
	#__QADD8
 
__qadd8


	)

49 
	#__SHADD8
 
__shadd8


	)

50 
	#__UADD8
 
__uadd8


	)

51 
	#__UQADD8
 
__uqadd8


	)

52 
	#__UHADD8
 
__uhadd8


	)

53 
	#__SSUB8
 
__ssub8


	)

54 
	#__QSUB8
 
__qsub8


	)

55 
	#__SHSUB8
 
__shsub8


	)

56 
	#__USUB8
 
__usub8


	)

57 
	#__UQSUB8
 
__uqsub8


	)

58 
	#__UHSUB8
 
__uhsub8


	)

59 
	#__SADD16
 
__dd16


	)

60 
	#__QADD16
 
__qadd16


	)

61 
	#__SHADD16
 
__shadd16


	)

62 
	#__UADD16
 
__uadd16


	)

63 
	#__UQADD16
 
__uqadd16


	)

64 
	#__UHADD16
 
__uhadd16


	)

65 
	#__SSUB16
 
__ssub16


	)

66 
	#__QSUB16
 
__qsub16


	)

67 
	#__SHSUB16
 
__shsub16


	)

68 
	#__USUB16
 
__usub16


	)

69 
	#__UQSUB16
 
__uqsub16


	)

70 
	#__UHSUB16
 
__uhsub16


	)

71 
	#__SASX
 
__sx


	)

72 
	#__QASX
 
__qasx


	)

73 
	#__SHASX
 
__shasx


	)

74 
	#__UASX
 
__uasx


	)

75 
	#__UQASX
 
__uqasx


	)

76 
	#__UHASX
 
__uhasx


	)

77 
	#__SSAX
 
__sx


	)

78 
	#__QSAX
 
__qx


	)

79 
	#__SHSAX
 
__shx


	)

80 
	#__USAX
 
__ux


	)

81 
	#__UQSAX
 
__uqx


	)

82 
	#__UHSAX
 
__uhx


	)

83 
	#__USAD8
 
__ud8


	)

84 
	#__USADA8
 
__uda8


	)

85 
	#__SSAT16
 
__st16


	)

86 
	#__USAT16
 
__ut16


	)

87 
	#__UXTB16
 
__uxtb16


	)

88 
	#__UXTAB16
 
__uxb16


	)

89 
	#__SXTB16
 
__sxtb16


	)

90 
	#__SXTAB16
 
__sxb16


	)

91 
	#__SMUAD
 
__smuad


	)

92 
	#__SMUADX
 
__smuadx


	)

93 
	#__SMLAD
 
__smd


	)

94 
	#__SMLADX
 
__smdx


	)

95 
	#__SMLALD
 
__smld


	)

96 
	#__SMLALDX
 
__smldx


	)

97 
	#__SMUSD
 
__smusd


	)

98 
	#__SMUSDX
 
__smusdx


	)

99 
	#__SMLSD
 
__smlsd


	)

100 
	#__SMLSDX
 
__smlsdx


	)

101 
	#__SMLSLD
 
__smld


	)

102 
	#__SMLSLDX
 
__smldx


	)

103 
	#__SEL
 
__l


	)

104 
	#__QADD
 
__qadd


	)

105 
	#__QSUB
 
__qsub


	)

107 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
((((
ut32_t
)(ARG1)) ) & 0x0000FFFFUL) | \

108 ((((
ut32_t
)(
ARG2
)<< (
ARG3
)& 0xFFFF0000UL)

	)

110 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
((((
ut32_t
)(ARG1)) ) & 0xFFFF0000UL) | \

111 ((((
ut32_t
)(
ARG2
)>> (
ARG3
)& 0x0000FFFFUL)

	)

118 #i
defed
 ( 
__ICCARM__
 )

121 
	~<cmsis_r.h
>

190 #i
defed
 ( 
__GNUC__
 )

194 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SADD8
(
ut32_t
 
1
, ut32_
2
)

196 
ut32_t
 
su
;

198 
__ASM
 vީ("dd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

199 (
su
);

200 
	}
}

202 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QADD8
(
ut32_t
 
1
, ut32_
2
)

204 
ut32_t
 
su
;

206 
__ASM
 vީ("qadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

207 (
su
);

208 
	}
}

210 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHADD8
(
ut32_t
 
1
, ut32_
2
)

212 
ut32_t
 
su
;

214 
__ASM
 vީ("shadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

215 (
su
);

216 
	}
}

218 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UADD8
(
ut32_t
 
1
, ut32_
2
)

220 
ut32_t
 
su
;

222 
__ASM
 vީ("uadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

223 (
su
);

224 
	}
}

226 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQADD8
(
ut32_t
 
1
, ut32_
2
)

228 
ut32_t
 
su
;

230 
__ASM
 vީ("uqadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

231 (
su
);

232 
	}
}

234 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHADD8
(
ut32_t
 
1
, ut32_
2
)

236 
ut32_t
 
su
;

238 
__ASM
 vީ("uhadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

239 (
su
);

240 
	}
}

243 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SSUB8
(
ut32_t
 
1
, ut32_
2
)

245 
ut32_t
 
su
;

247 
__ASM
 vީ("ssub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

248 (
su
);

249 
	}
}

251 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSUB8
(
ut32_t
 
1
, ut32_
2
)

253 
ut32_t
 
su
;

255 
__ASM
 vީ("qsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

256 (
su
);

257 
	}
}

259 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHSUB8
(
ut32_t
 
1
, ut32_
2
)

261 
ut32_t
 
su
;

263 
__ASM
 vީ("shsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

264 (
su
);

265 
	}
}

267 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USUB8
(
ut32_t
 
1
, ut32_
2
)

269 
ut32_t
 
su
;

271 
__ASM
 vީ("usub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

272 (
su
);

273 
	}
}

275 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQSUB8
(
ut32_t
 
1
, ut32_
2
)

277 
ut32_t
 
su
;

279 
__ASM
 vީ("uqsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

280 (
su
);

281 
	}
}

283 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHSUB8
(
ut32_t
 
1
, ut32_
2
)

285 
ut32_t
 
su
;

287 
__ASM
 vީ("uhsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

288 (
su
);

289 
	}
}

292 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SADD16
(
ut32_t
 
1
, ut32_
2
)

294 
ut32_t
 
su
;

296 
__ASM
 vީ("dd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

297 (
su
);

298 
	}
}

300 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QADD16
(
ut32_t
 
1
, ut32_
2
)

302 
ut32_t
 
su
;

304 
__ASM
 vީ("qadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

305 (
su
);

306 
	}
}

308 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHADD16
(
ut32_t
 
1
, ut32_
2
)

310 
ut32_t
 
su
;

312 
__ASM
 vީ("shadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

313 (
su
);

314 
	}
}

316 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UADD16
(
ut32_t
 
1
, ut32_
2
)

318 
ut32_t
 
su
;

320 
__ASM
 vީ("uadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

321 (
su
);

322 
	}
}

324 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQADD16
(
ut32_t
 
1
, ut32_
2
)

326 
ut32_t
 
su
;

328 
__ASM
 vީ("uqadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

329 (
su
);

330 
	}
}

332 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHADD16
(
ut32_t
 
1
, ut32_
2
)

334 
ut32_t
 
su
;

336 
__ASM
 vީ("uhadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

337 (
su
);

338 
	}
}

340 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SSUB16
(
ut32_t
 
1
, ut32_
2
)

342 
ut32_t
 
su
;

344 
__ASM
 vީ("ssub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

345 (
su
);

346 
	}
}

348 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSUB16
(
ut32_t
 
1
, ut32_
2
)

350 
ut32_t
 
su
;

352 
__ASM
 vީ("qsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

353 (
su
);

354 
	}
}

356 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHSUB16
(
ut32_t
 
1
, ut32_
2
)

358 
ut32_t
 
su
;

360 
__ASM
 vީ("shsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

361 (
su
);

362 
	}
}

364 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USUB16
(
ut32_t
 
1
, ut32_
2
)

366 
ut32_t
 
su
;

368 
__ASM
 vީ("usub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

369 (
su
);

370 
	}
}

372 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQSUB16
(
ut32_t
 
1
, ut32_
2
)

374 
ut32_t
 
su
;

376 
__ASM
 vީ("uqsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

377 (
su
);

378 
	}
}

380 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHSUB16
(
ut32_t
 
1
, ut32_
2
)

382 
ut32_t
 
su
;

384 
__ASM
 vީ("uhsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

385 (
su
);

386 
	}
}

388 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SASX
(
ut32_t
 
1
, ut32_
2
)

390 
ut32_t
 
su
;

392 
__ASM
 vީ("sx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

393 (
su
);

394 
	}
}

396 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QASX
(
ut32_t
 
1
, ut32_
2
)

398 
ut32_t
 
su
;

400 
__ASM
 vީ("qasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

401 (
su
);

402 
	}
}

404 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHASX
(
ut32_t
 
1
, ut32_
2
)

406 
ut32_t
 
su
;

408 
__ASM
 vީ("shasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

409 (
su
);

410 
	}
}

412 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UASX
(
ut32_t
 
1
, ut32_
2
)

414 
ut32_t
 
su
;

416 
__ASM
 vީ("uasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

417 (
su
);

418 
	}
}

420 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQASX
(
ut32_t
 
1
, ut32_
2
)

422 
ut32_t
 
su
;

424 
__ASM
 vީ("uqasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

425 (
su
);

426 
	}
}

428 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHASX
(
ut32_t
 
1
, ut32_
2
)

430 
ut32_t
 
su
;

432 
__ASM
 vީ("uhasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

433 (
su
);

434 
	}
}

436 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SSAX
(
ut32_t
 
1
, ut32_
2
)

438 
ut32_t
 
su
;

440 
__ASM
 vީ("sx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

441 (
su
);

442 
	}
}

444 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSAX
(
ut32_t
 
1
, ut32_
2
)

446 
ut32_t
 
su
;

448 
__ASM
 vީ("qx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

449 (
su
);

450 
	}
}

452 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHSAX
(
ut32_t
 
1
, ut32_
2
)

454 
ut32_t
 
su
;

456 
__ASM
 vީ("shx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

457 (
su
);

458 
	}
}

460 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USAX
(
ut32_t
 
1
, ut32_
2
)

462 
ut32_t
 
su
;

464 
__ASM
 vީ("ux %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

465 (
su
);

466 
	}
}

468 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQSAX
(
ut32_t
 
1
, ut32_
2
)

470 
ut32_t
 
su
;

472 
__ASM
 vީ("uqx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

473 (
su
);

474 
	}
}

476 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHSAX
(
ut32_t
 
1
, ut32_
2
)

478 
ut32_t
 
su
;

480 
__ASM
 vީ("uhx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

481 (
su
);

482 
	}
}

484 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USAD8
(
ut32_t
 
1
, ut32_
2
)

486 
ut32_t
 
su
;

488 
__ASM
 vީ("ud8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

489 (
su
);

490 
	}
}

492 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USADA8
(
ut32_t
 
1
, ut32_
2
, ut32_
3
)

494 
ut32_t
 
su
;

496 
__ASM
 vީ("uda8 %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

497 (
su
);

498 
	}
}

500 
	#__SSAT16
(
ARG1
,
ARG2
) \

502 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

503 
	`__ASM
 ("st16 %0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

504 
__RES
; \

505 })

	)

507 
	#__USAT16
(
ARG1
,
ARG2
) \

509 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

510 
	`__ASM
 ("ut16 %0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

511 
__RES
; \

512 })

	)

514 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UXTB16
(
ut32_t
 
1
)

516 
ut32_t
 
su
;

518 
__ASM
 vީ("uxtb16 %0, %1" : "" (
su
: "r" (
1
));

519 (
su
);

520 
	}
}

522 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UXTAB16
(
ut32_t
 
1
, ut32_
2
)

524 
ut32_t
 
su
;

526 
__ASM
 vީ("uxb16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

527 (
su
);

528 
	}
}

530 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SXTB16
(
ut32_t
 
1
)

532 
ut32_t
 
su
;

534 
__ASM
 vީ("sxtb16 %0, %1" : "" (
su
: "r" (
1
));

535 (
su
);

536 
	}
}

538 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SXTAB16
(
ut32_t
 
1
, ut32_
2
)

540 
ut32_t
 
su
;

542 
__ASM
 vީ("sxb16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

543 (
su
);

544 
	}
}

546 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUAD
 (
ut32_t
 
1
, ut32_
2
)

548 
ut32_t
 
su
;

550 
__ASM
 vީ("smuad %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

551 (
su
);

552 
	}
}

554 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUADX
 (
ut32_t
 
1
, ut32_
2
)

556 
ut32_t
 
su
;

558 
__ASM
 vީ("smuadx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

559 (
su
);

560 
	}
}

562 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLAD
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

564 
ut32_t
 
su
;

566 
__ASM
 vީ("smd %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

567 (
su
);

568 
	}
}

570 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLADX
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

572 
ut32_t
 
su
;

574 
__ASM
 vީ("smdx %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

575 (
su
);

576 
	}
}

578 
	#__SMLALD
(
ARG1
,
ARG2
,
ARG3
) \

580 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ut64_t
)(
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

581 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

582 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

583 })

	)

585 
	#__SMLALDX
(
ARG1
,
ARG2
,
ARG3
) \

587 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ut64_t
)(
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

588 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

589 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

590 })

	)

592 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUSD
 (
ut32_t
 
1
, ut32_
2
)

594 
ut32_t
 
su
;

596 
__ASM
 vީ("smusd %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

597 (
su
);

598 
	}
}

600 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUSDX
 (
ut32_t
 
1
, ut32_
2
)

602 
ut32_t
 
su
;

604 
__ASM
 vީ("smusdx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

605 (
su
);

606 
	}
}

608 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLSD
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

610 
ut32_t
 
su
;

612 
__ASM
 vީ("smlsd %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

613 (
su
);

614 
	}
}

616 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLSDX
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

618 
ut32_t
 
su
;

620 
__ASM
 vީ("smlsdx %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

621 (
su
);

622 
	}
}

624 
	#__SMLSLD
(
ARG1
,
ARG2
,
ARG3
) \

626 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

627 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

628 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

629 })

	)

631 
	#__SMLSLDX
(
ARG1
,
ARG2
,
ARG3
) \

633 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

634 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

635 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

636 })

	)

638 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SEL
 (
ut32_t
 
1
, ut32_
2
)

640 
ut32_t
 
su
;

642 
__ASM
 vީ("%0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

643 (
su
);

644 
	}
}

646 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QADD
(
ut32_t
 
1
, ut32_
2
)

648 
ut32_t
 
su
;

650 
__ASM
 vީ("qadd %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

651 (
su
);

652 
	}
}

654 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSUB
(
ut32_t
 
1
, ut32_
2
)

656 
ut32_t
 
su
;

658 
__ASM
 vީ("qsub %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

659 (
su
);

660 
	}
}

662 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
) \

664 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

665 
	`__ASM
 ("pkhb%0, %1, %2, %3" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

666 
__RES
; \

667 })

	)

669 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
) \

671 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

672 i(
ARG3
 == 0) \

673 
	`__ASM
 ("pkhtb %0, %1, %2" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
) ); \

675 
	`__ASM
 ("pkhtb %0, %1, %2, %3" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

676 
__RES
; \

677 })

	)

683 #i
defed
 ( 
__TASKING__
 )

699 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\cmsis\CORE_C~2.H

24 #ide
__CORE_CMFUNC_H


25 
	#__CORE_CMFUNC_H


	)

34 #i 
defed
 ( 
__CC_ARM
 )

37 #i(
__ARMCC_VERSION
 < 400677)

50 
__INLINE
 
ut32_t
 
	$__g_CONTROL
()

52 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

53 (
__gCڌ
);

54 
	}
}

63 
__INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

65 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

66 
__gCڌ
 = 
cڌ
;

67 
	}
}

76 
__INLINE
 
ut32_t
 
	$__g_IPSR
()

78 
ut32_t
 
__gIPSR
 
	`__ASM
("ipsr");

79 (
__gIPSR
);

80 
	}
}

89 
__INLINE
 
ut32_t
 
	$__g_APSR
()

91 
ut32_t
 
__gAPSR
 
	`__ASM
("apsr");

92 (
__gAPSR
);

93 
	}
}

102 
__INLINE
 
ut32_t
 
	$__g_xPSR
()

104 
ut32_t
 
__gXPSR
 
	`__ASM
("xpsr");

105 (
__gXPSR
);

106 
	}
}

115 
__INLINE
 
ut32_t
 
	$__g_PSP
()

117 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

118 (
__gProssSckPor
);

119 
	}
}

128 
__INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

130 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

131 
__gProssSckPor
 = 
tOfProcSck
;

132 
	}
}

141 
__INLINE
 
ut32_t
 
	$__g_MSP
()

143 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

144 (
__gMaSckPor
);

145 
	}
}

154 
__INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

156 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

157 
__gMaSckPor
 = 
tOfMaSck
;

158 
	}
}

167 
__INLINE
 
ut32_t
 
	$__g_PRIMASK
()

169 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

170 (
__gPriMask
);

171 
	}
}

180 
__INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

182 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

183 
__gPriMask
 = (
iMask
);

184 
	}
}

187 #i (
__CORTEX_M
 >= 0x03)

194 
	#__ab_u_q
 
__ab_fiq


	)

202 
	#__dib_u_q
 
__dib_fiq


	)

211 
__INLINE
 
ut32_t
 
	$__g_BASEPRI
()

213 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

214 (
__gBaPri
);

215 
	}
}

224 
__INLINE
 
	$__t_BASEPRI
(
ut32_t
 
baPri
)

226 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

227 
__gBaPri
 = (
baPri
 & 0xff);

228 
	}
}

237 
__INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

239 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

240 (
__gFauMask
);

241 
	}
}

250 
__INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

252 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

253 
__gFauMask
 = (
uMask
 & (
ut32_t
)1);

254 
	}
}

259 #i (
__CORTEX_M
 == 0x04)

267 
__INLINE
 
ut32_t
 
	$__g_FPSCR
()

269 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

270 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

271 (
__gs
);

275 
	}
}

284 
__INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

286 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

287 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

288 
__gs
 = (
s
);

290 
	}
}

295 #i
defed
 ( 
__ICCARM__
 )

298 
	~<cmsis_r.h
>

300 #i
defed
 ( 
__GNUC__
 )

308 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__ab_q
()

310 
__ASM
 volatile ("cpsie i");

311 
	}
}

319 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__dib_q
()

321 
__ASM
 volatile ("cpsid i");

322 
	}
}

331 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_CONTROL
()

333 
ut32_t
 
su
;

335 
__ASM
 vީ("MRS %0, cڌ" : "" (
su
) );

336 (
su
);

337 
	}
}

346 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

348 
__ASM
 vީ("MSR cڌ, %0" : : "r" (
cڌ
) );

349 
	}
}

358 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_IPSR
()

360 
ut32_t
 
su
;

362 
__ASM
 vީ("MRS %0, ip" : "" (
su
) );

363 (
su
);

364 
	}
}

373 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_APSR
()

375 
ut32_t
 
su
;

377 
__ASM
 vީ("MRS %0,p" : "" (
su
) );

378 (
su
);

379 
	}
}

388 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_xPSR
()

390 
ut32_t
 
su
;

392 
__ASM
 vީ("MRS %0, xp" : "" (
su
) );

393 (
su
);

394 
	}
}

403 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_PSP
()

405 
ut32_t
 
su
;

407 
__ASM
 vީ("MRS %0,\n" : "" (
su
) );

408 (
su
);

409 
	}
}

418 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

420 
__ASM
 vީ("MSR, %0\n" : : "r" (
tOfProcSck
) );

421 
	}
}

430 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_MSP
()

432 
ut32_t
 
su
;

434 
__ASM
 vީ("MRS %0, m\n" : "" (
su
) );

435 (
su
);

436 
	}
}

445 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

447 
__ASM
 vީ("MSR m, %0\n" : : "r" (
tOfMaSck
) );

448 
	}
}

457 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_PRIMASK
()

459 
ut32_t
 
su
;

461 
__ASM
 vީ("MRS %0,rimask" : "" (
su
) );

462 (
su
);

463 
	}
}

472 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

474 
__ASM
 vީ("MSRrimask, %0" : : "r" (
iMask
) );

475 
	}
}

478 #i (
__CORTEX_M
 >= 0x03)

485 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__ab_u_q
()

487 
__ASM
 volatile ("cpsie f");

488 
	}
}

496 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__dib_u_q
()

498 
__ASM
 volatile ("cpsid f");

499 
	}
}

508 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_BASEPRI
()

510 
ut32_t
 
su
;

512 
__ASM
 vީ("MRS %0, bai_max" : "" (
su
) );

513 (
su
);

514 
	}
}

523 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_BASEPRI
(
ut32_t
 
vue
)

525 
__ASM
 vީ("MSR bai, %0" : : "r" (
vue
) );

526 
	}
}

535 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

537 
ut32_t
 
su
;

539 
__ASM
 vީ("MRS %0, faumask" : "" (
su
) );

540 (
su
);

541 
	}
}

550 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

552 
__ASM
 vީ("MSR faumask, %0" : : "r" (
uMask
) );

553 
	}
}

558 #i (
__CORTEX_M
 == 0x04)

566 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_FPSCR
()

568 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

569 
ut32_t
 
su
;

571 
__ASM
 vީ("VMRS %0, fps" : "" (
su
) );

572 (
su
);

576 
	}
}

585 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

587 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

588 
__ASM
 vީ("VMSR fps, %0" : : "r" (
s
) );

590 
	}
}

595 #i
defed
 ( 
__TASKING__
 )

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\cmsis\CORE_C~3.H

24 #ide
__CORE_CMINSTR_H


25 
	#__CORE_CMINSTR_H


	)

34 #i 
defed
 ( 
__CC_ARM
 )

37 #i(
__ARMCC_VERSION
 < 400677)

46 
	#__NOP
 
__n


	)

54 
	#__WFI
 
__wfi


	)

62 
	#__WFE
 
__w


	)

69 
	#__SEV
 
__v


	)

78 
	#__ISB
(
	`__isb
(0xF)

	)

86 
	#__DSB
(
	`__dsb
(0xF)

	)

94 
	#__DMB
(
	`__dmb
(0xF)

	)

104 
	#__REV
 
__v


	)

114 
__INLINE
 
__ASM
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

116 
v16
 
r0
,0

117 
bx
 



118 
	}
}

128 
__INLINE
 
__ASM
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

130 
vsh
 
r0
,0

131 
bx
 



132 
	}
}

135 #i (
__CORTEX_M
 >= 0x03)

144 
	#__RBIT
 
__rb


	)

154 
	#__LDREXB
(
r
((
ut8_t
 ) 
	`__ldx
Ռ))

	)

164 
	#__LDREXH
(
r
((
ut16_t

	`__ldx
Ռ))

	)

174 
	#__LDREXW
(
r
((
ut32_t
 ) 
	`__ldx
Ռ))

	)

186 
	#__STREXB
(
vue
, 
r

	`__x
(vue,)

	)

198 
	#__STREXH
(
vue
, 
r

	`__x
(vue,)

	)

210 
	#__STREXW
(
vue
, 
r

	`__x
(vue,)

	)

218 
	#__CLREX
 
__x


	)

229 
	#__SSAT
 
__st


	)

240 
	#__USAT
 
__ut


	)

250 
	#__CLZ
 
__z


	)

256 #i
defed
 ( 
__ICCARM__
 )

259 
	~<cmsis_r.h
>

262 #i
defed
 ( 
__GNUC__
 )

269 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__NOP
()

271 
__ASM
 volatile ("nop");

272 
	}
}

280 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__WFI
()

282 
__ASM
 volatile ("wfi");

283 
	}
}

291 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__WFE
()

293 
__ASM
 volatile ("wfe");

294 
	}
}

301 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__SEV
()

303 
__ASM
 volatile ("sev");

304 
	}
}

313 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__ISB
()

315 
__ASM
 volatile ("isb");

316 
	}
}

324 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__DSB
()

326 
__ASM
 volatile ("dsb");

327 
	}
}

335 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__DMB
()

337 
__ASM
 volatile ("dmb");

338 
	}
}

348 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__REV
(
ut32_t
 
vue
)

350 
ut32_t
 
su
;

352 
__ASM
 vީ("v %0, %1" : "" (
su
: "r" (
vue
) );

353 (
su
);

354 
	}
}

364 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

366 
ut32_t
 
su
;

368 
__ASM
 vީ("v16 %0, %1" : "" (
su
: "r" (
vue
) );

369 (
su
);

370 
	}
}

380 
__ibu__

ways_le
 ) ) 
__INLINE
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

382 
ut32_t
 
su
;

384 
__ASM
 vީ("vsh %0, %1" : "" (
su
: "r" (
vue
) );

385 (
su
);

386 
	}
}

389 #i (
__CORTEX_M
 >= 0x03)

398 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__RBIT
(
ut32_t
 
vue
)

400 
ut32_t
 
su
;

402 
__ASM
 vީ("rb %0, %1" : "" (
su
: "r" (
vue
) );

403 (
su
);

404 
	}
}

414 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut8_t
 
	$__LDREXB
(vީ
ut8_t
 *
addr
)

416 
ut8_t
 
su
;

418 
__ASM
 vީ("ldxb %0, [%1]" : "" (
su
: "r" (
addr
) );

419 (
su
);

420 
	}
}

430 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut16_t
 
	$__LDREXH
(vީ
ut16_t
 *
addr
)

432 
ut16_t
 
su
;

434 
__ASM
 vީ("ldxh %0, [%1]" : "" (
su
: "r" (
addr
) );

435 (
su
);

436 
	}
}

446 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__LDREXW
(vީ
ut32_t
 *
addr
)

448 
ut32_t
 
su
;

450 
__ASM
 vީ("ldx %0, [%1]" : "" (
su
: "r" (
addr
) );

451 (
su
);

452 
	}
}

464 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__STREXB
(
ut8_t
 
vue
, vީut8_*
addr
)

466 
ut32_t
 
su
;

468 
__ASM
 vީ("xb %0, %2, [%1]" : "" (
su
: "r" (
addr
), "r" (
vue
) );

469 (
su
);

470 
	}
}

482 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__STREXH
(
ut16_t
 
vue
, vީut16_*
addr
)

484 
ut32_t
 
su
;

486 
__ASM
 vީ("xh %0, %2, [%1]" : "" (
su
: "r" (
addr
), "r" (
vue
) );

487 (
su
);

488 
	}
}

500 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__STREXW
(
ut32_t
 
vue
, vީut32_*
addr
)

502 
ut32_t
 
su
;

504 
__ASM
 vީ("x %0, %2, [%1]" : "" (
su
: "r" (
addr
), "r" (
vue
) );

505 (
su
);

506 
	}
}

514 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__CLREX
()

516 
__ASM
 volatile ("clrex");

517 
	}
}

528 
	#__SSAT
(
ARG1
,
ARG2
) \

530 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

531 
	`__ASM
 ("s%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

532 
__RES
; \

533 })

	)

544 
	#__USAT
(
ARG1
,
ARG2
) \

546 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

547 
	`__ASM
 ("u%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

548 
__RES
; \

549 })

	)

559 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut8_t
 
	$__CLZ
(
ut32_t
 
vue
)

561 
ut8_t
 
su
;

563 
__ASM
 vީ("z %0, %1" : "" (
su
: "r" (
vue
) );

564 (
su
);

565 
	}
}

572 #i
defed
 ( 
__TASKING__
 )

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\cmsis\arm_math.h

251 #ide
_ARM_MATH_H


252 
	#_ARM_MATH_H


	)

254 
	#__CMSIS_GENERIC


	)

256 #i
defed
 (
ARM_MATH_CM4
)

257 
	~"ce_cm4.h
"

258 #i
defed
 (
ARM_MATH_CM3
)

259 
	~"ce_cm3.h
"

260 #i
defed
 (
ARM_MATH_CM0
)

261 
	~"ce_cm0.h
"

263 
	~"ARMCM4.h
"

267 #unde
__CMSIS_GENERIC


268 
	~"rg.h
"

269 
	~"mh.h
"

270 #ifdef 
__lulus


280 
	#DELTA_Q31
 (0x100)

	)

281 
	#DELTA_Q15
 0x5

	)

282 
	#INDEX_MASK
 0x0000003F

	)

283 
	#PI
 3.14159265358979f

	)

289 
	#TABLE_SIZE
 256

	)

290 
	#TABLE_SPACING_Q31
 0x800000

	)

291 
	#TABLE_SPACING_Q15
 0x80

	)

298 
	#INPUT_SPACING
 0xB60B61

	)

307 
ARM_MATH_SUCCESS
 = 0,

308 
ARM_MATH_ARGUMENT_ERROR
 = -1,

309 
ARM_MATH_LENGTH_ERROR
 = -2,

310 
ARM_MATH_SIZE_MISMATCH
 = -3,

311 
ARM_MATH_NANINF
 = -4,

312 
ARM_MATH_SINGULAR
 = -5,

313 
ARM_MATH_TEST_FAILURE
 = -6

314 } 
	tm_us
;

319 
t8_t
 
	tq7_t
;

324 
t16_t
 
	tq15_t
;

329 
t32_t
 
	tq31_t
;

334 
t64_t
 
	tq63_t
;

339 
	tt32_t
;

344 
	tt64_t
;

349 
	#__SIMD32
(
addr
(*(
t32_t
 **& (addr))

	)

351 #i
defed
 (
ARM_MATH_CM3
|| defed (
ARM_MATH_CM0
)

355 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
(((
t32_t
)(ARG1) << 0) & (int32_t)0x0000FFFF) | \

356 (((
t32_t
)(
ARG2
<< 
ARG3
& (t32_t)0xFFFF0000)

	)

364 #ide
ARM_MATH_BIG_ENDIAN


366 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
(((
t32_t
)(v0) << 0) & (int32_t)0x000000FF) | \

367 (((
t32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

368 (((
t32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

369 (((
t32_t
)(
v3
<< 24& (t32_t)0xFF000000)

	)

372 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
(((
t32_t
)(v3) << 0) & (int32_t)0x000000FF) | \

373 (((
t32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

374 (((
t32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

375 (((
t32_t
)(
v0
<< 24& (t32_t)0xFF000000)

	)

383 
__INLINE
 
q31_t
 
_q63_to_q31
(

384 
q63_t
 
x
)

386  ((
q31_t
(
x
 >> 32) != ((q31_t) x >> 31)) ?

387 ((0x7FFFFFFF ^ ((
q31_t
(
x
 >> 63)))) : (q31_t) x;

393 
__INLINE
 
q15_t
 
_q63_to_q15
(

394 
q63_t
 
x
)

396  ((
q31_t
(
x
 >> 32) != ((q31_t) x >> 31)) ?

397 ((0x7FFF ^ ((
q15_t
(
x
 >> 63)))) : (q15_t) (x >> 15);

403 
__INLINE
 
q7_t
 
_q31_to_q7
(

404 
q31_t
 
x
)

406  ((
q31_t
(
x
 >> 24) != ((q31_t) x >> 23)) ?

407 ((0x7F ^ ((
q7_t
(
x
 >> 31)))) : (q7_t) x;

413 
__INLINE
 
q15_t
 
_q31_to_q15
(

414 
q31_t
 
x
)

416  ((
q31_t
(
x
 >> 16) != ((q31_t) x >> 15)) ?

417 ((0x7FFF ^ ((
q15_t
(
x
 >> 31)))) : (q15_t) x;

424 
__INLINE
 
q63_t
 
mu32x64
(

425 
q63_t
 
x
,

426 
q31_t
 
y
)

428  ((((
q63_t
(
x
 & 0x00000000FFFFFFFF* 
y
) >> 32) +

429 (((
q63_t
(
x
 >> 32* 
y
)));

433 #i
defed
 (
ARM_MATH_CM0
&& defed ( 
__CC_ARM
 )

434 
	#__CLZ
 
__z


	)

437 #i
defed
 (
ARM_MATH_CM0
&& ((defed (
__ICCARM__
)||(defed (
__GNUC__
)|| defed (
__TASKING__
) )

439 
__INLINE
 
ut32_t
 
__CLZ
(
q31_t
 
da
);

442 
__INLINE
 
ut32_t
 
__CLZ
(
q31_t
 
da
)

444 
ut32_t
 
cou
 = 0;

445 
ut32_t
 
mask
 = 0x80000000;

447 (
da
 & 
mask
) == 0)

449 
cou
 += 1u;

450 
mask
 = mask >> 1u;

453 (
cou
);

463 
__INLINE
 
ut32_t
 
m_c_q31
(

464 
q31_t
 

,

465 
q31_t
 * 
d
,

466 
q31_t
 * 
pRecTab
)

469 
ut32_t
 
out
, 
mpV
;

470 
ut32_t
 
dex
, 
i
;

471 
ut32_t
 
signBs
;

473 if(

 > 0)

475 
signBs
 = 
__CLZ
(

) - 1;

479 
signBs
 = 
__CLZ
(-

) - 1;

483 

 = i<< 
signBs
;

486 
dex
 = (
ut32_t
(

 >> 24u);

487 
dex
 = (dex & 
INDEX_MASK
);

490 
out
 = 
pRecTab
[
dex
];

494 
i
 = 0u; i < 2u; i++)

496 
mpV
 = (
q31_t
(((
q63_t


 * 
out
) >> 31u);

497 
mpV
 = 0x7FFFFFFF -empVal;

500 
out
 = (
q31_t

_q63_to_q31
(((
q63_t
ou* 
mpV
) >> 30u);

504 *
d
 = 
out
;

507  (
signBs
 + 1u);

514 
__INLINE
 
ut32_t
 
m_c_q15
(

515 
q15_t
 

,

516 
q15_t
 * 
d
,

517 
q15_t
 * 
pRecTab
)

520 
ut32_t
 
out
 = 0, 
mpV
 = 0;

521 
ut32_t
 
dex
 = 0, 
i
 = 0;

522 
ut32_t
 
signBs
 = 0;

524 if(

 > 0)

526 
signBs
 = 
__CLZ
(

) - 17;

530 
signBs
 = 
__CLZ
(-

) - 17;

534 

 = i<< 
signBs
;

537 
dex
 = 

 >> 8;

538 
dex
 = (dex & 
INDEX_MASK
);

541 
out
 = 
pRecTab
[
dex
];

545 
i
 = 0; i < 2; i++)

547 
mpV
 = (
q15_t
(((
q31_t


 * 
out
) >> 15);

548 
mpV
 = 0x7FFF -empVal;

550 
out
 = (
q15_t
(((
q31_t
ou* 
mpV
) >> 14);

554 *
d
 = 
out
;

557  (
signBs
 + 1);

565 #i
defed
(
ARM_MATH_CM0
)

567 
__INLINE
 
q31_t
 
__SSAT
(

568 
q31_t
 
x
,

569 
ut32_t
 
y
)

571 
t32_t
 
posMax
, 
gM
;

572 
ut32_t
 
i
;

574 
posMax
 = 1;

575 
i
 = 0; i < (
y
 - 1); i++)

577 
posMax
 =osMax * 2;

580 if(
x
 > 0)

582 
posMax
 = (posMax - 1);

584 if(
x
 > 
posMax
)

586 
x
 = 
posMax
;

591 
gM
 = -
posMax
;

593 if(
x
 < 
gM
)

595 
x
 = 
gM
;

598  (
x
);

610 #i
defed
 (
ARM_MATH_CM3
|| defed (
ARM_MATH_CM0
)

615 
__INLINE
 
q31_t
 
__QADD8
(

616 
q31_t
 
x
,

617 
q31_t
 
y
)

620 
q31_t
 
sum
;

621 
q7_t
 
r
, 
s
, 
t
, 
u
;

623 
r
 = (
x
;

624 
s
 = (
y
;

626 
r
 = 
__SSAT
((
q31_t
 + 
s
), 8);

627 
s
 = 
__SSAT
(((
q31_t
(((
x
 << 16>> 24+ ((
y
 << 16) >> 24))), 8);

628 
t
 = 
__SSAT
(((
q31_t
(((
x
 << 8>> 24+ ((
y
 << 8) >> 24))), 8);

629 
u
 = 
__SSAT
(((
q31_t
((
x
 >> 24+ (
y
 >> 24))), 8);

631 
sum
 = (((
q31_t

u
 << 24& 0xFF000000| (((q31_t
t
 << 16) & 0x00FF0000) |

632 (((
q31_t

s
 << 8& 0x0000FF00| (
r
 & 0x000000FF);

634  
sum
;

641 
__INLINE
 
q31_t
 
__QSUB8
(

642 
q31_t
 
x
,

643 
q31_t
 
y
)

646 
q31_t
 
sum
;

647 
q31_t
 
r
, 
s
, 
t
, 
u
;

649 
r
 = (
x
;

650 
s
 = (
y
;

652 
r
 = 
__SSAT
( - 
s
), 8);

653 
s
 = 
__SSAT
(((
q31_t
(((
x
 << 16>> 24- ((
y
 << 16) >> 24))), 8) << 8;

654 
t
 = 
__SSAT
(((
q31_t
(((
x
 << 8>> 24- ((
y
 << 8) >> 24))), 8) << 16;

655 
u
 = 
__SSAT
(((
q31_t
((
x
 >> 24- (
y
 >> 24))), 8) << 24;

657 
sum
 =

658 (
u
 & 0xFF000000| (
t
 & 0x00FF0000| (
s
 & 0x0000FF00| (
r
 & 0x000000FF);

660  
sum
;

670 
__INLINE
 
q31_t
 
__QADD16
(

671 
q31_t
 
x
,

672 
q31_t
 
y
)

675 
q31_t
 
sum
;

676 
q31_t
 
r
, 
s
;

678 
r
 = (
x
;

679 
s
 = (
y
;

681 
r
 = 
__SSAT
 + 
s
, 16);

682 
s
 = 
__SSAT
(((
q31_t
((
x
 >> 16+ (
y
 >> 16))), 16) << 16;

684 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

686  
sum
;

693 
__INLINE
 
q31_t
 
__SHADD16
(

694 
q31_t
 
x
,

695 
q31_t
 
y
)

698 
q31_t
 
sum
;

699 
q31_t
 
r
, 
s
;

701 
r
 = (
x
;

702 
s
 = (
y
;

704 
r
 = ( >> 1+ (
s
 >> 1));

705 
s
 = ((
q31_t
((
x
 >> 17+ (
y
 >> 17))) << 16;

707 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

709  
sum
;

716 
__INLINE
 
q31_t
 
__QSUB16
(

717 
q31_t
 
x
,

718 
q31_t
 
y
)

721 
q31_t
 
sum
;

722 
q31_t
 
r
, 
s
;

724 
r
 = (
x
;

725 
s
 = (
y
;

727 
r
 = 
__SSAT
 - 
s
, 16);

728 
s
 = 
__SSAT
(((
q31_t
((
x
 >> 16- (
y
 >> 16))), 16) << 16;

730 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

732  
sum
;

738 
__INLINE
 
q31_t
 
__SHSUB16
(

739 
q31_t
 
x
,

740 
q31_t
 
y
)

743 
q31_t
 
diff
;

744 
q31_t
 
r
, 
s
;

746 
r
 = (
x
;

747 
s
 = (
y
;

749 
r
 = ( >> 1- (
s
 >> 1));

750 
s
 = (((
x
 >> 17- (
y
 >> 17)) << 16);

752 
diff
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

754  
diff
;

760 
__INLINE
 
q31_t
 
__QASX
(

761 
q31_t
 
x
,

762 
q31_t
 
y
)

765 
q31_t
 
sum
 = 0;

767 
sum
 = ((sum + 
_q31_to_q15
((
q31_t
(((
x
 >> 16+ (
y
))) << 16) +

768 
_q31_to_q15
((
q31_t
((
x
 - ((
y
 >> 16)));

770  
sum
;

776 
__INLINE
 
q31_t
 
__SHASX
(

777 
q31_t
 
x
,

778 
q31_t
 
y
)

781 
q31_t
 
sum
;

782 
q31_t
 
r
, 
s
;

784 
r
 = (
x
;

785 
s
 = (
y
;

787 
r
 = ( >> 1- (
y
 >> 17));

788 
s
 = (((
x
 >> 17) + (s >> 1)) << 16);

790 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

792  
sum
;

799 
__INLINE
 
q31_t
 
__QSAX
(

800 
q31_t
 
x
,

801 
q31_t
 
y
)

804 
q31_t
 
sum
 = 0;

806 
sum
 = ((sum + 
_q31_to_q15
((
q31_t
(((
x
 >> 16- (
y
))) << 16) +

807 
_q31_to_q15
((
q31_t
((
x
 + ((
y
 >> 16)));

809  
sum
;

815 
__INLINE
 
q31_t
 
__SHSAX
(

816 
q31_t
 
x
,

817 
q31_t
 
y
)

820 
q31_t
 
sum
;

821 
q31_t
 
r
, 
s
;

823 
r
 = (
x
;

824 
s
 = (
y
;

826 
r
 = ( >> 1+ (
y
 >> 17));

827 
s
 = (((
x
 >> 17) - (s >> 1)) << 16);

829 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

831  
sum
;

837 
__INLINE
 
q31_t
 
__SMUSDX
(

838 
q31_t
 
x
,

839 
q31_t
 
y
)

842  ((
q31_t
)(((
x
 * ((
y
 >> 16)) -

843 (((
x
 >> 16* (
y
)));

849 
__INLINE
 
q31_t
 
__SMUADX
(

850 
q31_t
 
x
,

851 
q31_t
 
y
)

854  ((
q31_t
)(((
x
 * ((
y
 >> 16)) +

855 (((
x
 >> 16* (
y
)));

861 
__INLINE
 
q31_t
 
__QADD
(

862 
q31_t
 
x
,

863 
q31_t
 
y
)

865  
_q63_to_q31
((
q63_t

x
 + 
y
);

871 
__INLINE
 
q31_t
 
__QSUB
(

872 
q31_t
 
x
,

873 
q31_t
 
y
)

875  
_q63_to_q31
((
q63_t

x
 - 
y
);

881 
__INLINE
 
q31_t
 
__SMLAD
(

882 
q31_t
 
x
,

883 
q31_t
 
y
,

884 
q31_t
 
sum
)

887  (
sum
 + (((
x
 >> 16* ((
y
 >> 16)) +

888 ((
x
 * (
y
));

894 
__INLINE
 
q31_t
 
__SMLADX
(

895 
q31_t
 
x
,

896 
q31_t
 
y
,

897 
q31_t
 
sum
)

900  (
sum
 + (((
x
 >> 16* ((
y
)) +

901 ((
x
 * ((
y
 >> 16)));

907 
__INLINE
 
q31_t
 
__SMLSDX
(

908 
q31_t
 
x
,

909 
q31_t
 
y
,

910 
q31_t
 
sum
)

913  (
sum
 - (((
x
 >> 16* ((
y
)) +

914 ((
x
 * ((
y
 >> 16)));

920 
__INLINE
 
q63_t
 
__SMLALD
(

921 
q31_t
 
x
,

922 
q31_t
 
y
,

923 
q63_t
 
sum
)

926  (
sum
 + (((
x
 >> 16* ((
y
 >> 16)) +

927 ((
x
 * (
y
));

933 
__INLINE
 
q63_t
 
__SMLALDX
(

934 
q31_t
 
x
,

935 
q31_t
 
y
,

936 
q63_t
 
sum
)

939  (
sum
 + (((
x
 >> 16* (
y
)) +

940 ((
x
 * ((
y
 >> 16));

946 
__INLINE
 
q31_t
 
__SMUAD
(

947 
q31_t
 
x
,

948 
q31_t
 
y
)

951  (((
x
 >> 16* (
y
 >> 16)) +

952 (((
x
 << 16>> 16* ((
y
 << 16) >> 16)));

958 
__INLINE
 
q31_t
 
__SMUSD
(

959 
q31_t
 
x
,

960 
q31_t
 
y
)

963  (-((
x
 >> 16* (
y
 >> 16)) +

964 (((
x
 << 16>> 16* ((
y
 << 16) >> 16)));

978 
ut16_t
 
numTs
;

979 
q7_t
 *
pS
;

980 
q7_t
 *
pCffs
;

981 } 
	tm_f__q7
;

988 
ut16_t
 
numTs
;

989 
q15_t
 *
pS
;

990 
q15_t
 *
pCffs
;

991 } 
	tm_f__q15
;

998 
ut16_t
 
numTs
;

999 
q31_t
 *
pS
;

1000 
q31_t
 *
pCffs
;

1001 } 
	tm_f__q31
;

1008 
ut16_t
 
numTs
;

1009 
t32_t
 *
pS
;

1010 
t32_t
 *
pCffs
;

1011 } 
	tm_f__f32
;

1022 
m_f_q7
(

1023 cڡ 
m_f__q7
 * 
S
,

1024 
q7_t
 * 
pSrc
,

1025 
q7_t
 * 
pD
,

1026 
ut32_t
 
blockSize
);

1038 
m_f__q7
(

1039 
m_f__q7
 * 
S
,

1040 
ut16_t
 
numTs
,

1041 
q7_t
 * 
pCffs
,

1042 
q7_t
 * 
pS
,

1043 
ut32_t
 
blockSize
);

1054 
m_f_q15
(

1055 cڡ 
m_f__q15
 * 
S
,

1056 
q15_t
 * 
pSrc
,

1057 
q15_t
 * 
pD
,

1058 
ut32_t
 
blockSize
);

1068 
m_f__q15
(

1069 cڡ 
m_f__q15
 * 
S
,

1070 
q15_t
 * 
pSrc
,

1071 
q15_t
 * 
pD
,

1072 
ut32_t
 
blockSize
);

1085 
m_us
 
m_f__q15
(

1086 
m_f__q15
 * 
S
,

1087 
ut16_t
 
numTs
,

1088 
q15_t
 * 
pCffs
,

1089 
q15_t
 * 
pS
,

1090 
ut32_t
 
blockSize
);

1100 
m_f_q31
(

1101 cڡ 
m_f__q31
 * 
S
,

1102 
q31_t
 * 
pSrc
,

1103 
q31_t
 * 
pD
,

1104 
ut32_t
 
blockSize
);

1114 
m_f__q31
(

1115 cڡ 
m_f__q31
 * 
S
,

1116 
q31_t
 * 
pSrc
,

1117 
q31_t
 * 
pD
,

1118 
ut32_t
 
blockSize
);

1129 
m_f__q31
(

1130 
m_f__q31
 * 
S
,

1131 
ut16_t
 
numTs
,

1132 
q31_t
 * 
pCffs
,

1133 
q31_t
 * 
pS
,

1134 
ut32_t
 
blockSize
);

1144 
m_f_f32
(

1145 cڡ 
m_f__f32
 * 
S
,

1146 
t32_t
 * 
pSrc
,

1147 
t32_t
 * 
pD
,

1148 
ut32_t
 
blockSize
);

1159 
m_f__f32
(

1160 
m_f__f32
 * 
S
,

1161 
ut16_t
 
numTs
,

1162 
t32_t
 * 
pCffs
,

1163 
t32_t
 * 
pS
,

1164 
ut32_t
 
blockSize
);

1172 
t8_t
 
numSges
;

1173 
q15_t
 *
pS
;

1174 
q15_t
 *
pCffs
;

1175 
t8_t
 
poShi
;

1177 } 
	tm_biquad_sd_df1__q15
;

1185 
ut32_t
 
numSges
;

1186 
q31_t
 *
pS
;

1187 
q31_t
 *
pCffs
;

1188 
ut8_t
 
poShi
;

1190 } 
	tm_biquad_sd_df1__q31
;

1197 
ut32_t
 
numSges
;

1198 
t32_t
 *
pS
;

1199 
t32_t
 *
pCffs
;

1202 } 
	tm_biquad_sd_df1__f32
;

1215 
m_biquad_sde_df1_q15
(

1216 cڡ 
m_biquad_sd_df1__q15
 * 
S
,

1217 
q15_t
 * 
pSrc
,

1218 
q15_t
 * 
pD
,

1219 
ut32_t
 
blockSize
);

1231 
m_biquad_sde_df1__q15
(

1232 
m_biquad_sd_df1__q15
 * 
S
,

1233 
ut8_t
 
numSges
,

1234 
q15_t
 * 
pCffs
,

1235 
q15_t
 * 
pS
,

1236 
t8_t
 
poShi
);

1248 
m_biquad_sde_df1__q15
(

1249 cڡ 
m_biquad_sd_df1__q15
 * 
S
,

1250 
q15_t
 * 
pSrc
,

1251 
q15_t
 * 
pD
,

1252 
ut32_t
 
blockSize
);

1264 
m_biquad_sde_df1_q31
(

1265 cڡ 
m_biquad_sd_df1__q31
 * 
S
,

1266 
q31_t
 * 
pSrc
,

1267 
q31_t
 * 
pD
,

1268 
ut32_t
 
blockSize
);

1279 
m_biquad_sde_df1__q31
(

1280 cڡ 
m_biquad_sd_df1__q31
 * 
S
,

1281 
q31_t
 * 
pSrc
,

1282 
q31_t
 * 
pD
,

1283 
ut32_t
 
blockSize
);

1295 
m_biquad_sde_df1__q31
(

1296 
m_biquad_sd_df1__q31
 * 
S
,

1297 
ut8_t
 
numSges
,

1298 
q31_t
 * 
pCffs
,

1299 
q31_t
 * 
pS
,

1300 
t8_t
 
poShi
);

1311 
m_biquad_sde_df1_f32
(

1312 cڡ 
m_biquad_sd_df1__f32
 * 
S
,

1313 
t32_t
 * 
pSrc
,

1314 
t32_t
 * 
pD
,

1315 
ut32_t
 
blockSize
);

1326 
m_biquad_sde_df1__f32
(

1327 
m_biquad_sd_df1__f32
 * 
S
,

1328 
ut8_t
 
numSges
,

1329 
t32_t
 * 
pCffs
,

1330 
t32_t
 * 
pS
);

1339 
ut16_t
 
numRows
;

1340 
ut16_t
 
numCs
;

1341 
t32_t
 *
pDa
;

1342 } 
	tm_mrix__f32
;

1350 
ut16_t
 
numRows
;

1351 
ut16_t
 
numCs
;

1352 
q15_t
 *
pDa
;

1354 } 
	tm_mrix__q15
;

1362 
ut16_t
 
numRows
;

1363 
ut16_t
 
numCs
;

1364 
q31_t
 *
pDa
;

1366 } 
	tm_mrix__q31
;

1379 
m_us
 
m_m_add_f32
(

1380 cڡ 
m_mrix__f32
 * 
pSrcA
,

1381 cڡ 
m_mrix__f32
 * 
pSrcB
,

1382 
m_mrix__f32
 * 
pD
);

1393 
m_us
 
m_m_add_q15
(

1394 cڡ 
m_mrix__q15
 * 
pSrcA
,

1395 cڡ 
m_mrix__q15
 * 
pSrcB
,

1396 
m_mrix__q15
 * 
pD
);

1407 
m_us
 
m_m_add_q31
(

1408 cڡ 
m_mrix__q31
 * 
pSrcA
,

1409 cڡ 
m_mrix__q31
 * 
pSrcB
,

1410 
m_mrix__q31
 * 
pD
);

1421 
m_us
 
m_m_s_f32
(

1422 cڡ 
m_mrix__f32
 * 
pSrc
,

1423 
m_mrix__f32
 * 
pD
);

1434 
m_us
 
m_m_s_q15
(

1435 cڡ 
m_mrix__q15
 * 
pSrc
,

1436 
m_mrix__q15
 * 
pD
);

1446 
m_us
 
m_m_s_q31
(

1447 cڡ 
m_mrix__q31
 * 
pSrc
,

1448 
m_mrix__q31
 * 
pD
);

1460 
m_us
 
m_m_mu_f32
(

1461 cڡ 
m_mrix__f32
 * 
pSrcA
,

1462 cڡ 
m_mrix__f32
 * 
pSrcB
,

1463 
m_mrix__f32
 * 
pD
);

1474 
m_us
 
m_m_mu_q15
(

1475 cڡ 
m_mrix__q15
 * 
pSrcA
,

1476 cڡ 
m_mrix__q15
 * 
pSrcB
,

1477 
m_mrix__q15
 * 
pD
,

1478 
q15_t
 * 
pS
);

1490 
m_us
 
m_m_mu__q15
(

1491 cڡ 
m_mrix__q15
 * 
pSrcA
,

1492 cڡ 
m_mrix__q15
 * 
pSrcB
,

1493 
m_mrix__q15
 * 
pD
,

1494 
q15_t
 * 
pS
);

1505 
m_us
 
m_m_mu_q31
(

1506 cڡ 
m_mrix__q31
 * 
pSrcA
,

1507 cڡ 
m_mrix__q31
 * 
pSrcB
,

1508 
m_mrix__q31
 * 
pD
);

1519 
m_us
 
m_m_mu__q31
(

1520 cڡ 
m_mrix__q31
 * 
pSrcA
,

1521 cڡ 
m_mrix__q31
 * 
pSrcB
,

1522 
m_mrix__q31
 * 
pD
);

1534 
m_us
 
m_m_sub_f32
(

1535 cڡ 
m_mrix__f32
 * 
pSrcA
,

1536 cڡ 
m_mrix__f32
 * 
pSrcB
,

1537 
m_mrix__f32
 * 
pD
);

1548 
m_us
 
m_m_sub_q15
(

1549 cڡ 
m_mrix__q15
 * 
pSrcA
,

1550 cڡ 
m_mrix__q15
 * 
pSrcB
,

1551 
m_mrix__q15
 * 
pD
);

1562 
m_us
 
m_m_sub_q31
(

1563 cڡ 
m_mrix__q31
 * 
pSrcA
,

1564 cڡ 
m_mrix__q31
 * 
pSrcB
,

1565 
m_mrix__q31
 * 
pD
);

1576 
m_us
 
m_m_s_f32
(

1577 cڡ 
m_mrix__f32
 * 
pSrc
,

1578 
t32_t
 
s
,

1579 
m_mrix__f32
 * 
pD
);

1591 
m_us
 
m_m_s_q15
(

1592 cڡ 
m_mrix__q15
 * 
pSrc
,

1593 
q15_t
 
sF
,

1594 
t32_t
 
shi
,

1595 
m_mrix__q15
 * 
pD
);

1607 
m_us
 
m_m_s_q31
(

1608 cڡ 
m_mrix__q31
 * 
pSrc
,

1609 
q31_t
 
sF
,

1610 
t32_t
 
shi
,

1611 
m_mrix__q31
 * 
pD
);

1623 
m_m__q31
(

1624 
m_mrix__q31
 * 
S
,

1625 
ut16_t
 
nRows
,

1626 
ut16_t
 
nCumns
,

1627 
q31_t
 *
pDa
);

1638 
m_m__q15
(

1639 
m_mrix__q15
 * 
S
,

1640 
ut16_t
 
nRows
,

1641 
ut16_t
 
nCumns
,

1642 
q15_t
 *
pDa
);

1653 
m_m__f32
(

1654 
m_mrix__f32
 * 
S
,

1655 
ut16_t
 
nRows
,

1656 
ut16_t
 
nCumns
,

1657 
t32_t
 *
pDa
);

1666 
q15_t
 
A0
;

1667 #ifde
ARM_MATH_CM0


1668 
q15_t
 
A1
;

1669 
q15_t
 
A2
;

1671 
q31_t
 
A1
;

1673 
q15_t
 
e
[3];

1674 
q15_t
 
Kp
;

1675 
q15_t
 
Ki
;

1676 
q15_t
 
Kd
;

1677 } 
	tm_pid__q15
;

1684 
q31_t
 
A0
;

1685 
q31_t
 
A1
;

1686 
q31_t
 
A2
;

1687 
q31_t
 
e
[3];

1688 
q31_t
 
Kp
;

1689 
q31_t
 
Ki
;

1690 
q31_t
 
Kd
;

1692 } 
	tm_pid__q31
;

1699 
t32_t
 
A0
;

1700 
t32_t
 
A1
;

1701 
t32_t
 
A2
;

1702 
t32_t
 
e
[3];

1703 
t32_t
 
Kp
;

1704 
t32_t
 
Ki
;

1705 
t32_t
 
Kd
;

1706 } 
	tm_pid__f32
;

1716 
m_pid__f32
(

1717 
m_pid__f32
 * 
S
,

1718 
t32_t
 
tSFg
);

1725 
m_pid_t_f32
(

1726 
m_pid__f32
 * 
S
);

1735 
m_pid__q31
(

1736 
m_pid__q31
 * 
S
,

1737 
t32_t
 
tSFg
);

1746 
m_pid_t_q31
(

1747 
m_pid__q31
 * 
S
);

1755 
m_pid__q15
(

1756 
m_pid__q15
 * 
S
,

1757 
t32_t
 
tSFg
);

1764 
m_pid_t_q15
(

1765 
m_pid__q15
 * 
S
);

1773 
ut32_t
 
nVues
;

1774 
t32_t
 
x1
;

1775 
t32_t
 
xScg
;

1776 
t32_t
 *
pYDa
;

1777 } 
	tm_lr___f32
;

1785 
ut16_t
 
numRows
;

1786 
ut16_t
 
numCs
;

1787 
t32_t
 *
pDa
;

1788 } 
	tm_br___f32
;

1796 
ut16_t
 
numRows
;

1797 
ut16_t
 
numCs
;

1798 
q31_t
 *
pDa
;

1799 } 
	tm_br___q31
;

1807 
ut16_t
 
numRows
;

1808 
ut16_t
 
numCs
;

1809 
q15_t
 *
pDa
;

1810 } 
	tm_br___q15
;

1818 
ut16_t
 
numRows
;

1819 
ut16_t
 
numCs
;

1820 
q7_t
 *
pDa
;

1821 } 
	tm_br___q7
;

1833 
m_mu_q7
(

1834 
q7_t
 * 
pSrcA
,

1835 
q7_t
 * 
pSrcB
,

1836 
q7_t
 * 
pD
,

1837 
ut32_t
 
blockSize
);

1848 
m_mu_q15
(

1849 
q15_t
 * 
pSrcA
,

1850 
q15_t
 * 
pSrcB
,

1851 
q15_t
 * 
pD
,

1852 
ut32_t
 
blockSize
);

1863 
m_mu_q31
(

1864 
q31_t
 * 
pSrcA
,

1865 
q31_t
 * 
pSrcB
,

1866 
q31_t
 * 
pD
,

1867 
ut32_t
 
blockSize
);

1878 
m_mu_f32
(

1879 
t32_t
 * 
pSrcA
,

1880 
t32_t
 * 
pSrcB
,

1881 
t32_t
 * 
pD
,

1882 
ut32_t
 
blockSize
);

1891 
ut16_t
 
fL
;

1892 
ut8_t
 
ifFg
;

1893 
ut8_t
 
bRevFg
;

1894 
q15_t
 *
pTwidd
;

1895 
ut16_t
 *
pBRevTab
;

1896 
ut16_t
 
twidCfModifr
;

1897 
ut16_t
 
bRevFa
;

1898 } 
	tm_cf_dix4__q15
;

1906 
ut16_t
 
fL
;

1907 
ut8_t
 
ifFg
;

1908 
ut8_t
 
bRevFg
;

1909 
q31_t
 *
pTwidd
;

1910 
ut16_t
 *
pBRevTab
;

1911 
ut16_t
 
twidCfModifr
;

1912 
ut16_t
 
bRevFa
;

1913 } 
	tm_cf_dix4__q31
;

1921 
ut16_t
 
fL
;

1922 
ut8_t
 
ifFg
;

1923 
ut8_t
 
bRevFg
;

1924 
t32_t
 *
pTwidd
;

1925 
ut16_t
 *
pBRevTab
;

1926 
ut16_t
 
twidCfModifr
;

1927 
ut16_t
 
bRevFa
;

1928 
t32_t
 
ebyfL
;

1929 } 
	tm_cf_dix4__f32
;

1938 
m_cf_dix4_q15
(

1939 cڡ 
m_cf_dix4__q15
 * 
S
,

1940 
q15_t
 * 
pSrc
);

1951 
m_us
 
m_cf_dix4__q15
(

1952 
m_cf_dix4__q15
 * 
S
,

1953 
ut16_t
 
fL
,

1954 
ut8_t
 
ifFg
,

1955 
ut8_t
 
bRevFg
);

1964 
m_cf_dix4_q31
(

1965 cڡ 
m_cf_dix4__q31
 * 
S
,

1966 
q31_t
 * 
pSrc
);

1977 
m_us
 
m_cf_dix4__q31
(

1978 
m_cf_dix4__q31
 * 
S
,

1979 
ut16_t
 
fL
,

1980 
ut8_t
 
ifFg
,

1981 
ut8_t
 
bRevFg
);

1990 
m_cf_dix4_f32
(

1991 cڡ 
m_cf_dix4__f32
 * 
S
,

1992 
t32_t
 * 
pSrc
);

2003 
m_us
 
m_cf_dix4__f32
(

2004 
m_cf_dix4__f32
 * 
S
,

2005 
ut16_t
 
fL
,

2006 
ut8_t
 
ifFg
,

2007 
ut8_t
 
bRevFg
);

2024 
m_dix4_buy_f32
(

2025 
t32_t
 * 
pSrc
,

2026 
ut16_t
 
fL
,

2027 
t32_t
 * 
pCf
,

2028 
ut16_t
 
twidCfModifr
);

2040 
m_dix4_buy_v_f32
(

2041 
t32_t
 * 
pSrc
,

2042 
ut16_t
 
fL
,

2043 
t32_t
 * 
pCf
,

2044 
ut16_t
 
twidCfModifr
,

2045 
t32_t
 
ebyfL
);

2056 
m_bvl_f32
(

2057 
t32_t
 *
pSrc
,

2058 
ut16_t
 
fSize
,

2059 
ut16_t
 
bRevFa
,

2060 
ut16_t
 *
pBRevTab
);

2071 
m_dix4_buy_q31
(

2072 
q31_t
 *
pSrc
,

2073 
ut32_t
 
fL
,

2074 
q31_t
 *
pCf
,

2075 
ut32_t
 
twidCfModifr
);

2086 
m_dix4_buy_v_q31
(

2087 
q31_t
 * 
pSrc
,

2088 
ut32_t
 
fL
,

2089 
q31_t
 * 
pCf
,

2090 
ut32_t
 
twidCfModifr
);

2101 
m_bvl_q31
(

2102 
q31_t
 * 
pSrc
,

2103 
ut32_t
 
fL
,

2104 
ut16_t
 
bRevFa
,

2105 
ut16_t
 *
pBRevTab
);

2116 
m_dix4_buy_q15
(

2117 
q15_t
 *
pSrc16
,

2118 
ut32_t
 
fL
,

2119 
q15_t
 *
pCf16
,

2120 
ut32_t
 
twidCfModifr
);

2131 
m_dix4_buy_v_q15
(

2132 
q15_t
 *
pSrc16
,

2133 
ut32_t
 
fL
,

2134 
q15_t
 *
pCf16
,

2135 
ut32_t
 
twidCfModifr
);

2146 
m_bvl_q15
(

2147 
q15_t
 * 
pSrc
,

2148 
ut32_t
 
fL
,

2149 
ut16_t
 
bRevFa
,

2150 
ut16_t
 *
pBRevTab
);

2158 
ut32_t
 
fLRl
;

2159 
ut32_t
 
fLBy2
;

2160 
ut8_t
 
ifFgR
;

2161 
ut8_t
 
bRevFgR
;

2162 
ut32_t
 
twidCfRModifr
;

2163 
q15_t
 *
pTwiddARl
;

2164 
q15_t
 *
pTwiddBRl
;

2165 
m_cf_dix4__q15
 *
pCf
;

2166 } 
	tm_rf__q15
;

2174 
ut32_t
 
fLRl
;

2175 
ut32_t
 
fLBy2
;

2176 
ut8_t
 
ifFgR
;

2177 
ut8_t
 
bRevFgR
;

2178 
ut32_t
 
twidCfRModifr
;

2179 
q31_t
 *
pTwiddARl
;

2180 
q31_t
 *
pTwiddBRl
;

2181 
m_cf_dix4__q31
 *
pCf
;

2182 } 
	tm_rf__q31
;

2190 
ut32_t
 
fLRl
;

2191 
ut16_t
 
fLBy2
;

2192 
ut8_t
 
ifFgR
;

2193 
ut8_t
 
bRevFgR
;

2194 
ut32_t
 
twidCfRModifr
;

2195 
t32_t
 *
pTwiddARl
;

2196 
t32_t
 *
pTwiddBRl
;

2197 
m_cf_dix4__f32
 *
pCf
;

2198 } 
	tm_rf__f32
;

2208 
m_rf_q15
(

2209 cڡ 
m_rf__q15
 * 
S
,

2210 
q15_t
 * 
pSrc
,

2211 
q15_t
 * 
pD
);

2223 
m_us
 
m_rf__q15
(

2224 
m_rf__q15
 * 
S
,

2225 
m_cf_dix4__q15
 * 
S_CFFT
,

2226 
ut32_t
 
fLRl
,

2227 
ut32_t
 
ifFgR
,

2228 
ut32_t
 
bRevFg
);

2238 
m_rf_q31
(

2239 cڡ 
m_rf__q31
 * 
S
,

2240 
q31_t
 * 
pSrc
,

2241 
q31_t
 * 
pD
);

2253 
m_us
 
m_rf__q31
(

2254 
m_rf__q31
 * 
S
,

2255 
m_cf_dix4__q31
 * 
S_CFFT
,

2256 
ut32_t
 
fLRl
,

2257 
ut32_t
 
ifFgR
,

2258 
ut32_t
 
bRevFg
);

2270 
m_us
 
m_rf__f32
(

2271 
m_rf__f32
 * 
S
,

2272 
m_cf_dix4__f32
 * 
S_CFFT
,

2273 
ut32_t
 
fLRl
,

2274 
ut32_t
 
ifFgR
,

2275 
ut32_t
 
bRevFg
);

2285 
m_rf_f32
(

2286 cڡ 
m_rf__f32
 * 
S
,

2287 
t32_t
 * 
pSrc
,

2288 
t32_t
 * 
pD
);

2296 
ut16_t
 
N
;

2297 
ut16_t
 
Nby2
;

2298 
t32_t
 
nmize
;

2299 
t32_t
 *
pTwidd
;

2300 
t32_t
 *
pCosFa
;

2301 
m_rf__f32
 *
pRf
;

2302 
m_cf_dix4__f32
 *
pCf
;

2303 } 
	tm_d4__f32
;

2316 
m_us
 
m_d4__f32
(

2317 
m_d4__f32
 * 
S
,

2318 
m_rf__f32
 * 
S_RFFT
,

2319 
m_cf_dix4__f32
 * 
S_CFFT
,

2320 
ut16_t
 
N
,

2321 
ut16_t
 
Nby2
,

2322 
t32_t
 
nmize
);

2332 
m_d4_f32
(

2333 cڡ 
m_d4__f32
 * 
S
,

2334 
t32_t
 * 
pS
,

2335 
t32_t
 * 
pIƚeBufr
);

2343 
ut16_t
 
N
;

2344 
ut16_t
 
Nby2
;

2345 
q31_t
 
nmize
;

2346 
q31_t
 *
pTwidd
;

2347 
q31_t
 *
pCosFa
;

2348 
m_rf__q31
 *
pRf
;

2349 
m_cf_dix4__q31
 *
pCf
;

2350 } 
	tm_d4__q31
;

2363 
m_us
 
m_d4__q31
(

2364 
m_d4__q31
 * 
S
,

2365 
m_rf__q31
 * 
S_RFFT
,

2366 
m_cf_dix4__q31
 * 
S_CFFT
,

2367 
ut16_t
 
N
,

2368 
ut16_t
 
Nby2
,

2369 
q31_t
 
nmize
);

2379 
m_d4_q31
(

2380 cڡ 
m_d4__q31
 * 
S
,

2381 
q31_t
 * 
pS
,

2382 
q31_t
 * 
pIƚeBufr
);

2390 
ut16_t
 
N
;

2391 
ut16_t
 
Nby2
;

2392 
q15_t
 
nmize
;

2393 
q15_t
 *
pTwidd
;

2394 
q15_t
 *
pCosFa
;

2395 
m_rf__q15
 *
pRf
;

2396 
m_cf_dix4__q15
 *
pCf
;

2397 } 
	tm_d4__q15
;

2410 
m_us
 
m_d4__q15
(

2411 
m_d4__q15
 * 
S
,

2412 
m_rf__q15
 * 
S_RFFT
,

2413 
m_cf_dix4__q15
 * 
S_CFFT
,

2414 
ut16_t
 
N
,

2415 
ut16_t
 
Nby2
,

2416 
q15_t
 
nmize
);

2426 
m_d4_q15
(

2427 cڡ 
m_d4__q15
 * 
S
,

2428 
q15_t
 * 
pS
,

2429 
q15_t
 * 
pIƚeBufr
);

2440 
m_add_f32
(

2441 
t32_t
 * 
pSrcA
,

2442 
t32_t
 * 
pSrcB
,

2443 
t32_t
 * 
pD
,

2444 
ut32_t
 
blockSize
);

2455 
m_add_q7
(

2456 
q7_t
 * 
pSrcA
,

2457 
q7_t
 * 
pSrcB
,

2458 
q7_t
 * 
pD
,

2459 
ut32_t
 
blockSize
);

2470 
m_add_q15
(

2471 
q15_t
 * 
pSrcA
,

2472 
q15_t
 * 
pSrcB
,

2473 
q15_t
 * 
pD
,

2474 
ut32_t
 
blockSize
);

2485 
m_add_q31
(

2486 
q31_t
 * 
pSrcA
,

2487 
q31_t
 * 
pSrcB
,

2488 
q31_t
 * 
pD
,

2489 
ut32_t
 
blockSize
);

2500 
m_sub_f32
(

2501 
t32_t
 * 
pSrcA
,

2502 
t32_t
 * 
pSrcB
,

2503 
t32_t
 * 
pD
,

2504 
ut32_t
 
blockSize
);

2515 
m_sub_q7
(

2516 
q7_t
 * 
pSrcA
,

2517 
q7_t
 * 
pSrcB
,

2518 
q7_t
 * 
pD
,

2519 
ut32_t
 
blockSize
);

2530 
m_sub_q15
(

2531 
q15_t
 * 
pSrcA
,

2532 
q15_t
 * 
pSrcB
,

2533 
q15_t
 * 
pD
,

2534 
ut32_t
 
blockSize
);

2545 
m_sub_q31
(

2546 
q31_t
 * 
pSrcA
,

2547 
q31_t
 * 
pSrcB
,

2548 
q31_t
 * 
pD
,

2549 
ut32_t
 
blockSize
);

2560 
m_s_f32
(

2561 
t32_t
 * 
pSrc
,

2562 
t32_t
 
s
,

2563 
t32_t
 * 
pD
,

2564 
ut32_t
 
blockSize
);

2576 
m_s_q7
(

2577 
q7_t
 * 
pSrc
,

2578 
q7_t
 
sF
,

2579 
t8_t
 
shi
,

2580 
q7_t
 * 
pD
,

2581 
ut32_t
 
blockSize
);

2593 
m_s_q15
(

2594 
q15_t
 * 
pSrc
,

2595 
q15_t
 
sF
,

2596 
t8_t
 
shi
,

2597 
q15_t
 * 
pD
,

2598 
ut32_t
 
blockSize
);

2610 
m_s_q31
(

2611 
q31_t
 * 
pSrc
,

2612 
q31_t
 
sF
,

2613 
t8_t
 
shi
,

2614 
q31_t
 * 
pD
,

2615 
ut32_t
 
blockSize
);

2625 
m_abs_q7
(

2626 
q7_t
 * 
pSrc
,

2627 
q7_t
 * 
pD
,

2628 
ut32_t
 
blockSize
);

2638 
m_abs_f32
(

2639 
t32_t
 * 
pSrc
,

2640 
t32_t
 * 
pD
,

2641 
ut32_t
 
blockSize
);

2651 
m_abs_q15
(

2652 
q15_t
 * 
pSrc
,

2653 
q15_t
 * 
pD
,

2654 
ut32_t
 
blockSize
);

2664 
m_abs_q31
(

2665 
q31_t
 * 
pSrc
,

2666 
q31_t
 * 
pD
,

2667 
ut32_t
 
blockSize
);

2678 
m_d_od_f32
(

2679 
t32_t
 * 
pSrcA
,

2680 
t32_t
 * 
pSrcB
,

2681 
ut32_t
 
blockSize
,

2682 
t32_t
 * 
su
);

2693 
m_d_od_q7
(

2694 
q7_t
 * 
pSrcA
,

2695 
q7_t
 * 
pSrcB
,

2696 
ut32_t
 
blockSize
,

2697 
q31_t
 * 
su
);

2708 
m_d_od_q15
(

2709 
q15_t
 * 
pSrcA
,

2710 
q15_t
 * 
pSrcB
,

2711 
ut32_t
 
blockSize
,

2712 
q63_t
 * 
su
);

2723 
m_d_od_q31
(

2724 
q31_t
 * 
pSrcA
,

2725 
q31_t
 * 
pSrcB
,

2726 
ut32_t
 
blockSize
,

2727 
q63_t
 * 
su
);

2738 
m_shi_q7
(

2739 
q7_t
 * 
pSrc
,

2740 
t8_t
 
shiBs
,

2741 
q7_t
 * 
pD
,

2742 
ut32_t
 
blockSize
);

2753 
m_shi_q15
(

2754 
q15_t
 * 
pSrc
,

2755 
t8_t
 
shiBs
,

2756 
q15_t
 * 
pD
,

2757 
ut32_t
 
blockSize
);

2768 
m_shi_q31
(

2769 
q31_t
 * 
pSrc
,

2770 
t8_t
 
shiBs
,

2771 
q31_t
 * 
pD
,

2772 
ut32_t
 
blockSize
);

2783 
m_offt_f32
(

2784 
t32_t
 * 
pSrc
,

2785 
t32_t
 
offt
,

2786 
t32_t
 * 
pD
,

2787 
ut32_t
 
blockSize
);

2798 
m_offt_q7
(

2799 
q7_t
 * 
pSrc
,

2800 
q7_t
 
offt
,

2801 
q7_t
 * 
pD
,

2802 
ut32_t
 
blockSize
);

2813 
m_offt_q15
(

2814 
q15_t
 * 
pSrc
,

2815 
q15_t
 
offt
,

2816 
q15_t
 * 
pD
,

2817 
ut32_t
 
blockSize
);

2828 
m_offt_q31
(

2829 
q31_t
 * 
pSrc
,

2830 
q31_t
 
offt
,

2831 
q31_t
 * 
pD
,

2832 
ut32_t
 
blockSize
);

2842 
m_ge_f32
(

2843 
t32_t
 * 
pSrc
,

2844 
t32_t
 * 
pD
,

2845 
ut32_t
 
blockSize
);

2855 
m_ge_q7
(

2856 
q7_t
 * 
pSrc
,

2857 
q7_t
 * 
pD
,

2858 
ut32_t
 
blockSize
);

2868 
m_ge_q15
(

2869 
q15_t
 * 
pSrc
,

2870 
q15_t
 * 
pD
,

2871 
ut32_t
 
blockSize
);

2881 
m_ge_q31
(

2882 
q31_t
 * 
pSrc
,

2883 
q31_t
 * 
pD
,

2884 
ut32_t
 
blockSize
);

2892 
m_cy_f32
(

2893 
t32_t
 * 
pSrc
,

2894 
t32_t
 * 
pD
,

2895 
ut32_t
 
blockSize
);

2904 
m_cy_q7
(

2905 
q7_t
 * 
pSrc
,

2906 
q7_t
 * 
pD
,

2907 
ut32_t
 
blockSize
);

2916 
m_cy_q15
(

2917 
q15_t
 * 
pSrc
,

2918 
q15_t
 * 
pD
,

2919 
ut32_t
 
blockSize
);

2928 
m_cy_q31
(

2929 
q31_t
 * 
pSrc
,

2930 
q31_t
 * 
pD
,

2931 
ut32_t
 
blockSize
);

2939 
m_fl_f32
(

2940 
t32_t
 
vue
,

2941 
t32_t
 * 
pD
,

2942 
ut32_t
 
blockSize
);

2951 
m_fl_q7
(

2952 
q7_t
 
vue
,

2953 
q7_t
 * 
pD
,

2954 
ut32_t
 
blockSize
);

2963 
m_fl_q15
(

2964 
q15_t
 
vue
,

2965 
q15_t
 * 
pD
,

2966 
ut32_t
 
blockSize
);

2975 
m_fl_q31
(

2976 
q31_t
 
vue
,

2977 
q31_t
 * 
pD
,

2978 
ut32_t
 
blockSize
);

2990 
m_cv_f32
(

2991 
t32_t
 * 
pSrcA
,

2992 
ut32_t
 
cAL
,

2993 
t32_t
 * 
pSrcB
,

2994 
ut32_t
 
cBL
,

2995 
t32_t
 * 
pD
);

3007 
m_cv_q15
(

3008 
q15_t
 * 
pSrcA
,

3009 
ut32_t
 
cAL
,

3010 
q15_t
 * 
pSrcB
,

3011 
ut32_t
 
cBL
,

3012 
q15_t
 * 
pD
);

3024 
m_cv__q15
(

3025 
q15_t
 * 
pSrcA
,

3026 
ut32_t
 
cAL
,

3027 
q15_t
 * 
pSrcB
,

3028 
ut32_t
 
cBL
,

3029 
q15_t
 * 
pD
);

3041 
m_cv_q31
(

3042 
q31_t
 * 
pSrcA
,

3043 
ut32_t
 
cAL
,

3044 
q31_t
 * 
pSrcB
,

3045 
ut32_t
 
cBL
,

3046 
q31_t
 * 
pD
);

3058 
m_cv__q31
(

3059 
q31_t
 * 
pSrcA
,

3060 
ut32_t
 
cAL
,

3061 
q31_t
 * 
pSrcB
,

3062 
ut32_t
 
cBL
,

3063 
q31_t
 * 
pD
);

3075 
m_cv_q7
(

3076 
q7_t
 * 
pSrcA
,

3077 
ut32_t
 
cAL
,

3078 
q7_t
 * 
pSrcB
,

3079 
ut32_t
 
cBL
,

3080 
q7_t
 * 
pD
);

3094 
m_us
 
m_cv_l_f32
(

3095 
t32_t
 * 
pSrcA
,

3096 
ut32_t
 
cAL
,

3097 
t32_t
 * 
pSrcB
,

3098 
ut32_t
 
cBL
,

3099 
t32_t
 * 
pD
,

3100 
ut32_t
 
fIndex
,

3101 
ut32_t
 
numPots
);

3115 
m_us
 
m_cv_l_q15
(

3116 
q15_t
 * 
pSrcA
,

3117 
ut32_t
 
cAL
,

3118 
q15_t
 * 
pSrcB
,

3119 
ut32_t
 
cBL
,

3120 
q15_t
 * 
pD
,

3121 
ut32_t
 
fIndex
,

3122 
ut32_t
 
numPots
);

3136 
m_us
 
m_cv_l__q15
(

3137 
q15_t
 * 
pSrcA
,

3138 
ut32_t
 
cAL
,

3139 
q15_t
 * 
pSrcB
,

3140 
ut32_t
 
cBL
,

3141 
q15_t
 * 
pD
,

3142 
ut32_t
 
fIndex
,

3143 
ut32_t
 
numPots
);

3157 
m_us
 
m_cv_l_q31
(

3158 
q31_t
 * 
pSrcA
,

3159 
ut32_t
 
cAL
,

3160 
q31_t
 * 
pSrcB
,

3161 
ut32_t
 
cBL
,

3162 
q31_t
 * 
pD
,

3163 
ut32_t
 
fIndex
,

3164 
ut32_t
 
numPots
);

3179 
m_us
 
m_cv_l__q31
(

3180 
q31_t
 * 
pSrcA
,

3181 
ut32_t
 
cAL
,

3182 
q31_t
 * 
pSrcB
,

3183 
ut32_t
 
cBL
,

3184 
q31_t
 * 
pD
,

3185 
ut32_t
 
fIndex
,

3186 
ut32_t
 
numPots
);

3200 
m_us
 
m_cv_l_q7
(

3201 
q7_t
 * 
pSrcA
,

3202 
ut32_t
 
cAL
,

3203 
q7_t
 * 
pSrcB
,

3204 
ut32_t
 
cBL
,

3205 
q7_t
 * 
pD
,

3206 
ut32_t
 
fIndex
,

3207 
ut32_t
 
numPots
);

3216 
ut8_t
 
M
;

3217 
ut16_t
 
numTs
;

3218 
q15_t
 *
pCffs
;

3219 
q15_t
 *
pS
;

3220 } 
	tm_f_decime__q15
;

3228 
ut8_t
 
M
;

3229 
ut16_t
 
numTs
;

3230 
q31_t
 *
pCffs
;

3231 
q31_t
 *
pS
;

3233 } 
	tm_f_decime__q31
;

3241 
ut8_t
 
M
;

3242 
ut16_t
 
numTs
;

3243 
t32_t
 *
pCffs
;

3244 
t32_t
 *
pS
;

3246 } 
	tm_f_decime__f32
;

3259 
m_f_decime_f32
(

3260 cڡ 
m_f_decime__f32
 * 
S
,

3261 
t32_t
 * 
pSrc
,

3262 
t32_t
 * 
pD
,

3263 
ut32_t
 
blockSize
);

3278 
m_us
 
m_f_decime__f32
(

3279 
m_f_decime__f32
 * 
S
,

3280 
ut16_t
 
numTs
,

3281 
ut8_t
 
M
,

3282 
t32_t
 * 
pCffs
,

3283 
t32_t
 * 
pS
,

3284 
ut32_t
 
blockSize
);

3295 
m_f_decime_q15
(

3296 cڡ 
m_f_decime__q15
 * 
S
,

3297 
q15_t
 * 
pSrc
,

3298 
q15_t
 * 
pD
,

3299 
ut32_t
 
blockSize
);

3310 
m_f_decime__q15
(

3311 cڡ 
m_f_decime__q15
 * 
S
,

3312 
q15_t
 * 
pSrc
,

3313 
q15_t
 * 
pD
,

3314 
ut32_t
 
blockSize
);

3330 
m_us
 
m_f_decime__q15
(

3331 
m_f_decime__q15
 * 
S
,

3332 
ut16_t
 
numTs
,

3333 
ut8_t
 
M
,

3334 
q15_t
 * 
pCffs
,

3335 
q15_t
 * 
pS
,

3336 
ut32_t
 
blockSize
);

3347 
m_f_decime_q31
(

3348 cڡ 
m_f_decime__q31
 * 
S
,

3349 
q31_t
 * 
pSrc
,

3350 
q31_t
 * 
pD
,

3351 
ut32_t
 
blockSize
);

3362 
m_f_decime__q31
(

3363 
m_f_decime__q31
 * 
S
,

3364 
q31_t
 * 
pSrc
,

3365 
q31_t
 * 
pD
,

3366 
ut32_t
 
blockSize
);

3381 
m_us
 
m_f_decime__q31
(

3382 
m_f_decime__q31
 * 
S
,

3383 
ut16_t
 
numTs
,

3384 
ut8_t
 
M
,

3385 
q31_t
 * 
pCffs
,

3386 
q31_t
 * 
pS
,

3387 
ut32_t
 
blockSize
);

3397 
ut8_t
 
L
;

3398 
ut16_t
 
phaLgth
;

3399 
q15_t
 *
pCffs
;

3400 
q15_t
 *
pS
;

3401 } 
	tm_f_ީe__q15
;

3409 
ut8_t
 
L
;

3410 
ut16_t
 
phaLgth
;

3411 
q31_t
 *
pCffs
;

3412 
q31_t
 *
pS
;

3413 } 
	tm_f_ީe__q31
;

3421 
ut8_t
 
L
;

3422 
ut16_t
 
phaLgth
;

3423 
t32_t
 *
pCffs
;

3424 
t32_t
 *
pS
;

3425 } 
	tm_f_ީe__f32
;

3437 
m_f_ީe_q15
(

3438 cڡ 
m_f_ީe__q15
 * 
S
,

3439 
q15_t
 * 
pSrc
,

3440 
q15_t
 * 
pD
,

3441 
ut32_t
 
blockSize
);

3456 
m_us
 
m_f_ީe__q15
(

3457 
m_f_ީe__q15
 * 
S
,

3458 
ut8_t
 
L
,

3459 
ut16_t
 
numTs
,

3460 
q15_t
 * 
pCffs
,

3461 
q15_t
 * 
pS
,

3462 
ut32_t
 
blockSize
);

3473 
m_f_ީe_q31
(

3474 cڡ 
m_f_ީe__q31
 * 
S
,

3475 
q31_t
 * 
pSrc
,

3476 
q31_t
 * 
pD
,

3477 
ut32_t
 
blockSize
);

3491 
m_us
 
m_f_ީe__q31
(

3492 
m_f_ީe__q31
 * 
S
,

3493 
ut8_t
 
L
,

3494 
ut16_t
 
numTs
,

3495 
q31_t
 * 
pCffs
,

3496 
q31_t
 * 
pS
,

3497 
ut32_t
 
blockSize
);

3509 
m_f_ީe_f32
(

3510 cڡ 
m_f_ީe__f32
 * 
S
,

3511 
t32_t
 * 
pSrc
,

3512 
t32_t
 * 
pD
,

3513 
ut32_t
 
blockSize
);

3527 
m_us
 
m_f_ީe__f32
(

3528 
m_f_ީe__f32
 * 
S
,

3529 
ut8_t
 
L
,

3530 
ut16_t
 
numTs
,

3531 
t32_t
 * 
pCffs
,

3532 
t32_t
 * 
pS
,

3533 
ut32_t
 
blockSize
);

3541 
ut8_t
 
numSges
;

3542 
q63_t
 *
pS
;

3543 
q31_t
 *
pCffs
;

3544 
ut8_t
 
poShi
;

3546 } 
	tm_biquad_s_df1_32x64_s_q31
;

3557 
m_biquad_s_df1_32x64_q31
(

3558 cڡ 
m_biquad_s_df1_32x64_s_q31
 * 
S
,

3559 
q31_t
 * 
pSrc
,

3560 
q31_t
 * 
pD
,

3561 
ut32_t
 
blockSize
);

3573 
m_biquad_s_df1_32x64__q31
(

3574 
m_biquad_s_df1_32x64_s_q31
 * 
S
,

3575 
ut8_t
 
numSges
,

3576 
q31_t
 * 
pCffs
,

3577 
q63_t
 * 
pS
,

3578 
ut8_t
 
poShi
);

3588 
ut8_t
 
numSges
;

3589 
t32_t
 *
pS
;

3590 
t32_t
 *
pCffs
;

3591 } 
	tm_biquad_sde_df2T__f32
;

3603 
m_biquad_sde_df2T_f32
(

3604 cڡ 
m_biquad_sde_df2T__f32
 * 
S
,

3605 
t32_t
 * 
pSrc
,

3606 
t32_t
 * 
pD
,

3607 
ut32_t
 
blockSize
);

3619 
m_biquad_sde_df2T__f32
(

3620 
m_biquad_sde_df2T__f32
 * 
S
,

3621 
ut8_t
 
numSges
,

3622 
t32_t
 * 
pCffs
,

3623 
t32_t
 * 
pS
);

3633 
ut16_t
 
numSges
;

3634 
q15_t
 *
pS
;

3635 
q15_t
 *
pCffs
;

3636 } 
	tm_f_ωi__q15
;

3644 
ut16_t
 
numSges
;

3645 
q31_t
 *
pS
;

3646 
q31_t
 *
pCffs
;

3647 } 
	tm_f_ωi__q31
;

3655 
ut16_t
 
numSges
;

3656 
t32_t
 *
pS
;

3657 
t32_t
 *
pCffs
;

3658 } 
	tm_f_ωi__f32
;

3669 
m_f_ωi__q15
(

3670 
m_f_ωi__q15
 * 
S
,

3671 
ut16_t
 
numSges
,

3672 
q15_t
 * 
pCffs
,

3673 
q15_t
 * 
pS
);

3684 
m_f_ωi_q15
(

3685 cڡ 
m_f_ωi__q15
 * 
S
,

3686 
q15_t
 * 
pSrc
,

3687 
q15_t
 * 
pD
,

3688 
ut32_t
 
blockSize
);

3699 
m_f_ωi__q31
(

3700 
m_f_ωi__q31
 * 
S
,

3701 
ut16_t
 
numSges
,

3702 
q31_t
 * 
pCffs
,

3703 
q31_t
 * 
pS
);

3715 
m_f_ωi_q31
(

3716 cڡ 
m_f_ωi__q31
 * 
S
,

3717 
q31_t
 * 
pSrc
,

3718 
q31_t
 * 
pD
,

3719 
ut32_t
 
blockSize
);

3730 
m_f_ωi__f32
(

3731 
m_f_ωi__f32
 * 
S
,

3732 
ut16_t
 
numSges
,

3733 
t32_t
 * 
pCffs
,

3734 
t32_t
 * 
pS
);

3745 
m_f_ωi_f32
(

3746 cڡ 
m_f_ωi__f32
 * 
S
,

3747 
t32_t
 * 
pSrc
,

3748 
t32_t
 * 
pD
,

3749 
ut32_t
 
blockSize
);

3756 
ut16_t
 
numSges
;

3757 
q15_t
 *
pS
;

3758 
q15_t
 *
pkCffs
;

3759 
q15_t
 *
pvCffs
;

3760 } 
	tm_i_ωi__q15
;

3767 
ut16_t
 
numSges
;

3768 
q31_t
 *
pS
;

3769 
q31_t
 *
pkCffs
;

3770 
q31_t
 *
pvCffs
;

3771 } 
	tm_i_ωi__q31
;

3778 
ut16_t
 
numSges
;

3779 
t32_t
 *
pS
;

3780 
t32_t
 *
pkCffs
;

3781 
t32_t
 *
pvCffs
;

3782 } 
	tm_i_ωi__f32
;

3793 
m_i_ωi_f32
(

3794 cڡ 
m_i_ωi__f32
 * 
S
,

3795 
t32_t
 * 
pSrc
,

3796 
t32_t
 * 
pD
,

3797 
ut32_t
 
blockSize
);

3810 
m_i_ωi__f32
(

3811 
m_i_ωi__f32
 * 
S
,

3812 
ut16_t
 
numSges
,

3813 
t32_t
 *
pkCffs
,

3814 
t32_t
 *
pvCffs
,

3815 
t32_t
 *
pS
,

3816 
ut32_t
 
blockSize
);

3828 
m_i_ωi_q31
(

3829 cڡ 
m_i_ωi__q31
 * 
S
,

3830 
q31_t
 * 
pSrc
,

3831 
q31_t
 * 
pD
,

3832 
ut32_t
 
blockSize
);

3846 
m_i_ωi__q31
(

3847 
m_i_ωi__q31
 * 
S
,

3848 
ut16_t
 
numSges
,

3849 
q31_t
 *
pkCffs
,

3850 
q31_t
 *
pvCffs
,

3851 
q31_t
 *
pS
,

3852 
ut32_t
 
blockSize
);

3864 
m_i_ωi_q15
(

3865 cڡ 
m_i_ωi__q15
 * 
S
,

3866 
q15_t
 * 
pSrc
,

3867 
q15_t
 * 
pD
,

3868 
ut32_t
 
blockSize
);

3882 
m_i_ωi__q15
(

3883 
m_i_ωi__q15
 * 
S
,

3884 
ut16_t
 
numSges
,

3885 
q15_t
 *
pkCffs
,

3886 
q15_t
 *
pvCffs
,

3887 
q15_t
 *
pS
,

3888 
ut32_t
 
blockSize
);

3896 
ut16_t
 
numTs
;

3897 
t32_t
 *
pS
;

3898 
t32_t
 *
pCffs
;

3899 
t32_t
 
mu
;

3900 } 
	tm_lms__f32
;

3913 
m_lms_f32
(

3914 cڡ 
m_lms__f32
 * 
S
,

3915 
t32_t
 * 
pSrc
,

3916 
t32_t
 * 
pRef
,

3917 
t32_t
 * 
pOut
,

3918 
t32_t
 * 
pE
,

3919 
ut32_t
 
blockSize
);

3932 
m_lms__f32
(

3933 
m_lms__f32
 * 
S
,

3934 
ut16_t
 
numTs
,

3935 
t32_t
 * 
pCffs
,

3936 
t32_t
 * 
pS
,

3937 
t32_t
 
mu
,

3938 
ut32_t
 
blockSize
);

3946 
ut16_t
 
numTs
;

3947 
q15_t
 *
pS
;

3948 
q15_t
 *
pCffs
;

3949 
q15_t
 
mu
;

3950 
ut32_t
 
poShi
;

3951 } 
	tm_lms__q15
;

3966 
m_lms__q15
(

3967 
m_lms__q15
 * 
S
,

3968 
ut16_t
 
numTs
,

3969 
q15_t
 * 
pCffs
,

3970 
q15_t
 * 
pS
,

3971 
q15_t
 
mu
,

3972 
ut32_t
 
blockSize
,

3973 
ut32_t
 
poShi
);

3986 
m_lms_q15
(

3987 cڡ 
m_lms__q15
 * 
S
,

3988 
q15_t
 * 
pSrc
,

3989 
q15_t
 * 
pRef
,

3990 
q15_t
 * 
pOut
,

3991 
q15_t
 * 
pE
,

3992 
ut32_t
 
blockSize
);

4001 
ut16_t
 
numTs
;

4002 
q31_t
 *
pS
;

4003 
q31_t
 *
pCffs
;

4004 
q31_t
 
mu
;

4005 
ut32_t
 
poShi
;

4007 } 
	tm_lms__q31
;

4020 
m_lms_q31
(

4021 cڡ 
m_lms__q31
 * 
S
,

4022 
q31_t
 * 
pSrc
,

4023 
q31_t
 * 
pRef
,

4024 
q31_t
 * 
pOut
,

4025 
q31_t
 * 
pE
,

4026 
ut32_t
 
blockSize
);

4040 
m_lms__q31
(

4041 
m_lms__q31
 * 
S
,

4042 
ut16_t
 
numTs
,

4043 
q31_t
 *
pCffs
,

4044 
q31_t
 *
pS
,

4045 
q31_t
 
mu
,

4046 
ut32_t
 
blockSize
,

4047 
ut32_t
 
poShi
);

4055 
ut16_t
 
numTs
;

4056 
t32_t
 *
pS
;

4057 
t32_t
 *
pCffs
;

4058 
t32_t
 
mu
;

4059 
t32_t
 
gy
;

4060 
t32_t
 
x0
;

4061 } 
	tm_lms_nm__f32
;

4074 
m_lms_nm_f32
(

4075 
m_lms_nm__f32
 * 
S
,

4076 
t32_t
 * 
pSrc
,

4077 
t32_t
 * 
pRef
,

4078 
t32_t
 * 
pOut
,

4079 
t32_t
 * 
pE
,

4080 
ut32_t
 
blockSize
);

4093 
m_lms_nm__f32
(

4094 
m_lms_nm__f32
 * 
S
,

4095 
ut16_t
 
numTs
,

4096 
t32_t
 * 
pCffs
,

4097 
t32_t
 * 
pS
,

4098 
t32_t
 
mu
,

4099 
ut32_t
 
blockSize
);

4107 
ut16_t
 
numTs
;

4108 
q31_t
 *
pS
;

4109 
q31_t
 *
pCffs
;

4110 
q31_t
 
mu
;

4111 
ut8_t
 
poShi
;

4112 
q31_t
 *
cTab
;

4113 
q31_t
 
gy
;

4114 
q31_t
 
x0
;

4115 } 
	tm_lms_nm__q31
;

4128 
m_lms_nm_q31
(

4129 
m_lms_nm__q31
 * 
S
,

4130 
q31_t
 * 
pSrc
,

4131 
q31_t
 * 
pRef
,

4132 
q31_t
 * 
pOut
,

4133 
q31_t
 * 
pE
,

4134 
ut32_t
 
blockSize
);

4148 
m_lms_nm__q31
(

4149 
m_lms_nm__q31
 * 
S
,

4150 
ut16_t
 
numTs
,

4151 
q31_t
 * 
pCffs
,

4152 
q31_t
 * 
pS
,

4153 
q31_t
 
mu
,

4154 
ut32_t
 
blockSize
,

4155 
ut8_t
 
poShi
);

4163 
ut16_t
 
numTs
;

4164 
q15_t
 *
pS
;

4165 
q15_t
 *
pCffs
;

4166 
q15_t
 
mu
;

4167 
ut8_t
 
poShi
;

4168 
q15_t
 *
cTab
;

4169 
q15_t
 
gy
;

4170 
q15_t
 
x0
;

4171 } 
	tm_lms_nm__q15
;

4184 
m_lms_nm_q15
(

4185 
m_lms_nm__q15
 * 
S
,

4186 
q15_t
 * 
pSrc
,

4187 
q15_t
 * 
pRef
,

4188 
q15_t
 * 
pOut
,

4189 
q15_t
 * 
pE
,

4190 
ut32_t
 
blockSize
);

4205 
m_lms_nm__q15
(

4206 
m_lms_nm__q15
 * 
S
,

4207 
ut16_t
 
numTs
,

4208 
q15_t
 * 
pCffs
,

4209 
q15_t
 * 
pS
,

4210 
q15_t
 
mu
,

4211 
ut32_t
 
blockSize
,

4212 
ut8_t
 
poShi
);

4224 
m_cܻϋ_f32
(

4225 
t32_t
 * 
pSrcA
,

4226 
ut32_t
 
cAL
,

4227 
t32_t
 * 
pSrcB
,

4228 
ut32_t
 
cBL
,

4229 
t32_t
 * 
pD
);

4241 
m_cܻϋ_q15
(

4242 
q15_t
 * 
pSrcA
,

4243 
ut32_t
 
cAL
,

4244 
q15_t
 * 
pSrcB
,

4245 
ut32_t
 
cBL
,

4246 
q15_t
 * 
pD
);

4258 
m_cܻϋ__q15
(

4259 
q15_t
 * 
pSrcA
,

4260 
ut32_t
 
cAL
,

4261 
q15_t
 * 
pSrcB
,

4262 
ut32_t
 
cBL
,

4263 
q15_t
 * 
pD
);

4275 
m_cܻϋ_q31
(

4276 
q31_t
 * 
pSrcA
,

4277 
ut32_t
 
cAL
,

4278 
q31_t
 * 
pSrcB
,

4279 
ut32_t
 
cBL
,

4280 
q31_t
 * 
pD
);

4292 
m_cܻϋ__q31
(

4293 
q31_t
 * 
pSrcA
,

4294 
ut32_t
 
cAL
,

4295 
q31_t
 * 
pSrcB
,

4296 
ut32_t
 
cBL
,

4297 
q31_t
 * 
pD
);

4309 
m_cܻϋ_q7
(

4310 
q7_t
 * 
pSrcA
,

4311 
ut32_t
 
cAL
,

4312 
q7_t
 * 
pSrcB
,

4313 
ut32_t
 
cBL
,

4314 
q7_t
 * 
pD
);

4321 
ut16_t
 
numTs
;

4322 
ut16_t
 
eIndex
;

4323 
t32_t
 *
pS
;

4324 
t32_t
 *
pCffs
;

4325 
ut16_t
 
maxDay
;

4326 
t32_t
 *
pTDay
;

4327 } 
	tm_f___f32
;

4335 
ut16_t
 
numTs
;

4336 
ut16_t
 
eIndex
;

4337 
q31_t
 *
pS
;

4338 
q31_t
 *
pCffs
;

4339 
ut16_t
 
maxDay
;

4340 
t32_t
 *
pTDay
;

4341 } 
	tm_f___q31
;

4349 
ut16_t
 
numTs
;

4350 
ut16_t
 
eIndex
;

4351 
q15_t
 *
pS
;

4352 
q15_t
 *
pCffs
;

4353 
ut16_t
 
maxDay
;

4354 
t32_t
 *
pTDay
;

4355 } 
	tm_f___q15
;

4363 
ut16_t
 
numTs
;

4364 
ut16_t
 
eIndex
;

4365 
q7_t
 *
pS
;

4366 
q7_t
 *
pCffs
;

4367 
ut16_t
 
maxDay
;

4368 
t32_t
 *
pTDay
;

4369 } 
	tm_f___q7
;

4381 
m_f__f32
(

4382 
m_f___f32
 * 
S
,

4383 
t32_t
 * 
pSrc
,

4384 
t32_t
 * 
pD
,

4385 
t32_t
 * 
pSchIn
,

4386 
ut32_t
 
blockSize
);

4400 
m_f___f32
(

4401 
m_f___f32
 * 
S
,

4402 
ut16_t
 
numTs
,

4403 
t32_t
 * 
pCffs
,

4404 
t32_t
 * 
pS
,

4405 
t32_t
 * 
pTDay
,

4406 
ut16_t
 
maxDay
,

4407 
ut32_t
 
blockSize
);

4419 
m_f__q31
(

4420 
m_f___q31
 * 
S
,

4421 
q31_t
 * 
pSrc
,

4422 
q31_t
 * 
pD
,

4423 
q31_t
 * 
pSchIn
,

4424 
ut32_t
 
blockSize
);

4438 
m_f___q31
(

4439 
m_f___q31
 * 
S
,

4440 
ut16_t
 
numTs
,

4441 
q31_t
 * 
pCffs
,

4442 
q31_t
 * 
pS
,

4443 
t32_t
 * 
pTDay
,

4444 
ut16_t
 
maxDay
,

4445 
ut32_t
 
blockSize
);

4458 
m_f__q15
(

4459 
m_f___q15
 * 
S
,

4460 
q15_t
 * 
pSrc
,

4461 
q15_t
 * 
pD
,

4462 
q15_t
 * 
pSchIn
,

4463 
q31_t
 * 
pSchOut
,

4464 
ut32_t
 
blockSize
);

4479 
m_f___q15
(

4480 
m_f___q15
 * 
S
,

4481 
ut16_t
 
numTs
,

4482 
q15_t
 * 
pCffs
,

4483 
q15_t
 * 
pS
,

4484 
t32_t
 * 
pTDay
,

4485 
ut16_t
 
maxDay
,

4486 
ut32_t
 
blockSize
);

4499 
m_f__q7
(

4500 
m_f___q7
 * 
S
,

4501 
q7_t
 * 
pSrc
,

4502 
q7_t
 * 
pD
,

4503 
q7_t
 * 
pSchIn
,

4504 
q31_t
 * 
pSchOut
,

4505 
ut32_t
 
blockSize
);

4519 
m_f___q7
(

4520 
m_f___q7
 * 
S
,

4521 
ut16_t
 
numTs
,

4522 
q7_t
 * 
pCffs
,

4523 
q7_t
 * 
pS
,

4524 
t32_t
 *
pTDay
,

4525 
ut16_t
 
maxDay
,

4526 
ut32_t
 
blockSize
);

4537 
m_s_cos_f32
(

4538 
t32_t
 
tha
,

4539 
t32_t
 *
pSV
,

4540 
t32_t
 *
pCcosV
);

4550 
m_s_cos_q31
(

4551 
q31_t
 
tha
,

4552 
q31_t
 *
pSV
,

4553 
q31_t
 *
pCosV
);

4564 
m_cmx_cj_f32
(

4565 
t32_t
 * 
pSrc
,

4566 
t32_t
 * 
pD
,

4567 
ut32_t
 
numSames
);

4577 
m_cmx_cj_q31
(

4578 
q31_t
 * 
pSrc
,

4579 
q31_t
 * 
pD
,

4580 
ut32_t
 
numSames
);

4590 
m_cmx_cj_q15
(

4591 
q15_t
 * 
pSrc
,

4592 
q15_t
 * 
pD
,

4593 
ut32_t
 
numSames
);

4605 
m_cmx_mag_squed_f32
(

4606 
t32_t
 * 
pSrc
,

4607 
t32_t
 * 
pD
,

4608 
ut32_t
 
numSames
);

4618 
m_cmx_mag_squed_q31
(

4619 
q31_t
 * 
pSrc
,

4620 
q31_t
 * 
pD
,

4621 
ut32_t
 
numSames
);

4631 
m_cmx_mag_squed_q15
(

4632 
q15_t
 * 
pSrc
,

4633 
q15_t
 * 
pD
,

4634 
ut32_t
 
numSames
);

4711 
__INLINE
 
t32_t
 
m_pid_f32
(

4712 
m_pid__f32
 * 
S
,

4713 
t32_t
 

)

4715 
t32_t
 
out
;

4718 
out
 = (
S
->
A0
 * 

) +

4719 (
S
->
A1
 * S->
e
[0]+ (S->
A2
 * S->state[1]) + (S->state[2]);

4722 
S
->
e
[1] = S->state[0];

4723 
S
->
e
[0] = 

;

4724 
S
->
e
[2] = 
out
;

4727  (
out
);

4746 
__INLINE
 
q31_t
 
m_pid_q31
(

4747 
m_pid__q31
 * 
S
,

4748 
q31_t
 

)

4750 
q63_t
 
acc
;

4751 
q31_t
 
out
;

4754 
acc
 = (
q63_t

S
->
A0
 * 

;

4757 
acc
 +(
q63_t

S
->
A1
 * S->
e
[0];

4760 
acc
 +(
q63_t

S
->
A2
 * S->
e
[1];

4763 
out
 = (
q31_t
(
acc
 >> 31u);

4766 
out
 +
S
->
e
[2];

4769 
S
->
e
[1] = S->state[0];

4770 
S
->
e
[0] = 

;

4771 
S
->
e
[2] = 
out
;

4774  (
out
);

4794 
__INLINE
 
q15_t
 
m_pid_q15
(

4795 
m_pid__q15
 * 
S
,

4796 
q15_t
 

)

4798 
q63_t
 
acc
;

4799 
q15_t
 
out
;

4803 #ifde
ARM_MATH_CM0


4806 
acc
 = ((
q31_t

S
->
A0
 )* 

 ;

4811 
acc
 = (
q31_t

__SMUAD
(
S
->
A0
, 

);

4815 #ifde
ARM_MATH_CM0


4818 
acc
 +(
q31_t

S
->
A1
 * S->
e
[0] ;

4819 
acc
 +(
q31_t

S
->
A2
 * S->
e
[1] ;

4824 
acc
 = 
__SMLALD
(
S
->
A1
, (
q31_t
)
__SIMD32
(S->
e
),cc);

4829 
acc
 +(
q31_t

S
->
e
[2] << 15;

4832 
out
 = (
q15_t
(
__SSAT
((
acc
 >> 15), 16));

4835 
S
->
e
[1] = S->state[0];

4836 
S
->
e
[0] = 

;

4837 
S
->
e
[2] = 
out
;

4840  (
out
);

4857 
m_us
 
m_m_v_f32
(

4858 cڡ 
m_mrix__f32
 * 
c
,

4859 
m_mrix__f32
 * 
d
);

4905 
__INLINE
 
m_ke_f32
(

4906 
t32_t
 
Ia
,

4907 
t32_t
 
Ib
,

4908 
t32_t
 * 
pIpha
,

4909 
t32_t
 * 
pIba
)

4912 *
pIpha
 = 
Ia
;

4915 *
pIba
 = ((
t32_t
0.57735026919 * 
Ia
 + (t32_t1.15470053838 * 
Ib
);

4934 
__INLINE
 
m_ke_q31
(

4935 
q31_t
 
Ia
,

4936 
q31_t
 
Ib
,

4937 
q31_t
 * 
pIpha
,

4938 
q31_t
 * 
pIba
)

4940 
q31_t
 
odu1
, 
odu2
;

4943 *
pIpha
 = 
Ia
;

4946 
odu1
 = (
q31_t
(((
q63_t

Ia
 * 0x24F34E8B) >> 30);

4949 
odu2
 = (
q31_t
(((
q63_t

Ib
 * 0x49E69D16) >> 30);

4952 *
pIba
 = 
__QADD
(
odu1
, 
odu2
);

4966 
m_q7_to_q31
(

4967 
q7_t
 * 
pSrc
,

4968 
q31_t
 * 
pD
,

4969 
ut32_t
 
blockSize
);

5009 
__INLINE
 
m_v_ke_f32
(

5010 
t32_t
 
Ipha
,

5011 
t32_t
 
Iba
,

5012 
t32_t
 * 
pIa
,

5013 
t32_t
 * 
pIb
)

5016 *
pIa
 = 
Ipha
;

5019 *
pIb
 = -0.5 * 
Ipha
 + (
t32_t
0.8660254039 *
Iba
;

5038 
__INLINE
 
m_v_ke_q31
(

5039 
q31_t
 
Ipha
,

5040 
q31_t
 
Iba
,

5041 
q31_t
 * 
pIa
,

5042 
q31_t
 * 
pIb
)

5044 
q31_t
 
odu1
, 
odu2
;

5047 *
pIa
 = 
Ipha
;

5050 
odu1
 = (
q31_t
(((
q63_t
(
Ipha
) * (0x40000000)) >> 31);

5053 
odu2
 = (
q31_t
(((
q63_t
(
Iba
) * (0x6ED9EBA1)) >> 31);

5056 *
pIb
 = 
__QSUB
(
odu2
, 
odu1
);

5071 
m_q7_to_q15
(

5072 
q7_t
 * 
pSrc
,

5073 
q15_t
 * 
pD
,

5074 
ut32_t
 
blockSize
);

5125 
__INLINE
 
m_rk_f32
(

5126 
t32_t
 
Ipha
,

5127 
t32_t
 
Iba
,

5128 
t32_t
 * 
pId
,

5129 
t32_t
 * 
pIq
,

5130 
t32_t
 
sV
,

5131 
t32_t
 
cosV
)

5134 *
pId
 = 
Ipha
 * 
cosV
 + 
Iba
 * 
sV
;

5137 *
pIq
 = -
Ipha
 * 
sV
 + 
Iba
 * 
cosV
;

5159 
__INLINE
 
m_rk_q31
(

5160 
q31_t
 
Ipha
,

5161 
q31_t
 
Iba
,

5162 
q31_t
 * 
pId
,

5163 
q31_t
 * 
pIq
,

5164 
q31_t
 
sV
,

5165 
q31_t
 
cosV
)

5167 
q31_t
 
odu1
, 
odu2
;

5168 
q31_t
 
odu3
, 
odu4
;

5171 
odu1
 = (
q31_t
(((
q63_t
(
Ipha
* (
cosV
)) >> 31);

5174 
odu2
 = (
q31_t
(((
q63_t
(
Iba
* (
sV
)) >> 31);

5178 
odu3
 = (
q31_t
(((
q63_t
(
Ipha
* (
sV
)) >> 31);

5181 
odu4
 = (
q31_t
(((
q63_t
(
Iba
* (
cosV
)) >> 31);

5184 *
pId
 = 
__QADD
(
odu1
, 
odu2
);

5187 *
pIq
 = 
__QSUB
(
odu4
, 
odu3
);

5201 
m_q7_to_t
(

5202 
q7_t
 * 
pSrc
,

5203 
t32_t
 * 
pD
,

5204 
ut32_t
 
blockSize
);

5244 
__INLINE
 
m_v_rk_f32
(

5245 
t32_t
 
Id
,

5246 
t32_t
 
Iq
,

5247 
t32_t
 * 
pIpha
,

5248 
t32_t
 * 
pIba
,

5249 
t32_t
 
sV
,

5250 
t32_t
 
cosV
)

5253 *
pIpha
 = 
Id
 * 
cosV
 - 
Iq
 * 
sV
;

5256 *
pIba
 = 
Id
 * 
sV
 + 
Iq
 * 
cosV
;

5279 
__INLINE
 
m_v_rk_q31
(

5280 
q31_t
 
Id
,

5281 
q31_t
 
Iq
,

5282 
q31_t
 * 
pIpha
,

5283 
q31_t
 * 
pIba
,

5284 
q31_t
 
sV
,

5285 
q31_t
 
cosV
)

5287 
q31_t
 
odu1
, 
odu2
;

5288 
q31_t
 
odu3
, 
odu4
;

5291 
odu1
 = (
q31_t
(((
q63_t
(
Id
* (
cosV
)) >> 31);

5294 
odu2
 = (
q31_t
(((
q63_t
(
Iq
* (
sV
)) >> 31);

5298 
odu3
 = (
q31_t
(((
q63_t
(
Id
* (
sV
)) >> 31);

5301 
odu4
 = (
q31_t
(((
q63_t
(
Iq
* (
cosV
)) >> 31);

5304 *
pIpha
 = 
__QSUB
(
odu1
, 
odu2
);

5307 *
pIba
 = 
__QADD
(
odu4
, 
odu3
);

5323 
m_q31_to_t
(

5324 
q31_t
 * 
pSrc
,

5325 
t32_t
 * 
pD
,

5326 
ut32_t
 
blockSize
);

5377 
__INLINE
 
t32_t
 
m_lr__f32
(

5378 
m_lr___f32
 * 
S
,

5379 
t32_t
 
x
)

5382 
t32_t
 
y
;

5383 
t32_t
 
x0
, 
x1
;

5384 
t32_t
 
y0
, 
y1
;

5385 
t32_t
 
xScg
 = 
S
->xSpacing;

5386 
t32_t
 
i
;

5387 
t32_t
 *
pYDa
 = 
S
->pYData;

5390 
i
 = (
x
 - 
S
->
x1
/ 
xScg
;

5392 if(
i
 < 0)

5395 
y
 = 
pYDa
[0];

5397 if(
i
 >
S
->
nVues
)

5400 
y
 = 
pYDa
[
S
->
nVues
-1];

5405 
x0
 = 
S
->
x1
 + 
i
 * 
xScg
;

5406 
x1
 = 
S
->x1 + (
i
 +1* 
xScg
;

5409 
y0
 = 
pYDa
[
i
];

5410 
y1
 = 
pYDa
[
i
 + 1];

5413 
y
 = 
y0
 + (
x
 - 
x0
* ((
y1
 - y0)/(
x1
-x0));

5418  (
y
);

5436 
__INLINE
 
q31_t
 
m_lr__q31
(q31_*
pYDa
,

5437 
q31_t
 
x
, 
ut32_t
 
nVues
)

5439 
q31_t
 
y
;

5440 
q31_t
 
y0
, 
y1
;

5441 
q31_t
 
a
;

5442 
t32_t
 
dex
;

5447 
dex
 = ((
x
 & 0xFFF00000) >> 20);

5449 if(
dex
 >(
nVues
 - 1))

5451 (
pYDa
[
nVues
 - 1]);

5453 if(
dex
 < 0)

5455 (
pYDa
[0]);

5462 
a
 = (
x
 & 0x000FFFFF) << 11;

5465 
y0
 = 
pYDa
[
dex
];

5466 
y1
 = 
pYDa
[
dex
 + 1u];

5469 
y
 = ((
q31_t
((
q63_t

y0
 * (0x7FFFFFFF - 
a
) >> 32));

5472 
y
 +((
q31_t
(((
q63_t

y1
 * 
a
) >> 32));

5475  (
y
 << 1u);

5496 
__INLINE
 
q15_t
 
m_lr__q15
(q15_*
pYDa
, 
q31_t
 
x
, 
ut32_t
 
nVues
)

5498 
q63_t
 
y
;

5499 
q15_t
 
y0
, 
y1
;

5500 
q31_t
 
a
;

5501 
t32_t
 
dex
;

5506 
dex
 = ((
x
 & 0xFFF00000) >> 20u);

5508 if(
dex
 >(
nVues
 - 1))

5510 (
pYDa
[
nVues
 - 1]);

5512 if(
dex
 < 0)

5514 (
pYDa
[0]);

5520 
a
 = (
x
 & 0x000FFFFF);

5523 
y0
 = 
pYDa
[
dex
];

5524 
y1
 = 
pYDa
[
dex
 + 1u];

5527 
y
 = ((
q63_t

y0
 * (0xFFFFF - 
a
));

5530 
y
 +((
q63_t

y1
 * (
a
));

5533  (
y
 >> 20);

5553 
__INLINE
 
q7_t
 
m_lr__q7
(q7_*
pYDa
, 
q31_t
 
x
, 
ut32_t
 
nVues
)

5555 
q31_t
 
y
;

5556 
q7_t
 
y0
, 
y1
;

5557 
q31_t
 
a
;

5558 
t32_t
 
dex
;

5563 
dex
 = ((
x
 & 0xFFF00000) >> 20u);

5566 if(
dex
 >(
nVues
 - 1))

5568 (
pYDa
[
nVues
 - 1]);

5570 if(
dex
 < 0)

5572 (
pYDa
[0]);

5579 
a
 = (
x
 & 0x000FFFFF);

5582 
y0
 = 
pYDa
[
dex
];

5583 
y1
 = 
pYDa
[
dex
 + 1u];

5586 
y
 = ((
y0
 * (0xFFFFF - 
a
)));

5589 
y
 +(
y1
 * 
a
);

5592  (
y
 >> 20u);

5607 
t32_t
 
m_s_f32
(

5608 
t32_t
 
x
);

5616 
q31_t
 
m_s_q31
(

5617 
q31_t
 
x
);

5625 
q15_t
 
m_s_q15
(

5626 
q15_t
 
x
);

5634 
t32_t
 
m_cos_f32
(

5635 
t32_t
 
x
);

5643 
q31_t
 
m_cos_q31
(

5644 
q31_t
 
x
);

5652 
q15_t
 
m_cos_q15
(

5653 
q15_t
 
x
);

5695 
__INLINE
 
m_us
 
m_sq_f32
(

5696 
t32_t
 

, flt32_*
pOut
)

5698 if(

 > 0)

5702 #i(
__FPU_USED
 =1&& 
defed
 ( 
__CC_ARM
 )

5703 *
pOut
 = 
__sqf
(

);

5705 *
pOut
 = 
sqf
(

);

5708  (
ARM_MATH_SUCCESS
);

5712 *
pOut
 = 0.0f;

5713  (
ARM_MATH_ARGUMENT_ERROR
);

5726 
m_us
 
m_sq_q31
(

5727 
q31_t
 

, q31_*
pOut
);

5736 
m_us
 
m_sq_q15
(

5737 
q15_t
 

, q15_*
pOut
);

5752 
__INLINE
 
m_ccurWre_f32
(

5753 
t32_t
 * 
ccBufr
,

5754 
t32_t
 
L
,

5755 
ut16_t
 * 
wreOfft
,

5756 
t32_t
 
bufrInc
,

5757 cڡ 
t32_t
 * 
c
,

5758 
t32_t
 
cInc
,

5759 
ut32_t
 
blockSize
)

5761 
ut32_t
 
i
 = 0u;

5762 
t32_t
 
wOfft
;

5766 
wOfft
 = *
wreOfft
;

5769 
i
 = 
blockSize
;

5771 
i
 > 0u)

5774 
ccBufr
[
wOfft
] = *
c
;

5777 
c
 +
cInc
;

5780 
wOfft
 +
bufrInc
;

5781 if(
wOfft
 >
L
)

5782 
wOfft
 -
L
;

5785 
i
--;

5789 *
wreOfft
 = 
wOfft
;

5797 
__INLINE
 
m_ccurRd_f32
(

5798 
t32_t
 * 
ccBufr
,

5799 
t32_t
 
L
,

5800 
t32_t
 * 
adOfft
,

5801 
t32_t
 
bufrInc
,

5802 
t32_t
 * 
d
,

5803 
t32_t
 * 
d_ba
,

5804 
t32_t
 
d_ngth
,

5805 
t32_t
 
dInc
,

5806 
ut32_t
 
blockSize
)

5808 
ut32_t
 
i
 = 0u;

5809 
t32_t
 
rOfft
, 
d_d
;

5813 
rOfft
 = *
adOfft
;

5814 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

5817 
i
 = 
blockSize
;

5819 
i
 > 0u)

5822 *
d
 = 
ccBufr
[
rOfft
];

5825 
d
 +
dInc
;

5827 if(
d
 =(
t32_t
 *
d_d
)

5829 
d
 = 
d_ba
;

5833 
rOfft
 +
bufrInc
;

5835 if(
rOfft
 >
L
)

5837 
rOfft
 -
L
;

5841 
i
--;

5845 *
adOfft
 = 
rOfft
;

5852 
__INLINE
 
m_ccurWre_q15
(

5853 
q15_t
 * 
ccBufr
,

5854 
t32_t
 
L
,

5855 
ut16_t
 * 
wreOfft
,

5856 
t32_t
 
bufrInc
,

5857 cڡ 
q15_t
 * 
c
,

5858 
t32_t
 
cInc
,

5859 
ut32_t
 
blockSize
)

5861 
ut32_t
 
i
 = 0u;

5862 
t32_t
 
wOfft
;

5866 
wOfft
 = *
wreOfft
;

5869 
i
 = 
blockSize
;

5871 
i
 > 0u)

5874 
ccBufr
[
wOfft
] = *
c
;

5877 
c
 +
cInc
;

5880 
wOfft
 +
bufrInc
;

5881 if(
wOfft
 >
L
)

5882 
wOfft
 -
L
;

5885 
i
--;

5889 *
wreOfft
 = 
wOfft
;

5897 
__INLINE
 
m_ccurRd_q15
(

5898 
q15_t
 * 
ccBufr
,

5899 
t32_t
 
L
,

5900 
t32_t
 * 
adOfft
,

5901 
t32_t
 
bufrInc
,

5902 
q15_t
 * 
d
,

5903 
q15_t
 * 
d_ba
,

5904 
t32_t
 
d_ngth
,

5905 
t32_t
 
dInc
,

5906 
ut32_t
 
blockSize
)

5908 
ut32_t
 
i
 = 0;

5909 
t32_t
 
rOfft
, 
d_d
;

5913 
rOfft
 = *
adOfft
;

5915 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

5918 
i
 = 
blockSize
;

5920 
i
 > 0u)

5923 *
d
 = 
ccBufr
[
rOfft
];

5926 
d
 +
dInc
;

5928 if(
d
 =(
q15_t
 *
d_d
)

5930 
d
 = 
d_ba
;

5934 
rOfft
 +
bufrInc
;

5936 if(
rOfft
 >
L
)

5938 
rOfft
 -
L
;

5942 
i
--;

5946 *
adOfft
 = 
rOfft
;

5954 
__INLINE
 
m_ccurWre_q7
(

5955 
q7_t
 * 
ccBufr
,

5956 
t32_t
 
L
,

5957 
ut16_t
 * 
wreOfft
,

5958 
t32_t
 
bufrInc
,

5959 cڡ 
q7_t
 * 
c
,

5960 
t32_t
 
cInc
,

5961 
ut32_t
 
blockSize
)

5963 
ut32_t
 
i
 = 0u;

5964 
t32_t
 
wOfft
;

5968 
wOfft
 = *
wreOfft
;

5971 
i
 = 
blockSize
;

5973 
i
 > 0u)

5976 
ccBufr
[
wOfft
] = *
c
;

5979 
c
 +
cInc
;

5982 
wOfft
 +
bufrInc
;

5983 if(
wOfft
 >
L
)

5984 
wOfft
 -
L
;

5987 
i
--;

5991 *
wreOfft
 = 
wOfft
;

5999 
__INLINE
 
m_ccurRd_q7
(

6000 
q7_t
 * 
ccBufr
,

6001 
t32_t
 
L
,

6002 
t32_t
 * 
adOfft
,

6003 
t32_t
 
bufrInc
,

6004 
q7_t
 * 
d
,

6005 
q7_t
 * 
d_ba
,

6006 
t32_t
 
d_ngth
,

6007 
t32_t
 
dInc
,

6008 
ut32_t
 
blockSize
)

6010 
ut32_t
 
i
 = 0;

6011 
t32_t
 
rOfft
, 
d_d
;

6015 
rOfft
 = *
adOfft
;

6017 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

6020 
i
 = 
blockSize
;

6022 
i
 > 0u)

6025 *
d
 = 
ccBufr
[
rOfft
];

6028 
d
 +
dInc
;

6030 if(
d
 =(
q7_t
 *
d_d
)

6032 
d
 = 
d_ba
;

6036 
rOfft
 +
bufrInc
;

6038 if(
rOfft
 >
L
)

6040 
rOfft
 -
L
;

6044 
i
--;

6048 *
adOfft
 = 
rOfft
;

6060 
m_pow_q31
(

6061 
q31_t
 * 
pSrc
,

6062 
ut32_t
 
blockSize
,

6063 
q63_t
 * 
pResu
);

6073 
m_pow_f32
(

6074 
t32_t
 * 
pSrc
,

6075 
ut32_t
 
blockSize
,

6076 
t32_t
 * 
pResu
);

6086 
m_pow_q15
(

6087 
q15_t
 * 
pSrc
,

6088 
ut32_t
 
blockSize
,

6089 
q63_t
 * 
pResu
);

6099 
m_pow_q7
(

6100 
q7_t
 * 
pSrc
,

6101 
ut32_t
 
blockSize
,

6102 
q31_t
 * 
pResu
);

6112 
m_mn_q7
(

6113 
q7_t
 * 
pSrc
,

6114 
ut32_t
 
blockSize
,

6115 
q7_t
 * 
pResu
);

6124 
m_mn_q15
(

6125 
q15_t
 * 
pSrc
,

6126 
ut32_t
 
blockSize
,

6127 
q15_t
 * 
pResu
);

6136 
m_mn_q31
(

6137 
q31_t
 * 
pSrc
,

6138 
ut32_t
 
blockSize
,

6139 
q31_t
 * 
pResu
);

6148 
m_mn_f32
(

6149 
t32_t
 * 
pSrc
,

6150 
ut32_t
 
blockSize
,

6151 
t32_t
 * 
pResu
);

6161 
m_v_f32
(

6162 
t32_t
 * 
pSrc
,

6163 
ut32_t
 
blockSize
,

6164 
t32_t
 * 
pResu
);

6174 
m_v_q31
(

6175 
q31_t
 * 
pSrc
,

6176 
ut32_t
 
blockSize
,

6177 
q63_t
 * 
pResu
);

6187 
m_v_q15
(

6188 
q15_t
 * 
pSrc
,

6189 
ut32_t
 
blockSize
,

6190 
q31_t
 * 
pResu
);

6200 
m_rms_f32
(

6201 
t32_t
 * 
pSrc
,

6202 
ut32_t
 
blockSize
,

6203 
t32_t
 * 
pResu
);

6213 
m_rms_q31
(

6214 
q31_t
 * 
pSrc
,

6215 
ut32_t
 
blockSize
,

6216 
q31_t
 * 
pResu
);

6226 
m_rms_q15
(

6227 
q15_t
 * 
pSrc
,

6228 
ut32_t
 
blockSize
,

6229 
q15_t
 * 
pResu
);

6239 
m_d_f32
(

6240 
t32_t
 * 
pSrc
,

6241 
ut32_t
 
blockSize
,

6242 
t32_t
 * 
pResu
);

6252 
m_d_q31
(

6253 
q31_t
 * 
pSrc
,

6254 
ut32_t
 
blockSize
,

6255 
q31_t
 * 
pResu
);

6265 
m_d_q15
(

6266 
q15_t
 * 
pSrc
,

6267 
ut32_t
 
blockSize
,

6268 
q15_t
 * 
pResu
);

6278 
m_cmx_mag_f32
(

6279 
t32_t
 * 
pSrc
,

6280 
t32_t
 * 
pD
,

6281 
ut32_t
 
numSames
);

6291 
m_cmx_mag_q31
(

6292 
q31_t
 * 
pSrc
,

6293 
q31_t
 * 
pD
,

6294 
ut32_t
 
numSames
);

6304 
m_cmx_mag_q15
(

6305 
q15_t
 * 
pSrc
,

6306 
q15_t
 * 
pD
,

6307 
ut32_t
 
numSames
);

6319 
m_cmx_d_od_q15
(

6320 
q15_t
 * 
pSrcA
,

6321 
q15_t
 * 
pSrcB
,

6322 
ut32_t
 
numSames
,

6323 
q31_t
 * 
Resu
,

6324 
q31_t
 * 
imagResu
);

6336 
m_cmx_d_od_q31
(

6337 
q31_t
 * 
pSrcA
,

6338 
q31_t
 * 
pSrcB
,

6339 
ut32_t
 
numSames
,

6340 
q63_t
 * 
Resu
,

6341 
q63_t
 * 
imagResu
);

6353 
m_cmx_d_od_f32
(

6354 
t32_t
 * 
pSrcA
,

6355 
t32_t
 * 
pSrcB
,

6356 
ut32_t
 
numSames
,

6357 
t32_t
 * 
Resu
,

6358 
t32_t
 * 
imagResu
);

6369 
m_cmx_mu__q15
(

6370 
q15_t
 * 
pSrcCmx
,

6371 
q15_t
 * 
pSrcRl
,

6372 
q15_t
 * 
pCmxD
,

6373 
ut32_t
 
numSames
);

6384 
m_cmx_mu__q31
(

6385 
q31_t
 * 
pSrcCmx
,

6386 
q31_t
 * 
pSrcRl
,

6387 
q31_t
 * 
pCmxD
,

6388 
ut32_t
 
numSames
);

6399 
m_cmx_mu__f32
(

6400 
t32_t
 * 
pSrcCmx
,

6401 
t32_t
 * 
pSrcRl
,

6402 
t32_t
 * 
pCmxD
,

6403 
ut32_t
 
numSames
);

6414 
m_m_q7
(

6415 
q7_t
 * 
pSrc
,

6416 
ut32_t
 
blockSize
,

6417 
q7_t
 * 
su
,

6418 
ut32_t
 * 
dex
);

6429 
m_m_q15
(

6430 
q15_t
 * 
pSrc
,

6431 
ut32_t
 
blockSize
,

6432 
q15_t
 * 
pResu
,

6433 
ut32_t
 * 
pIndex
);

6443 
m_m_q31
(

6444 
q31_t
 * 
pSrc
,

6445 
ut32_t
 
blockSize
,

6446 
q31_t
 * 
pResu
,

6447 
ut32_t
 * 
pIndex
);

6458 
m_m_f32
(

6459 
t32_t
 * 
pSrc
,

6460 
ut32_t
 
blockSize
,

6461 
t32_t
 * 
pResu
,

6462 
ut32_t
 * 
pIndex
);

6473 
m_max_q7
(

6474 
q7_t
 * 
pSrc
,

6475 
ut32_t
 
blockSize
,

6476 
q7_t
 * 
pResu
,

6477 
ut32_t
 * 
pIndex
);

6488 
m_max_q15
(

6489 
q15_t
 * 
pSrc
,

6490 
ut32_t
 
blockSize
,

6491 
q15_t
 * 
pResu
,

6492 
ut32_t
 * 
pIndex
);

6503 
m_max_q31
(

6504 
q31_t
 * 
pSrc
,

6505 
ut32_t
 
blockSize
,

6506 
q31_t
 * 
pResu
,

6507 
ut32_t
 * 
pIndex
);

6518 
m_max_f32
(

6519 
t32_t
 * 
pSrc
,

6520 
ut32_t
 
blockSize
,

6521 
t32_t
 * 
pResu
,

6522 
ut32_t
 * 
pIndex
);

6533 
m_cmx_mu_cmx_q15
(

6534 
q15_t
 * 
pSrcA
,

6535 
q15_t
 * 
pSrcB
,

6536 
q15_t
 * 
pD
,

6537 
ut32_t
 
numSames
);

6548 
m_cmx_mu_cmx_q31
(

6549 
q31_t
 * 
pSrcA
,

6550 
q31_t
 * 
pSrcB
,

6551 
q31_t
 * 
pD
,

6552 
ut32_t
 
numSames
);

6563 
m_cmx_mu_cmx_f32
(

6564 
t32_t
 * 
pSrcA
,

6565 
t32_t
 * 
pSrcB
,

6566 
t32_t
 * 
pD
,

6567 
ut32_t
 
numSames
);

6576 
m_t_to_q31
(

6577 
t32_t
 * 
pSrc
,

6578 
q31_t
 * 
pD
,

6579 
ut32_t
 
blockSize
);

6588 
m_t_to_q15
(

6589 
t32_t
 * 
pSrc
,

6590 
q15_t
 * 
pD
,

6591 
ut32_t
 
blockSize
);

6600 
m_t_to_q7
(

6601 
t32_t
 * 
pSrc
,

6602 
q7_t
 * 
pD
,

6603 
ut32_t
 
blockSize
);

6613 
m_q31_to_q15
(

6614 
q31_t
 * 
pSrc
,

6615 
q15_t
 * 
pD
,

6616 
ut32_t
 
blockSize
);

6625 
m_q31_to_q7
(

6626 
q31_t
 * 
pSrc
,

6627 
q7_t
 * 
pD
,

6628 
ut32_t
 
blockSize
);

6637 
m_q15_to_t
(

6638 
q15_t
 * 
pSrc
,

6639 
t32_t
 * 
pD
,

6640 
ut32_t
 
blockSize
);

6650 
m_q15_to_q31
(

6651 
q15_t
 * 
pSrc
,

6652 
q31_t
 * 
pD
,

6653 
ut32_t
 
blockSize
);

6663 
m_q15_to_q7
(

6664 
q15_t
 * 
pSrc
,

6665 
q7_t
 * 
pD
,

6666 
ut32_t
 
blockSize
);

6740 
__INLINE
 
t32_t
 
m_br__f32
(

6741 cڡ 
m_br___f32
 * 
S
,

6742 
t32_t
 
X
,

6743 
t32_t
 
Y
)

6745 
t32_t
 
out
;

6746 
t32_t
 
f00
, 
f01
, 
f10
, 
f11
;

6747 
t32_t
 *
pDa
 = 
S
->pData;

6748 
t32_t
 
xIndex
, 
yIndex
, 
dex
;

6749 
t32_t
 
xdiff
, 
ydiff
;

6750 
t32_t
 
b1
, 
b2
, 
b3
, 
b4
;

6752 
xIndex
 = (
t32_t

X
;

6753 
yIndex
 = (
t32_t

Y
;

6757 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
-1|| 
yIndex
 < 0 || yIndex > ( S->
numCs
-1))

6763 
dex
 = (
xIndex
 - 1+ (
yIndex
-1* 
S
->
numCs
 ;

6767 
f00
 = 
pDa
[
dex
];

6768 
f01
 = 
pDa
[
dex
 + 1];

6771 
dex
 = (
xIndex
-1+ (
yIndex
* 
S
->
numCs
;

6775 
f10
 = 
pDa
[
dex
];

6776 
f11
 = 
pDa
[
dex
 + 1];

6779 
b1
 = 
f00
;

6780 
b2
 = 
f01
 - 
f00
;

6781 
b3
 = 
f10
 - 
f00
;

6782 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

6785 
xdiff
 = 
X
 - 
xIndex
;

6788 
ydiff
 = 
Y
 - 
yIndex
;

6791 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

6794  (
out
);

6807 
__INLINE
 
q31_t
 
m_br__q31
(

6808 
m_br___q31
 * 
S
,

6809 
q31_t
 
X
,

6810 
q31_t
 
Y
)

6812 
q31_t
 
out
;

6813 
q31_t
 
acc
 = 0;

6814 
q31_t
 
xa
, 
ya
;

6815 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

6816 
t32_t
 
rI
, 
cI
;

6817 
q31_t
 *
pYDa
 = 
S
->
pDa
;

6818 
ut32_t
 
nCs
 = 
S
->
numCs
;

6824 
rI
 = ((
X
 & 0xFFF00000) >> 20u);

6829 
cI
 = ((
Y
 & 0xFFF00000) >> 20u);

6833 if(
rI
 < 0 ||I > (
S
->
numRows
-1|| 
cI
 < 0 || cI > ( S->
numCs
-1))

6840 
xa
 = (
X
 & 0x000FFFFF) << 11u;

6843 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

6844 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

6848 
ya
 = (
Y
 & 0x000FFFFF) << 11u;

6851 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

6852 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

6855 
out
 = ((
q31_t
(((
q63_t

x1
 * (0x7FFFFFFF - 
xa
)) >> 32));

6856 
acc
 = ((
q31_t
(((
q63_t

out
 * (0x7FFFFFFF - 
ya
)) >> 32));

6859 
out
 = ((
q31_t
((
q63_t

x2
 * (0x7FFFFFFF - 
ya
) >> 32));

6860 
acc
 +((
q31_t
((
q63_t

out
 * (
xa
) >> 32));

6863 
out
 = ((
q31_t
((
q63_t

y1
 * (0x7FFFFFFF - 
xa
) >> 32));

6864 
acc
 +((
q31_t
((
q63_t

out
 * (
ya
) >> 32));

6867 
out
 = ((
q31_t
((
q63_t

y2
 * (
xa
) >> 32));

6868 
acc
 +((
q31_t
((
q63_t

out
 * (
ya
) >> 32));

6871  (
acc
 << 2u);

6883 
__INLINE
 
q15_t
 
m_br__q15
(

6884 
m_br___q15
 * 
S
,

6885 
q31_t
 
X
,

6886 
q31_t
 
Y
)

6888 
q63_t
 
acc
 = 0;

6889 
q31_t
 
out
;

6890 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

6891 
q31_t
 
xa
, 
ya
;

6892 
t32_t
 
rI
, 
cI
;

6893 
q15_t
 *
pYDa
 = 
S
->
pDa
;

6894 
ut32_t
 
nCs
 = 
S
->
numCs
;

6899 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6904 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6908 if(
rI
 < 0 ||I > (
S
->
numRows
-1|| 
cI
 < 0 || cI > ( S->
numCs
-1))

6915 
xa
 = (
X
 & 0x000FFFFF);

6918 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

6919 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

6924 
ya
 = (
Y
 & 0x000FFFFF);

6927 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

6928 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

6934 
out
 = (
q31_t
(((
q63_t

x1
 * (0xFFFFF - 
xa
)) >> 4u);

6935 
acc
 = ((
q63_t

out
 * (0xFFFFF - 
ya
));

6938 
out
 = (
q31_t
(((
q63_t

x2
 * (0xFFFFF - 
ya
)) >> 4u);

6939 
acc
 +((
q63_t

out
 * (
xa
));

6942 
out
 = (
q31_t
(((
q63_t

y1
 * (0xFFFFF - 
xa
)) >> 4u);

6943 
acc
 +((
q63_t

out
 * (
ya
));

6946 
out
 = (
q31_t
(((
q63_t

y2
 * (
xa
)) >> 4u);

6947 
acc
 +((
q63_t

out
 * (
ya
));

6951  (
acc
 >> 36);

6963 
__INLINE
 
q7_t
 
m_br__q7
(

6964 
m_br___q7
 * 
S
,

6965 
q31_t
 
X
,

6966 
q31_t
 
Y
)

6968 
q63_t
 
acc
 = 0;

6969 
q31_t
 
out
;

6970 
q31_t
 
xa
, 
ya
;

6971 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

6972 
t32_t
 
rI
, 
cI
;

6973 
q7_t
 *
pYDa
 = 
S
->
pDa
;

6974 
ut32_t
 
nCs
 = 
S
->
numCs
;

6979 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6984 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6988 if(
rI
 < 0 ||I > (
S
->
numRows
-1|| 
cI
 < 0 || cI > ( S->
numCs
-1))

6995 
xa
 = (
X
 & 0x000FFFFF);

6998 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

6999 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

7004 
ya
 = (
Y
 & 0x000FFFFF);

7007 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

7008 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

7011 
out
 = ((
x1
 * (0xFFFFF - 
xa
)));

7012 
acc
 = (((
q63_t

out
 * (0xFFFFF - 
ya
)));

7015 
out
 = ((
x2
 * (0xFFFFF - 
ya
)));

7016 
acc
 +(((
q63_t

out
 * (
xa
)));

7019 
out
 = ((
y1
 * (0xFFFFF - 
xa
)));

7020 
acc
 +(((
q63_t

out
 * (
ya
)));

7023 
out
 = ((
y2
 * (
ya
)));

7024 
acc
 +(((
q63_t

out
 * (
xa
)));

7027  (
acc
 >> 40);

7040 #ifdef 
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\cmsis\core_cm4.h

23 #i
defed
 ( 
__ICCARM__
 )

24 #agm
syem_ude


27 #ifde
__lulus


31 #ide
__CORE_CM4_H_GENERIC


32 
	#__CORE_CM4_H_GENERIC


	)

76 
	#__CM4_CMSIS_VERSION_MAIN
 (0x02

	)

77 
	#__CM4_CMSIS_VERSION_SUB
 (0x10

	)

78 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16| 
__CM4_CMSIS_VERSION_SUB


	)

80 
	#__CORTEX_M
 (0x04

	)

83 #i 
defed
 ( 
__CC_ARM
 )

84 
	#__ASM
 
__asm


	)

85 
	#__INLINE
 
__le


	)

87 #i
defed
 ( 
__ICCARM__
 )

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
le


	)

91 #i
defed
 ( 
__GNUC__
 )

92 
	#__ASM
 
__asm


	)

93 
	#__INLINE
 
le


	)

95 #i
defed
 ( 
__TASKING__
 )

96 
	#__ASM
 
__asm


	)

97 
	#__INLINE
 
le


	)

102 #i
defed
 ( 
__CC_ARM
 )

103 #i
defed
 
__TARGET_FPU_VFP


104 #i(
__FPU_PRESENT
 == 1)

105 
	#__FPU_USED
 1

	)

108 
	#__FPU_USED
 0

	)

111 
	#__FPU_USED
 0

	)

114 #i
defed
 ( 
__ICCARM__
 )

115 #i
defed
 
__ARMVFP__


116 #i(
__FPU_PRESENT
 == 1)

117 
	#__FPU_USED
 1

	)

120 
	#__FPU_USED
 0

	)

123 
	#__FPU_USED
 0

	)

126 #i
defed
 ( 
__GNUC__
 )

127 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

128 #i(
__FPU_PRESENT
 == 1)

129 
	#__FPU_USED
 1

	)

132 
	#__FPU_USED
 0

	)

135 
	#__FPU_USED
 0

	)

138 #i
defed
 ( 
__TASKING__
 )

140 
	#__FPU_USED
 0

	)

143 
	~<dt.h
>

144 
	~<ce_cmInr.h
>

145 
	~<ce_cmFunc.h
>

146 
	~<ce_cm4_simd.h
>

150 #ide
__CMSIS_GENERIC


152 #ide
__CORE_CM4_H_DEPENDANT


153 
	#__CORE_CM4_H_DEPENDANT


	)

156 #i
defed
 
__CHECK_DEVICE_DEFINES


157 #ide
__CM4_REV


158 
	#__CM4_REV
 0x0000

	)

162 #ide
__FPU_PRESENT


163 
	#__FPU_PRESENT
 0

	)

167 #ide
__MPU_PRESENT


168 
	#__MPU_PRESENT
 0

	)

172 #ide
__NVIC_PRIO_BITS


173 
	#__NVIC_PRIO_BITS
 4

	)

177 #ide
__Vd_SysTickCfig


178 
	#__Vd_SysTickCfig
 0

	)

184 #ifde
__lulus


185 
	#__I
 vީ

	)

187 
	#__I
 vީcڡ

	)

189 
	#__O
 vީ

	)

190 
	#__IO
 vީ

	)

222 #i(
__CORTEX_M
 != 0x04)

223 
ut32_t
 
_rved0
:27;

225 
ut32_t
 
_rved0
:16;

226 
ut32_t
 
GE
:4;

227 
ut32_t
 
_rved1
:7;

229 
ut32_t
 
Q
:1;

230 
ut32_t
 
V
:1;

231 
ut32_t
 
C
:1;

232 
ut32_t
 
Z
:1;

233 
ut32_t
 
N
:1;

234 } 
b
;

235 
ut32_t
 
w
;

236 } 
	tAPSR_Ty
;

245 
ut32_t
 
ISR
:9;

246 
ut32_t
 
_rved0
:23;

247 } 
b
;

248 
ut32_t
 
w
;

249 } 
	tIPSR_Ty
;

258 
ut32_t
 
ISR
:9;

259 #i(
__CORTEX_M
 != 0x04)

260 
ut32_t
 
_rved0
:15;

262 
ut32_t
 
_rved0
:7;

263 
ut32_t
 
GE
:4;

264 
ut32_t
 
_rved1
:4;

266 
ut32_t
 
T
:1;

267 
ut32_t
 
IT
:2;

268 
ut32_t
 
Q
:1;

269 
ut32_t
 
V
:1;

270 
ut32_t
 
C
:1;

271 
ut32_t
 
Z
:1;

272 
ut32_t
 
N
:1;

273 } 
b
;

274 
ut32_t
 
w
;

275 } 
	txPSR_Ty
;

284 
ut32_t
 
nPRIV
:1;

285 
ut32_t
 
SPSEL
:1;

286 
ut32_t
 
FPCA
:1;

287 
ut32_t
 
_rved0
:29;

288 } 
b
;

289 
ut32_t
 
w
;

290 } 
	tCONTROL_Ty
;

305 
__IO
 
ut32_t
 
ISER
[8];

306 
ut32_t
 
RESERVED0
[24];

307 
__IO
 
ut32_t
 
ICER
[8];

308 
ut32_t
 
RSERVED1
[24];

309 
__IO
 
ut32_t
 
ISPR
[8];

310 
ut32_t
 
RESERVED2
[24];

311 
__IO
 
ut32_t
 
ICPR
[8];

312 
ut32_t
 
RESERVED3
[24];

313 
__IO
 
ut32_t
 
IABR
[8];

314 
ut32_t
 
RESERVED4
[56];

315 
__IO
 
ut8_t
 
IP
[240];

316 
ut32_t
 
RESERVED5
[644];

317 
__O
 
ut32_t
 
STIR
;

318 } 
	tNVIC_Ty
;

321 
	#NVIC_STIR_INTID_Pos
 0

	)

322 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos


	)

337 
__I
 
ut32_t
 
CPUID
;

338 
__IO
 
ut32_t
 
ICSR
;

339 
__IO
 
ut32_t
 
VTOR
;

340 
__IO
 
ut32_t
 
AIRCR
;

341 
__IO
 
ut32_t
 
SCR
;

342 
__IO
 
ut32_t
 
CCR
;

343 
__IO
 
ut8_t
 
SHP
[12];

344 
__IO
 
ut32_t
 
SHCSR
;

345 
__IO
 
ut32_t
 
CFSR
;

346 
__IO
 
ut32_t
 
HFSR
;

347 
__IO
 
ut32_t
 
DFSR
;

348 
__IO
 
ut32_t
 
MMFAR
;

349 
__IO
 
ut32_t
 
BFAR
;

350 
__IO
 
ut32_t
 
AFSR
;

351 
__I
 
ut32_t
 
PFR
[2];

352 
__I
 
ut32_t
 
DFR
;

353 
__I
 
ut32_t
 
ADR
;

354 
__I
 
ut32_t
 
MMFR
[4];

355 
__I
 
ut32_t
 
ISAR
[5];

356 
ut32_t
 
RESERVED0
[5];

357 
__IO
 
ut32_t
 
CPACR
;

358 } 
	tSCB_Ty
;

361 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

362 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

364 
	#SCB_CPUID_VARIANT_Pos
 20

	)

365 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

367 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

368 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

370 
	#SCB_CPUID_PARTNO_Pos
 4

	)

371 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

373 
	#SCB_CPUID_REVISION_Pos
 0

	)

374 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos


	)

377 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

378 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

380 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

381 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

383 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

384 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

386 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

387 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

389 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

390 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

392 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

393 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

395 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

396 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

398 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

399 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

401 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

402 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos


	)

404 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

405 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos


	)

408 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

409 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

412 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

413 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

415 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

416 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

418 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

419 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

421 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

422 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos


	)

424 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

425 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

427 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

428 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

430 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

431 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos


	)

434 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

435 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

437 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

438 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

440 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

441 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

444 
	#SCB_CCR_STKALIGN_Pos
 9

	)

445 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

447 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

448 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos


	)

450 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

451 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos


	)

453 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

454 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

456 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

457 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos


	)

459 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

460 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos


	)

463 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

464 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos


	)

466 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

467 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos


	)

469 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

470 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos


	)

472 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

473 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

475 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

476 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos


	)

478 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

479 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos


	)

481 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

482 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos


	)

484 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

485 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos


	)

487 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

488 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos


	)

490 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

491 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos


	)

493 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

494 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos


	)

496 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

497 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos


	)

499 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

500 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos


	)

502 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

503 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos


	)

506 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

507 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos


	)

509 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

510 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos


	)

512 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

513 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos


	)

516 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

517 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos


	)

519 
	#SCB_HFSR_FORCED_Pos
 30

	)

520 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos


	)

522 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

523 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos


	)

526 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

527 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos


	)

529 
	#SCB_DFSR_VCATCH_Pos
 3

	)

530 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos


	)

532 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

533 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos


	)

535 
	#SCB_DFSR_BKPT_Pos
 1

	)

536 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos


	)

538 
	#SCB_DFSR_HALTED_Pos
 0

	)

539 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos


	)

554 
ut32_t
 
RESERVED0
[1];

555 
__I
 
ut32_t
 
ICTR
;

556 
__IO
 
ut32_t
 
ACTLR
;

557 } 
	tSCnSCB_Ty
;

560 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

561 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos


	)

564 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9

	)

565 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos


	)

567 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8

	)

568 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos


	)

570 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

571 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos


	)

573 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

574 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos


	)

576 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

577 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos


	)

592 
__IO
 
ut32_t
 
CTRL
;

593 
__IO
 
ut32_t
 
LOAD
;

594 
__IO
 
ut32_t
 
VAL
;

595 
__I
 
ut32_t
 
CALIB
;

596 } 
	tSysTick_Ty
;

599 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

600 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

602 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

603 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

605 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

606 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

608 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

609 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos


	)

612 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

613 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos


	)

616 
	#SysTick_VAL_CURRENT_Pos
 0

	)

617 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

620 
	#SysTick_CALIB_NOREF_Pos
 31

	)

621 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

623 
	#SysTick_CALIB_SKEW_Pos
 30

	)

624 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

626 
	#SysTick_CALIB_TENMS_Pos
 0

	)

627 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

642 
__O
 union

644 
__O
 
ut8_t
 
u8
;

645 
__O
 
ut16_t
 
u16
;

646 
__O
 
ut32_t
 
u32
;

647 } 
PORT
 [32];

648 
ut32_t
 
RESERVED0
[864];

649 
__IO
 
ut32_t
 
TER
;

650 
ut32_t
 
RESERVED1
[15];

651 
__IO
 
ut32_t
 
TPR
;

652 
ut32_t
 
RESERVED2
[15];

653 
__IO
 
ut32_t
 
TCR
;

654 } 
	tITM_Ty
;

657 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

658 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos


	)

661 
	#ITM_TCR_BUSY_Pos
 23

	)

662 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos


	)

664 
	#ITM_TCR_TBusID_Pos
 16

	)

665 
	#ITM_TCR_TBusID_Msk
 (0x7FUL << 
ITM_TCR_TBusID_Pos


	)

667 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

668 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos


	)

670 
	#ITM_TCR_TSPs_Pos
 8

	)

671 
	#ITM_TCR_TSPs_Msk
 (3UL << 
ITM_TCR_TSPs_Pos


	)

673 
	#ITM_TCR_SWOENA_Pos
 4

	)

674 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos


	)

676 
	#ITM_TCR_TXENA_Pos
 3

	)

677 
	#ITM_TCR_TXENA_Msk
 (1UL << 
ITM_TCR_TXENA_Pos


	)

679 
	#ITM_TCR_SYNCENA_Pos
 2

	)

680 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos


	)

682 
	#ITM_TCR_TSENA_Pos
 1

	)

683 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos


	)

685 
	#ITM_TCR_ITMENA_Pos
 0

	)

686 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos


	)

691 #i(
__MPU_PRESENT
 == 1)

702 
__I
 
ut32_t
 
TYPE
;

703 
__IO
 
ut32_t
 
CTRL
;

704 
__IO
 
ut32_t
 
RNR
;

705 
__IO
 
ut32_t
 
RBAR
;

706 
__IO
 
ut32_t
 
RASR
;

707 
__IO
 
ut32_t
 
RBAR_A1
;

708 
__IO
 
ut32_t
 
RASR_A1
;

709 
__IO
 
ut32_t
 
RBAR_A2
;

710 
__IO
 
ut32_t
 
RASR_A2
;

711 
__IO
 
ut32_t
 
RBAR_A3
;

712 
__IO
 
ut32_t
 
RASR_A3
;

713 } 
	tMPU_Ty
;

716 
	#MPU_TYPE_IREGION_Pos
 16

	)

717 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos


	)

719 
	#MPU_TYPE_DREGION_Pos
 8

	)

720 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos


	)

722 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

723 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos


	)

726 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

727 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos


	)

729 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

730 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos


	)

732 
	#MPU_CTRL_ENABLE_Pos
 0

	)

733 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos


	)

736 
	#MPU_RNR_REGION_Pos
 0

	)

737 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos


	)

740 
	#MPU_RBAR_ADDR_Pos
 5

	)

741 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos


	)

743 
	#MPU_RBAR_VALID_Pos
 4

	)

744 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos


	)

746 
	#MPU_RBAR_REGION_Pos
 0

	)

747 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos


	)

750 
	#MPU_RASR_ATTRS_Pos
 16

	)

751 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos


	)

753 
	#MPU_RASR_SRD_Pos
 8

	)

754 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos


	)

756 
	#MPU_RASR_SIZE_Pos
 1

	)

757 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos


	)

759 
	#MPU_RASR_ENABLE_Pos
 0

	)

760 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos


	)

766 #i(
__FPU_PRESENT
 == 1)

777 
ut32_t
 
RESERVED0
[1];

778 
__IO
 
ut32_t
 
FPCCR
;

779 
__IO
 
ut32_t
 
FPCAR
;

780 
__IO
 
ut32_t
 
FPDSCR
;

781 
__I
 
ut32_t
 
MVFR0
;

782 
__I
 
ut32_t
 
MVFR1
;

783 } 
	tFPU_Ty
;

786 
	#FPU_FPCCR_ASPEN_Pos
 31

	)

787 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos


	)

789 
	#FPU_FPCCR_LSPEN_Pos
 30

	)

790 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos


	)

792 
	#FPU_FPCCR_MONRDY_Pos
 8

	)

793 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos


	)

795 
	#FPU_FPCCR_BFRDY_Pos
 6

	)

796 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos


	)

798 
	#FPU_FPCCR_MMRDY_Pos
 5

	)

799 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos


	)

801 
	#FPU_FPCCR_HFRDY_Pos
 4

	)

802 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos


	)

804 
	#FPU_FPCCR_THREAD_Pos
 3

	)

805 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos


	)

807 
	#FPU_FPCCR_USER_Pos
 1

	)

808 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos


	)

810 
	#FPU_FPCCR_LSPACT_Pos
 0

	)

811 
	#FPU_FPCCR_LSPACT_Msk
 (1UL << 
FPU_FPCCR_LSPACT_Pos


	)

814 
	#FPU_FPCAR_ADDRESS_Pos
 3

	)

815 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos


	)

818 
	#FPU_FPDSCR_AHP_Pos
 26

	)

819 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos


	)

821 
	#FPU_FPDSCR_DN_Pos
 25

	)

822 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos


	)

824 
	#FPU_FPDSCR_FZ_Pos
 24

	)

825 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos


	)

827 
	#FPU_FPDSCR_RMode_Pos
 22

	)

828 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos


	)

831 
	#FPU_MVFR0_FP_roundg_modes_Pos
 28

	)

832 
	#FPU_MVFR0_FP_roundg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundg_modes_Pos


	)

834 
	#FPU_MVFR0_Sht_ves_Pos
 24

	)

835 
	#FPU_MVFR0_Sht_ves_Msk
 (0xFUL << 
FPU_MVFR0_Sht_ves_Pos


	)

837 
	#FPU_MVFR0_Sque_ro_Pos
 20

	)

838 
	#FPU_MVFR0_Sque_ro_Msk
 (0xFUL << 
FPU_MVFR0_Sque_ro_Pos


	)

840 
	#FPU_MVFR0_Divide_Pos
 16

	)

841 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos


	)

843 
	#FPU_MVFR0_FP_exp_pg_Pos
 12

	)

844 
	#FPU_MVFR0_FP_exp_pg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exp_pg_Pos


	)

846 
	#FPU_MVFR0_Doub_ecisi_Pos
 8

	)

847 
	#FPU_MVFR0_Doub_ecisi_Msk
 (0xFUL << 
FPU_MVFR0_Doub_ecisi_Pos


	)

849 
	#FPU_MVFR0_Sg_ecisi_Pos
 4

	)

850 
	#FPU_MVFR0_Sg_ecisi_Msk
 (0xFUL << 
FPU_MVFR0_Sg_ecisi_Pos


	)

852 
	#FPU_MVFR0_A_SIMD_gis_Pos
 0

	)

853 
	#FPU_MVFR0_A_SIMD_gis_Msk
 (0xFUL << 
FPU_MVFR0_A_SIMD_gis_Pos


	)

856 
	#FPU_MVFR1_FP_fud_MAC_Pos
 28

	)

857 
	#FPU_MVFR1_FP_fud_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fud_MAC_Pos


	)

859 
	#FPU_MVFR1_FP_HPFP_Pos
 24

	)

860 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos


	)

862 
	#FPU_MVFR1_D_NaN_mode_Pos
 4

	)

863 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos


	)

865 
	#FPU_MVFR1_FtZ_mode_Pos
 0

	)

866 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL << 
FPU_MVFR1_FtZ_mode_Pos


	)

882 
__IO
 
ut32_t
 
DHCSR
;

883 
__O
 
ut32_t
 
DCRSR
;

884 
__IO
 
ut32_t
 
DCRDR
;

885 
__IO
 
ut32_t
 
DEMCR
;

886 } 
	tCeDebug_Ty
;

889 
	#CeDebug_DHCSR_DBGKEY_Pos
 16

	)

890 
	#CeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CeDebug_DHCSR_DBGKEY_Pos


	)

892 
	#CeDebug_DHCSR_S_RESET_ST_Pos
 25

	)

893 
	#CeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RESET_ST_Pos


	)

895 
	#CeDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

896 
	#CeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RETIRE_ST_Pos


	)

898 
	#CeDebug_DHCSR_S_LOCKUP_Pos
 19

	)

899 
	#CeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CeDebug_DHCSR_S_LOCKUP_Pos


	)

901 
	#CeDebug_DHCSR_S_SLEEP_Pos
 18

	)

902 
	#CeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CeDebug_DHCSR_S_SLEEP_Pos


	)

904 
	#CeDebug_DHCSR_S_HALT_Pos
 17

	)

905 
	#CeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CeDebug_DHCSR_S_HALT_Pos


	)

907 
	#CeDebug_DHCSR_S_REGRDY_Pos
 16

	)

908 
	#CeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CeDebug_DHCSR_S_REGRDY_Pos


	)

910 
	#CeDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

911 
	#CeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CeDebug_DHCSR_C_SNAPSTALL_Pos


	)

913 
	#CeDebug_DHCSR_C_MASKINTS_Pos
 3

	)

914 
	#CeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CeDebug_DHCSR_C_MASKINTS_Pos


	)

916 
	#CeDebug_DHCSR_C_STEP_Pos
 2

	)

917 
	#CeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CeDebug_DHCSR_C_STEP_Pos


	)

919 
	#CeDebug_DHCSR_C_HALT_Pos
 1

	)

920 
	#CeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CeDebug_DHCSR_C_HALT_Pos


	)

922 
	#CeDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

923 
	#CeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
CeDebug_DHCSR_C_DEBUGEN_Pos


	)

926 
	#CeDebug_DCRSR_REGWnR_Pos
 16

	)

927 
	#CeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CeDebug_DCRSR_REGWnR_Pos


	)

929 
	#CeDebug_DCRSR_REGSEL_Pos
 0

	)

930 
	#CeDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
CeDebug_DCRSR_REGSEL_Pos


	)

933 
	#CeDebug_DEMCR_TRCENA_Pos
 24

	)

934 
	#CeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CeDebug_DEMCR_TRCENA_Pos


	)

936 
	#CeDebug_DEMCR_MON_REQ_Pos
 19

	)

937 
	#CeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CeDebug_DEMCR_MON_REQ_Pos


	)

939 
	#CeDebug_DEMCR_MON_STEP_Pos
 18

	)

940 
	#CeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CeDebug_DEMCR_MON_STEP_Pos


	)

942 
	#CeDebug_DEMCR_MON_PEND_Pos
 17

	)

943 
	#CeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CeDebug_DEMCR_MON_PEND_Pos


	)

945 
	#CeDebug_DEMCR_MON_EN_Pos
 16

	)

946 
	#CeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CeDebug_DEMCR_MON_EN_Pos


	)

948 
	#CeDebug_DEMCR_VC_HARDERR_Pos
 10

	)

949 
	#CeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_HARDERR_Pos


	)

951 
	#CeDebug_DEMCR_VC_INTERR_Pos
 9

	)

952 
	#CeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_INTERR_Pos


	)

954 
	#CeDebug_DEMCR_VC_BUSERR_Pos
 8

	)

955 
	#CeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_BUSERR_Pos


	)

957 
	#CeDebug_DEMCR_VC_STATERR_Pos
 7

	)

958 
	#CeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_STATERR_Pos


	)

960 
	#CeDebug_DEMCR_VC_CHKERR_Pos
 6

	)

961 
	#CeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_CHKERR_Pos


	)

963 
	#CeDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

964 
	#CeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_NOCPERR_Pos


	)

966 
	#CeDebug_DEMCR_VC_MMERR_Pos
 4

	)

967 
	#CeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_MMERR_Pos


	)

969 
	#CeDebug_DEMCR_VC_CORERESET_Pos
 0

	)

970 
	#CeDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
CeDebug_DEMCR_VC_CORERESET_Pos


	)

980 
	#SCS_BASE
 (0xE000E000UL

	)

981 
	#ITM_BASE
 (0xE0000000UL

	)

982 
	#CeDebug_BASE
 (0xE000EDF0UL

	)

983 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

984 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

985 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

987 
	#SCnSCB
 ((
SCnSCB_Ty
 *
SCS_BASE
 )

	)

988 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

989 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

990 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

991 
	#ITM
 ((
ITM_Ty
 *
ITM_BASE
 )

	)

992 
	#CeDebug
 ((
CeDebug_Ty
 *
CeDebug_BASE


	)

994 #i(
__MPU_PRESENT
 == 1)

995 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90UL

	)

996 
	#MPU
 ((
MPU_Ty
 *
MPU_BASE
 )

	)

999 #i(
__FPU_PRESENT
 == 1)

1000 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30UL

	)

1001 
	#FPU
 ((
FPU_Ty
 *
FPU_BASE
 )

	)

1037 
__INLINE
 
NVIC_SPriܙyGroupg
(
ut32_t
 
PriܙyGroup
)

1039 
ut32_t
 
g_vue
;

1040 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07);

1042 
g_vue
 = 
SCB
->
AIRCR
;

1043 
g_vue
 &~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1044 
g_vue
 = (reg_value |

1045 ((
ut32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1046 (
PriܙyGroupTmp
 << 8));

1047 
SCB
->
AIRCR
 = 
g_vue
;

1058 
__INLINE
 
ut32_t
 
NVIC_GPriܙyGroupg
()

1060  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
>> 
SCB_AIRCR_PRIGROUP_Pos
);

1071 
__INLINE
 
NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

1074 
NVIC
->
ISER
[(
ut32_t
)((
t32_t
)
IRQn
) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F));

1085 
__INLINE
 
NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

1087 
NVIC
->
ICER
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1100 
__INLINE
 
ut32_t
 
NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

1102 ((
ut32_t
((
NVIC
->
ISPR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1113 
__INLINE
 
NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

1115 
NVIC
->
ISPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1126 
__INLINE
 
NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

1128 
NVIC
->
ICPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1139 
__INLINE
 
ut32_t
 
NVIC_GAive
(
IRQn_Ty
 
IRQn
)

1141 ((
ut32_t
)((
NVIC
->
IABR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1156 
__INLINE
 
NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

1158 if(
IRQn
 < 0) {

1159 
SCB
->
SHP
[((
ut32_t
)(
IRQn
& 0xF)-4] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1161 
NVIC
->
IP
[(
ut32_t
)(
IRQn
)] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1177 
__INLINE
 
ut32_t
 
NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

1180 if(
IRQn
 < 0) {

1181 ((
ut32_t
)(
SCB
->
SHP
[((ut32_t)(
IRQn
& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1183 ((
ut32_t
)(
NVIC
->
IP
[(ut32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1201 
__INLINE
 
ut32_t
 
NVIC_EncodePriܙy
 (ut32_
PriܙyGroup
, ut32_
PemPriܙy
, ut32_
SubPriܙy
)

1203 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1204 
ut32_t
 
PemPriܙyBs
;

1205 
ut32_t
 
SubPriܙyBs
;

1207 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1208 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1211 ((
PemPriܙy
 & ((1 << (
PemPriܙyBs
)- 1)<< 
SubPriܙyBs
) |

1212 ((
SubPriܙy
 & ((1 << (
SubPriܙyBs
 )) - 1)))

1231 
__INLINE
 
NVIC_DecodePriܙy
 (
ut32_t
 
Priܙy
, ut32_
PriܙyGroup
, ut32_t* 
pPemPriܙy
, ut32_t* 
pSubPriܙy
)

1233 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1234 
ut32_t
 
PemPriܙyBs
;

1235 
ut32_t
 
SubPriܙyBs
;

1237 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1238 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1240 *
pPemPriܙy
 = (
Priܙy
 >> 
SubPriܙyBs
& ((1 << (
PemPriܙyBs
)) - 1);

1241 *
pSubPriܙy
 = (
Priܙy
 ) & ((1 << (
SubPriܙyBs
 )) - 1);

1249 
__INLINE
 
NVIC_SyemRet
()

1251 
__DSB
();

1253 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1254 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1255 
SCB_AIRCR_SYSRESETREQ_Msk
);

1256 
__DSB
();

1270 #i(
__Vd_SysTickCfig
 == 0)

1281 
__INLINE
 
ut32_t
 
SysTick_Cfig
(ut32_
ticks
)

1283 i(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

1285 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

1286 
NVIC_SPriܙy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1287 
SysTick
->
VAL
 = 0;

1288 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1289 
SysTick_CTRL_TICKINT_Msk
 |

1290 
SysTick_CTRL_ENABLE_Msk
;

1306 vީ
t32_t
 
ITM_RxBufr
;

1307 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1319 
__INLINE
 
ut32_t
 
ITM_SdCh
 (ut32_
ch
)

1321 i((
	gCeDebug
->
	gDEMCR
 & 
	gCeDebug_DEMCR_TRCENA_Msk
) &&

1322 (
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) &&

1323 (
	gITM
->
	gTER
 & (1UL << 0) ) )

1325 
	gITM
->
	gPORT
[0].
	gu32
 == 0);

1326 
	gITM
->
	gPORT
[0].
	gu8
 = (
ut8_t

ch
;

1328  (
	gch
);

1341 
__INLINE
 
t32_t
 
ITM_ReiveCh
 () {

1342 
t32_t
 
	gch
 = -1;

1344 i(
	gITM_RxBufr
 !
ITM_RXBUFFER_EMPTY
) {

1345 
ch
 = 
ITM_RxBufr
;

1346 
	gITM_RxBufr
 = 
ITM_RXBUFFER_EMPTY
;

1349  (
	gch
);

1361 
__INLINE
 
t32_t
 
ITM_CheckCh
 () {

1363 i(
	gITM_RxBufr
 =
ITM_RXBUFFER_EMPTY
) {

1376 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\inc\DS18B20.h

1 
eWe_In
();

2 
ut64_t
 
OWe_RdRomCode
();

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\inc\HD44780.h

3 #ide
HD44780_H


4 
	#HD74480_h


	)

7 
HD44780_In
();

8 
HD44780_BL
(
BAi
 
e
);

9 
HD44780_rg
(
ut8_t
 
le
, ut8_
posi
, * 
r
);

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\inc\STM32F~1.H

50 #ide
__STM32F37x_H


51 
	#__STM32F37x_H


	)

53 #ifde
__lulus


65 #i!
defed
 (
STM32F37X
)

66 
	#STM32F37X


	)

73 #i!
defed
 (
STM32F37X
)

77 #i!
defed
 (
USE_STDPERIPH_DRIVER
)

93 #i!
defed
 (
HSE_VALUE
)

94 
	#HSE_VALUE
 ((
ut32_t
)16000000

	)

100 #i!
defed
 (
HSE_STARTUP_TIMEOUT
)

101 
	#HSE_STARTUP_TIMEOUT
 ((
ut16_t
)0x0500

	)

107 
	#HSI_STARTUP_TIMEOUT
 ((
ut16_t
)0x0500

	)

109 #i!
defed
 (
HSI_VALUE
)

110 
	#HSI_VALUE
 ((
ut32_t
)8000000)

	)

112 
The
 

 
vue
 
may
 
vy
 
ddg
 

 
the
 
vtis


113 

 
vޏge
 
d
 
mtu
. */

114 #i!
defed
 (
LSI_VALUE
)

115 
	#LSI_VALUE
 ((
ut32_t
)40000)

	)

117 
The
 

 
vue
 
may
 
vy
 
ddg
 

 
the
 
vtis


118 

 
vޏge
 
d
 
mtu
. */

119 #i!
defed
 (
LSE_VALUE
)

120 
	#LSE_VALUE
 ((
ut32_t
)32768

	)

126 
	#__STM32F37X_STDPERIPH_VERSION_MAIN
 (0x00

	)

127 
	#__STM32F37X_STDPERIPH_VERSION_SUB1
 (0x01

	)

128 
	#__STM32F37X_STDPERIPH_VERSION_SUB2
 (0x00

	)

129 
	#__STM32F37X_STDPERIPH_VERSION_RC
 (0x00

	)

130 
	#__STM32F37X_STDPERIPH_VERSION
 ( (
__STM32F37X_STDPERIPH_VERSION_MAIN
 << 24)\

131 |(
__STM32F37X_STDPERIPH_VERSION_SUB1
 << 16)\

132 |(
__STM32F37X_STDPERIPH_VERSION_SUB2
 << 8)\

133 |(
__STM32F37X_STDPERIPH_VERSION_RC
))

	)

146 
	#__CM4_REV
 0x0001

	)

147 
	#__MPU_PRESENT
 1

	)

148 
	#__NVIC_PRIO_BITS
 4

	)

149 
	#__Vd_SysTickCfig
 0

	)

150 
	#__FPU_PRESENT
 1

	)

157 
	eIRQn


160 
NMaskabI_IRQn
 = -14,

161 
MemyMagemt_IRQn
 = -12,

162 
BusFau_IRQn
 = -11,

163 
UgeFau_IRQn
 = -10,

164 
SVCl_IRQn
 = -5,

165 
DebugMڙ_IRQn
 = -4,

166 
PdSV_IRQn
 = -2,

167 
SysTick_IRQn
 = -1,

169 
WWDG_IRQn
 = 0,

170 
PVD_IRQn
 = 1,

171 
TAMPER_STAMP_IRQn
 = 2,

172 
RTC_WKUP_IRQn
 = 3,

173 
FLASH_IRQn
 = 4,

174 
RCC_IRQn
 = 5,

175 
EXTI0_IRQn
 = 6,

176 
EXTI1_IRQn
 = 7,

177 
EXTI2_TS_IRQn
 = 8,

178 
EXTI3_IRQn
 = 9,

179 
EXTI4_IRQn
 = 10,

180 
DMA1_Chl1_IRQn
 = 11,

181 
DMA1_Chl2_IRQn
 = 12,

182 
DMA1_Chl3_IRQn
 = 13,

183 
DMA1_Chl4_IRQn
 = 14,

184 
DMA1_Chl5_IRQn
 = 15,

185 
DMA1_Chl6_IRQn
 = 16,

186 
DMA1_Chl7_IRQn
 = 17,

187 
ADC1_IRQn
 = 18,

188 
CAN1_TX_IRQn
 = 19,

189 
CAN1_RX0_IRQn
 = 20,

190 
CAN1_RX1_IRQn
 = 21,

191 
CAN1_SCE_IRQn
 = 22,

192 
EXTI9_5_IRQn
 = 23,

193 
TIM15_IRQn
 = 24,

194 
TIM16_IRQn
 = 25,

195 
TIM17_IRQn
 = 26,

196 
TIM18_DAC2_IRQn
 = 27,

197 
TIM2_IRQn
 = 28,

198 
TIM3_IRQn
 = 29,

199 
TIM4_IRQn
 = 30,

200 
I2C1_EV_IRQn
 = 31,

201 
I2C1_ER_IRQn
 = 32,

202 
I2C2_EV_IRQn
 = 33,

203 
I2C2_ER_IRQn
 = 34,

204 
SPI1_IRQn
 = 35,

205 
SPI2_IRQn
 = 36,

206 
USART1_IRQn
 = 37,

207 
USART2_IRQn
 = 38,

208 
USART3_IRQn
 = 39,

209 
EXTI15_10_IRQn
 = 40,

210 
RTC_Arm_IRQn
 = 41,

211 
CEC_IRQn
 = 42,

212 
TIM12_IRQn
 = 43,

213 
TIM13_IRQn
 = 44,

214 
TIM14_IRQn
 = 45,

215 
TIM5_IRQn
 = 50,

216 
SPI3_IRQn
 = 51,

217 
TIM6_DAC1_IRQn
 = 54,

218 
TIM7_IRQn
 = 55,

219 
DMA2_Chl1_IRQn
 = 56,

220 
DMA2_Chl2_IRQn
 = 57,

221 
DMA2_Chl3_IRQn
 = 58,

222 
DMA2_Chl4_IRQn
 = 59,

223 
DMA2_Chl5_IRQn
 = 60,

224 
SDADC1_IRQn
 = 61,

225 
SDADC2_IRQn
 = 62,

226 
SDADC3_IRQn
 = 63,

227 
COMP_IRQn
 = 64,

228 
USB_HP_IRQn
 = 74,

229 
USB_LP_IRQn
 = 75,

230 
USBWakeUp_IRQn
 = 76,

231 
TIM19_IRQn
 = 78,

232 
FPU_IRQn
 = 81

233 } 
	tIRQn_Ty
;

239 
	~"ce_cm4.h
"

240 
	~"syem_m32f37x.h
"

241 
	~<dt.h
>

247 
t32_t
 
	ts32
;

248 
t16_t
 
	ts16
;

249 
t8_t
 
	ts8
;

251 cڡ 
	tt32_t
 
	tsc32
;

252 cڡ 
	tt16_t
 
	tsc16
;

253 cڡ 
	tt8_t
 
	tsc8
;

255 
__IO
 
	tt32_t
 
	tvs32
;

256 
__IO
 
	tt16_t
 
	tvs16
;

257 
__IO
 
	tt8_t
 
	tvs8
;

259 
__I
 
	tt32_t
 
	tvsc32
;

260 
__I
 
	tt16_t
 
	tvsc16
;

261 
__I
 
	tt8_t
 
	tvsc8
;

263 
ut32_t
 
	tu32
;

264 
ut16_t
 
	tu16
;

265 
ut8_t
 
	tu8
;

267 cڡ 
	tut32_t
 
	tuc32
;

268 cڡ 
	tut16_t
 
	tuc16
;

269 cڡ 
	tut8_t
 
	tuc8
;

271 
__IO
 
	tut32_t
 
	tvu32
;

272 
__IO
 
	tut16_t
 
	tvu16
;

273 
__IO
 
	tut8_t
 
	tvu8
;

275 
__I
 
	tut32_t
 
	tvuc32
;

276 
__I
 
	tut16_t
 
	tvuc16
;

277 
__I
 
	tut8_t
 
	tvuc8
;

279 um {
RESET
 = 0, 
SET
 = !RESET} 
	tFgStus
, 
	tITStus
;

281 um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFuniڮS
;

282 
	#IS_FUNCTIONAL_STATE
(
STATE
(((STATE=
DISABLE
|| ((STATE=
ENABLE
))

	)

284 um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEStus
;

300 
__IO
 
ut32_t
 
SR
;

301 
__IO
 
ut32_t
 
CR1
;

302 
__IO
 
ut32_t
 
CR2
;

303 
__IO
 
ut32_t
 
SMPR1
;

304 
__IO
 
ut32_t
 
SMPR2
;

305 
__IO
 
ut32_t
 
JOFR1
;

306 
__IO
 
ut32_t
 
JOFR2
;

307 
__IO
 
ut32_t
 
JOFR3
;

308 
__IO
 
ut32_t
 
JOFR4
;

309 
__IO
 
ut32_t
 
HTR
;

310 
__IO
 
ut32_t
 
LTR
;

311 
__IO
 
ut32_t
 
SQR1
;

312 
__IO
 
ut32_t
 
SQR2
;

313 
__IO
 
ut32_t
 
SQR3
;

314 
__IO
 
ut32_t
 
JSQR
;

315 
__IO
 
ut32_t
 
JDR1
;

316 
__IO
 
ut32_t
 
JDR2
;

317 
__IO
 
ut32_t
 
JDR3
;

318 
__IO
 
ut32_t
 
JDR4
;

319 
__IO
 
ut32_t
 
DR
;

320 } 
	tADC_TyDef
;

328 
__IO
 
ut32_t
 
TIR
;

329 
__IO
 
ut32_t
 
TDTR
;

330 
__IO
 
ut32_t
 
TDLR
;

331 
__IO
 
ut32_t
 
TDHR
;

332 } 
	tCAN_TxMaBox_TyDef
;

339 
__IO
 
ut32_t
 
RIR
;

340 
__IO
 
ut32_t
 
RDTR
;

341 
__IO
 
ut32_t
 
RDLR
;

342 
__IO
 
ut32_t
 
RDHR
;

343 } 
	tCAN_FIFOMaBox_TyDef
;

350 
__IO
 
ut32_t
 
FR1
;

351 
__IO
 
ut32_t
 
FR2
;

352 } 
	tCAN_FrRegi_TyDef
;

359 
__IO
 
ut32_t
 
MCR
;

360 
__IO
 
ut32_t
 
MSR
;

361 
__IO
 
ut32_t
 
TSR
;

362 
__IO
 
ut32_t
 
RF0R
;

363 
__IO
 
ut32_t
 
RF1R
;

364 
__IO
 
ut32_t
 
IER
;

365 
__IO
 
ut32_t
 
ESR
;

366 
__IO
 
ut32_t
 
BTR
;

367 
ut32_t
 
RESERVED0
[88];

368 
CAN_TxMaBox_TyDef
 
sTxMaBox
[3];

369 
CAN_FIFOMaBox_TyDef
 
sFIFOMaBox
[2];

370 
ut32_t
 
RESERVED1
[12];

371 
__IO
 
ut32_t
 
FMR
;

372 
__IO
 
ut32_t
 
FM1R
;

373 
ut32_t
 
RESERVED2
;

374 
__IO
 
ut32_t
 
FS1R
;

375 
ut32_t
 
RESERVED3
;

376 
__IO
 
ut32_t
 
FFA1R
;

377 
ut32_t
 
RESERVED4
;

378 
__IO
 
ut32_t
 
FA1R
;

379 
ut32_t
 
RESERVED5
[8];

380 
CAN_FrRegi_TyDef
 
sFrRegi
[28];

381 } 
	tCAN_TyDef
;

389 
__IO
 
ut32_t
 
CR
;

390 
__IO
 
ut32_t
 
CFGR
;

391 
__IO
 
ut32_t
 
TXDR
;

392 
__IO
 
ut32_t
 
RXDR
;

393 
__IO
 
ut32_t
 
ISR
;

394 
__IO
 
ut32_t
 
IER
;

395 }
	tCEC_TyDef
;

403 
__IO
 
ut32_t
 
CSR
;

404 } 
	tCOMP_TyDef
;

412 
__IO
 
ut32_t
 
DR
;

413 
__IO
 
ut8_t
 
IDR
;

414 
ut8_t
 
RESERVED0
;

415 
ut16_t
 
RESERVED1
;

416 
__IO
 
ut32_t
 
CR
;

417 
ut32_t
 
RESERVED2
;

418 
__IO
 
ut32_t
 
INIT
;

419 
__IO
 
ut32_t
 
POL
;

420 } 
	tCRC_TyDef
;

428 
__IO
 
ut32_t
 
CR
;

429 
__IO
 
ut32_t
 
SWTRIGR
;

430 
__IO
 
ut32_t
 
DHR12R1
;

431 
__IO
 
ut32_t
 
DHR12L1
;

432 
__IO
 
ut32_t
 
DHR8R1
;

433 
__IO
 
ut32_t
 
DHR12R2
;

434 
__IO
 
ut32_t
 
DHR12L2
;

435 
__IO
 
ut32_t
 
DHR8R2
;

436 
__IO
 
ut32_t
 
DHR12RD
;

437 
__IO
 
ut32_t
 
DHR12LD
;

438 
__IO
 
ut32_t
 
DHR8RD
;

439 
__IO
 
ut32_t
 
DOR1
;

440 
__IO
 
ut32_t
 
DOR2
;

441 
__IO
 
ut32_t
 
SR
;

442 } 
	tDAC_TyDef
;

450 
__IO
 
ut32_t
 
IDCODE
;

451 
__IO
 
ut32_t
 
CR
;

452 
__IO
 
ut32_t
 
APB1FZ
;

453 
__IO
 
ut32_t
 
APB2FZ
;

454 }
	tDBGMCU_TyDef
;

462 
__IO
 
ut32_t
 
CCR
;

463 
__IO
 
ut32_t
 
CNDTR
;

464 
__IO
 
ut32_t
 
CPAR
;

465 
__IO
 
ut32_t
 
CMAR
;

466 } 
	tDMA_Chl_TyDef
;

470 
__IO
 
ut32_t
 
ISR
;

471 
__IO
 
ut32_t
 
IFCR
;

472 } 
	tDMA_TyDef
;

480 
__IO
 
ut32_t
 
IMR
;

481 
__IO
 
ut32_t
 
EMR
;

482 
__IO
 
ut32_t
 
RTSR
;

483 
__IO
 
ut32_t
 
FTSR
;

484 
__IO
 
ut32_t
 
SWIER
;

485 
__IO
 
ut32_t
 
PR
;

486 }
	tEXTI_TyDef
;

494 
__IO
 
ut32_t
 
ACR
;

495 
__IO
 
ut32_t
 
KEYR
;

496 
__IO
 
ut32_t
 
OPTKEYR
;

497 
__IO
 
ut32_t
 
SR
;

498 
__IO
 
ut32_t
 
CR
;

499 
__IO
 
ut32_t
 
AR
;

500 
ut32_t
 
RESERVED
;

501 
__IO
 
ut32_t
 
OBR
;

502 
__IO
 
ut32_t
 
WRPR
;

504 } 
	tFLASH_TyDef
;

511 
__IO
 
ut16_t
 
RDP
;

512 
__IO
 
ut16_t
 
USER
;

513 
ut16_t
 
RESERVED0
;

514 
ut16_t
 
RESERVED1
;

515 
__IO
 
ut16_t
 
WRP0
;

516 
__IO
 
ut16_t
 
WRP1
;

517 
__IO
 
ut16_t
 
WRP2
;

518 
__IO
 
ut16_t
 
WRP3
;

519 } 
	tOB_TyDef
;

527 
__IO
 
ut32_t
 
MODER
;

528 
__IO
 
ut16_t
 
OTYPER
;

529 
ut16_t
 
RESERVED0
;

530 
__IO
 
ut32_t
 
OSPEEDR
;

531 
__IO
 
ut32_t
 
PUPDR
;

532 
__IO
 
ut16_t
 
IDR
;

533 
ut16_t
 
RESERVED1
;

534 
__IO
 
ut16_t
 
ODR
;

535 
ut16_t
 
RESERVED2
;

536 
__IO
 
ut32_t
 
BSRR
;

537 
__IO
 
ut32_t
 
LCKR
;

538 
__IO
 
ut32_t
 
AFR
[2];

539 
__IO
 
ut16_t
 
BRR
;

540 
ut16_t
 
RESERVED3
;

541 }
	tGPIO_TyDef
;

549 
__IO
 
ut32_t
 
CFGR1
;

550 
ut32_t
 
RESERVED
;

551 
__IO
 
ut32_t
 
EXTICR
[4];

552 
__IO
 
ut32_t
 
CFGR2
;

553 } 
	tSYSCFG_TyDef
;

561 
__IO
 
ut32_t
 
CR1
;

562 
__IO
 
ut32_t
 
CR2
;

563 
__IO
 
ut32_t
 
OAR1
;

564 
__IO
 
ut32_t
 
OAR2
;

565 
__IO
 
ut32_t
 
TIMINGR
;

566 
__IO
 
ut32_t
 
TIMEOUTR
;

567 
__IO
 
ut32_t
 
ISR
;

568 
__IO
 
ut32_t
 
ICR
;

569 
__IO
 
ut32_t
 
PECR
;

570 
__IO
 
ut32_t
 
RXDR
;

571 
__IO
 
ut32_t
 
TXDR
;

572 }
	tI2C_TyDef
;

580 
__IO
 
ut32_t
 
KR
;

581 
__IO
 
ut32_t
 
PR
;

582 
__IO
 
ut32_t
 
RLR
;

583 
__IO
 
ut32_t
 
SR
;

584 
__IO
 
ut32_t
 
WINR
;

585 } 
	tIWDG_TyDef
;

593 
__IO
 
ut32_t
 
CR
;

594 
__IO
 
ut32_t
 
CSR
;

595 } 
	tPWR_TyDef
;

602 
__IO
 
ut32_t
 
CR
;

603 
__IO
 
ut32_t
 
CFGR
;

604 
__IO
 
ut32_t
 
CIR
;

605 
__IO
 
ut32_t
 
APB2RSTR
;

606 
__IO
 
ut32_t
 
APB1RSTR
;

607 
__IO
 
ut32_t
 
AHBENR
;

608 
__IO
 
ut32_t
 
APB2ENR
;

609 
__IO
 
ut32_t
 
APB1ENR
;

610 
__IO
 
ut32_t
 
BDCR
;

611 
__IO
 
ut32_t
 
CSR
;

612 
__IO
 
ut32_t
 
AHBRSTR
;

613 
__IO
 
ut32_t
 
CFGR2
;

614 
__IO
 
ut32_t
 
CFGR3
;

615 } 
	tRCC_TyDef
;

623 
__IO
 
ut32_t
 
TR
;

624 
__IO
 
ut32_t
 
DR
;

625 
__IO
 
ut32_t
 
CR
;

626 
__IO
 
ut32_t
 
ISR
;

627 
__IO
 
ut32_t
 
PRER
;

628 
__IO
 
ut32_t
 
WUTR
;

629 
ut32_t
 
RESERVED0
;

630 
__IO
 
ut32_t
 
ALRMAR
;

631 
__IO
 
ut32_t
 
ALRMBR
;

632 
__IO
 
ut32_t
 
WPR
;

633 
__IO
 
ut32_t
 
SSR
;

634 
__IO
 
ut32_t
 
SHIFTR
;

635 
__IO
 
ut32_t
 
TSTR
;

636 
__IO
 
ut32_t
 
TSDR
;

637 
__IO
 
ut32_t
 
TSSSR
;

638 
__IO
 
ut32_t
 
CALR
;

639 
__IO
 
ut32_t
 
TAFCR
;

640 
__IO
 
ut32_t
 
ALRMASSR
;

641 
__IO
 
ut32_t
 
ALRMBSSR
;

642 
ut32_t
 
RESERVED7
;

643 
__IO
 
ut32_t
 
BKP0R
;

644 
__IO
 
ut32_t
 
BKP1R
;

645 
__IO
 
ut32_t
 
BKP2R
;

646 
__IO
 
ut32_t
 
BKP3R
;

647 
__IO
 
ut32_t
 
BKP4R
;

648 
__IO
 
ut32_t
 
BKP5R
;

649 
__IO
 
ut32_t
 
BKP6R
;

650 
__IO
 
ut32_t
 
BKP7R
;

651 
__IO
 
ut32_t
 
BKP8R
;

652 
__IO
 
ut32_t
 
BKP9R
;

653 
__IO
 
ut32_t
 
BKP10R
;

654 
__IO
 
ut32_t
 
BKP11R
;

655 
__IO
 
ut32_t
 
BKP12R
;

656 
__IO
 
ut32_t
 
BKP13R
;

657 
__IO
 
ut32_t
 
BKP14R
;

658 
__IO
 
ut32_t
 
BKP15R
;

659 
__IO
 
ut32_t
 
BKP16R
;

660 
__IO
 
ut32_t
 
BKP17R
;

661 
__IO
 
ut32_t
 
BKP18R
;

662 
__IO
 
ut32_t
 
BKP19R
;

663 
__IO
 
ut32_t
 
BKP20R
;

664 
__IO
 
ut32_t
 
BKP21R
;

665 
__IO
 
ut32_t
 
BKP22R
;

666 
__IO
 
ut32_t
 
BKP23R
;

667 
__IO
 
ut32_t
 
BKP24R
;

668 
__IO
 
ut32_t
 
BKP25R
;

669 
__IO
 
ut32_t
 
BKP26R
;

670 
__IO
 
ut32_t
 
BKP27R
;

671 
__IO
 
ut32_t
 
BKP28R
;

672 
__IO
 
ut32_t
 
BKP29R
;

673 
__IO
 
ut32_t
 
BKP30R
;

674 
__IO
 
ut32_t
 
BKP31R
;

675 } 
	tRTC_TyDef
;

684 
__IO
 
ut32_t
 
CR1
;

685 
__IO
 
ut32_t
 
CR2
;

686 
__IO
 
ut32_t
 
ISR
;

687 
__IO
 
ut32_t
 
CLRISR
;

688 
__IO
 
ut32_t
 
RESERVED0
;

689 
__IO
 
ut32_t
 
JCHGR
;

690 
__IO
 
ut32_t
 
RESERVED1
;

691 
__IO
 
ut32_t
 
RESERVED2
;

692 
__IO
 
ut32_t
 
CONF0R
;

693 
__IO
 
ut32_t
 
CONF1R
;

694 
__IO
 
ut32_t
 
CONF2R
;

695 
__IO
 
ut32_t
 
RESERVED3
[5];

696 
__IO
 
ut32_t
 
CONFCHR1
;

697 
__IO
 
ut32_t
 
CONFCHR2
;

698 
__IO
 
ut32_t
 
RESERVED4
[6];

699 
__IO
 
ut32_t
 
JDATAR
;

700 
__IO
 
ut32_t
 
RDATAR
;

701 
__IO
 
ut32_t
 
RESERVED5
[2];

702 
__IO
 
ut32_t
 
JDATA12R
;

703 
__IO
 
ut32_t
 
RDATA12R
;

704 
__IO
 
ut32_t
 
JDATA13R
;

705 
__IO
 
ut32_t
 
RDATA13R
;

706 } 
	tSDADC_TyDef
;

714 
__IO
 
ut16_t
 
CR1
;

715 
ut16_t
 
RESERVED0
;

716 
__IO
 
ut16_t
 
CR2
;

717 
ut16_t
 
RESERVED1
;

718 
__IO
 
ut16_t
 
SR
;

719 
ut16_t
 
RESERVED2
;

720 
__IO
 
ut16_t
 
DR
;

721 
ut16_t
 
RESERVED3
;

722 
__IO
 
ut16_t
 
CRCPR
;

723 
ut16_t
 
RESERVED4
;

724 
__IO
 
ut16_t
 
RXCRCR
;

725 
ut16_t
 
RESERVED5
;

726 
__IO
 
ut16_t
 
TXCRCR
;

727 
ut16_t
 
RESERVED6
;

728 
__IO
 
ut16_t
 
I2SCFGR
;

729 
ut16_t
 
RESERVED7
;

730 
__IO
 
ut16_t
 
I2SPR
;

731 
ut16_t
 
RESERVED8
;

732 } 
	tSPI_TyDef
;

740 
__IO
 
ut16_t
 
CR1
;

741 
ut16_t
 
RESERVED0
;

742 
__IO
 
ut16_t
 
CR2
;

743 
ut16_t
 
RESERVED1
;

744 
__IO
 
ut16_t
 
SMCR
;

745 
ut16_t
 
RESERVED2
;

746 
__IO
 
ut16_t
 
DIER
;

747 
ut16_t
 
RESERVED3
;

748 
__IO
 
ut16_t
 
SR
;

749 
ut16_t
 
RESERVED4
;

750 
__IO
 
ut16_t
 
EGR
;

751 
ut16_t
 
RESERVED5
;

752 
__IO
 
ut16_t
 
CCMR1
;

753 
ut16_t
 
RESERVED6
;

754 
__IO
 
ut16_t
 
CCMR2
;

755 
ut16_t
 
RESERVED7
;

756 
__IO
 
ut16_t
 
CCER
;

757 
ut16_t
 
RESERVED8
;

758 
__IO
 
ut32_t
 
CNT
;

759 
__IO
 
ut16_t
 
PSC
;

760 
ut16_t
 
RESERVED9
;

761 
__IO
 
ut32_t
 
ARR
;

762 
__IO
 
ut16_t
 
RCR
;

763 
ut16_t
 
RESERVED10
;

764 
__IO
 
ut32_t
 
CCR1
;

765 
__IO
 
ut32_t
 
CCR2
;

766 
__IO
 
ut32_t
 
CCR3
;

767 
__IO
 
ut32_t
 
CCR4
;

768 
__IO
 
ut16_t
 
BDTR
;

769 
ut16_t
 
RESERVED11
;

770 
__IO
 
ut16_t
 
DCR
;

771 
ut16_t
 
RESERVED12
;

772 
__IO
 
ut16_t
 
DMAR
;

773 
ut16_t
 
RESERVED13
;

774 
__IO
 
ut16_t
 
OR
;

775 
ut16_t
 
RESERVED14
;

776 } 
	tTIM_TyDef
;

783 
__IO
 
ut32_t
 
CR
;

784 
__IO
 
ut32_t
 
IER
;

785 
__IO
 
ut32_t
 
ICR
;

786 
__IO
 
ut32_t
 
ISR
;

787 
__IO
 
ut32_t
 
IOHCR
;

788 
ut32_t
 
RESERVED1
;

789 
__IO
 
ut32_t
 
IOASCR
;

790 
ut32_t
 
RESERVED2
;

791 
__IO
 
ut32_t
 
IOSCR
;

792 
ut32_t
 
RESERVED3
;

793 
__IO
 
ut32_t
 
IOCCR
;

794 
ut32_t
 
RESERVED4
;

795 
__IO
 
ut32_t
 
IOGCSR
;

796 
__IO
 
ut32_t
 
IOGXCR
[8];

797 } 
	tTSC_TyDef
;

804 
__IO
 
ut32_t
 
CR1
;

805 
__IO
 
ut32_t
 
CR2
;

806 
__IO
 
ut32_t
 
CR3
;

807 
__IO
 
ut16_t
 
BRR
;

808 
ut16_t
 
RESERVED1
;

809 
__IO
 
ut16_t
 
GTPR
;

810 
ut16_t
 
RESERVED2
;

811 
__IO
 
ut32_t
 
RTOR
;

812 
__IO
 
ut16_t
 
RQR
;

813 
ut16_t
 
RESERVED3
;

814 
__IO
 
ut32_t
 
ISR
;

815 
__IO
 
ut32_t
 
ICR
;

816 
__IO
 
ut16_t
 
RDR
;

817 
ut16_t
 
RESERVED4
;

818 
__IO
 
ut16_t
 
TDR
;

819 
ut16_t
 
RESERVED5
;

820 } 
	tUSART_TyDef
;

827 
__IO
 
ut32_t
 
CR
;

828 
__IO
 
ut32_t
 
CFR
;

829 
__IO
 
ut32_t
 
SR
;

830 } 
	tWWDG_TyDef
;

837 
	#FLASH_BASE
 ((
ut32_t
)0x08000000

	)

838 
	#SRAM_BASE
 ((
ut32_t
)0x20000000

	)

839 
	#PERIPH_BASE
 ((
ut32_t
)0x40000000

	)

841 
	#SRAM_BB_BASE
 ((
ut32_t
)0x22000000

	)

842 
	#PERIPH_BB_BASE
 ((
ut32_t
)0x42000000

	)

846 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

847 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

848 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

849 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x08000000)

	)

852 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

853 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

854 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

855 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

856 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

857 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

858 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

859 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

860 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

861 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

862 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

863 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

864 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

865 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

866 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

867 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

868 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

869 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

870 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

871 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

872 
	#DAC1_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

873 
	#CEC_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

874 
	#DAC2_BASE
 (
APB1PERIPH_BASE
 + 0x9800)

	)

875 
	#TIM18_BASE
 (
APB1PERIPH_BASE
 + 0x9C00)

	)

878 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

879 
	#COMP_BASE
 (
APB2PERIPH_BASE
 + 0x001C)

	)

880 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

881 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2400)

	)

882 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

883 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

884 
	#TIM15_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

885 
	#TIM16_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

886 
	#TIM17_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

887 
	#TIM19_BASE
 (
APB2PERIPH_BASE
 + 0x5C00)

	)

888 
	#SDADC1_BASE
 (
APB2PERIPH_BASE
 + 0x6000)

	)

889 
	#SDADC2_BASE
 (
APB2PERIPH_BASE
 + 0x6400)

	)

890 
	#SDADC3_BASE
 (
APB2PERIPH_BASE
 + 0x6800)

	)

893 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

894 
	#DMA1_Chl1_BASE
 (
AHB1PERIPH_BASE
 + 0x0008)

	)

895 
	#DMA1_Chl2_BASE
 (
AHB1PERIPH_BASE
 + 0x001C)

	)

896 
	#DMA1_Chl3_BASE
 (
AHB1PERIPH_BASE
 + 0x0030)

	)

897 
	#DMA1_Chl4_BASE
 (
AHB1PERIPH_BASE
 + 0x0044)

	)

898 
	#DMA1_Chl5_BASE
 (
AHB1PERIPH_BASE
 + 0x0058)

	)

899 
	#DMA1_Chl6_BASE
 (
AHB1PERIPH_BASE
 + 0x006C)

	)

900 
	#DMA1_Chl7_BASE
 (
AHB1PERIPH_BASE
 + 0x0080)

	)

901 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

902 
	#DMA2_Chl1_BASE
 (
AHB1PERIPH_BASE
 + 0x0408)

	)

903 
	#DMA2_Chl2_BASE
 (
AHB1PERIPH_BASE
 + 0x041C)

	)

904 
	#DMA2_Chl3_BASE
 (
AHB1PERIPH_BASE
 + 0x0430)

	)

905 
	#DMA2_Chl4_BASE
 (
AHB1PERIPH_BASE
 + 0x0444)

	)

906 
	#DMA2_Chl5_BASE
 (
AHB1PERIPH_BASE
 + 0x0458)

	)

907 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

908 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x2000

	)

909 
	#OB_BASE
 ((
ut32_t
)0x1FFFF800

	)

910 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

911 
	#TSC_BASE
 (
AHB1PERIPH_BASE
 + 0x00004000)

	)

914 
	#GPIOA_BASE
 (
AHB2PERIPH_BASE
 + 0x0000)

	)

915 
	#GPIOB_BASE
 (
AHB2PERIPH_BASE
 + 0x0400)

	)

916 
	#GPIOC_BASE
 (
AHB2PERIPH_BASE
 + 0x0800)

	)

917 
	#GPIOD_BASE
 (
AHB2PERIPH_BASE
 + 0x0C00)

	)

918 
	#GPIOE_BASE
 (
AHB2PERIPH_BASE
 + 0x1000)

	)

919 
	#GPIOF_BASE
 (
AHB2PERIPH_BASE
 + 0x1400)

	)

921 
	#DBGMCU_BASE
 ((
ut32_t
)0xE0042000

	)

929 
	#TIM2
 ((
TIM_TyDef
 *
TIM2_BASE
)

	)

930 
	#TIM3
 ((
TIM_TyDef
 *
TIM3_BASE
)

	)

931 
	#TIM4
 ((
TIM_TyDef
 *
TIM4_BASE
)

	)

932 
	#TIM5
 ((
TIM_TyDef
 *
TIM5_BASE
)

	)

933 
	#TIM6
 ((
TIM_TyDef
 *
TIM6_BASE
)

	)

934 
	#TIM7
 ((
TIM_TyDef
 *
TIM7_BASE
)

	)

935 
	#TIM12
 ((
TIM_TyDef
 *
TIM12_BASE
)

	)

936 
	#TIM13
 ((
TIM_TyDef
 *
TIM13_BASE
)

	)

937 
	#TIM14
 ((
TIM_TyDef
 *
TIM14_BASE
)

	)

938 
	#RTC
 ((
RTC_TyDef
 *
RTC_BASE
)

	)

939 
	#WWDG
 ((
WWDG_TyDef
 *
WWDG_BASE
)

	)

940 
	#IWDG
 ((
IWDG_TyDef
 *
IWDG_BASE
)

	)

941 
	#SPI2
 ((
SPI_TyDef
 *
SPI2_BASE
)

	)

942 
	#SPI3
 ((
SPI_TyDef
 *
SPI3_BASE
)

	)

943 
	#USART2
 ((
USART_TyDef
 *
USART2_BASE
)

	)

944 
	#USART3
 ((
USART_TyDef
 *
USART3_BASE
)

	)

945 
	#I2C1
 ((
I2C_TyDef
 *
I2C1_BASE
)

	)

946 
	#I2C2
 ((
I2C_TyDef
 *
I2C2_BASE
)

	)

947 
	#CAN1
 ((
CAN_TyDef
 *
CAN1_BASE
)

	)

948 
	#PWR
 ((
PWR_TyDef
 *
PWR_BASE
)

	)

949 
	#DAC1
 ((
DAC_TyDef
 *
DAC1_BASE
)

	)

950 
	#DAC2
 ((
DAC_TyDef
 *
DAC2_BASE
)

	)

951 
	#CEC
 ((
CEC_TyDef
 *
CEC_BASE
)

	)

952 
	#COMP
 ((
COMP_TyDef
 *
COMP_BASE
)

	)

953 
	#TIM18
 ((
TIM_TyDef
 *
TIM18_BASE
)

	)

954 
	#SYSCFG
 ((
SYSCFG_TyDef
 *
SYSCFG_BASE
)

	)

955 
	#EXTI
 ((
EXTI_TyDef
 *
EXTI_BASE
)

	)

956 
	#ADC1
 ((
ADC_TyDef
 *
ADC1_BASE
)

	)

957 
	#SPI1
 ((
SPI_TyDef
 *
SPI1_BASE
)

	)

958 
	#USART1
 ((
USART_TyDef
 *
USART1_BASE
)

	)

959 
	#TIM15
 ((
TIM_TyDef
 *
TIM15_BASE
)

	)

960 
	#TIM16
 ((
TIM_TyDef
 *
TIM16_BASE
)

	)

961 
	#TIM17
 ((
TIM_TyDef
 *
TIM17_BASE
)

	)

962 
	#DBGMCU
 ((
DBGMCU_TyDef
 *
DBGMCU_BASE
)

	)

963 
	#TIM19
 ((
TIM_TyDef
 *
TIM19_BASE
)

	)

964 
	#SDADC1
 ((
SDADC_TyDef
 *
SDADC1_BASE
)

	)

965 
	#SDADC2
 ((
SDADC_TyDef
 *
SDADC2_BASE
)

	)

966 
	#SDADC3
 ((
SDADC_TyDef
 *
SDADC3_BASE
)

	)

967 
	#DMA1
 ((
DMA_TyDef
 *
DMA1_BASE
)

	)

968 
	#DMA1_Chl1
 ((
DMA_Chl_TyDef
 *
DMA1_Chl1_BASE
)

	)

969 
	#DMA1_Chl2
 ((
DMA_Chl_TyDef
 *
DMA1_Chl2_BASE
)

	)

970 
	#DMA1_Chl3
 ((
DMA_Chl_TyDef
 *
DMA1_Chl3_BASE
)

	)

971 
	#DMA1_Chl4
 ((
DMA_Chl_TyDef
 *
DMA1_Chl4_BASE
)

	)

972 
	#DMA1_Chl5
 ((
DMA_Chl_TyDef
 *
DMA1_Chl5_BASE
)

	)

973 
	#DMA1_Chl6
 ((
DMA_Chl_TyDef
 *
DMA1_Chl6_BASE
)

	)

974 
	#DMA1_Chl7
 ((
DMA_Chl_TyDef
 *
DMA1_Chl7_BASE
)

	)

975 
	#DMA2
 ((
DMA_TyDef
 *
DMA2_BASE
)

	)

976 
	#DMA2_Chl1
 ((
DMA_Chl_TyDef
 *
DMA2_Chl1_BASE
)

	)

977 
	#DMA2_Chl2
 ((
DMA_Chl_TyDef
 *
DMA2_Chl2_BASE
)

	)

978 
	#DMA2_Chl3
 ((
DMA_Chl_TyDef
 *
DMA2_Chl3_BASE
)

	)

979 
	#DMA2_Chl4
 ((
DMA_Chl_TyDef
 *
DMA2_Chl4_BASE
)

	)

980 
	#DMA2_Chl5
 ((
DMA_Chl_TyDef
 *
DMA2_Chl5_BASE
)

	)

981 
	#RCC
 ((
RCC_TyDef
 *
RCC_BASE
)

	)

982 
	#FLASH
 ((
FLASH_TyDef
 *
FLASH_R_BASE
)

	)

983 
	#OB
 ((
OB_TyDef
 *
OB_BASE
)

	)

984 
	#CRC
 ((
CRC_TyDef
 *
CRC_BASE
)

	)

985 
	#TSC
 ((
TSC_TyDef
 *
TSC_BASE
)

	)

986 
	#GPIOA
 ((
GPIO_TyDef
 *
GPIOA_BASE
)

	)

987 
	#GPIOB
 ((
GPIO_TyDef
 *
GPIOB_BASE
)

	)

988 
	#GPIOC
 ((
GPIO_TyDef
 *
GPIOC_BASE
)

	)

989 
	#GPIOD
 ((
GPIO_TyDef
 *
GPIOD_BASE
)

	)

990 
	#GPIOE
 ((
GPIO_TyDef
 *
GPIOE_BASE
)

	)

991 
	#GPIOF
 ((
GPIO_TyDef
 *
GPIOF_BASE
)

	)

1016 
	#ADC_SR_AWD
 ((
ut32_t
)0x00000001

	)

1017 
	#ADC_SR_EOC
 ((
ut32_t
)0x00000002

	)

1018 
	#ADC_SR_JEOC
 ((
ut32_t
)0x00000004

	)

1019 
	#ADC_SR_JSTRT
 ((
ut32_t
)0x00000008

	)

1020 
	#ADC_SR_STRT
 ((
ut32_t
)0x00000010

	)

1023 
	#ADC_CR1_AWDCH
 ((
ut32_t
)0x0000001F

	)

1024 
	#ADC_CR1_AWDCH_0
 ((
ut32_t
)0x00000001

	)

1025 
	#ADC_CR1_AWDCH_1
 ((
ut32_t
)0x00000002

	)

1026 
	#ADC_CR1_AWDCH_2
 ((
ut32_t
)0x00000004

	)

1027 
	#ADC_CR1_AWDCH_3
 ((
ut32_t
)0x00000008

	)

1028 
	#ADC_CR1_AWDCH_4
 ((
ut32_t
)0x00000010

	)

1029 
	#ADC_CR1_EOCIE
 ((
ut32_t
)0x00000020

	)

1030 
	#ADC_CR1_AWDIE
 ((
ut32_t
)0x00000040

	)

1031 
	#ADC_CR1_JEOCIE
 ((
ut32_t
)0x00000080

	)

1032 
	#ADC_CR1_SCAN
 ((
ut32_t
)0x00000100

	)

1033 
	#ADC_CR1_AWDSGL
 ((
ut32_t
)0x00000200

	)

1034 
	#ADC_CR1_JAUTO
 ((
ut32_t
)0x00000400

	)

1035 
	#ADC_CR1_DISCEN
 ((
ut32_t
)0x00000800

	)

1036 
	#ADC_CR1_JDISCEN
 ((
ut32_t
)0x00001000

	)

1037 
	#ADC_CR1_DISCNUM
 ((
ut32_t
)0x0000E000

	)

1038 
	#ADC_CR1_DISCNUM_0
 ((
ut32_t
)0x00002000

	)

1039 
	#ADC_CR1_DISCNUM_1
 ((
ut32_t
)0x00004000

	)

1040 
	#ADC_CR1_DISCNUM_2
 ((
ut32_t
)0x00008000

	)

1041 
	#ADC_CR1_JAWDEN
 ((
ut32_t
)0x00400000

	)

1042 
	#ADC_CR1_AWDEN
 ((
ut32_t
)0x00800000

	)

1045 
	#ADC_CR2_ADON
 ((
ut32_t
)0x00000001

	)

1046 
	#ADC_CR2_CONT
 ((
ut32_t
)0x00000002

	)

1047 
	#ADC_CR2_CAL
 ((
ut32_t
)0x00000004

	)

1048 
	#ADC_CR2_RSTCAL
 ((
ut32_t
)0x00000008

	)

1049 
	#ADC_CR2_DMA
 ((
ut32_t
)0x00000100

	)

1050 
	#ADC_CR2_ALIGN
 ((
ut32_t
)0x00000800

	)

1051 
	#ADC_CR2_JEXTSEL
 ((
ut32_t
)0x00007000

	)

1052 
	#ADC_CR2_JEXTSEL_0
 ((
ut32_t
)0x00001000

	)

1053 
	#ADC_CR2_JEXTSEL_1
 ((
ut32_t
)0x00002000

	)

1054 
	#ADC_CR2_JEXTSEL_2
 ((
ut32_t
)0x00004000

	)

1055 
	#ADC_CR2_JEXTTRIG
 ((
ut32_t
)0x00008000

	)

1056 
	#ADC_CR2_EXTSEL
 ((
ut32_t
)0x000E0000

	)

1057 
	#ADC_CR2_EXTSEL_0
 ((
ut32_t
)0x00020000

	)

1058 
	#ADC_CR2_EXTSEL_1
 ((
ut32_t
)0x00040000

	)

1059 
	#ADC_CR2_EXTSEL_2
 ((
ut32_t
)0x00080000

	)

1060 
	#ADC_CR2_EXTTRIG
 ((
ut32_t
)0x00100000

	)

1061 
	#ADC_CR2_JSWSTART
 ((
ut32_t
)0x00200000

	)

1062 
	#ADC_CR2_SWSTART
 ((
ut32_t
)0x00400000

	)

1063 
	#ADC_CR2_TSVREFE
 ((
ut32_t
)0x00800000

	)

1066 
	#ADC_SMPR1_SMP10
 ((
ut32_t
)0x00000007

	)

1067 
	#ADC_SMPR1_SMP10_0
 ((
ut32_t
)0x00000001

	)

1068 
	#ADC_SMPR1_SMP10_1
 ((
ut32_t
)0x00000002

	)

1069 
	#ADC_SMPR1_SMP10_2
 ((
ut32_t
)0x00000004

	)

1070 
	#ADC_SMPR1_SMP11
 ((
ut32_t
)0x00000038

	)

1071 
	#ADC_SMPR1_SMP11_0
 ((
ut32_t
)0x00000008

	)

1072 
	#ADC_SMPR1_SMP11_1
 ((
ut32_t
)0x00000010

	)

1073 
	#ADC_SMPR1_SMP11_2
 ((
ut32_t
)0x00000020

	)

1074 
	#ADC_SMPR1_SMP12
 ((
ut32_t
)0x000001C0

	)

1075 
	#ADC_SMPR1_SMP12_0
 ((
ut32_t
)0x00000040

	)

1076 
	#ADC_SMPR1_SMP12_1
 ((
ut32_t
)0x00000080

	)

1077 
	#ADC_SMPR1_SMP12_2
 ((
ut32_t
)0x00000100

	)

1078 
	#ADC_SMPR1_SMP13
 ((
ut32_t
)0x00000E00

	)

1079 
	#ADC_SMPR1_SMP13_0
 ((
ut32_t
)0x00000200

	)

1080 
	#ADC_SMPR1_SMP13_1
 ((
ut32_t
)0x00000400

	)

1081 
	#ADC_SMPR1_SMP13_2
 ((
ut32_t
)0x00000800

	)

1082 
	#ADC_SMPR1_SMP14
 ((
ut32_t
)0x00007000

	)

1083 
	#ADC_SMPR1_SMP14_0
 ((
ut32_t
)0x00001000

	)

1084 
	#ADC_SMPR1_SMP14_1
 ((
ut32_t
)0x00002000

	)

1085 
	#ADC_SMPR1_SMP14_2
 ((
ut32_t
)0x00004000

	)

1086 
	#ADC_SMPR1_SMP15
 ((
ut32_t
)0x00038000

	)

1087 
	#ADC_SMPR1_SMP15_0
 ((
ut32_t
)0x00008000

	)

1088 
	#ADC_SMPR1_SMP15_1
 ((
ut32_t
)0x00010000

	)

1089 
	#ADC_SMPR1_SMP15_2
 ((
ut32_t
)0x00020000

	)

1090 
	#ADC_SMPR1_SMP16
 ((
ut32_t
)0x001C0000

	)

1091 
	#ADC_SMPR1_SMP16_0
 ((
ut32_t
)0x00040000

	)

1092 
	#ADC_SMPR1_SMP16_1
 ((
ut32_t
)0x00080000

	)

1093 
	#ADC_SMPR1_SMP16_2
 ((
ut32_t
)0x00100000

	)

1094 
	#ADC_SMPR1_SMP17
 ((
ut32_t
)0x00E00000

	)

1095 
	#ADC_SMPR1_SMP17_0
 ((
ut32_t
)0x00200000

	)

1096 
	#ADC_SMPR1_SMP17_1
 ((
ut32_t
)0x00400000

	)

1097 
	#ADC_SMPR1_SMP17_2
 ((
ut32_t
)0x00800000

	)

1100 
	#ADC_SMPR2_SMP0
 ((
ut32_t
)0x00000007

	)

1101 
	#ADC_SMPR2_SMP0_0
 ((
ut32_t
)0x00000001

	)

1102 
	#ADC_SMPR2_SMP0_1
 ((
ut32_t
)0x00000002

	)

1103 
	#ADC_SMPR2_SMP0_2
 ((
ut32_t
)0x00000004

	)

1104 
	#ADC_SMPR2_SMP1
 ((
ut32_t
)0x00000038

	)

1105 
	#ADC_SMPR2_SMP1_0
 ((
ut32_t
)0x00000008

	)

1106 
	#ADC_SMPR2_SMP1_1
 ((
ut32_t
)0x00000010

	)

1107 
	#ADC_SMPR2_SMP1_2
 ((
ut32_t
)0x00000020

	)

1108 
	#ADC_SMPR2_SMP2
 ((
ut32_t
)0x000001C0

	)

1109 
	#ADC_SMPR2_SMP2_0
 ((
ut32_t
)0x00000040

	)

1110 
	#ADC_SMPR2_SMP2_1
 ((
ut32_t
)0x00000080

	)

1111 
	#ADC_SMPR2_SMP2_2
 ((
ut32_t
)0x00000100

	)

1112 
	#ADC_SMPR2_SMP3
 ((
ut32_t
)0x00000E00

	)

1113 
	#ADC_SMPR2_SMP3_0
 ((
ut32_t
)0x00000200

	)

1114 
	#ADC_SMPR2_SMP3_1
 ((
ut32_t
)0x00000400

	)

1115 
	#ADC_SMPR2_SMP3_2
 ((
ut32_t
)0x00000800

	)

1116 
	#ADC_SMPR2_SMP4
 ((
ut32_t
)0x00007000

	)

1117 
	#ADC_SMPR2_SMP4_0
 ((
ut32_t
)0x00001000

	)

1118 
	#ADC_SMPR2_SMP4_1
 ((
ut32_t
)0x00002000

	)

1119 
	#ADC_SMPR2_SMP4_2
 ((
ut32_t
)0x00004000

	)

1120 
	#ADC_SMPR2_SMP5
 ((
ut32_t
)0x00038000

	)

1121 
	#ADC_SMPR2_SMP5_0
 ((
ut32_t
)0x00008000

	)

1122 
	#ADC_SMPR2_SMP5_1
 ((
ut32_t
)0x00010000

	)

1123 
	#ADC_SMPR2_SMP5_2
 ((
ut32_t
)0x00020000

	)

1124 
	#ADC_SMPR2_SMP6
 ((
ut32_t
)0x001C0000

	)

1125 
	#ADC_SMPR2_SMP6_0
 ((
ut32_t
)0x00040000

	)

1126 
	#ADC_SMPR2_SMP6_1
 ((
ut32_t
)0x00080000

	)

1127 
	#ADC_SMPR2_SMP6_2
 ((
ut32_t
)0x00100000

	)

1128 
	#ADC_SMPR2_SMP7
 ((
ut32_t
)0x00E00000

	)

1129 
	#ADC_SMPR2_SMP7_0
 ((
ut32_t
)0x00200000

	)

1130 
	#ADC_SMPR2_SMP7_1
 ((
ut32_t
)0x00400000

	)

1131 
	#ADC_SMPR2_SMP7_2
 ((
ut32_t
)0x00800000

	)

1132 
	#ADC_SMPR2_SMP8
 ((
ut32_t
)0x07000000

	)

1133 
	#ADC_SMPR2_SMP8_0
 ((
ut32_t
)0x01000000

	)

1134 
	#ADC_SMPR2_SMP8_1
 ((
ut32_t
)0x02000000

	)

1135 
	#ADC_SMPR2_SMP8_2
 ((
ut32_t
)0x04000000

	)

1136 
	#ADC_SMPR2_SMP9
 ((
ut32_t
)0x38000000

	)

1137 
	#ADC_SMPR2_SMP9_0
 ((
ut32_t
)0x08000000

	)

1138 
	#ADC_SMPR2_SMP9_1
 ((
ut32_t
)0x10000000

	)

1139 
	#ADC_SMPR2_SMP9_2
 ((
ut32_t
)0x20000000

	)

1142 
	#ADC_JOFR1_JOFFSET1
 ((
ut16_t
)0x0FFF

	)

1145 
	#ADC_JOFR2_JOFFSET2
 ((
ut16_t
)0x0FFF

	)

1148 
	#ADC_JOFR3_JOFFSET3
 ((
ut16_t
)0x0FFF

	)

1151 
	#ADC_JOFR4_JOFFSET4
 ((
ut16_t
)0x0FFF

	)

1154 
	#ADC_HTR_HT
 ((
ut16_t
)0x0FFF

	)

1157 
	#ADC_LTR_LT
 ((
ut16_t
)0x0FFF

	)

1160 
	#ADC_SQR1_SQ13
 ((
ut32_t
)0x0000001F

	)

1161 
	#ADC_SQR1_SQ13_0
 ((
ut32_t
)0x00000001

	)

1162 
	#ADC_SQR1_SQ13_1
 ((
ut32_t
)0x00000002

	)

1163 
	#ADC_SQR1_SQ13_2
 ((
ut32_t
)0x00000004

	)

1164 
	#ADC_SQR1_SQ13_3
 ((
ut32_t
)0x00000008

	)

1165 
	#ADC_SQR1_SQ13_4
 ((
ut32_t
)0x00000010

	)

1166 
	#ADC_SQR1_SQ14
 ((
ut32_t
)0x000003E0

	)

1167 
	#ADC_SQR1_SQ14_0
 ((
ut32_t
)0x00000020

	)

1168 
	#ADC_SQR1_SQ14_1
 ((
ut32_t
)0x00000040

	)

1169 
	#ADC_SQR1_SQ14_2
 ((
ut32_t
)0x00000080

	)

1170 
	#ADC_SQR1_SQ14_3
 ((
ut32_t
)0x00000100

	)

1171 
	#ADC_SQR1_SQ14_4
 ((
ut32_t
)0x00000200

	)

1172 
	#ADC_SQR1_SQ15
 ((
ut32_t
)0x00007C00

	)

1173 
	#ADC_SQR1_SQ15_0
 ((
ut32_t
)0x00000400

	)

1174 
	#ADC_SQR1_SQ15_1
 ((
ut32_t
)0x00000800

	)

1175 
	#ADC_SQR1_SQ15_2
 ((
ut32_t
)0x00001000

	)

1176 
	#ADC_SQR1_SQ15_3
 ((
ut32_t
)0x00002000

	)

1177 
	#ADC_SQR1_SQ15_4
 ((
ut32_t
)0x00004000

	)

1178 
	#ADC_SQR1_SQ16
 ((
ut32_t
)0x000F8000

	)

1179 
	#ADC_SQR1_SQ16_0
 ((
ut32_t
)0x00008000

	)

1180 
	#ADC_SQR1_SQ16_1
 ((
ut32_t
)0x00010000

	)

1181 
	#ADC_SQR1_SQ16_2
 ((
ut32_t
)0x00020000

	)

1182 
	#ADC_SQR1_SQ16_3
 ((
ut32_t
)0x00040000

	)

1183 
	#ADC_SQR1_SQ16_4
 ((
ut32_t
)0x00080000

	)

1184 
	#ADC_SQR1_L
 ((
ut32_t
)0x00F00000

	)

1185 
	#ADC_SQR1_L_0
 ((
ut32_t
)0x00100000

	)

1186 
	#ADC_SQR1_L_1
 ((
ut32_t
)0x00200000

	)

1187 
	#ADC_SQR1_L_2
 ((
ut32_t
)0x00400000

	)

1188 
	#ADC_SQR1_L_3
 ((
ut32_t
)0x00800000

	)

1191 
	#ADC_SQR2_SQ7
 ((
ut32_t
)0x0000001F

	)

1192 
	#ADC_SQR2_SQ7_0
 ((
ut32_t
)0x00000001

	)

1193 
	#ADC_SQR2_SQ7_1
 ((
ut32_t
)0x00000002

	)

1194 
	#ADC_SQR2_SQ7_2
 ((
ut32_t
)0x00000004

	)

1195 
	#ADC_SQR2_SQ7_3
 ((
ut32_t
)0x00000008

	)

1196 
	#ADC_SQR2_SQ7_4
 ((
ut32_t
)0x00000010

	)

1197 
	#ADC_SQR2_SQ8
 ((
ut32_t
)0x000003E0

	)

1198 
	#ADC_SQR2_SQ8_0
 ((
ut32_t
)0x00000020

	)

1199 
	#ADC_SQR2_SQ8_1
 ((
ut32_t
)0x00000040

	)

1200 
	#ADC_SQR2_SQ8_2
 ((
ut32_t
)0x00000080

	)

1201 
	#ADC_SQR2_SQ8_3
 ((
ut32_t
)0x00000100

	)

1202 
	#ADC_SQR2_SQ8_4
 ((
ut32_t
)0x00000200

	)

1203 
	#ADC_SQR2_SQ9
 ((
ut32_t
)0x00007C00

	)

1204 
	#ADC_SQR2_SQ9_0
 ((
ut32_t
)0x00000400

	)

1205 
	#ADC_SQR2_SQ9_1
 ((
ut32_t
)0x00000800

	)

1206 
	#ADC_SQR2_SQ9_2
 ((
ut32_t
)0x00001000

	)

1207 
	#ADC_SQR2_SQ9_3
 ((
ut32_t
)0x00002000

	)

1208 
	#ADC_SQR2_SQ9_4
 ((
ut32_t
)0x00004000

	)

1209 
	#ADC_SQR2_SQ10
 ((
ut32_t
)0x000F8000

	)

1210 
	#ADC_SQR2_SQ10_0
 ((
ut32_t
)0x00008000

	)

1211 
	#ADC_SQR2_SQ10_1
 ((
ut32_t
)0x00010000

	)

1212 
	#ADC_SQR2_SQ10_2
 ((
ut32_t
)0x00020000

	)

1213 
	#ADC_SQR2_SQ10_3
 ((
ut32_t
)0x00040000

	)

1214 
	#ADC_SQR2_SQ10_4
 ((
ut32_t
)0x00080000

	)

1215 
	#ADC_SQR2_SQ11
 ((
ut32_t
)0x01F00000

	)

1216 
	#ADC_SQR2_SQ11_0
 ((
ut32_t
)0x00100000

	)

1217 
	#ADC_SQR2_SQ11_1
 ((
ut32_t
)0x00200000

	)

1218 
	#ADC_SQR2_SQ11_2
 ((
ut32_t
)0x00400000

	)

1219 
	#ADC_SQR2_SQ11_3
 ((
ut32_t
)0x00800000

	)

1220 
	#ADC_SQR2_SQ11_4
 ((
ut32_t
)0x01000000

	)

1221 
	#ADC_SQR2_SQ12
 ((
ut32_t
)0x3E000000

	)

1222 
	#ADC_SQR2_SQ12_0
 ((
ut32_t
)0x02000000

	)

1223 
	#ADC_SQR2_SQ12_1
 ((
ut32_t
)0x04000000

	)

1224 
	#ADC_SQR2_SQ12_2
 ((
ut32_t
)0x08000000

	)

1225 
	#ADC_SQR2_SQ12_3
 ((
ut32_t
)0x10000000

	)

1226 
	#ADC_SQR2_SQ12_4
 ((
ut32_t
)0x20000000

	)

1229 
	#ADC_SQR3_SQ1
 ((
ut32_t
)0x0000001F

	)

1230 
	#ADC_SQR3_SQ1_0
 ((
ut32_t
)0x00000001

	)

1231 
	#ADC_SQR3_SQ1_1
 ((
ut32_t
)0x00000002

	)

1232 
	#ADC_SQR3_SQ1_2
 ((
ut32_t
)0x00000004

	)

1233 
	#ADC_SQR3_SQ1_3
 ((
ut32_t
)0x00000008

	)

1234 
	#ADC_SQR3_SQ1_4
 ((
ut32_t
)0x00000010

	)

1235 
	#ADC_SQR3_SQ2
 ((
ut32_t
)0x000003E0

	)

1236 
	#ADC_SQR3_SQ2_0
 ((
ut32_t
)0x00000020

	)

1237 
	#ADC_SQR3_SQ2_1
 ((
ut32_t
)0x00000040

	)

1238 
	#ADC_SQR3_SQ2_2
 ((
ut32_t
)0x00000080

	)

1239 
	#ADC_SQR3_SQ2_3
 ((
ut32_t
)0x00000100

	)

1240 
	#ADC_SQR3_SQ2_4
 ((
ut32_t
)0x00000200

	)

1241 
	#ADC_SQR3_SQ3
 ((
ut32_t
)0x00007C00

	)

1242 
	#ADC_SQR3_SQ3_0
 ((
ut32_t
)0x00000400

	)

1243 
	#ADC_SQR3_SQ3_1
 ((
ut32_t
)0x00000800

	)

1244 
	#ADC_SQR3_SQ3_2
 ((
ut32_t
)0x00001000

	)

1245 
	#ADC_SQR3_SQ3_3
 ((
ut32_t
)0x00002000

	)

1246 
	#ADC_SQR3_SQ3_4
 ((
ut32_t
)0x00004000

	)

1247 
	#ADC_SQR3_SQ4
 ((
ut32_t
)0x000F8000

	)

1248 
	#ADC_SQR3_SQ4_0
 ((
ut32_t
)0x00008000

	)

1249 
	#ADC_SQR3_SQ4_1
 ((
ut32_t
)0x00010000

	)

1250 
	#ADC_SQR3_SQ4_2
 ((
ut32_t
)0x00020000

	)

1251 
	#ADC_SQR3_SQ4_3
 ((
ut32_t
)0x00040000

	)

1252 
	#ADC_SQR3_SQ4_4
 ((
ut32_t
)0x00080000

	)

1253 
	#ADC_SQR3_SQ5
 ((
ut32_t
)0x01F00000

	)

1254 
	#ADC_SQR3_SQ5_0
 ((
ut32_t
)0x00100000

	)

1255 
	#ADC_SQR3_SQ5_1
 ((
ut32_t
)0x00200000

	)

1256 
	#ADC_SQR3_SQ5_2
 ((
ut32_t
)0x00400000

	)

1257 
	#ADC_SQR3_SQ5_3
 ((
ut32_t
)0x00800000

	)

1258 
	#ADC_SQR3_SQ5_4
 ((
ut32_t
)0x01000000

	)

1259 
	#ADC_SQR3_SQ6
 ((
ut32_t
)0x3E000000

	)

1260 
	#ADC_SQR3_SQ6_0
 ((
ut32_t
)0x02000000

	)

1261 
	#ADC_SQR3_SQ6_1
 ((
ut32_t
)0x04000000

	)

1262 
	#ADC_SQR3_SQ6_2
 ((
ut32_t
)0x08000000

	)

1263 
	#ADC_SQR3_SQ6_3
 ((
ut32_t
)0x10000000

	)

1264 
	#ADC_SQR3_SQ6_4
 ((
ut32_t
)0x20000000

	)

1267 
	#ADC_JSQR_JSQ1
 ((
ut32_t
)0x0000001F

	)

1268 
	#ADC_JSQR_JSQ1_0
 ((
ut32_t
)0x00000001

	)

1269 
	#ADC_JSQR_JSQ1_1
 ((
ut32_t
)0x00000002

	)

1270 
	#ADC_JSQR_JSQ1_2
 ((
ut32_t
)0x00000004

	)

1271 
	#ADC_JSQR_JSQ1_3
 ((
ut32_t
)0x00000008

	)

1272 
	#ADC_JSQR_JSQ1_4
 ((
ut32_t
)0x00000010

	)

1273 
	#ADC_JSQR_JSQ2
 ((
ut32_t
)0x000003E0

	)

1274 
	#ADC_JSQR_JSQ2_0
 ((
ut32_t
)0x00000020

	)

1275 
	#ADC_JSQR_JSQ2_1
 ((
ut32_t
)0x00000040

	)

1276 
	#ADC_JSQR_JSQ2_2
 ((
ut32_t
)0x00000080

	)

1277 
	#ADC_JSQR_JSQ2_3
 ((
ut32_t
)0x00000100

	)

1278 
	#ADC_JSQR_JSQ2_4
 ((
ut32_t
)0x00000200

	)

1279 
	#ADC_JSQR_JSQ3
 ((
ut32_t
)0x00007C00

	)

1280 
	#ADC_JSQR_JSQ3_0
 ((
ut32_t
)0x00000400

	)

1281 
	#ADC_JSQR_JSQ3_1
 ((
ut32_t
)0x00000800

	)

1282 
	#ADC_JSQR_JSQ3_2
 ((
ut32_t
)0x00001000

	)

1283 
	#ADC_JSQR_JSQ3_3
 ((
ut32_t
)0x00002000

	)

1284 
	#ADC_JSQR_JSQ3_4
 ((
ut32_t
)0x00004000

	)

1285 
	#ADC_JSQR_JSQ4
 ((
ut32_t
)0x000F8000

	)

1286 
	#ADC_JSQR_JSQ4_0
 ((
ut32_t
)0x00008000

	)

1287 
	#ADC_JSQR_JSQ4_1
 ((
ut32_t
)0x00010000

	)

1288 
	#ADC_JSQR_JSQ4_2
 ((
ut32_t
)0x00020000

	)

1289 
	#ADC_JSQR_JSQ4_3
 ((
ut32_t
)0x00040000

	)

1290 
	#ADC_JSQR_JSQ4_4
 ((
ut32_t
)0x00080000

	)

1291 
	#ADC_JSQR_JL
 ((
ut32_t
)0x00300000

	)

1292 
	#ADC_JSQR_JL_0
 ((
ut32_t
)0x00100000

	)

1293 
	#ADC_JSQR_JL_1
 ((
ut32_t
)0x00200000

	)

1296 
	#ADC_JDR1_JDATA
 ((
ut16_t
)0xFFFF

	)

1299 
	#ADC_JDR2_JDATA
 ((
ut16_t
)0xFFFF

	)

1302 
	#ADC_JDR3_JDATA
 ((
ut16_t
)0xFFFF

	)

1305 
	#ADC_JDR4_JDATA
 ((
ut16_t
)0xFFFF

	)

1308 
	#ADC_DR_DATA
 ((
ut32_t
)0x0000FFFF

	)

1318 
	#COMP_CSR_COMP1EN
 ((
ut32_t
)0x00000001

	)

1319 
	#COMP_CSR_COMP1SW1
 ((
ut32_t
)0x00000002

	)

1320 
	#COMP_CSR_COMP1MODE
 ((
ut32_t
)0x0000000C

	)

1321 
	#COMP_CSR_COMP1MODE_0
 ((
ut32_t
)0x00000004

	)

1322 
	#COMP_CSR_COMP1MODE_1
 ((
ut32_t
)0x00000008

	)

1323 
	#COMP_CSR_COMP1INSEL
 ((
ut32_t
)0x00000070

	)

1324 
	#COMP_CSR_COMP1INSEL_0
 ((
ut32_t
)0x00000010

	)

1325 
	#COMP_CSR_COMP1INSEL_1
 ((
ut32_t
)0x00000020

	)

1326 
	#COMP_CSR_COMP1INSEL_2
 ((
ut32_t
)0x00000040

	)

1327 
	#COMP_CSR_COMP1OUTSEL
 ((
ut32_t
)0x00000700

	)

1328 
	#COMP_CSR_COMP1OUTSEL_0
 ((
ut32_t
)0x00000100

	)

1329 
	#COMP_CSR_COMP1OUTSEL_1
 ((
ut32_t
)0x00000200

	)

1330 
	#COMP_CSR_COMP1OUTSEL_2
 ((
ut32_t
)0x00000400

	)

1331 
	#COMP_CSR_COMP1POL
 ((
ut32_t
)0x00000800

	)

1332 
	#COMP_CSR_COMP1HYST
 ((
ut32_t
)0x00003000

	)

1333 
	#COMP_CSR_COMP1HYST_0
 ((
ut32_t
)0x00001000

	)

1334 
	#COMP_CSR_COMP1HYST_1
 ((
ut32_t
)0x00002000

	)

1335 
	#COMP_CSR_COMP1OUT
 ((
ut32_t
)0x00004000

	)

1336 
	#COMP_CSR_COMP1LOCK
 ((
ut32_t
)0x00008000

	)

1338 
	#COMP_CSR_COMP2EN
 ((
ut32_t
)0x00010000

	)

1339 
	#COMP_CSR_COMP2MODE
 ((
ut32_t
)0x000C0000

	)

1340 
	#COMP_CSR_COMP2MODE_0
 ((
ut32_t
)0x00040000

	)

1341 
	#COMP_CSR_COMP2MODE_1
 ((
ut32_t
)0x00080000

	)

1342 
	#COMP_CSR_COMP2INSEL
 ((
ut32_t
)0x00700000

	)

1343 
	#COMP_CSR_COMP2INSEL_0
 ((
ut32_t
)0x00100000

	)

1344 
	#COMP_CSR_COMP2INSEL_1
 ((
ut32_t
)0x00200000

	)

1345 
	#COMP_CSR_COMP2INSEL_2
 ((
ut32_t
)0x00400000

	)

1346 
	#COMP_CSR_WNDWEN
 ((
ut32_t
)0x00800000

	)

1347 
	#COMP_CSR_COMP2OUTSEL
 ((
ut32_t
)0x07000000

	)

1348 
	#COMP_CSR_COMP2OUTSEL_0
 ((
ut32_t
)0x01000000

	)

1349 
	#COMP_CSR_COMP2OUTSEL_1
 ((
ut32_t
)0x02000000

	)

1350 
	#COMP_CSR_COMP2OUTSEL_2
 ((
ut32_t
)0x04000000

	)

1351 
	#COMP_CSR_COMP2POL
 ((
ut32_t
)0x08000000

	)

1352 
	#COMP_CSR_COMP2HYST
 ((
ut32_t
)0x30000000

	)

1353 
	#COMP_CSR_COMP2HYST_0
 ((
ut32_t
)0x10000000

	)

1354 
	#COMP_CSR_COMP2HYST_1
 ((
ut32_t
)0x20000000

	)

1355 
	#COMP_CSR_COMP2OUT
 ((
ut32_t
)0x40000000

	)

1356 
	#COMP_CSR_COMP2LOCK
 ((
ut32_t
)0x80000000

	)

1364 
	#CAN_MCR_INRQ
 ((
ut16_t
)0x0001

	)

1365 
	#CAN_MCR_SLEEP
 ((
ut16_t
)0x0002

	)

1366 
	#CAN_MCR_TXFP
 ((
ut16_t
)0x0004

	)

1367 
	#CAN_MCR_RFLM
 ((
ut16_t
)0x0008

	)

1368 
	#CAN_MCR_NART
 ((
ut16_t
)0x0010

	)

1369 
	#CAN_MCR_AWUM
 ((
ut16_t
)0x0020

	)

1370 
	#CAN_MCR_ABOM
 ((
ut16_t
)0x0040

	)

1371 
	#CAN_MCR_TTCM
 ((
ut16_t
)0x0080

	)

1372 
	#CAN_MCR_RESET
 ((
ut16_t
)0x8000

	)

1375 
	#CAN_MSR_INAK
 ((
ut16_t
)0x0001

	)

1376 
	#CAN_MSR_SLAK
 ((
ut16_t
)0x0002

	)

1377 
	#CAN_MSR_ERRI
 ((
ut16_t
)0x0004

	)

1378 
	#CAN_MSR_WKUI
 ((
ut16_t
)0x0008

	)

1379 
	#CAN_MSR_SLAKI
 ((
ut16_t
)0x0010

	)

1380 
	#CAN_MSR_TXM
 ((
ut16_t
)0x0100

	)

1381 
	#CAN_MSR_RXM
 ((
ut16_t
)0x0200

	)

1382 
	#CAN_MSR_SAMP
 ((
ut16_t
)0x0400

	)

1383 
	#CAN_MSR_RX
 ((
ut16_t
)0x0800

	)

1386 
	#CAN_TSR_RQCP0
 ((
ut32_t
)0x00000001

	)

1387 
	#CAN_TSR_TXOK0
 ((
ut32_t
)0x00000002

	)

1388 
	#CAN_TSR_ALST0
 ((
ut32_t
)0x00000004

	)

1389 
	#CAN_TSR_TERR0
 ((
ut32_t
)0x00000008

	)

1390 
	#CAN_TSR_ABRQ0
 ((
ut32_t
)0x00000080

	)

1391 
	#CAN_TSR_RQCP1
 ((
ut32_t
)0x00000100

	)

1392 
	#CAN_TSR_TXOK1
 ((
ut32_t
)0x00000200

	)

1393 
	#CAN_TSR_ALST1
 ((
ut32_t
)0x00000400

	)

1394 
	#CAN_TSR_TERR1
 ((
ut32_t
)0x00000800

	)

1395 
	#CAN_TSR_ABRQ1
 ((
ut32_t
)0x00008000

	)

1396 
	#CAN_TSR_RQCP2
 ((
ut32_t
)0x00010000

	)

1397 
	#CAN_TSR_TXOK2
 ((
ut32_t
)0x00020000

	)

1398 
	#CAN_TSR_ALST2
 ((
ut32_t
)0x00040000

	)

1399 
	#CAN_TSR_TERR2
 ((
ut32_t
)0x00080000

	)

1400 
	#CAN_TSR_ABRQ2
 ((
ut32_t
)0x00800000

	)

1401 
	#CAN_TSR_CODE
 ((
ut32_t
)0x03000000

	)

1403 
	#CAN_TSR_TME
 ((
ut32_t
)0x1C000000

	)

1404 
	#CAN_TSR_TME0
 ((
ut32_t
)0x04000000

	)

1405 
	#CAN_TSR_TME1
 ((
ut32_t
)0x08000000

	)

1406 
	#CAN_TSR_TME2
 ((
ut32_t
)0x10000000

	)

1408 
	#CAN_TSR_LOW
 ((
ut32_t
)0xE0000000

	)

1409 
	#CAN_TSR_LOW0
 ((
ut32_t
)0x20000000

	)

1410 
	#CAN_TSR_LOW1
 ((
ut32_t
)0x40000000

	)

1411 
	#CAN_TSR_LOW2
 ((
ut32_t
)0x80000000

	)

1414 
	#CAN_RF0R_FMP0
 ((
ut8_t
)0x03

	)

1415 
	#CAN_RF0R_FULL0
 ((
ut8_t
)0x08

	)

1416 
	#CAN_RF0R_FOVR0
 ((
ut8_t
)0x10

	)

1417 
	#CAN_RF0R_RFOM0
 ((
ut8_t
)0x20

	)

1420 
	#CAN_RF1R_FMP1
 ((
ut8_t
)0x03

	)

1421 
	#CAN_RF1R_FULL1
 ((
ut8_t
)0x08

	)

1422 
	#CAN_RF1R_FOVR1
 ((
ut8_t
)0x10

	)

1423 
	#CAN_RF1R_RFOM1
 ((
ut8_t
)0x20

	)

1426 
	#CAN_IER_TMEIE
 ((
ut32_t
)0x00000001

	)

1427 
	#CAN_IER_FMPIE0
 ((
ut32_t
)0x00000002

	)

1428 
	#CAN_IER_FFIE0
 ((
ut32_t
)0x00000004

	)

1429 
	#CAN_IER_FOVIE0
 ((
ut32_t
)0x00000008

	)

1430 
	#CAN_IER_FMPIE1
 ((
ut32_t
)0x00000010

	)

1431 
	#CAN_IER_FFIE1
 ((
ut32_t
)0x00000020

	)

1432 
	#CAN_IER_FOVIE1
 ((
ut32_t
)0x00000040

	)

1433 
	#CAN_IER_EWGIE
 ((
ut32_t
)0x00000100

	)

1434 
	#CAN_IER_EPVIE
 ((
ut32_t
)0x00000200

	)

1435 
	#CAN_IER_BOFIE
 ((
ut32_t
)0x00000400

	)

1436 
	#CAN_IER_LECIE
 ((
ut32_t
)0x00000800

	)

1437 
	#CAN_IER_ERRIE
 ((
ut32_t
)0x00008000

	)

1438 
	#CAN_IER_WKUIE
 ((
ut32_t
)0x00010000

	)

1439 
	#CAN_IER_SLKIE
 ((
ut32_t
)0x00020000

	)

1442 
	#CAN_ESR_EWGF
 ((
ut32_t
)0x00000001

	)

1443 
	#CAN_ESR_EPVF
 ((
ut32_t
)0x00000002

	)

1444 
	#CAN_ESR_BOFF
 ((
ut32_t
)0x00000004

	)

1446 
	#CAN_ESR_LEC
 ((
ut32_t
)0x00000070

	)

1447 
	#CAN_ESR_LEC_0
 ((
ut32_t
)0x00000010

	)

1448 
	#CAN_ESR_LEC_1
 ((
ut32_t
)0x00000020

	)

1449 
	#CAN_ESR_LEC_2
 ((
ut32_t
)0x00000040

	)

1451 
	#CAN_ESR_TEC
 ((
ut32_t
)0x00FF0000

	)

1452 
	#CAN_ESR_REC
 ((
ut32_t
)0xFF000000

	)

1455 
	#CAN_BTR_BRP
 ((
ut32_t
)0x000003FF

	)

1456 
	#CAN_BTR_TS1
 ((
ut32_t
)0x000F0000

	)

1457 
	#CAN_BTR_TS2
 ((
ut32_t
)0x00700000

	)

1458 
	#CAN_BTR_SJW
 ((
ut32_t
)0x03000000

	)

1459 
	#CAN_BTR_LBKM
 ((
ut32_t
)0x40000000

	)

1460 
	#CAN_BTR_SILM
 ((
ut32_t
)0x80000000

	)

1464 
	#CAN_TI0R_TXRQ
 ((
ut32_t
)0x00000001

	)

1465 
	#CAN_TI0R_RTR
 ((
ut32_t
)0x00000002

	)

1466 
	#CAN_TI0R_IDE
 ((
ut32_t
)0x00000004

	)

1467 
	#CAN_TI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

1468 
	#CAN_TI0R_STID
 ((
ut32_t
)0xFFE00000

	)

1471 
	#CAN_TDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

1472 
	#CAN_TDT0R_TGT
 ((
ut32_t
)0x00000100

	)

1473 
	#CAN_TDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

1476 
	#CAN_TDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

1477 
	#CAN_TDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

1478 
	#CAN_TDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

1479 
	#CAN_TDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

1482 
	#CAN_TDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

1483 
	#CAN_TDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

1484 
	#CAN_TDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

1485 
	#CAN_TDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

1488 
	#CAN_TI1R_TXRQ
 ((
ut32_t
)0x00000001

	)

1489 
	#CAN_TI1R_RTR
 ((
ut32_t
)0x00000002

	)

1490 
	#CAN_TI1R_IDE
 ((
ut32_t
)0x00000004

	)

1491 
	#CAN_TI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

1492 
	#CAN_TI1R_STID
 ((
ut32_t
)0xFFE00000

	)

1495 
	#CAN_TDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

1496 
	#CAN_TDT1R_TGT
 ((
ut32_t
)0x00000100

	)

1497 
	#CAN_TDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

1500 
	#CAN_TDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

1501 
	#CAN_TDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

1502 
	#CAN_TDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

1503 
	#CAN_TDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

1506 
	#CAN_TDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

1507 
	#CAN_TDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

1508 
	#CAN_TDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

1509 
	#CAN_TDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

1512 
	#CAN_TI2R_TXRQ
 ((
ut32_t
)0x00000001

	)

1513 
	#CAN_TI2R_RTR
 ((
ut32_t
)0x00000002

	)

1514 
	#CAN_TI2R_IDE
 ((
ut32_t
)0x00000004

	)

1515 
	#CAN_TI2R_EXID
 ((
ut32_t
)0x001FFFF8

	)

1516 
	#CAN_TI2R_STID
 ((
ut32_t
)0xFFE00000

	)

1519 
	#CAN_TDT2R_DLC
 ((
ut32_t
)0x0000000F

	)

1520 
	#CAN_TDT2R_TGT
 ((
ut32_t
)0x00000100

	)

1521 
	#CAN_TDT2R_TIME
 ((
ut32_t
)0xFFFF0000

	)

1524 
	#CAN_TDL2R_DATA0
 ((
ut32_t
)0x000000FF

	)

1525 
	#CAN_TDL2R_DATA1
 ((
ut32_t
)0x0000FF00

	)

1526 
	#CAN_TDL2R_DATA2
 ((
ut32_t
)0x00FF0000

	)

1527 
	#CAN_TDL2R_DATA3
 ((
ut32_t
)0xFF000000

	)

1530 
	#CAN_TDH2R_DATA4
 ((
ut32_t
)0x000000FF

	)

1531 
	#CAN_TDH2R_DATA5
 ((
ut32_t
)0x0000FF00

	)

1532 
	#CAN_TDH2R_DATA6
 ((
ut32_t
)0x00FF0000

	)

1533 
	#CAN_TDH2R_DATA7
 ((
ut32_t
)0xFF000000

	)

1536 
	#CAN_RI0R_RTR
 ((
ut32_t
)0x00000002

	)

1537 
	#CAN_RI0R_IDE
 ((
ut32_t
)0x00000004

	)

1538 
	#CAN_RI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

1539 
	#CAN_RI0R_STID
 ((
ut32_t
)0xFFE00000

	)

1542 
	#CAN_RDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

1543 
	#CAN_RDT0R_FMI
 ((
ut32_t
)0x0000FF00

	)

1544 
	#CAN_RDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

1547 
	#CAN_RDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

1548 
	#CAN_RDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

1549 
	#CAN_RDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

1550 
	#CAN_RDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

1553 
	#CAN_RDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

1554 
	#CAN_RDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

1555 
	#CAN_RDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

1556 
	#CAN_RDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

1559 
	#CAN_RI1R_RTR
 ((
ut32_t
)0x00000002

	)

1560 
	#CAN_RI1R_IDE
 ((
ut32_t
)0x00000004

	)

1561 
	#CAN_RI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

1562 
	#CAN_RI1R_STID
 ((
ut32_t
)0xFFE00000

	)

1565 
	#CAN_RDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

1566 
	#CAN_RDT1R_FMI
 ((
ut32_t
)0x0000FF00

	)

1567 
	#CAN_RDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

1570 
	#CAN_RDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

1571 
	#CAN_RDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

1572 
	#CAN_RDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

1573 
	#CAN_RDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

1576 
	#CAN_RDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

1577 
	#CAN_RDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

1578 
	#CAN_RDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

1579 
	#CAN_RDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

1583 
	#CAN_FMR_FINIT
 ((
ut8_t
)0x01

	)

1586 
	#CAN_FM1R_FBM
 ((
ut16_t
)0x3FFF

	)

1587 
	#CAN_FM1R_FBM0
 ((
ut16_t
)0x0001

	)

1588 
	#CAN_FM1R_FBM1
 ((
ut16_t
)0x0002

	)

1589 
	#CAN_FM1R_FBM2
 ((
ut16_t
)0x0004

	)

1590 
	#CAN_FM1R_FBM3
 ((
ut16_t
)0x0008

	)

1591 
	#CAN_FM1R_FBM4
 ((
ut16_t
)0x0010

	)

1592 
	#CAN_FM1R_FBM5
 ((
ut16_t
)0x0020

	)

1593 
	#CAN_FM1R_FBM6
 ((
ut16_t
)0x0040

	)

1594 
	#CAN_FM1R_FBM7
 ((
ut16_t
)0x0080

	)

1595 
	#CAN_FM1R_FBM8
 ((
ut16_t
)0x0100

	)

1596 
	#CAN_FM1R_FBM9
 ((
ut16_t
)0x0200

	)

1597 
	#CAN_FM1R_FBM10
 ((
ut16_t
)0x0400

	)

1598 
	#CAN_FM1R_FBM11
 ((
ut16_t
)0x0800

	)

1599 
	#CAN_FM1R_FBM12
 ((
ut16_t
)0x1000

	)

1600 
	#CAN_FM1R_FBM13
 ((
ut16_t
)0x2000

	)

1603 
	#CAN_FS1R_FSC
 ((
ut16_t
)0x3FFF

	)

1604 
	#CAN_FS1R_FSC0
 ((
ut16_t
)0x0001

	)

1605 
	#CAN_FS1R_FSC1
 ((
ut16_t
)0x0002

	)

1606 
	#CAN_FS1R_FSC2
 ((
ut16_t
)0x0004

	)

1607 
	#CAN_FS1R_FSC3
 ((
ut16_t
)0x0008

	)

1608 
	#CAN_FS1R_FSC4
 ((
ut16_t
)0x0010

	)

1609 
	#CAN_FS1R_FSC5
 ((
ut16_t
)0x0020

	)

1610 
	#CAN_FS1R_FSC6
 ((
ut16_t
)0x0040

	)

1611 
	#CAN_FS1R_FSC7
 ((
ut16_t
)0x0080

	)

1612 
	#CAN_FS1R_FSC8
 ((
ut16_t
)0x0100

	)

1613 
	#CAN_FS1R_FSC9
 ((
ut16_t
)0x0200

	)

1614 
	#CAN_FS1R_FSC10
 ((
ut16_t
)0x0400

	)

1615 
	#CAN_FS1R_FSC11
 ((
ut16_t
)0x0800

	)

1616 
	#CAN_FS1R_FSC12
 ((
ut16_t
)0x1000

	)

1617 
	#CAN_FS1R_FSC13
 ((
ut16_t
)0x2000

	)

1620 
	#CAN_FFA1R_FFA
 ((
ut16_t
)0x3FFF

	)

1621 
	#CAN_FFA1R_FFA0
 ((
ut16_t
)0x0001

	)

1622 
	#CAN_FFA1R_FFA1
 ((
ut16_t
)0x0002

	)

1623 
	#CAN_FFA1R_FFA2
 ((
ut16_t
)0x0004

	)

1624 
	#CAN_FFA1R_FFA3
 ((
ut16_t
)0x0008

	)

1625 
	#CAN_FFA1R_FFA4
 ((
ut16_t
)0x0010

	)

1626 
	#CAN_FFA1R_FFA5
 ((
ut16_t
)0x0020

	)

1627 
	#CAN_FFA1R_FFA6
 ((
ut16_t
)0x0040

	)

1628 
	#CAN_FFA1R_FFA7
 ((
ut16_t
)0x0080

	)

1629 
	#CAN_FFA1R_FFA8
 ((
ut16_t
)0x0100

	)

1630 
	#CAN_FFA1R_FFA9
 ((
ut16_t
)0x0200

	)

1631 
	#CAN_FFA1R_FFA10
 ((
ut16_t
)0x0400

	)

1632 
	#CAN_FFA1R_FFA11
 ((
ut16_t
)0x0800

	)

1633 
	#CAN_FFA1R_FFA12
 ((
ut16_t
)0x1000

	)

1634 
	#CAN_FFA1R_FFA13
 ((
ut16_t
)0x2000

	)

1637 
	#CAN_FA1R_FACT
 ((
ut16_t
)0x3FFF

	)

1638 
	#CAN_FA1R_FACT0
 ((
ut16_t
)0x0001

	)

1639 
	#CAN_FA1R_FACT1
 ((
ut16_t
)0x0002

	)

1640 
	#CAN_FA1R_FACT2
 ((
ut16_t
)0x0004

	)

1641 
	#CAN_FA1R_FACT3
 ((
ut16_t
)0x0008

	)

1642 
	#CAN_FA1R_FACT4
 ((
ut16_t
)0x0010

	)

1643 
	#CAN_FA1R_FACT5
 ((
ut16_t
)0x0020

	)

1644 
	#CAN_FA1R_FACT6
 ((
ut16_t
)0x0040

	)

1645 
	#CAN_FA1R_FACT7
 ((
ut16_t
)0x0080

	)

1646 
	#CAN_FA1R_FACT8
 ((
ut16_t
)0x0100

	)

1647 
	#CAN_FA1R_FACT9
 ((
ut16_t
)0x0200

	)

1648 
	#CAN_FA1R_FACT10
 ((
ut16_t
)0x0400

	)

1649 
	#CAN_FA1R_FACT11
 ((
ut16_t
)0x0800

	)

1650 
	#CAN_FA1R_FACT12
 ((
ut16_t
)0x1000

	)

1651 
	#CAN_FA1R_FACT13
 ((
ut16_t
)0x2000

	)

1654 
	#CAN_F0R1_FB0
 ((
ut32_t
)0x00000001

	)

1655 
	#CAN_F0R1_FB1
 ((
ut32_t
)0x00000002

	)

1656 
	#CAN_F0R1_FB2
 ((
ut32_t
)0x00000004

	)

1657 
	#CAN_F0R1_FB3
 ((
ut32_t
)0x00000008

	)

1658 
	#CAN_F0R1_FB4
 ((
ut32_t
)0x00000010

	)

1659 
	#CAN_F0R1_FB5
 ((
ut32_t
)0x00000020

	)

1660 
	#CAN_F0R1_FB6
 ((
ut32_t
)0x00000040

	)

1661 
	#CAN_F0R1_FB7
 ((
ut32_t
)0x00000080

	)

1662 
	#CAN_F0R1_FB8
 ((
ut32_t
)0x00000100

	)

1663 
	#CAN_F0R1_FB9
 ((
ut32_t
)0x00000200

	)

1664 
	#CAN_F0R1_FB10
 ((
ut32_t
)0x00000400

	)

1665 
	#CAN_F0R1_FB11
 ((
ut32_t
)0x00000800

	)

1666 
	#CAN_F0R1_FB12
 ((
ut32_t
)0x00001000

	)

1667 
	#CAN_F0R1_FB13
 ((
ut32_t
)0x00002000

	)

1668 
	#CAN_F0R1_FB14
 ((
ut32_t
)0x00004000

	)

1669 
	#CAN_F0R1_FB15
 ((
ut32_t
)0x00008000

	)

1670 
	#CAN_F0R1_FB16
 ((
ut32_t
)0x00010000

	)

1671 
	#CAN_F0R1_FB17
 ((
ut32_t
)0x00020000

	)

1672 
	#CAN_F0R1_FB18
 ((
ut32_t
)0x00040000

	)

1673 
	#CAN_F0R1_FB19
 ((
ut32_t
)0x00080000

	)

1674 
	#CAN_F0R1_FB20
 ((
ut32_t
)0x00100000

	)

1675 
	#CAN_F0R1_FB21
 ((
ut32_t
)0x00200000

	)

1676 
	#CAN_F0R1_FB22
 ((
ut32_t
)0x00400000

	)

1677 
	#CAN_F0R1_FB23
 ((
ut32_t
)0x00800000

	)

1678 
	#CAN_F0R1_FB24
 ((
ut32_t
)0x01000000

	)

1679 
	#CAN_F0R1_FB25
 ((
ut32_t
)0x02000000

	)

1680 
	#CAN_F0R1_FB26
 ((
ut32_t
)0x04000000

	)

1681 
	#CAN_F0R1_FB27
 ((
ut32_t
)0x08000000

	)

1682 
	#CAN_F0R1_FB28
 ((
ut32_t
)0x10000000

	)

1683 
	#CAN_F0R1_FB29
 ((
ut32_t
)0x20000000

	)

1684 
	#CAN_F0R1_FB30
 ((
ut32_t
)0x40000000

	)

1685 
	#CAN_F0R1_FB31
 ((
ut32_t
)0x80000000

	)

1688 
	#CAN_F1R1_FB0
 ((
ut32_t
)0x00000001

	)

1689 
	#CAN_F1R1_FB1
 ((
ut32_t
)0x00000002

	)

1690 
	#CAN_F1R1_FB2
 ((
ut32_t
)0x00000004

	)

1691 
	#CAN_F1R1_FB3
 ((
ut32_t
)0x00000008

	)

1692 
	#CAN_F1R1_FB4
 ((
ut32_t
)0x00000010

	)

1693 
	#CAN_F1R1_FB5
 ((
ut32_t
)0x00000020

	)

1694 
	#CAN_F1R1_FB6
 ((
ut32_t
)0x00000040

	)

1695 
	#CAN_F1R1_FB7
 ((
ut32_t
)0x00000080

	)

1696 
	#CAN_F1R1_FB8
 ((
ut32_t
)0x00000100

	)

1697 
	#CAN_F1R1_FB9
 ((
ut32_t
)0x00000200

	)

1698 
	#CAN_F1R1_FB10
 ((
ut32_t
)0x00000400

	)

1699 
	#CAN_F1R1_FB11
 ((
ut32_t
)0x00000800

	)

1700 
	#CAN_F1R1_FB12
 ((
ut32_t
)0x00001000

	)

1701 
	#CAN_F1R1_FB13
 ((
ut32_t
)0x00002000

	)

1702 
	#CAN_F1R1_FB14
 ((
ut32_t
)0x00004000

	)

1703 
	#CAN_F1R1_FB15
 ((
ut32_t
)0x00008000

	)

1704 
	#CAN_F1R1_FB16
 ((
ut32_t
)0x00010000

	)

1705 
	#CAN_F1R1_FB17
 ((
ut32_t
)0x00020000

	)

1706 
	#CAN_F1R1_FB18
 ((
ut32_t
)0x00040000

	)

1707 
	#CAN_F1R1_FB19
 ((
ut32_t
)0x00080000

	)

1708 
	#CAN_F1R1_FB20
 ((
ut32_t
)0x00100000

	)

1709 
	#CAN_F1R1_FB21
 ((
ut32_t
)0x00200000

	)

1710 
	#CAN_F1R1_FB22
 ((
ut32_t
)0x00400000

	)

1711 
	#CAN_F1R1_FB23
 ((
ut32_t
)0x00800000

	)

1712 
	#CAN_F1R1_FB24
 ((
ut32_t
)0x01000000

	)

1713 
	#CAN_F1R1_FB25
 ((
ut32_t
)0x02000000

	)

1714 
	#CAN_F1R1_FB26
 ((
ut32_t
)0x04000000

	)

1715 
	#CAN_F1R1_FB27
 ((
ut32_t
)0x08000000

	)

1716 
	#CAN_F1R1_FB28
 ((
ut32_t
)0x10000000

	)

1717 
	#CAN_F1R1_FB29
 ((
ut32_t
)0x20000000

	)

1718 
	#CAN_F1R1_FB30
 ((
ut32_t
)0x40000000

	)

1719 
	#CAN_F1R1_FB31
 ((
ut32_t
)0x80000000

	)

1722 
	#CAN_F2R1_FB0
 ((
ut32_t
)0x00000001

	)

1723 
	#CAN_F2R1_FB1
 ((
ut32_t
)0x00000002

	)

1724 
	#CAN_F2R1_FB2
 ((
ut32_t
)0x00000004

	)

1725 
	#CAN_F2R1_FB3
 ((
ut32_t
)0x00000008

	)

1726 
	#CAN_F2R1_FB4
 ((
ut32_t
)0x00000010

	)

1727 
	#CAN_F2R1_FB5
 ((
ut32_t
)0x00000020

	)

1728 
	#CAN_F2R1_FB6
 ((
ut32_t
)0x00000040

	)

1729 
	#CAN_F2R1_FB7
 ((
ut32_t
)0x00000080

	)

1730 
	#CAN_F2R1_FB8
 ((
ut32_t
)0x00000100

	)

1731 
	#CAN_F2R1_FB9
 ((
ut32_t
)0x00000200

	)

1732 
	#CAN_F2R1_FB10
 ((
ut32_t
)0x00000400

	)

1733 
	#CAN_F2R1_FB11
 ((
ut32_t
)0x00000800

	)

1734 
	#CAN_F2R1_FB12
 ((
ut32_t
)0x00001000

	)

1735 
	#CAN_F2R1_FB13
 ((
ut32_t
)0x00002000

	)

1736 
	#CAN_F2R1_FB14
 ((
ut32_t
)0x00004000

	)

1737 
	#CAN_F2R1_FB15
 ((
ut32_t
)0x00008000

	)

1738 
	#CAN_F2R1_FB16
 ((
ut32_t
)0x00010000

	)

1739 
	#CAN_F2R1_FB17
 ((
ut32_t
)0x00020000

	)

1740 
	#CAN_F2R1_FB18
 ((
ut32_t
)0x00040000

	)

1741 
	#CAN_F2R1_FB19
 ((
ut32_t
)0x00080000

	)

1742 
	#CAN_F2R1_FB20
 ((
ut32_t
)0x00100000

	)

1743 
	#CAN_F2R1_FB21
 ((
ut32_t
)0x00200000

	)

1744 
	#CAN_F2R1_FB22
 ((
ut32_t
)0x00400000

	)

1745 
	#CAN_F2R1_FB23
 ((
ut32_t
)0x00800000

	)

1746 
	#CAN_F2R1_FB24
 ((
ut32_t
)0x01000000

	)

1747 
	#CAN_F2R1_FB25
 ((
ut32_t
)0x02000000

	)

1748 
	#CAN_F2R1_FB26
 ((
ut32_t
)0x04000000

	)

1749 
	#CAN_F2R1_FB27
 ((
ut32_t
)0x08000000

	)

1750 
	#CAN_F2R1_FB28
 ((
ut32_t
)0x10000000

	)

1751 
	#CAN_F2R1_FB29
 ((
ut32_t
)0x20000000

	)

1752 
	#CAN_F2R1_FB30
 ((
ut32_t
)0x40000000

	)

1753 
	#CAN_F2R1_FB31
 ((
ut32_t
)0x80000000

	)

1756 
	#CAN_F3R1_FB0
 ((
ut32_t
)0x00000001

	)

1757 
	#CAN_F3R1_FB1
 ((
ut32_t
)0x00000002

	)

1758 
	#CAN_F3R1_FB2
 ((
ut32_t
)0x00000004

	)

1759 
	#CAN_F3R1_FB3
 ((
ut32_t
)0x00000008

	)

1760 
	#CAN_F3R1_FB4
 ((
ut32_t
)0x00000010

	)

1761 
	#CAN_F3R1_FB5
 ((
ut32_t
)0x00000020

	)

1762 
	#CAN_F3R1_FB6
 ((
ut32_t
)0x00000040

	)

1763 
	#CAN_F3R1_FB7
 ((
ut32_t
)0x00000080

	)

1764 
	#CAN_F3R1_FB8
 ((
ut32_t
)0x00000100

	)

1765 
	#CAN_F3R1_FB9
 ((
ut32_t
)0x00000200

	)

1766 
	#CAN_F3R1_FB10
 ((
ut32_t
)0x00000400

	)

1767 
	#CAN_F3R1_FB11
 ((
ut32_t
)0x00000800

	)

1768 
	#CAN_F3R1_FB12
 ((
ut32_t
)0x00001000

	)

1769 
	#CAN_F3R1_FB13
 ((
ut32_t
)0x00002000

	)

1770 
	#CAN_F3R1_FB14
 ((
ut32_t
)0x00004000

	)

1771 
	#CAN_F3R1_FB15
 ((
ut32_t
)0x00008000

	)

1772 
	#CAN_F3R1_FB16
 ((
ut32_t
)0x00010000

	)

1773 
	#CAN_F3R1_FB17
 ((
ut32_t
)0x00020000

	)

1774 
	#CAN_F3R1_FB18
 ((
ut32_t
)0x00040000

	)

1775 
	#CAN_F3R1_FB19
 ((
ut32_t
)0x00080000

	)

1776 
	#CAN_F3R1_FB20
 ((
ut32_t
)0x00100000

	)

1777 
	#CAN_F3R1_FB21
 ((
ut32_t
)0x00200000

	)

1778 
	#CAN_F3R1_FB22
 ((
ut32_t
)0x00400000

	)

1779 
	#CAN_F3R1_FB23
 ((
ut32_t
)0x00800000

	)

1780 
	#CAN_F3R1_FB24
 ((
ut32_t
)0x01000000

	)

1781 
	#CAN_F3R1_FB25
 ((
ut32_t
)0x02000000

	)

1782 
	#CAN_F3R1_FB26
 ((
ut32_t
)0x04000000

	)

1783 
	#CAN_F3R1_FB27
 ((
ut32_t
)0x08000000

	)

1784 
	#CAN_F3R1_FB28
 ((
ut32_t
)0x10000000

	)

1785 
	#CAN_F3R1_FB29
 ((
ut32_t
)0x20000000

	)

1786 
	#CAN_F3R1_FB30
 ((
ut32_t
)0x40000000

	)

1787 
	#CAN_F3R1_FB31
 ((
ut32_t
)0x80000000

	)

1790 
	#CAN_F4R1_FB0
 ((
ut32_t
)0x00000001

	)

1791 
	#CAN_F4R1_FB1
 ((
ut32_t
)0x00000002

	)

1792 
	#CAN_F4R1_FB2
 ((
ut32_t
)0x00000004

	)

1793 
	#CAN_F4R1_FB3
 ((
ut32_t
)0x00000008

	)

1794 
	#CAN_F4R1_FB4
 ((
ut32_t
)0x00000010

	)

1795 
	#CAN_F4R1_FB5
 ((
ut32_t
)0x00000020

	)

1796 
	#CAN_F4R1_FB6
 ((
ut32_t
)0x00000040

	)

1797 
	#CAN_F4R1_FB7
 ((
ut32_t
)0x00000080

	)

1798 
	#CAN_F4R1_FB8
 ((
ut32_t
)0x00000100

	)

1799 
	#CAN_F4R1_FB9
 ((
ut32_t
)0x00000200

	)

1800 
	#CAN_F4R1_FB10
 ((
ut32_t
)0x00000400

	)

1801 
	#CAN_F4R1_FB11
 ((
ut32_t
)0x00000800

	)

1802 
	#CAN_F4R1_FB12
 ((
ut32_t
)0x00001000

	)

1803 
	#CAN_F4R1_FB13
 ((
ut32_t
)0x00002000

	)

1804 
	#CAN_F4R1_FB14
 ((
ut32_t
)0x00004000

	)

1805 
	#CAN_F4R1_FB15
 ((
ut32_t
)0x00008000

	)

1806 
	#CAN_F4R1_FB16
 ((
ut32_t
)0x00010000

	)

1807 
	#CAN_F4R1_FB17
 ((
ut32_t
)0x00020000

	)

1808 
	#CAN_F4R1_FB18
 ((
ut32_t
)0x00040000

	)

1809 
	#CAN_F4R1_FB19
 ((
ut32_t
)0x00080000

	)

1810 
	#CAN_F4R1_FB20
 ((
ut32_t
)0x00100000

	)

1811 
	#CAN_F4R1_FB21
 ((
ut32_t
)0x00200000

	)

1812 
	#CAN_F4R1_FB22
 ((
ut32_t
)0x00400000

	)

1813 
	#CAN_F4R1_FB23
 ((
ut32_t
)0x00800000

	)

1814 
	#CAN_F4R1_FB24
 ((
ut32_t
)0x01000000

	)

1815 
	#CAN_F4R1_FB25
 ((
ut32_t
)0x02000000

	)

1816 
	#CAN_F4R1_FB26
 ((
ut32_t
)0x04000000

	)

1817 
	#CAN_F4R1_FB27
 ((
ut32_t
)0x08000000

	)

1818 
	#CAN_F4R1_FB28
 ((
ut32_t
)0x10000000

	)

1819 
	#CAN_F4R1_FB29
 ((
ut32_t
)0x20000000

	)

1820 
	#CAN_F4R1_FB30
 ((
ut32_t
)0x40000000

	)

1821 
	#CAN_F4R1_FB31
 ((
ut32_t
)0x80000000

	)

1824 
	#CAN_F5R1_FB0
 ((
ut32_t
)0x00000001

	)

1825 
	#CAN_F5R1_FB1
 ((
ut32_t
)0x00000002

	)

1826 
	#CAN_F5R1_FB2
 ((
ut32_t
)0x00000004

	)

1827 
	#CAN_F5R1_FB3
 ((
ut32_t
)0x00000008

	)

1828 
	#CAN_F5R1_FB4
 ((
ut32_t
)0x00000010

	)

1829 
	#CAN_F5R1_FB5
 ((
ut32_t
)0x00000020

	)

1830 
	#CAN_F5R1_FB6
 ((
ut32_t
)0x00000040

	)

1831 
	#CAN_F5R1_FB7
 ((
ut32_t
)0x00000080

	)

1832 
	#CAN_F5R1_FB8
 ((
ut32_t
)0x00000100

	)

1833 
	#CAN_F5R1_FB9
 ((
ut32_t
)0x00000200

	)

1834 
	#CAN_F5R1_FB10
 ((
ut32_t
)0x00000400

	)

1835 
	#CAN_F5R1_FB11
 ((
ut32_t
)0x00000800

	)

1836 
	#CAN_F5R1_FB12
 ((
ut32_t
)0x00001000

	)

1837 
	#CAN_F5R1_FB13
 ((
ut32_t
)0x00002000

	)

1838 
	#CAN_F5R1_FB14
 ((
ut32_t
)0x00004000

	)

1839 
	#CAN_F5R1_FB15
 ((
ut32_t
)0x00008000

	)

1840 
	#CAN_F5R1_FB16
 ((
ut32_t
)0x00010000

	)

1841 
	#CAN_F5R1_FB17
 ((
ut32_t
)0x00020000

	)

1842 
	#CAN_F5R1_FB18
 ((
ut32_t
)0x00040000

	)

1843 
	#CAN_F5R1_FB19
 ((
ut32_t
)0x00080000

	)

1844 
	#CAN_F5R1_FB20
 ((
ut32_t
)0x00100000

	)

1845 
	#CAN_F5R1_FB21
 ((
ut32_t
)0x00200000

	)

1846 
	#CAN_F5R1_FB22
 ((
ut32_t
)0x00400000

	)

1847 
	#CAN_F5R1_FB23
 ((
ut32_t
)0x00800000

	)

1848 
	#CAN_F5R1_FB24
 ((
ut32_t
)0x01000000

	)

1849 
	#CAN_F5R1_FB25
 ((
ut32_t
)0x02000000

	)

1850 
	#CAN_F5R1_FB26
 ((
ut32_t
)0x04000000

	)

1851 
	#CAN_F5R1_FB27
 ((
ut32_t
)0x08000000

	)

1852 
	#CAN_F5R1_FB28
 ((
ut32_t
)0x10000000

	)

1853 
	#CAN_F5R1_FB29
 ((
ut32_t
)0x20000000

	)

1854 
	#CAN_F5R1_FB30
 ((
ut32_t
)0x40000000

	)

1855 
	#CAN_F5R1_FB31
 ((
ut32_t
)0x80000000

	)

1858 
	#CAN_F6R1_FB0
 ((
ut32_t
)0x00000001

	)

1859 
	#CAN_F6R1_FB1
 ((
ut32_t
)0x00000002

	)

1860 
	#CAN_F6R1_FB2
 ((
ut32_t
)0x00000004

	)

1861 
	#CAN_F6R1_FB3
 ((
ut32_t
)0x00000008

	)

1862 
	#CAN_F6R1_FB4
 ((
ut32_t
)0x00000010

	)

1863 
	#CAN_F6R1_FB5
 ((
ut32_t
)0x00000020

	)

1864 
	#CAN_F6R1_FB6
 ((
ut32_t
)0x00000040

	)

1865 
	#CAN_F6R1_FB7
 ((
ut32_t
)0x00000080

	)

1866 
	#CAN_F6R1_FB8
 ((
ut32_t
)0x00000100

	)

1867 
	#CAN_F6R1_FB9
 ((
ut32_t
)0x00000200

	)

1868 
	#CAN_F6R1_FB10
 ((
ut32_t
)0x00000400

	)

1869 
	#CAN_F6R1_FB11
 ((
ut32_t
)0x00000800

	)

1870 
	#CAN_F6R1_FB12
 ((
ut32_t
)0x00001000

	)

1871 
	#CAN_F6R1_FB13
 ((
ut32_t
)0x00002000

	)

1872 
	#CAN_F6R1_FB14
 ((
ut32_t
)0x00004000

	)

1873 
	#CAN_F6R1_FB15
 ((
ut32_t
)0x00008000

	)

1874 
	#CAN_F6R1_FB16
 ((
ut32_t
)0x00010000

	)

1875 
	#CAN_F6R1_FB17
 ((
ut32_t
)0x00020000

	)

1876 
	#CAN_F6R1_FB18
 ((
ut32_t
)0x00040000

	)

1877 
	#CAN_F6R1_FB19
 ((
ut32_t
)0x00080000

	)

1878 
	#CAN_F6R1_FB20
 ((
ut32_t
)0x00100000

	)

1879 
	#CAN_F6R1_FB21
 ((
ut32_t
)0x00200000

	)

1880 
	#CAN_F6R1_FB22
 ((
ut32_t
)0x00400000

	)

1881 
	#CAN_F6R1_FB23
 ((
ut32_t
)0x00800000

	)

1882 
	#CAN_F6R1_FB24
 ((
ut32_t
)0x01000000

	)

1883 
	#CAN_F6R1_FB25
 ((
ut32_t
)0x02000000

	)

1884 
	#CAN_F6R1_FB26
 ((
ut32_t
)0x04000000

	)

1885 
	#CAN_F6R1_FB27
 ((
ut32_t
)0x08000000

	)

1886 
	#CAN_F6R1_FB28
 ((
ut32_t
)0x10000000

	)

1887 
	#CAN_F6R1_FB29
 ((
ut32_t
)0x20000000

	)

1888 
	#CAN_F6R1_FB30
 ((
ut32_t
)0x40000000

	)

1889 
	#CAN_F6R1_FB31
 ((
ut32_t
)0x80000000

	)

1892 
	#CAN_F7R1_FB0
 ((
ut32_t
)0x00000001

	)

1893 
	#CAN_F7R1_FB1
 ((
ut32_t
)0x00000002

	)

1894 
	#CAN_F7R1_FB2
 ((
ut32_t
)0x00000004

	)

1895 
	#CAN_F7R1_FB3
 ((
ut32_t
)0x00000008

	)

1896 
	#CAN_F7R1_FB4
 ((
ut32_t
)0x00000010

	)

1897 
	#CAN_F7R1_FB5
 ((
ut32_t
)0x00000020

	)

1898 
	#CAN_F7R1_FB6
 ((
ut32_t
)0x00000040

	)

1899 
	#CAN_F7R1_FB7
 ((
ut32_t
)0x00000080

	)

1900 
	#CAN_F7R1_FB8
 ((
ut32_t
)0x00000100

	)

1901 
	#CAN_F7R1_FB9
 ((
ut32_t
)0x00000200

	)

1902 
	#CAN_F7R1_FB10
 ((
ut32_t
)0x00000400

	)

1903 
	#CAN_F7R1_FB11
 ((
ut32_t
)0x00000800

	)

1904 
	#CAN_F7R1_FB12
 ((
ut32_t
)0x00001000

	)

1905 
	#CAN_F7R1_FB13
 ((
ut32_t
)0x00002000

	)

1906 
	#CAN_F7R1_FB14
 ((
ut32_t
)0x00004000

	)

1907 
	#CAN_F7R1_FB15
 ((
ut32_t
)0x00008000

	)

1908 
	#CAN_F7R1_FB16
 ((
ut32_t
)0x00010000

	)

1909 
	#CAN_F7R1_FB17
 ((
ut32_t
)0x00020000

	)

1910 
	#CAN_F7R1_FB18
 ((
ut32_t
)0x00040000

	)

1911 
	#CAN_F7R1_FB19
 ((
ut32_t
)0x00080000

	)

1912 
	#CAN_F7R1_FB20
 ((
ut32_t
)0x00100000

	)

1913 
	#CAN_F7R1_FB21
 ((
ut32_t
)0x00200000

	)

1914 
	#CAN_F7R1_FB22
 ((
ut32_t
)0x00400000

	)

1915 
	#CAN_F7R1_FB23
 ((
ut32_t
)0x00800000

	)

1916 
	#CAN_F7R1_FB24
 ((
ut32_t
)0x01000000

	)

1917 
	#CAN_F7R1_FB25
 ((
ut32_t
)0x02000000

	)

1918 
	#CAN_F7R1_FB26
 ((
ut32_t
)0x04000000

	)

1919 
	#CAN_F7R1_FB27
 ((
ut32_t
)0x08000000

	)

1920 
	#CAN_F7R1_FB28
 ((
ut32_t
)0x10000000

	)

1921 
	#CAN_F7R1_FB29
 ((
ut32_t
)0x20000000

	)

1922 
	#CAN_F7R1_FB30
 ((
ut32_t
)0x40000000

	)

1923 
	#CAN_F7R1_FB31
 ((
ut32_t
)0x80000000

	)

1926 
	#CAN_F8R1_FB0
 ((
ut32_t
)0x00000001

	)

1927 
	#CAN_F8R1_FB1
 ((
ut32_t
)0x00000002

	)

1928 
	#CAN_F8R1_FB2
 ((
ut32_t
)0x00000004

	)

1929 
	#CAN_F8R1_FB3
 ((
ut32_t
)0x00000008

	)

1930 
	#CAN_F8R1_FB4
 ((
ut32_t
)0x00000010

	)

1931 
	#CAN_F8R1_FB5
 ((
ut32_t
)0x00000020

	)

1932 
	#CAN_F8R1_FB6
 ((
ut32_t
)0x00000040

	)

1933 
	#CAN_F8R1_FB7
 ((
ut32_t
)0x00000080

	)

1934 
	#CAN_F8R1_FB8
 ((
ut32_t
)0x00000100

	)

1935 
	#CAN_F8R1_FB9
 ((
ut32_t
)0x00000200

	)

1936 
	#CAN_F8R1_FB10
 ((
ut32_t
)0x00000400

	)

1937 
	#CAN_F8R1_FB11
 ((
ut32_t
)0x00000800

	)

1938 
	#CAN_F8R1_FB12
 ((
ut32_t
)0x00001000

	)

1939 
	#CAN_F8R1_FB13
 ((
ut32_t
)0x00002000

	)

1940 
	#CAN_F8R1_FB14
 ((
ut32_t
)0x00004000

	)

1941 
	#CAN_F8R1_FB15
 ((
ut32_t
)0x00008000

	)

1942 
	#CAN_F8R1_FB16
 ((
ut32_t
)0x00010000

	)

1943 
	#CAN_F8R1_FB17
 ((
ut32_t
)0x00020000

	)

1944 
	#CAN_F8R1_FB18
 ((
ut32_t
)0x00040000

	)

1945 
	#CAN_F8R1_FB19
 ((
ut32_t
)0x00080000

	)

1946 
	#CAN_F8R1_FB20
 ((
ut32_t
)0x00100000

	)

1947 
	#CAN_F8R1_FB21
 ((
ut32_t
)0x00200000

	)

1948 
	#CAN_F8R1_FB22
 ((
ut32_t
)0x00400000

	)

1949 
	#CAN_F8R1_FB23
 ((
ut32_t
)0x00800000

	)

1950 
	#CAN_F8R1_FB24
 ((
ut32_t
)0x01000000

	)

1951 
	#CAN_F8R1_FB25
 ((
ut32_t
)0x02000000

	)

1952 
	#CAN_F8R1_FB26
 ((
ut32_t
)0x04000000

	)

1953 
	#CAN_F8R1_FB27
 ((
ut32_t
)0x08000000

	)

1954 
	#CAN_F8R1_FB28
 ((
ut32_t
)0x10000000

	)

1955 
	#CAN_F8R1_FB29
 ((
ut32_t
)0x20000000

	)

1956 
	#CAN_F8R1_FB30
 ((
ut32_t
)0x40000000

	)

1957 
	#CAN_F8R1_FB31
 ((
ut32_t
)0x80000000

	)

1960 
	#CAN_F9R1_FB0
 ((
ut32_t
)0x00000001

	)

1961 
	#CAN_F9R1_FB1
 ((
ut32_t
)0x00000002

	)

1962 
	#CAN_F9R1_FB2
 ((
ut32_t
)0x00000004

	)

1963 
	#CAN_F9R1_FB3
 ((
ut32_t
)0x00000008

	)

1964 
	#CAN_F9R1_FB4
 ((
ut32_t
)0x00000010

	)

1965 
	#CAN_F9R1_FB5
 ((
ut32_t
)0x00000020

	)

1966 
	#CAN_F9R1_FB6
 ((
ut32_t
)0x00000040

	)

1967 
	#CAN_F9R1_FB7
 ((
ut32_t
)0x00000080

	)

1968 
	#CAN_F9R1_FB8
 ((
ut32_t
)0x00000100

	)

1969 
	#CAN_F9R1_FB9
 ((
ut32_t
)0x00000200

	)

1970 
	#CAN_F9R1_FB10
 ((
ut32_t
)0x00000400

	)

1971 
	#CAN_F9R1_FB11
 ((
ut32_t
)0x00000800

	)

1972 
	#CAN_F9R1_FB12
 ((
ut32_t
)0x00001000

	)

1973 
	#CAN_F9R1_FB13
 ((
ut32_t
)0x00002000

	)

1974 
	#CAN_F9R1_FB14
 ((
ut32_t
)0x00004000

	)

1975 
	#CAN_F9R1_FB15
 ((
ut32_t
)0x00008000

	)

1976 
	#CAN_F9R1_FB16
 ((
ut32_t
)0x00010000

	)

1977 
	#CAN_F9R1_FB17
 ((
ut32_t
)0x00020000

	)

1978 
	#CAN_F9R1_FB18
 ((
ut32_t
)0x00040000

	)

1979 
	#CAN_F9R1_FB19
 ((
ut32_t
)0x00080000

	)

1980 
	#CAN_F9R1_FB20
 ((
ut32_t
)0x00100000

	)

1981 
	#CAN_F9R1_FB21
 ((
ut32_t
)0x00200000

	)

1982 
	#CAN_F9R1_FB22
 ((
ut32_t
)0x00400000

	)

1983 
	#CAN_F9R1_FB23
 ((
ut32_t
)0x00800000

	)

1984 
	#CAN_F9R1_FB24
 ((
ut32_t
)0x01000000

	)

1985 
	#CAN_F9R1_FB25
 ((
ut32_t
)0x02000000

	)

1986 
	#CAN_F9R1_FB26
 ((
ut32_t
)0x04000000

	)

1987 
	#CAN_F9R1_FB27
 ((
ut32_t
)0x08000000

	)

1988 
	#CAN_F9R1_FB28
 ((
ut32_t
)0x10000000

	)

1989 
	#CAN_F9R1_FB29
 ((
ut32_t
)0x20000000

	)

1990 
	#CAN_F9R1_FB30
 ((
ut32_t
)0x40000000

	)

1991 
	#CAN_F9R1_FB31
 ((
ut32_t
)0x80000000

	)

1994 
	#CAN_F10R1_FB0
 ((
ut32_t
)0x00000001

	)

1995 
	#CAN_F10R1_FB1
 ((
ut32_t
)0x00000002

	)

1996 
	#CAN_F10R1_FB2
 ((
ut32_t
)0x00000004

	)

1997 
	#CAN_F10R1_FB3
 ((
ut32_t
)0x00000008

	)

1998 
	#CAN_F10R1_FB4
 ((
ut32_t
)0x00000010

	)

1999 
	#CAN_F10R1_FB5
 ((
ut32_t
)0x00000020

	)

2000 
	#CAN_F10R1_FB6
 ((
ut32_t
)0x00000040

	)

2001 
	#CAN_F10R1_FB7
 ((
ut32_t
)0x00000080

	)

2002 
	#CAN_F10R1_FB8
 ((
ut32_t
)0x00000100

	)

2003 
	#CAN_F10R1_FB9
 ((
ut32_t
)0x00000200

	)

2004 
	#CAN_F10R1_FB10
 ((
ut32_t
)0x00000400

	)

2005 
	#CAN_F10R1_FB11
 ((
ut32_t
)0x00000800

	)

2006 
	#CAN_F10R1_FB12
 ((
ut32_t
)0x00001000

	)

2007 
	#CAN_F10R1_FB13
 ((
ut32_t
)0x00002000

	)

2008 
	#CAN_F10R1_FB14
 ((
ut32_t
)0x00004000

	)

2009 
	#CAN_F10R1_FB15
 ((
ut32_t
)0x00008000

	)

2010 
	#CAN_F10R1_FB16
 ((
ut32_t
)0x00010000

	)

2011 
	#CAN_F10R1_FB17
 ((
ut32_t
)0x00020000

	)

2012 
	#CAN_F10R1_FB18
 ((
ut32_t
)0x00040000

	)

2013 
	#CAN_F10R1_FB19
 ((
ut32_t
)0x00080000

	)

2014 
	#CAN_F10R1_FB20
 ((
ut32_t
)0x00100000

	)

2015 
	#CAN_F10R1_FB21
 ((
ut32_t
)0x00200000

	)

2016 
	#CAN_F10R1_FB22
 ((
ut32_t
)0x00400000

	)

2017 
	#CAN_F10R1_FB23
 ((
ut32_t
)0x00800000

	)

2018 
	#CAN_F10R1_FB24
 ((
ut32_t
)0x01000000

	)

2019 
	#CAN_F10R1_FB25
 ((
ut32_t
)0x02000000

	)

2020 
	#CAN_F10R1_FB26
 ((
ut32_t
)0x04000000

	)

2021 
	#CAN_F10R1_FB27
 ((
ut32_t
)0x08000000

	)

2022 
	#CAN_F10R1_FB28
 ((
ut32_t
)0x10000000

	)

2023 
	#CAN_F10R1_FB29
 ((
ut32_t
)0x20000000

	)

2024 
	#CAN_F10R1_FB30
 ((
ut32_t
)0x40000000

	)

2025 
	#CAN_F10R1_FB31
 ((
ut32_t
)0x80000000

	)

2028 
	#CAN_F11R1_FB0
 ((
ut32_t
)0x00000001

	)

2029 
	#CAN_F11R1_FB1
 ((
ut32_t
)0x00000002

	)

2030 
	#CAN_F11R1_FB2
 ((
ut32_t
)0x00000004

	)

2031 
	#CAN_F11R1_FB3
 ((
ut32_t
)0x00000008

	)

2032 
	#CAN_F11R1_FB4
 ((
ut32_t
)0x00000010

	)

2033 
	#CAN_F11R1_FB5
 ((
ut32_t
)0x00000020

	)

2034 
	#CAN_F11R1_FB6
 ((
ut32_t
)0x00000040

	)

2035 
	#CAN_F11R1_FB7
 ((
ut32_t
)0x00000080

	)

2036 
	#CAN_F11R1_FB8
 ((
ut32_t
)0x00000100

	)

2037 
	#CAN_F11R1_FB9
 ((
ut32_t
)0x00000200

	)

2038 
	#CAN_F11R1_FB10
 ((
ut32_t
)0x00000400

	)

2039 
	#CAN_F11R1_FB11
 ((
ut32_t
)0x00000800

	)

2040 
	#CAN_F11R1_FB12
 ((
ut32_t
)0x00001000

	)

2041 
	#CAN_F11R1_FB13
 ((
ut32_t
)0x00002000

	)

2042 
	#CAN_F11R1_FB14
 ((
ut32_t
)0x00004000

	)

2043 
	#CAN_F11R1_FB15
 ((
ut32_t
)0x00008000

	)

2044 
	#CAN_F11R1_FB16
 ((
ut32_t
)0x00010000

	)

2045 
	#CAN_F11R1_FB17
 ((
ut32_t
)0x00020000

	)

2046 
	#CAN_F11R1_FB18
 ((
ut32_t
)0x00040000

	)

2047 
	#CAN_F11R1_FB19
 ((
ut32_t
)0x00080000

	)

2048 
	#CAN_F11R1_FB20
 ((
ut32_t
)0x00100000

	)

2049 
	#CAN_F11R1_FB21
 ((
ut32_t
)0x00200000

	)

2050 
	#CAN_F11R1_FB22
 ((
ut32_t
)0x00400000

	)

2051 
	#CAN_F11R1_FB23
 ((
ut32_t
)0x00800000

	)

2052 
	#CAN_F11R1_FB24
 ((
ut32_t
)0x01000000

	)

2053 
	#CAN_F11R1_FB25
 ((
ut32_t
)0x02000000

	)

2054 
	#CAN_F11R1_FB26
 ((
ut32_t
)0x04000000

	)

2055 
	#CAN_F11R1_FB27
 ((
ut32_t
)0x08000000

	)

2056 
	#CAN_F11R1_FB28
 ((
ut32_t
)0x10000000

	)

2057 
	#CAN_F11R1_FB29
 ((
ut32_t
)0x20000000

	)

2058 
	#CAN_F11R1_FB30
 ((
ut32_t
)0x40000000

	)

2059 
	#CAN_F11R1_FB31
 ((
ut32_t
)0x80000000

	)

2062 
	#CAN_F12R1_FB0
 ((
ut32_t
)0x00000001

	)

2063 
	#CAN_F12R1_FB1
 ((
ut32_t
)0x00000002

	)

2064 
	#CAN_F12R1_FB2
 ((
ut32_t
)0x00000004

	)

2065 
	#CAN_F12R1_FB3
 ((
ut32_t
)0x00000008

	)

2066 
	#CAN_F12R1_FB4
 ((
ut32_t
)0x00000010

	)

2067 
	#CAN_F12R1_FB5
 ((
ut32_t
)0x00000020

	)

2068 
	#CAN_F12R1_FB6
 ((
ut32_t
)0x00000040

	)

2069 
	#CAN_F12R1_FB7
 ((
ut32_t
)0x00000080

	)

2070 
	#CAN_F12R1_FB8
 ((
ut32_t
)0x00000100

	)

2071 
	#CAN_F12R1_FB9
 ((
ut32_t
)0x00000200

	)

2072 
	#CAN_F12R1_FB10
 ((
ut32_t
)0x00000400

	)

2073 
	#CAN_F12R1_FB11
 ((
ut32_t
)0x00000800

	)

2074 
	#CAN_F12R1_FB12
 ((
ut32_t
)0x00001000

	)

2075 
	#CAN_F12R1_FB13
 ((
ut32_t
)0x00002000

	)

2076 
	#CAN_F12R1_FB14
 ((
ut32_t
)0x00004000

	)

2077 
	#CAN_F12R1_FB15
 ((
ut32_t
)0x00008000

	)

2078 
	#CAN_F12R1_FB16
 ((
ut32_t
)0x00010000

	)

2079 
	#CAN_F12R1_FB17
 ((
ut32_t
)0x00020000

	)

2080 
	#CAN_F12R1_FB18
 ((
ut32_t
)0x00040000

	)

2081 
	#CAN_F12R1_FB19
 ((
ut32_t
)0x00080000

	)

2082 
	#CAN_F12R1_FB20
 ((
ut32_t
)0x00100000

	)

2083 
	#CAN_F12R1_FB21
 ((
ut32_t
)0x00200000

	)

2084 
	#CAN_F12R1_FB22
 ((
ut32_t
)0x00400000

	)

2085 
	#CAN_F12R1_FB23
 ((
ut32_t
)0x00800000

	)

2086 
	#CAN_F12R1_FB24
 ((
ut32_t
)0x01000000

	)

2087 
	#CAN_F12R1_FB25
 ((
ut32_t
)0x02000000

	)

2088 
	#CAN_F12R1_FB26
 ((
ut32_t
)0x04000000

	)

2089 
	#CAN_F12R1_FB27
 ((
ut32_t
)0x08000000

	)

2090 
	#CAN_F12R1_FB28
 ((
ut32_t
)0x10000000

	)

2091 
	#CAN_F12R1_FB29
 ((
ut32_t
)0x20000000

	)

2092 
	#CAN_F12R1_FB30
 ((
ut32_t
)0x40000000

	)

2093 
	#CAN_F12R1_FB31
 ((
ut32_t
)0x80000000

	)

2096 
	#CAN_F13R1_FB0
 ((
ut32_t
)0x00000001

	)

2097 
	#CAN_F13R1_FB1
 ((
ut32_t
)0x00000002

	)

2098 
	#CAN_F13R1_FB2
 ((
ut32_t
)0x00000004

	)

2099 
	#CAN_F13R1_FB3
 ((
ut32_t
)0x00000008

	)

2100 
	#CAN_F13R1_FB4
 ((
ut32_t
)0x00000010

	)

2101 
	#CAN_F13R1_FB5
 ((
ut32_t
)0x00000020

	)

2102 
	#CAN_F13R1_FB6
 ((
ut32_t
)0x00000040

	)

2103 
	#CAN_F13R1_FB7
 ((
ut32_t
)0x00000080

	)

2104 
	#CAN_F13R1_FB8
 ((
ut32_t
)0x00000100

	)

2105 
	#CAN_F13R1_FB9
 ((
ut32_t
)0x00000200

	)

2106 
	#CAN_F13R1_FB10
 ((
ut32_t
)0x00000400

	)

2107 
	#CAN_F13R1_FB11
 ((
ut32_t
)0x00000800

	)

2108 
	#CAN_F13R1_FB12
 ((
ut32_t
)0x00001000

	)

2109 
	#CAN_F13R1_FB13
 ((
ut32_t
)0x00002000

	)

2110 
	#CAN_F13R1_FB14
 ((
ut32_t
)0x00004000

	)

2111 
	#CAN_F13R1_FB15
 ((
ut32_t
)0x00008000

	)

2112 
	#CAN_F13R1_FB16
 ((
ut32_t
)0x00010000

	)

2113 
	#CAN_F13R1_FB17
 ((
ut32_t
)0x00020000

	)

2114 
	#CAN_F13R1_FB18
 ((
ut32_t
)0x00040000

	)

2115 
	#CAN_F13R1_FB19
 ((
ut32_t
)0x00080000

	)

2116 
	#CAN_F13R1_FB20
 ((
ut32_t
)0x00100000

	)

2117 
	#CAN_F13R1_FB21
 ((
ut32_t
)0x00200000

	)

2118 
	#CAN_F13R1_FB22
 ((
ut32_t
)0x00400000

	)

2119 
	#CAN_F13R1_FB23
 ((
ut32_t
)0x00800000

	)

2120 
	#CAN_F13R1_FB24
 ((
ut32_t
)0x01000000

	)

2121 
	#CAN_F13R1_FB25
 ((
ut32_t
)0x02000000

	)

2122 
	#CAN_F13R1_FB26
 ((
ut32_t
)0x04000000

	)

2123 
	#CAN_F13R1_FB27
 ((
ut32_t
)0x08000000

	)

2124 
	#CAN_F13R1_FB28
 ((
ut32_t
)0x10000000

	)

2125 
	#CAN_F13R1_FB29
 ((
ut32_t
)0x20000000

	)

2126 
	#CAN_F13R1_FB30
 ((
ut32_t
)0x40000000

	)

2127 
	#CAN_F13R1_FB31
 ((
ut32_t
)0x80000000

	)

2130 
	#CAN_F0R2_FB0
 ((
ut32_t
)0x00000001

	)

2131 
	#CAN_F0R2_FB1
 ((
ut32_t
)0x00000002

	)

2132 
	#CAN_F0R2_FB2
 ((
ut32_t
)0x00000004

	)

2133 
	#CAN_F0R2_FB3
 ((
ut32_t
)0x00000008

	)

2134 
	#CAN_F0R2_FB4
 ((
ut32_t
)0x00000010

	)

2135 
	#CAN_F0R2_FB5
 ((
ut32_t
)0x00000020

	)

2136 
	#CAN_F0R2_FB6
 ((
ut32_t
)0x00000040

	)

2137 
	#CAN_F0R2_FB7
 ((
ut32_t
)0x00000080

	)

2138 
	#CAN_F0R2_FB8
 ((
ut32_t
)0x00000100

	)

2139 
	#CAN_F0R2_FB9
 ((
ut32_t
)0x00000200

	)

2140 
	#CAN_F0R2_FB10
 ((
ut32_t
)0x00000400

	)

2141 
	#CAN_F0R2_FB11
 ((
ut32_t
)0x00000800

	)

2142 
	#CAN_F0R2_FB12
 ((
ut32_t
)0x00001000

	)

2143 
	#CAN_F0R2_FB13
 ((
ut32_t
)0x00002000

	)

2144 
	#CAN_F0R2_FB14
 ((
ut32_t
)0x00004000

	)

2145 
	#CAN_F0R2_FB15
 ((
ut32_t
)0x00008000

	)

2146 
	#CAN_F0R2_FB16
 ((
ut32_t
)0x00010000

	)

2147 
	#CAN_F0R2_FB17
 ((
ut32_t
)0x00020000

	)

2148 
	#CAN_F0R2_FB18
 ((
ut32_t
)0x00040000

	)

2149 
	#CAN_F0R2_FB19
 ((
ut32_t
)0x00080000

	)

2150 
	#CAN_F0R2_FB20
 ((
ut32_t
)0x00100000

	)

2151 
	#CAN_F0R2_FB21
 ((
ut32_t
)0x00200000

	)

2152 
	#CAN_F0R2_FB22
 ((
ut32_t
)0x00400000

	)

2153 
	#CAN_F0R2_FB23
 ((
ut32_t
)0x00800000

	)

2154 
	#CAN_F0R2_FB24
 ((
ut32_t
)0x01000000

	)

2155 
	#CAN_F0R2_FB25
 ((
ut32_t
)0x02000000

	)

2156 
	#CAN_F0R2_FB26
 ((
ut32_t
)0x04000000

	)

2157 
	#CAN_F0R2_FB27
 ((
ut32_t
)0x08000000

	)

2158 
	#CAN_F0R2_FB28
 ((
ut32_t
)0x10000000

	)

2159 
	#CAN_F0R2_FB29
 ((
ut32_t
)0x20000000

	)

2160 
	#CAN_F0R2_FB30
 ((
ut32_t
)0x40000000

	)

2161 
	#CAN_F0R2_FB31
 ((
ut32_t
)0x80000000

	)

2164 
	#CAN_F1R2_FB0
 ((
ut32_t
)0x00000001

	)

2165 
	#CAN_F1R2_FB1
 ((
ut32_t
)0x00000002

	)

2166 
	#CAN_F1R2_FB2
 ((
ut32_t
)0x00000004

	)

2167 
	#CAN_F1R2_FB3
 ((
ut32_t
)0x00000008

	)

2168 
	#CAN_F1R2_FB4
 ((
ut32_t
)0x00000010

	)

2169 
	#CAN_F1R2_FB5
 ((
ut32_t
)0x00000020

	)

2170 
	#CAN_F1R2_FB6
 ((
ut32_t
)0x00000040

	)

2171 
	#CAN_F1R2_FB7
 ((
ut32_t
)0x00000080

	)

2172 
	#CAN_F1R2_FB8
 ((
ut32_t
)0x00000100

	)

2173 
	#CAN_F1R2_FB9
 ((
ut32_t
)0x00000200

	)

2174 
	#CAN_F1R2_FB10
 ((
ut32_t
)0x00000400

	)

2175 
	#CAN_F1R2_FB11
 ((
ut32_t
)0x00000800

	)

2176 
	#CAN_F1R2_FB12
 ((
ut32_t
)0x00001000

	)

2177 
	#CAN_F1R2_FB13
 ((
ut32_t
)0x00002000

	)

2178 
	#CAN_F1R2_FB14
 ((
ut32_t
)0x00004000

	)

2179 
	#CAN_F1R2_FB15
 ((
ut32_t
)0x00008000

	)

2180 
	#CAN_F1R2_FB16
 ((
ut32_t
)0x00010000

	)

2181 
	#CAN_F1R2_FB17
 ((
ut32_t
)0x00020000

	)

2182 
	#CAN_F1R2_FB18
 ((
ut32_t
)0x00040000

	)

2183 
	#CAN_F1R2_FB19
 ((
ut32_t
)0x00080000

	)

2184 
	#CAN_F1R2_FB20
 ((
ut32_t
)0x00100000

	)

2185 
	#CAN_F1R2_FB21
 ((
ut32_t
)0x00200000

	)

2186 
	#CAN_F1R2_FB22
 ((
ut32_t
)0x00400000

	)

2187 
	#CAN_F1R2_FB23
 ((
ut32_t
)0x00800000

	)

2188 
	#CAN_F1R2_FB24
 ((
ut32_t
)0x01000000

	)

2189 
	#CAN_F1R2_FB25
 ((
ut32_t
)0x02000000

	)

2190 
	#CAN_F1R2_FB26
 ((
ut32_t
)0x04000000

	)

2191 
	#CAN_F1R2_FB27
 ((
ut32_t
)0x08000000

	)

2192 
	#CAN_F1R2_FB28
 ((
ut32_t
)0x10000000

	)

2193 
	#CAN_F1R2_FB29
 ((
ut32_t
)0x20000000

	)

2194 
	#CAN_F1R2_FB30
 ((
ut32_t
)0x40000000

	)

2195 
	#CAN_F1R2_FB31
 ((
ut32_t
)0x80000000

	)

2198 
	#CAN_F2R2_FB0
 ((
ut32_t
)0x00000001

	)

2199 
	#CAN_F2R2_FB1
 ((
ut32_t
)0x00000002

	)

2200 
	#CAN_F2R2_FB2
 ((
ut32_t
)0x00000004

	)

2201 
	#CAN_F2R2_FB3
 ((
ut32_t
)0x00000008

	)

2202 
	#CAN_F2R2_FB4
 ((
ut32_t
)0x00000010

	)

2203 
	#CAN_F2R2_FB5
 ((
ut32_t
)0x00000020

	)

2204 
	#CAN_F2R2_FB6
 ((
ut32_t
)0x00000040

	)

2205 
	#CAN_F2R2_FB7
 ((
ut32_t
)0x00000080

	)

2206 
	#CAN_F2R2_FB8
 ((
ut32_t
)0x00000100

	)

2207 
	#CAN_F2R2_FB9
 ((
ut32_t
)0x00000200

	)

2208 
	#CAN_F2R2_FB10
 ((
ut32_t
)0x00000400

	)

2209 
	#CAN_F2R2_FB11
 ((
ut32_t
)0x00000800

	)

2210 
	#CAN_F2R2_FB12
 ((
ut32_t
)0x00001000

	)

2211 
	#CAN_F2R2_FB13
 ((
ut32_t
)0x00002000

	)

2212 
	#CAN_F2R2_FB14
 ((
ut32_t
)0x00004000

	)

2213 
	#CAN_F2R2_FB15
 ((
ut32_t
)0x00008000

	)

2214 
	#CAN_F2R2_FB16
 ((
ut32_t
)0x00010000

	)

2215 
	#CAN_F2R2_FB17
 ((
ut32_t
)0x00020000

	)

2216 
	#CAN_F2R2_FB18
 ((
ut32_t
)0x00040000

	)

2217 
	#CAN_F2R2_FB19
 ((
ut32_t
)0x00080000

	)

2218 
	#CAN_F2R2_FB20
 ((
ut32_t
)0x00100000

	)

2219 
	#CAN_F2R2_FB21
 ((
ut32_t
)0x00200000

	)

2220 
	#CAN_F2R2_FB22
 ((
ut32_t
)0x00400000

	)

2221 
	#CAN_F2R2_FB23
 ((
ut32_t
)0x00800000

	)

2222 
	#CAN_F2R2_FB24
 ((
ut32_t
)0x01000000

	)

2223 
	#CAN_F2R2_FB25
 ((
ut32_t
)0x02000000

	)

2224 
	#CAN_F2R2_FB26
 ((
ut32_t
)0x04000000

	)

2225 
	#CAN_F2R2_FB27
 ((
ut32_t
)0x08000000

	)

2226 
	#CAN_F2R2_FB28
 ((
ut32_t
)0x10000000

	)

2227 
	#CAN_F2R2_FB29
 ((
ut32_t
)0x20000000

	)

2228 
	#CAN_F2R2_FB30
 ((
ut32_t
)0x40000000

	)

2229 
	#CAN_F2R2_FB31
 ((
ut32_t
)0x80000000

	)

2232 
	#CAN_F3R2_FB0
 ((
ut32_t
)0x00000001

	)

2233 
	#CAN_F3R2_FB1
 ((
ut32_t
)0x00000002

	)

2234 
	#CAN_F3R2_FB2
 ((
ut32_t
)0x00000004

	)

2235 
	#CAN_F3R2_FB3
 ((
ut32_t
)0x00000008

	)

2236 
	#CAN_F3R2_FB4
 ((
ut32_t
)0x00000010

	)

2237 
	#CAN_F3R2_FB5
 ((
ut32_t
)0x00000020

	)

2238 
	#CAN_F3R2_FB6
 ((
ut32_t
)0x00000040

	)

2239 
	#CAN_F3R2_FB7
 ((
ut32_t
)0x00000080

	)

2240 
	#CAN_F3R2_FB8
 ((
ut32_t
)0x00000100

	)

2241 
	#CAN_F3R2_FB9
 ((
ut32_t
)0x00000200

	)

2242 
	#CAN_F3R2_FB10
 ((
ut32_t
)0x00000400

	)

2243 
	#CAN_F3R2_FB11
 ((
ut32_t
)0x00000800

	)

2244 
	#CAN_F3R2_FB12
 ((
ut32_t
)0x00001000

	)

2245 
	#CAN_F3R2_FB13
 ((
ut32_t
)0x00002000

	)

2246 
	#CAN_F3R2_FB14
 ((
ut32_t
)0x00004000

	)

2247 
	#CAN_F3R2_FB15
 ((
ut32_t
)0x00008000

	)

2248 
	#CAN_F3R2_FB16
 ((
ut32_t
)0x00010000

	)

2249 
	#CAN_F3R2_FB17
 ((
ut32_t
)0x00020000

	)

2250 
	#CAN_F3R2_FB18
 ((
ut32_t
)0x00040000

	)

2251 
	#CAN_F3R2_FB19
 ((
ut32_t
)0x00080000

	)

2252 
	#CAN_F3R2_FB20
 ((
ut32_t
)0x00100000

	)

2253 
	#CAN_F3R2_FB21
 ((
ut32_t
)0x00200000

	)

2254 
	#CAN_F3R2_FB22
 ((
ut32_t
)0x00400000

	)

2255 
	#CAN_F3R2_FB23
 ((
ut32_t
)0x00800000

	)

2256 
	#CAN_F3R2_FB24
 ((
ut32_t
)0x01000000

	)

2257 
	#CAN_F3R2_FB25
 ((
ut32_t
)0x02000000

	)

2258 
	#CAN_F3R2_FB26
 ((
ut32_t
)0x04000000

	)

2259 
	#CAN_F3R2_FB27
 ((
ut32_t
)0x08000000

	)

2260 
	#CAN_F3R2_FB28
 ((
ut32_t
)0x10000000

	)

2261 
	#CAN_F3R2_FB29
 ((
ut32_t
)0x20000000

	)

2262 
	#CAN_F3R2_FB30
 ((
ut32_t
)0x40000000

	)

2263 
	#CAN_F3R2_FB31
 ((
ut32_t
)0x80000000

	)

2266 
	#CAN_F4R2_FB0
 ((
ut32_t
)0x00000001

	)

2267 
	#CAN_F4R2_FB1
 ((
ut32_t
)0x00000002

	)

2268 
	#CAN_F4R2_FB2
 ((
ut32_t
)0x00000004

	)

2269 
	#CAN_F4R2_FB3
 ((
ut32_t
)0x00000008

	)

2270 
	#CAN_F4R2_FB4
 ((
ut32_t
)0x00000010

	)

2271 
	#CAN_F4R2_FB5
 ((
ut32_t
)0x00000020

	)

2272 
	#CAN_F4R2_FB6
 ((
ut32_t
)0x00000040

	)

2273 
	#CAN_F4R2_FB7
 ((
ut32_t
)0x00000080

	)

2274 
	#CAN_F4R2_FB8
 ((
ut32_t
)0x00000100

	)

2275 
	#CAN_F4R2_FB9
 ((
ut32_t
)0x00000200

	)

2276 
	#CAN_F4R2_FB10
 ((
ut32_t
)0x00000400

	)

2277 
	#CAN_F4R2_FB11
 ((
ut32_t
)0x00000800

	)

2278 
	#CAN_F4R2_FB12
 ((
ut32_t
)0x00001000

	)

2279 
	#CAN_F4R2_FB13
 ((
ut32_t
)0x00002000

	)

2280 
	#CAN_F4R2_FB14
 ((
ut32_t
)0x00004000

	)

2281 
	#CAN_F4R2_FB15
 ((
ut32_t
)0x00008000

	)

2282 
	#CAN_F4R2_FB16
 ((
ut32_t
)0x00010000

	)

2283 
	#CAN_F4R2_FB17
 ((
ut32_t
)0x00020000

	)

2284 
	#CAN_F4R2_FB18
 ((
ut32_t
)0x00040000

	)

2285 
	#CAN_F4R2_FB19
 ((
ut32_t
)0x00080000

	)

2286 
	#CAN_F4R2_FB20
 ((
ut32_t
)0x00100000

	)

2287 
	#CAN_F4R2_FB21
 ((
ut32_t
)0x00200000

	)

2288 
	#CAN_F4R2_FB22
 ((
ut32_t
)0x00400000

	)

2289 
	#CAN_F4R2_FB23
 ((
ut32_t
)0x00800000

	)

2290 
	#CAN_F4R2_FB24
 ((
ut32_t
)0x01000000

	)

2291 
	#CAN_F4R2_FB25
 ((
ut32_t
)0x02000000

	)

2292 
	#CAN_F4R2_FB26
 ((
ut32_t
)0x04000000

	)

2293 
	#CAN_F4R2_FB27
 ((
ut32_t
)0x08000000

	)

2294 
	#CAN_F4R2_FB28
 ((
ut32_t
)0x10000000

	)

2295 
	#CAN_F4R2_FB29
 ((
ut32_t
)0x20000000

	)

2296 
	#CAN_F4R2_FB30
 ((
ut32_t
)0x40000000

	)

2297 
	#CAN_F4R2_FB31
 ((
ut32_t
)0x80000000

	)

2300 
	#CAN_F5R2_FB0
 ((
ut32_t
)0x00000001

	)

2301 
	#CAN_F5R2_FB1
 ((
ut32_t
)0x00000002

	)

2302 
	#CAN_F5R2_FB2
 ((
ut32_t
)0x00000004

	)

2303 
	#CAN_F5R2_FB3
 ((
ut32_t
)0x00000008

	)

2304 
	#CAN_F5R2_FB4
 ((
ut32_t
)0x00000010

	)

2305 
	#CAN_F5R2_FB5
 ((
ut32_t
)0x00000020

	)

2306 
	#CAN_F5R2_FB6
 ((
ut32_t
)0x00000040

	)

2307 
	#CAN_F5R2_FB7
 ((
ut32_t
)0x00000080

	)

2308 
	#CAN_F5R2_FB8
 ((
ut32_t
)0x00000100

	)

2309 
	#CAN_F5R2_FB9
 ((
ut32_t
)0x00000200

	)

2310 
	#CAN_F5R2_FB10
 ((
ut32_t
)0x00000400

	)

2311 
	#CAN_F5R2_FB11
 ((
ut32_t
)0x00000800

	)

2312 
	#CAN_F5R2_FB12
 ((
ut32_t
)0x00001000

	)

2313 
	#CAN_F5R2_FB13
 ((
ut32_t
)0x00002000

	)

2314 
	#CAN_F5R2_FB14
 ((
ut32_t
)0x00004000

	)

2315 
	#CAN_F5R2_FB15
 ((
ut32_t
)0x00008000

	)

2316 
	#CAN_F5R2_FB16
 ((
ut32_t
)0x00010000

	)

2317 
	#CAN_F5R2_FB17
 ((
ut32_t
)0x00020000

	)

2318 
	#CAN_F5R2_FB18
 ((
ut32_t
)0x00040000

	)

2319 
	#CAN_F5R2_FB19
 ((
ut32_t
)0x00080000

	)

2320 
	#CAN_F5R2_FB20
 ((
ut32_t
)0x00100000

	)

2321 
	#CAN_F5R2_FB21
 ((
ut32_t
)0x00200000

	)

2322 
	#CAN_F5R2_FB22
 ((
ut32_t
)0x00400000

	)

2323 
	#CAN_F5R2_FB23
 ((
ut32_t
)0x00800000

	)

2324 
	#CAN_F5R2_FB24
 ((
ut32_t
)0x01000000

	)

2325 
	#CAN_F5R2_FB25
 ((
ut32_t
)0x02000000

	)

2326 
	#CAN_F5R2_FB26
 ((
ut32_t
)0x04000000

	)

2327 
	#CAN_F5R2_FB27
 ((
ut32_t
)0x08000000

	)

2328 
	#CAN_F5R2_FB28
 ((
ut32_t
)0x10000000

	)

2329 
	#CAN_F5R2_FB29
 ((
ut32_t
)0x20000000

	)

2330 
	#CAN_F5R2_FB30
 ((
ut32_t
)0x40000000

	)

2331 
	#CAN_F5R2_FB31
 ((
ut32_t
)0x80000000

	)

2334 
	#CAN_F6R2_FB0
 ((
ut32_t
)0x00000001

	)

2335 
	#CAN_F6R2_FB1
 ((
ut32_t
)0x00000002

	)

2336 
	#CAN_F6R2_FB2
 ((
ut32_t
)0x00000004

	)

2337 
	#CAN_F6R2_FB3
 ((
ut32_t
)0x00000008

	)

2338 
	#CAN_F6R2_FB4
 ((
ut32_t
)0x00000010

	)

2339 
	#CAN_F6R2_FB5
 ((
ut32_t
)0x00000020

	)

2340 
	#CAN_F6R2_FB6
 ((
ut32_t
)0x00000040

	)

2341 
	#CAN_F6R2_FB7
 ((
ut32_t
)0x00000080

	)

2342 
	#CAN_F6R2_FB8
 ((
ut32_t
)0x00000100

	)

2343 
	#CAN_F6R2_FB9
 ((
ut32_t
)0x00000200

	)

2344 
	#CAN_F6R2_FB10
 ((
ut32_t
)0x00000400

	)

2345 
	#CAN_F6R2_FB11
 ((
ut32_t
)0x00000800

	)

2346 
	#CAN_F6R2_FB12
 ((
ut32_t
)0x00001000

	)

2347 
	#CAN_F6R2_FB13
 ((
ut32_t
)0x00002000

	)

2348 
	#CAN_F6R2_FB14
 ((
ut32_t
)0x00004000

	)

2349 
	#CAN_F6R2_FB15
 ((
ut32_t
)0x00008000

	)

2350 
	#CAN_F6R2_FB16
 ((
ut32_t
)0x00010000

	)

2351 
	#CAN_F6R2_FB17
 ((
ut32_t
)0x00020000

	)

2352 
	#CAN_F6R2_FB18
 ((
ut32_t
)0x00040000

	)

2353 
	#CAN_F6R2_FB19
 ((
ut32_t
)0x00080000

	)

2354 
	#CAN_F6R2_FB20
 ((
ut32_t
)0x00100000

	)

2355 
	#CAN_F6R2_FB21
 ((
ut32_t
)0x00200000

	)

2356 
	#CAN_F6R2_FB22
 ((
ut32_t
)0x00400000

	)

2357 
	#CAN_F6R2_FB23
 ((
ut32_t
)0x00800000

	)

2358 
	#CAN_F6R2_FB24
 ((
ut32_t
)0x01000000

	)

2359 
	#CAN_F6R2_FB25
 ((
ut32_t
)0x02000000

	)

2360 
	#CAN_F6R2_FB26
 ((
ut32_t
)0x04000000

	)

2361 
	#CAN_F6R2_FB27
 ((
ut32_t
)0x08000000

	)

2362 
	#CAN_F6R2_FB28
 ((
ut32_t
)0x10000000

	)

2363 
	#CAN_F6R2_FB29
 ((
ut32_t
)0x20000000

	)

2364 
	#CAN_F6R2_FB30
 ((
ut32_t
)0x40000000

	)

2365 
	#CAN_F6R2_FB31
 ((
ut32_t
)0x80000000

	)

2368 
	#CAN_F7R2_FB0
 ((
ut32_t
)0x00000001

	)

2369 
	#CAN_F7R2_FB1
 ((
ut32_t
)0x00000002

	)

2370 
	#CAN_F7R2_FB2
 ((
ut32_t
)0x00000004

	)

2371 
	#CAN_F7R2_FB3
 ((
ut32_t
)0x00000008

	)

2372 
	#CAN_F7R2_FB4
 ((
ut32_t
)0x00000010

	)

2373 
	#CAN_F7R2_FB5
 ((
ut32_t
)0x00000020

	)

2374 
	#CAN_F7R2_FB6
 ((
ut32_t
)0x00000040

	)

2375 
	#CAN_F7R2_FB7
 ((
ut32_t
)0x00000080

	)

2376 
	#CAN_F7R2_FB8
 ((
ut32_t
)0x00000100

	)

2377 
	#CAN_F7R2_FB9
 ((
ut32_t
)0x00000200

	)

2378 
	#CAN_F7R2_FB10
 ((
ut32_t
)0x00000400

	)

2379 
	#CAN_F7R2_FB11
 ((
ut32_t
)0x00000800

	)

2380 
	#CAN_F7R2_FB12
 ((
ut32_t
)0x00001000

	)

2381 
	#CAN_F7R2_FB13
 ((
ut32_t
)0x00002000

	)

2382 
	#CAN_F7R2_FB14
 ((
ut32_t
)0x00004000

	)

2383 
	#CAN_F7R2_FB15
 ((
ut32_t
)0x00008000

	)

2384 
	#CAN_F7R2_FB16
 ((
ut32_t
)0x00010000

	)

2385 
	#CAN_F7R2_FB17
 ((
ut32_t
)0x00020000

	)

2386 
	#CAN_F7R2_FB18
 ((
ut32_t
)0x00040000

	)

2387 
	#CAN_F7R2_FB19
 ((
ut32_t
)0x00080000

	)

2388 
	#CAN_F7R2_FB20
 ((
ut32_t
)0x00100000

	)

2389 
	#CAN_F7R2_FB21
 ((
ut32_t
)0x00200000

	)

2390 
	#CAN_F7R2_FB22
 ((
ut32_t
)0x00400000

	)

2391 
	#CAN_F7R2_FB23
 ((
ut32_t
)0x00800000

	)

2392 
	#CAN_F7R2_FB24
 ((
ut32_t
)0x01000000

	)

2393 
	#CAN_F7R2_FB25
 ((
ut32_t
)0x02000000

	)

2394 
	#CAN_F7R2_FB26
 ((
ut32_t
)0x04000000

	)

2395 
	#CAN_F7R2_FB27
 ((
ut32_t
)0x08000000

	)

2396 
	#CAN_F7R2_FB28
 ((
ut32_t
)0x10000000

	)

2397 
	#CAN_F7R2_FB29
 ((
ut32_t
)0x20000000

	)

2398 
	#CAN_F7R2_FB30
 ((
ut32_t
)0x40000000

	)

2399 
	#CAN_F7R2_FB31
 ((
ut32_t
)0x80000000

	)

2402 
	#CAN_F8R2_FB0
 ((
ut32_t
)0x00000001

	)

2403 
	#CAN_F8R2_FB1
 ((
ut32_t
)0x00000002

	)

2404 
	#CAN_F8R2_FB2
 ((
ut32_t
)0x00000004

	)

2405 
	#CAN_F8R2_FB3
 ((
ut32_t
)0x00000008

	)

2406 
	#CAN_F8R2_FB4
 ((
ut32_t
)0x00000010

	)

2407 
	#CAN_F8R2_FB5
 ((
ut32_t
)0x00000020

	)

2408 
	#CAN_F8R2_FB6
 ((
ut32_t
)0x00000040

	)

2409 
	#CAN_F8R2_FB7
 ((
ut32_t
)0x00000080

	)

2410 
	#CAN_F8R2_FB8
 ((
ut32_t
)0x00000100

	)

2411 
	#CAN_F8R2_FB9
 ((
ut32_t
)0x00000200

	)

2412 
	#CAN_F8R2_FB10
 ((
ut32_t
)0x00000400

	)

2413 
	#CAN_F8R2_FB11
 ((
ut32_t
)0x00000800

	)

2414 
	#CAN_F8R2_FB12
 ((
ut32_t
)0x00001000

	)

2415 
	#CAN_F8R2_FB13
 ((
ut32_t
)0x00002000

	)

2416 
	#CAN_F8R2_FB14
 ((
ut32_t
)0x00004000

	)

2417 
	#CAN_F8R2_FB15
 ((
ut32_t
)0x00008000

	)

2418 
	#CAN_F8R2_FB16
 ((
ut32_t
)0x00010000

	)

2419 
	#CAN_F8R2_FB17
 ((
ut32_t
)0x00020000

	)

2420 
	#CAN_F8R2_FB18
 ((
ut32_t
)0x00040000

	)

2421 
	#CAN_F8R2_FB19
 ((
ut32_t
)0x00080000

	)

2422 
	#CAN_F8R2_FB20
 ((
ut32_t
)0x00100000

	)

2423 
	#CAN_F8R2_FB21
 ((
ut32_t
)0x00200000

	)

2424 
	#CAN_F8R2_FB22
 ((
ut32_t
)0x00400000

	)

2425 
	#CAN_F8R2_FB23
 ((
ut32_t
)0x00800000

	)

2426 
	#CAN_F8R2_FB24
 ((
ut32_t
)0x01000000

	)

2427 
	#CAN_F8R2_FB25
 ((
ut32_t
)0x02000000

	)

2428 
	#CAN_F8R2_FB26
 ((
ut32_t
)0x04000000

	)

2429 
	#CAN_F8R2_FB27
 ((
ut32_t
)0x08000000

	)

2430 
	#CAN_F8R2_FB28
 ((
ut32_t
)0x10000000

	)

2431 
	#CAN_F8R2_FB29
 ((
ut32_t
)0x20000000

	)

2432 
	#CAN_F8R2_FB30
 ((
ut32_t
)0x40000000

	)

2433 
	#CAN_F8R2_FB31
 ((
ut32_t
)0x80000000

	)

2436 
	#CAN_F9R2_FB0
 ((
ut32_t
)0x00000001

	)

2437 
	#CAN_F9R2_FB1
 ((
ut32_t
)0x00000002

	)

2438 
	#CAN_F9R2_FB2
 ((
ut32_t
)0x00000004

	)

2439 
	#CAN_F9R2_FB3
 ((
ut32_t
)0x00000008

	)

2440 
	#CAN_F9R2_FB4
 ((
ut32_t
)0x00000010

	)

2441 
	#CAN_F9R2_FB5
 ((
ut32_t
)0x00000020

	)

2442 
	#CAN_F9R2_FB6
 ((
ut32_t
)0x00000040

	)

2443 
	#CAN_F9R2_FB7
 ((
ut32_t
)0x00000080

	)

2444 
	#CAN_F9R2_FB8
 ((
ut32_t
)0x00000100

	)

2445 
	#CAN_F9R2_FB9
 ((
ut32_t
)0x00000200

	)

2446 
	#CAN_F9R2_FB10
 ((
ut32_t
)0x00000400

	)

2447 
	#CAN_F9R2_FB11
 ((
ut32_t
)0x00000800

	)

2448 
	#CAN_F9R2_FB12
 ((
ut32_t
)0x00001000

	)

2449 
	#CAN_F9R2_FB13
 ((
ut32_t
)0x00002000

	)

2450 
	#CAN_F9R2_FB14
 ((
ut32_t
)0x00004000

	)

2451 
	#CAN_F9R2_FB15
 ((
ut32_t
)0x00008000

	)

2452 
	#CAN_F9R2_FB16
 ((
ut32_t
)0x00010000

	)

2453 
	#CAN_F9R2_FB17
 ((
ut32_t
)0x00020000

	)

2454 
	#CAN_F9R2_FB18
 ((
ut32_t
)0x00040000

	)

2455 
	#CAN_F9R2_FB19
 ((
ut32_t
)0x00080000

	)

2456 
	#CAN_F9R2_FB20
 ((
ut32_t
)0x00100000

	)

2457 
	#CAN_F9R2_FB21
 ((
ut32_t
)0x00200000

	)

2458 
	#CAN_F9R2_FB22
 ((
ut32_t
)0x00400000

	)

2459 
	#CAN_F9R2_FB23
 ((
ut32_t
)0x00800000

	)

2460 
	#CAN_F9R2_FB24
 ((
ut32_t
)0x01000000

	)

2461 
	#CAN_F9R2_FB25
 ((
ut32_t
)0x02000000

	)

2462 
	#CAN_F9R2_FB26
 ((
ut32_t
)0x04000000

	)

2463 
	#CAN_F9R2_FB27
 ((
ut32_t
)0x08000000

	)

2464 
	#CAN_F9R2_FB28
 ((
ut32_t
)0x10000000

	)

2465 
	#CAN_F9R2_FB29
 ((
ut32_t
)0x20000000

	)

2466 
	#CAN_F9R2_FB30
 ((
ut32_t
)0x40000000

	)

2467 
	#CAN_F9R2_FB31
 ((
ut32_t
)0x80000000

	)

2470 
	#CAN_F10R2_FB0
 ((
ut32_t
)0x00000001

	)

2471 
	#CAN_F10R2_FB1
 ((
ut32_t
)0x00000002

	)

2472 
	#CAN_F10R2_FB2
 ((
ut32_t
)0x00000004

	)

2473 
	#CAN_F10R2_FB3
 ((
ut32_t
)0x00000008

	)

2474 
	#CAN_F10R2_FB4
 ((
ut32_t
)0x00000010

	)

2475 
	#CAN_F10R2_FB5
 ((
ut32_t
)0x00000020

	)

2476 
	#CAN_F10R2_FB6
 ((
ut32_t
)0x00000040

	)

2477 
	#CAN_F10R2_FB7
 ((
ut32_t
)0x00000080

	)

2478 
	#CAN_F10R2_FB8
 ((
ut32_t
)0x00000100

	)

2479 
	#CAN_F10R2_FB9
 ((
ut32_t
)0x00000200

	)

2480 
	#CAN_F10R2_FB10
 ((
ut32_t
)0x00000400

	)

2481 
	#CAN_F10R2_FB11
 ((
ut32_t
)0x00000800

	)

2482 
	#CAN_F10R2_FB12
 ((
ut32_t
)0x00001000

	)

2483 
	#CAN_F10R2_FB13
 ((
ut32_t
)0x00002000

	)

2484 
	#CAN_F10R2_FB14
 ((
ut32_t
)0x00004000

	)

2485 
	#CAN_F10R2_FB15
 ((
ut32_t
)0x00008000

	)

2486 
	#CAN_F10R2_FB16
 ((
ut32_t
)0x00010000

	)

2487 
	#CAN_F10R2_FB17
 ((
ut32_t
)0x00020000

	)

2488 
	#CAN_F10R2_FB18
 ((
ut32_t
)0x00040000

	)

2489 
	#CAN_F10R2_FB19
 ((
ut32_t
)0x00080000

	)

2490 
	#CAN_F10R2_FB20
 ((
ut32_t
)0x00100000

	)

2491 
	#CAN_F10R2_FB21
 ((
ut32_t
)0x00200000

	)

2492 
	#CAN_F10R2_FB22
 ((
ut32_t
)0x00400000

	)

2493 
	#CAN_F10R2_FB23
 ((
ut32_t
)0x00800000

	)

2494 
	#CAN_F10R2_FB24
 ((
ut32_t
)0x01000000

	)

2495 
	#CAN_F10R2_FB25
 ((
ut32_t
)0x02000000

	)

2496 
	#CAN_F10R2_FB26
 ((
ut32_t
)0x04000000

	)

2497 
	#CAN_F10R2_FB27
 ((
ut32_t
)0x08000000

	)

2498 
	#CAN_F10R2_FB28
 ((
ut32_t
)0x10000000

	)

2499 
	#CAN_F10R2_FB29
 ((
ut32_t
)0x20000000

	)

2500 
	#CAN_F10R2_FB30
 ((
ut32_t
)0x40000000

	)

2501 
	#CAN_F10R2_FB31
 ((
ut32_t
)0x80000000

	)

2504 
	#CAN_F11R2_FB0
 ((
ut32_t
)0x00000001

	)

2505 
	#CAN_F11R2_FB1
 ((
ut32_t
)0x00000002

	)

2506 
	#CAN_F11R2_FB2
 ((
ut32_t
)0x00000004

	)

2507 
	#CAN_F11R2_FB3
 ((
ut32_t
)0x00000008

	)

2508 
	#CAN_F11R2_FB4
 ((
ut32_t
)0x00000010

	)

2509 
	#CAN_F11R2_FB5
 ((
ut32_t
)0x00000020

	)

2510 
	#CAN_F11R2_FB6
 ((
ut32_t
)0x00000040

	)

2511 
	#CAN_F11R2_FB7
 ((
ut32_t
)0x00000080

	)

2512 
	#CAN_F11R2_FB8
 ((
ut32_t
)0x00000100

	)

2513 
	#CAN_F11R2_FB9
 ((
ut32_t
)0x00000200

	)

2514 
	#CAN_F11R2_FB10
 ((
ut32_t
)0x00000400

	)

2515 
	#CAN_F11R2_FB11
 ((
ut32_t
)0x00000800

	)

2516 
	#CAN_F11R2_FB12
 ((
ut32_t
)0x00001000

	)

2517 
	#CAN_F11R2_FB13
 ((
ut32_t
)0x00002000

	)

2518 
	#CAN_F11R2_FB14
 ((
ut32_t
)0x00004000

	)

2519 
	#CAN_F11R2_FB15
 ((
ut32_t
)0x00008000

	)

2520 
	#CAN_F11R2_FB16
 ((
ut32_t
)0x00010000

	)

2521 
	#CAN_F11R2_FB17
 ((
ut32_t
)0x00020000

	)

2522 
	#CAN_F11R2_FB18
 ((
ut32_t
)0x00040000

	)

2523 
	#CAN_F11R2_FB19
 ((
ut32_t
)0x00080000

	)

2524 
	#CAN_F11R2_FB20
 ((
ut32_t
)0x00100000

	)

2525 
	#CAN_F11R2_FB21
 ((
ut32_t
)0x00200000

	)

2526 
	#CAN_F11R2_FB22
 ((
ut32_t
)0x00400000

	)

2527 
	#CAN_F11R2_FB23
 ((
ut32_t
)0x00800000

	)

2528 
	#CAN_F11R2_FB24
 ((
ut32_t
)0x01000000

	)

2529 
	#CAN_F11R2_FB25
 ((
ut32_t
)0x02000000

	)

2530 
	#CAN_F11R2_FB26
 ((
ut32_t
)0x04000000

	)

2531 
	#CAN_F11R2_FB27
 ((
ut32_t
)0x08000000

	)

2532 
	#CAN_F11R2_FB28
 ((
ut32_t
)0x10000000

	)

2533 
	#CAN_F11R2_FB29
 ((
ut32_t
)0x20000000

	)

2534 
	#CAN_F11R2_FB30
 ((
ut32_t
)0x40000000

	)

2535 
	#CAN_F11R2_FB31
 ((
ut32_t
)0x80000000

	)

2538 
	#CAN_F12R2_FB0
 ((
ut32_t
)0x00000001

	)

2539 
	#CAN_F12R2_FB1
 ((
ut32_t
)0x00000002

	)

2540 
	#CAN_F12R2_FB2
 ((
ut32_t
)0x00000004

	)

2541 
	#CAN_F12R2_FB3
 ((
ut32_t
)0x00000008

	)

2542 
	#CAN_F12R2_FB4
 ((
ut32_t
)0x00000010

	)

2543 
	#CAN_F12R2_FB5
 ((
ut32_t
)0x00000020

	)

2544 
	#CAN_F12R2_FB6
 ((
ut32_t
)0x00000040

	)

2545 
	#CAN_F12R2_FB7
 ((
ut32_t
)0x00000080

	)

2546 
	#CAN_F12R2_FB8
 ((
ut32_t
)0x00000100

	)

2547 
	#CAN_F12R2_FB9
 ((
ut32_t
)0x00000200

	)

2548 
	#CAN_F12R2_FB10
 ((
ut32_t
)0x00000400

	)

2549 
	#CAN_F12R2_FB11
 ((
ut32_t
)0x00000800

	)

2550 
	#CAN_F12R2_FB12
 ((
ut32_t
)0x00001000

	)

2551 
	#CAN_F12R2_FB13
 ((
ut32_t
)0x00002000

	)

2552 
	#CAN_F12R2_FB14
 ((
ut32_t
)0x00004000

	)

2553 
	#CAN_F12R2_FB15
 ((
ut32_t
)0x00008000

	)

2554 
	#CAN_F12R2_FB16
 ((
ut32_t
)0x00010000

	)

2555 
	#CAN_F12R2_FB17
 ((
ut32_t
)0x00020000

	)

2556 
	#CAN_F12R2_FB18
 ((
ut32_t
)0x00040000

	)

2557 
	#CAN_F12R2_FB19
 ((
ut32_t
)0x00080000

	)

2558 
	#CAN_F12R2_FB20
 ((
ut32_t
)0x00100000

	)

2559 
	#CAN_F12R2_FB21
 ((
ut32_t
)0x00200000

	)

2560 
	#CAN_F12R2_FB22
 ((
ut32_t
)0x00400000

	)

2561 
	#CAN_F12R2_FB23
 ((
ut32_t
)0x00800000

	)

2562 
	#CAN_F12R2_FB24
 ((
ut32_t
)0x01000000

	)

2563 
	#CAN_F12R2_FB25
 ((
ut32_t
)0x02000000

	)

2564 
	#CAN_F12R2_FB26
 ((
ut32_t
)0x04000000

	)

2565 
	#CAN_F12R2_FB27
 ((
ut32_t
)0x08000000

	)

2566 
	#CAN_F12R2_FB28
 ((
ut32_t
)0x10000000

	)

2567 
	#CAN_F12R2_FB29
 ((
ut32_t
)0x20000000

	)

2568 
	#CAN_F12R2_FB30
 ((
ut32_t
)0x40000000

	)

2569 
	#CAN_F12R2_FB31
 ((
ut32_t
)0x80000000

	)

2572 
	#CAN_F13R2_FB0
 ((
ut32_t
)0x00000001

	)

2573 
	#CAN_F13R2_FB1
 ((
ut32_t
)0x00000002

	)

2574 
	#CAN_F13R2_FB2
 ((
ut32_t
)0x00000004

	)

2575 
	#CAN_F13R2_FB3
 ((
ut32_t
)0x00000008

	)

2576 
	#CAN_F13R2_FB4
 ((
ut32_t
)0x00000010

	)

2577 
	#CAN_F13R2_FB5
 ((
ut32_t
)0x00000020

	)

2578 
	#CAN_F13R2_FB6
 ((
ut32_t
)0x00000040

	)

2579 
	#CAN_F13R2_FB7
 ((
ut32_t
)0x00000080

	)

2580 
	#CAN_F13R2_FB8
 ((
ut32_t
)0x00000100

	)

2581 
	#CAN_F13R2_FB9
 ((
ut32_t
)0x00000200

	)

2582 
	#CAN_F13R2_FB10
 ((
ut32_t
)0x00000400

	)

2583 
	#CAN_F13R2_FB11
 ((
ut32_t
)0x00000800

	)

2584 
	#CAN_F13R2_FB12
 ((
ut32_t
)0x00001000

	)

2585 
	#CAN_F13R2_FB13
 ((
ut32_t
)0x00002000

	)

2586 
	#CAN_F13R2_FB14
 ((
ut32_t
)0x00004000

	)

2587 
	#CAN_F13R2_FB15
 ((
ut32_t
)0x00008000

	)

2588 
	#CAN_F13R2_FB16
 ((
ut32_t
)0x00010000

	)

2589 
	#CAN_F13R2_FB17
 ((
ut32_t
)0x00020000

	)

2590 
	#CAN_F13R2_FB18
 ((
ut32_t
)0x00040000

	)

2591 
	#CAN_F13R2_FB19
 ((
ut32_t
)0x00080000

	)

2592 
	#CAN_F13R2_FB20
 ((
ut32_t
)0x00100000

	)

2593 
	#CAN_F13R2_FB21
 ((
ut32_t
)0x00200000

	)

2594 
	#CAN_F13R2_FB22
 ((
ut32_t
)0x00400000

	)

2595 
	#CAN_F13R2_FB23
 ((
ut32_t
)0x00800000

	)

2596 
	#CAN_F13R2_FB24
 ((
ut32_t
)0x01000000

	)

2597 
	#CAN_F13R2_FB25
 ((
ut32_t
)0x02000000

	)

2598 
	#CAN_F13R2_FB26
 ((
ut32_t
)0x04000000

	)

2599 
	#CAN_F13R2_FB27
 ((
ut32_t
)0x08000000

	)

2600 
	#CAN_F13R2_FB28
 ((
ut32_t
)0x10000000

	)

2601 
	#CAN_F13R2_FB29
 ((
ut32_t
)0x20000000

	)

2602 
	#CAN_F13R2_FB30
 ((
ut32_t
)0x40000000

	)

2603 
	#CAN_F13R2_FB31
 ((
ut32_t
)0x80000000

	)

2611 
	#CRC_DR_DR
 ((
ut32_t
)0xFFFFFFFF

	)

2614 
	#CRC_IDR_IDR
 ((
ut8_t
)0xFF

	)

2617 
	#CRC_CR_RESET
 ((
ut32_t
)0x00000001

	)

2618 
	#CRC_CR_POLSIZE
 ((
ut32_t
)0x00000018

	)

2619 
	#CRC_CR_POLSIZE_0
 ((
ut32_t
)0x00000008

	)

2620 
	#CRC_CR_POLSIZE_1
 ((
ut32_t
)0x00000010

	)

2621 
	#CRC_CR_REV_IN
 ((
ut32_t
)0x00000060

	)

2622 
	#CRC_CR_REV_IN_0
 ((
ut32_t
)0x00000020

	)

2623 
	#CRC_CR_REV_IN_1
 ((
ut32_t
)0x00000040

	)

2624 
	#CRC_CR_REV_OUT
 ((
ut32_t
)0x00000080

	)

2627 
	#CRC_INIT_INIT
 ((
ut32_t
)0xFFFFFFFF

	)

2630 
	#CRC_POL_POL
 ((
ut32_t
)0xFFFFFFFF

	)

2638 
	#DAC_CR_EN1
 ((
ut32_t
)0x00000001

	)

2639 
	#DAC_CR_BOFF1
 ((
ut32_t
)0x00000002

	)

2640 
	#DAC_CR_TEN1
 ((
ut32_t
)0x00000004

	)

2642 
	#DAC_CR_TSEL1
 ((
ut32_t
)0x00000038

	)

2643 
	#DAC_CR_TSEL1_0
 ((
ut32_t
)0x00000008

	)

2644 
	#DAC_CR_TSEL1_1
 ((
ut32_t
)0x00000010

	)

2645 
	#DAC_CR_TSEL1_2
 ((
ut32_t
)0x00000020

	)

2647 
	#DAC_CR_WAVE1
 ((
ut32_t
)0x000000C0

	)

2648 
	#DAC_CR_WAVE1_0
 ((
ut32_t
)0x00000040

	)

2649 
	#DAC_CR_WAVE1_1
 ((
ut32_t
)0x00000080

	)

2651 
	#DAC_CR_MAMP1
 ((
ut32_t
)0x00000F00

	)

2652 
	#DAC_CR_MAMP1_0
 ((
ut32_t
)0x00000100

	)

2653 
	#DAC_CR_MAMP1_1
 ((
ut32_t
)0x00000200

	)

2654 
	#DAC_CR_MAMP1_2
 ((
ut32_t
)0x00000400

	)

2655 
	#DAC_CR_MAMP1_3
 ((
ut32_t
)0x00000800

	)

2657 
	#DAC_CR_DMAEN1
 ((
ut32_t
)0x00001000

	)

2658 
	#DAC_CR_EN2
 ((
ut32_t
)0x00010000

	)

2659 
	#DAC_CR_BOFF2
 ((
ut32_t
)0x00020000

	)

2660 
	#DAC_CR_TEN2
 ((
ut32_t
)0x00040000

	)

2662 
	#DAC_CR_TSEL2
 ((
ut32_t
)0x00380000

	)

2663 
	#DAC_CR_TSEL2_0
 ((
ut32_t
)0x00080000

	)

2664 
	#DAC_CR_TSEL2_1
 ((
ut32_t
)0x00100000

	)

2665 
	#DAC_CR_TSEL2_2
 ((
ut32_t
)0x00200000

	)

2667 
	#DAC_CR_WAVE2
 ((
ut32_t
)0x00C00000

	)

2668 
	#DAC_CR_WAVE2_0
 ((
ut32_t
)0x00400000

	)

2669 
	#DAC_CR_WAVE2_1
 ((
ut32_t
)0x00800000

	)

2671 
	#DAC_CR_MAMP2
 ((
ut32_t
)0x0F000000

	)

2672 
	#DAC_CR_MAMP2_0
 ((
ut32_t
)0x01000000

	)

2673 
	#DAC_CR_MAMP2_1
 ((
ut32_t
)0x02000000

	)

2674 
	#DAC_CR_MAMP2_2
 ((
ut32_t
)0x04000000

	)

2675 
	#DAC_CR_MAMP2_3
 ((
ut32_t
)0x08000000

	)

2677 
	#DAC_CR_DMAEN2
 ((
ut32_t
)0x10000000

	)

2680 
	#DAC_SWTRIGR_SWTRIG1
 ((
ut8_t
)0x01

	)

2681 
	#DAC_SWTRIGR_SWTRIG2
 ((
ut8_t
)0x02

	)

2684 
	#DAC_DHR12R1_DACC1DHR
 ((
ut16_t
)0x0FFF

	)

2687 
	#DAC_DHR12L1_DACC1DHR
 ((
ut16_t
)0xFFF0

	)

2690 
	#DAC_DHR8R1_DACC1DHR
 ((
ut8_t
)0xFF

	)

2693 
	#DAC_DHR12R2_DACC2DHR
 ((
ut16_t
)0x0FFF

	)

2696 
	#DAC_DHR12L2_DACC2DHR
 ((
ut16_t
)0xFFF0

	)

2699 
	#DAC_DHR8R2_DACC2DHR
 ((
ut8_t
)0xFF

	)

2702 
	#DAC_DHR12RD_DACC1DHR
 ((
ut32_t
)0x00000FFF

	)

2703 
	#DAC_DHR12RD_DACC2DHR
 ((
ut32_t
)0x0FFF0000

	)

2706 
	#DAC_DHR12LD_DACC1DHR
 ((
ut32_t
)0x0000FFF0

	)

2707 
	#DAC_DHR12LD_DACC2DHR
 ((
ut32_t
)0xFFF00000

	)

2710 
	#DAC_DHR8RD_DACC1DHR
 ((
ut16_t
)0x00FF

	)

2711 
	#DAC_DHR8RD_DACC2DHR
 ((
ut16_t
)0xFF00

	)

2714 
	#DAC_DOR1_DACC1DOR
 ((
ut16_t
)0x0FFF

	)

2717 
	#DAC_DOR2_DACC2DOR
 ((
ut16_t
)0x0FFF

	)

2720 
	#DAC_SR_DMAUDR1
 ((
ut32_t
)0x00002000

	)

2721 
	#DAC_SR_DMAUDR2
 ((
ut32_t
)0x20000000

	)

2729 
	#DBGMCU_IDCODE_DEV_ID
 ((
ut32_t
)0x00000FFF)

	)

2730 
	#DBGMCU_IDCODE_REV_ID
 ((
ut32_t
)0xFFFF0000)

	)

2733 
	#DBGMCU_CR_DBG_SLEEP
 ((
ut32_t
)0x00000001)

	)

2734 
	#DBGMCU_CR_DBG_STOP
 ((
ut32_t
)0x00000002)

	)

2735 
	#DBGMCU_CR_DBG_STANDBY
 ((
ut32_t
)0x00000004)

	)

2738 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

2739 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

2740 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

2741 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
ut32_t
)0x00000008)

	)

2742 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

2743 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

2744 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
ut32_t
)0x00000040)

	)

2745 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
ut32_t
)0x00000080)

	)

2746 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
ut32_t
)0x00000100)

	)

2747 
	#DBGMCU_APB1_FZ_DBG_TIM18_STOP
 ((
ut32_t
)0x00000200)

	)

2748 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

2749 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

2750 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

2751 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

2752 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

2753 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

2756 
	#DBGMCU_APB1_FZ_DBG_TIM15_STOP
 ((
ut32_t
)0x00000004)

	)

2757 
	#DBGMCU_APB1_FZ_DBG_TIM16_STOP
 ((
ut32_t
)0x00000008)

	)

2758 
	#DBGMCU_APB1_FZ_DBG_TIM17_STOP
 ((
ut32_t
)0x00000010)

	)

2759 
	#DBGMCU_APB1_FZ_DBG_TIM19_STOP
 ((
ut32_t
)0x00000020)

	)

2767 
	#DMA_ISR_GIF1
 ((
ut32_t
)0x00000001

	)

2768 
	#DMA_ISR_TCIF1
 ((
ut32_t
)0x00000002

	)

2769 
	#DMA_ISR_HTIF1
 ((
ut32_t
)0x00000004

	)

2770 
	#DMA_ISR_TEIF1
 ((
ut32_t
)0x00000008

	)

2771 
	#DMA_ISR_GIF2
 ((
ut32_t
)0x00000010

	)

2772 
	#DMA_ISR_TCIF2
 ((
ut32_t
)0x00000020

	)

2773 
	#DMA_ISR_HTIF2
 ((
ut32_t
)0x00000040

	)

2774 
	#DMA_ISR_TEIF2
 ((
ut32_t
)0x00000080

	)

2775 
	#DMA_ISR_GIF3
 ((
ut32_t
)0x00000100

	)

2776 
	#DMA_ISR_TCIF3
 ((
ut32_t
)0x00000200

	)

2777 
	#DMA_ISR_HTIF3
 ((
ut32_t
)0x00000400

	)

2778 
	#DMA_ISR_TEIF3
 ((
ut32_t
)0x00000800

	)

2779 
	#DMA_ISR_GIF4
 ((
ut32_t
)0x00001000

	)

2780 
	#DMA_ISR_TCIF4
 ((
ut32_t
)0x00002000

	)

2781 
	#DMA_ISR_HTIF4
 ((
ut32_t
)0x00004000

	)

2782 
	#DMA_ISR_TEIF4
 ((
ut32_t
)0x00008000

	)

2783 
	#DMA_ISR_GIF5
 ((
ut32_t
)0x00010000

	)

2784 
	#DMA_ISR_TCIF5
 ((
ut32_t
)0x00020000

	)

2785 
	#DMA_ISR_HTIF5
 ((
ut32_t
)0x00040000

	)

2786 
	#DMA_ISR_TEIF5
 ((
ut32_t
)0x00080000

	)

2787 
	#DMA_ISR_GIF6
 ((
ut32_t
)0x00100000

	)

2788 
	#DMA_ISR_TCIF6
 ((
ut32_t
)0x00200000

	)

2789 
	#DMA_ISR_HTIF6
 ((
ut32_t
)0x00400000

	)

2790 
	#DMA_ISR_TEIF6
 ((
ut32_t
)0x00800000

	)

2791 
	#DMA_ISR_GIF7
 ((
ut32_t
)0x01000000

	)

2792 
	#DMA_ISR_TCIF7
 ((
ut32_t
)0x02000000

	)

2793 
	#DMA_ISR_HTIF7
 ((
ut32_t
)0x04000000

	)

2794 
	#DMA_ISR_TEIF7
 ((
ut32_t
)0x08000000

	)

2797 
	#DMA_IFCR_CGIF1
 ((
ut32_t
)0x00000001

	)

2798 
	#DMA_IFCR_CTCIF1
 ((
ut32_t
)0x00000002

	)

2799 
	#DMA_IFCR_CHTIF1
 ((
ut32_t
)0x00000004

	)

2800 
	#DMA_IFCR_CTEIF1
 ((
ut32_t
)0x00000008

	)

2801 
	#DMA_IFCR_CGIF2
 ((
ut32_t
)0x00000010

	)

2802 
	#DMA_IFCR_CTCIF2
 ((
ut32_t
)0x00000020

	)

2803 
	#DMA_IFCR_CHTIF2
 ((
ut32_t
)0x00000040

	)

2804 
	#DMA_IFCR_CTEIF2
 ((
ut32_t
)0x00000080

	)

2805 
	#DMA_IFCR_CGIF3
 ((
ut32_t
)0x00000100

	)

2806 
	#DMA_IFCR_CTCIF3
 ((
ut32_t
)0x00000200

	)

2807 
	#DMA_IFCR_CHTIF3
 ((
ut32_t
)0x00000400

	)

2808 
	#DMA_IFCR_CTEIF3
 ((
ut32_t
)0x00000800

	)

2809 
	#DMA_IFCR_CGIF4
 ((
ut32_t
)0x00001000

	)

2810 
	#DMA_IFCR_CTCIF4
 ((
ut32_t
)0x00002000

	)

2811 
	#DMA_IFCR_CHTIF4
 ((
ut32_t
)0x00004000

	)

2812 
	#DMA_IFCR_CTEIF4
 ((
ut32_t
)0x00008000

	)

2813 
	#DMA_IFCR_CGIF5
 ((
ut32_t
)0x00010000

	)

2814 
	#DMA_IFCR_CTCIF5
 ((
ut32_t
)0x00020000

	)

2815 
	#DMA_IFCR_CHTIF5
 ((
ut32_t
)0x00040000

	)

2816 
	#DMA_IFCR_CTEIF5
 ((
ut32_t
)0x00080000

	)

2817 
	#DMA_IFCR_CGIF6
 ((
ut32_t
)0x00100000

	)

2818 
	#DMA_IFCR_CTCIF6
 ((
ut32_t
)0x00200000

	)

2819 
	#DMA_IFCR_CHTIF6
 ((
ut32_t
)0x00400000

	)

2820 
	#DMA_IFCR_CTEIF6
 ((
ut32_t
)0x00800000

	)

2821 
	#DMA_IFCR_CGIF7
 ((
ut32_t
)0x01000000

	)

2822 
	#DMA_IFCR_CTCIF7
 ((
ut32_t
)0x02000000

	)

2823 
	#DMA_IFCR_CHTIF7
 ((
ut32_t
)0x04000000

	)

2824 
	#DMA_IFCR_CTEIF7
 ((
ut32_t
)0x08000000

	)

2827 
	#DMA_CCR_EN
 ((
ut32_t
)0x00000001

	)

2828 
	#DMA_CCR_TCIE
 ((
ut32_t
)0x00000002

	)

2829 
	#DMA_CCR_HTIE
 ((
ut32_t
)0x00000004

	)

2830 
	#DMA_CCR_TEIE
 ((
ut32_t
)0x00000008

	)

2831 
	#DMA_CCR_DIR
 ((
ut32_t
)0x00000010

	)

2832 
	#DMA_CCR_CIRC
 ((
ut32_t
)0x00000020

	)

2833 
	#DMA_CCR_PINC
 ((
ut32_t
)0x00000040

	)

2834 
	#DMA_CCR_MINC
 ((
ut32_t
)0x00000080

	)

2836 
	#DMA_CCR_PSIZE
 ((
ut32_t
)0x00000300

	)

2837 
	#DMA_CCR_PSIZE_0
 ((
ut32_t
)0x00000100

	)

2838 
	#DMA_CCR_PSIZE_1
 ((
ut32_t
)0x00000200

	)

2840 
	#DMA_CCR_MSIZE
 ((
ut32_t
)0x00000C00

	)

2841 
	#DMA_CCR_MSIZE_0
 ((
ut32_t
)0x00000400

	)

2842 
	#DMA_CCR_MSIZE_1
 ((
ut32_t
)0x00000800

	)

2844 
	#DMA_CCR_PL
 ((
ut32_t
)0x00003000

	)

2845 
	#DMA_CCR_PL_0
 ((
ut32_t
)0x00001000

	)

2846 
	#DMA_CCR_PL_1
 ((
ut32_t
)0x00002000

	)

2848 
	#DMA_CCR_MEM2MEM
 ((
ut32_t
)0x00004000

	)

2851 
	#DMA_CNDTR_NDT
 ((
ut32_t
)0x0000FFFF

	)

2854 
	#DMA_CPAR_PA
 ((
ut32_t
)0xFFFFFFFF

	)

2857 
	#DMA_CMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

2865 
	#EXTI_IMR_MR0
 ((
ut32_t
)0x00000001

	)

2866 
	#EXTI_IMR_MR1
 ((
ut32_t
)0x00000002

	)

2867 
	#EXTI_IMR_MR2
 ((
ut32_t
)0x00000004

	)

2868 
	#EXTI_IMR_MR3
 ((
ut32_t
)0x00000008

	)

2869 
	#EXTI_IMR_MR4
 ((
ut32_t
)0x00000010

	)

2870 
	#EXTI_IMR_MR5
 ((
ut32_t
)0x00000020

	)

2871 
	#EXTI_IMR_MR6
 ((
ut32_t
)0x00000040

	)

2872 
	#EXTI_IMR_MR7
 ((
ut32_t
)0x00000080

	)

2873 
	#EXTI_IMR_MR8
 ((
ut32_t
)0x00000100

	)

2874 
	#EXTI_IMR_MR9
 ((
ut32_t
)0x00000200

	)

2875 
	#EXTI_IMR_MR10
 ((
ut32_t
)0x00000400

	)

2876 
	#EXTI_IMR_MR11
 ((
ut32_t
)0x00000800

	)

2877 
	#EXTI_IMR_MR12
 ((
ut32_t
)0x00001000

	)

2878 
	#EXTI_IMR_MR13
 ((
ut32_t
)0x00002000

	)

2879 
	#EXTI_IMR_MR14
 ((
ut32_t
)0x00004000

	)

2880 
	#EXTI_IMR_MR15
 ((
ut32_t
)0x00008000

	)

2881 
	#EXTI_IMR_MR16
 ((
ut32_t
)0x00010000

	)

2882 
	#EXTI_IMR_MR17
 ((
ut32_t
)0x00020000

	)

2883 
	#EXTI_IMR_MR18
 ((
ut32_t
)0x00040000

	)

2884 
	#EXTI_IMR_MR19
 ((
ut32_t
)0x00080000

	)

2885 
	#EXTI_IMR_MR20
 ((
ut32_t
)0x00100000

	)

2886 
	#EXTI_IMR_MR21
 ((
ut32_t
)0x00200000

	)

2887 
	#EXTI_IMR_MR22
 ((
ut32_t
)0x00400000

	)

2888 
	#EXTI_IMR_MR23
 ((
ut32_t
)0x00800000

	)

2889 
	#EXTI_IMR_MR24
 ((
ut32_t
)0x01000000

	)

2890 
	#EXTI_IMR_MR25
 ((
ut32_t
)0x02000000

	)

2891 
	#EXTI_IMR_MR26
 ((
ut32_t
)0x04000000

	)

2892 
	#EXTI_IMR_MR27
 ((
ut32_t
)0x08000000

	)

2893 
	#EXTI_IMR_MR28
 ((
ut32_t
)0x10000000

	)

2896 
	#EXTI_EMR_MR0
 ((
ut32_t
)0x00000001

	)

2897 
	#EXTI_EMR_MR1
 ((
ut32_t
)0x00000002

	)

2898 
	#EXTI_EMR_MR2
 ((
ut32_t
)0x00000004

	)

2899 
	#EXTI_EMR_MR3
 ((
ut32_t
)0x00000008

	)

2900 
	#EXTI_EMR_MR4
 ((
ut32_t
)0x00000010

	)

2901 
	#EXTI_EMR_MR5
 ((
ut32_t
)0x00000020

	)

2902 
	#EXTI_EMR_MR6
 ((
ut32_t
)0x00000040

	)

2903 
	#EXTI_EMR_MR7
 ((
ut32_t
)0x00000080

	)

2904 
	#EXTI_EMR_MR8
 ((
ut32_t
)0x00000100

	)

2905 
	#EXTI_EMR_MR9
 ((
ut32_t
)0x00000200

	)

2906 
	#EXTI_EMR_MR10
 ((
ut32_t
)0x00000400

	)

2907 
	#EXTI_EMR_MR11
 ((
ut32_t
)0x00000800

	)

2908 
	#EXTI_EMR_MR12
 ((
ut32_t
)0x00001000

	)

2909 
	#EXTI_EMR_MR13
 ((
ut32_t
)0x00002000

	)

2910 
	#EXTI_EMR_MR14
 ((
ut32_t
)0x00004000

	)

2911 
	#EXTI_EMR_MR15
 ((
ut32_t
)0x00008000

	)

2912 
	#EXTI_EMR_MR16
 ((
ut32_t
)0x00010000

	)

2913 
	#EXTI_EMR_MR17
 ((
ut32_t
)0x00020000

	)

2914 
	#EXTI_EMR_MR18
 ((
ut32_t
)0x00040000

	)

2915 
	#EXTI_EMR_MR19
 ((
ut32_t
)0x00080000

	)

2916 
	#EXTI_EMR_MR20
 ((
ut32_t
)0x00100000

	)

2917 
	#EXTI_EMR_MR21
 ((
ut32_t
)0x00200000

	)

2918 
	#EXTI_EMR_MR22
 ((
ut32_t
)0x00400000

	)

2919 
	#EXTI_EMR_MR23
 ((
ut32_t
)0x00800000

	)

2920 
	#EXTI_EMR_MR24
 ((
ut32_t
)0x01000000

	)

2921 
	#EXTI_EMR_MR25
 ((
ut32_t
)0x02000000

	)

2922 
	#EXTI_EMR_MR26
 ((
ut32_t
)0x04000000

	)

2923 
	#EXTI_EMR_MR27
 ((
ut32_t
)0x08000000

	)

2924 
	#EXTI_EMR_MR28
 ((
ut32_t
)0x10000000

	)

2927 
	#EXTI_RTSR_TR0
 ((
ut32_t
)0x00000001

	)

2928 
	#EXTI_RTSR_TR1
 ((
ut32_t
)0x00000002

	)

2929 
	#EXTI_RTSR_TR2
 ((
ut32_t
)0x00000004

	)

2930 
	#EXTI_RTSR_TR3
 ((
ut32_t
)0x00000008

	)

2931 
	#EXTI_RTSR_TR4
 ((
ut32_t
)0x00000010

	)

2932 
	#EXTI_RTSR_TR5
 ((
ut32_t
)0x00000020

	)

2933 
	#EXTI_RTSR_TR6
 ((
ut32_t
)0x00000040

	)

2934 
	#EXTI_RTSR_TR7
 ((
ut32_t
)0x00000080

	)

2935 
	#EXTI_RTSR_TR8
 ((
ut32_t
)0x00000100

	)

2936 
	#EXTI_RTSR_TR9
 ((
ut32_t
)0x00000200

	)

2937 
	#EXTI_RTSR_TR10
 ((
ut32_t
)0x00000400

	)

2938 
	#EXTI_RTSR_TR11
 ((
ut32_t
)0x00000800

	)

2939 
	#EXTI_RTSR_TR12
 ((
ut32_t
)0x00001000

	)

2940 
	#EXTI_RTSR_TR13
 ((
ut32_t
)0x00002000

	)

2941 
	#EXTI_RTSR_TR14
 ((
ut32_t
)0x00004000

	)

2942 
	#EXTI_RTSR_TR15
 ((
ut32_t
)0x00008000

	)

2943 
	#EXTI_RTSR_TR16
 ((
ut32_t
)0x00010000

	)

2944 
	#EXTI_RTSR_TR17
 ((
ut32_t
)0x00020000

	)

2945 
	#EXTI_RTSR_TR18
 ((
ut32_t
)0x00040000

	)

2946 
	#EXTI_RTSR_TR19
 ((
ut32_t
)0x00080000

	)

2947 
	#EXTI_RTSR_TR20
 ((
ut32_t
)0x00100000

	)

2948 
	#EXTI_RTSR_TR21
 ((
ut32_t
)0x00200000

	)

2949 
	#EXTI_RTSR_TR22
 ((
ut32_t
)0x00400000

	)

2950 
	#EXTI_RTSR_TR23
 ((
ut32_t
)0x00800000

	)

2951 
	#EXTI_RTSR_TR24
 ((
ut32_t
)0x01000000

	)

2952 
	#EXTI_RTSR_TR25
 ((
ut32_t
)0x02000000

	)

2953 
	#EXTI_RTSR_TR26
 ((
ut32_t
)0x04000000

	)

2954 
	#EXTI_RTSR_TR27
 ((
ut32_t
)0x08000000

	)

2955 
	#EXTI_RTSR_TR28
 ((
ut32_t
)0x10000000

	)

2958 
	#EXTI_FTSR_TR0
 ((
ut32_t
)0x00000001

	)

2959 
	#EXTI_FTSR_TR1
 ((
ut32_t
)0x00000002

	)

2960 
	#EXTI_FTSR_TR2
 ((
ut32_t
)0x00000004

	)

2961 
	#EXTI_FTSR_TR3
 ((
ut32_t
)0x00000008

	)

2962 
	#EXTI_FTSR_TR4
 ((
ut32_t
)0x00000010

	)

2963 
	#EXTI_FTSR_TR5
 ((
ut32_t
)0x00000020

	)

2964 
	#EXTI_FTSR_TR6
 ((
ut32_t
)0x00000040

	)

2965 
	#EXTI_FTSR_TR7
 ((
ut32_t
)0x00000080

	)

2966 
	#EXTI_FTSR_TR8
 ((
ut32_t
)0x00000100

	)

2967 
	#EXTI_FTSR_TR9
 ((
ut32_t
)0x00000200

	)

2968 
	#EXTI_FTSR_TR10
 ((
ut32_t
)0x00000400

	)

2969 
	#EXTI_FTSR_TR11
 ((
ut32_t
)0x00000800

	)

2970 
	#EXTI_FTSR_TR12
 ((
ut32_t
)0x00001000

	)

2971 
	#EXTI_FTSR_TR13
 ((
ut32_t
)0x00002000

	)

2972 
	#EXTI_FTSR_TR14
 ((
ut32_t
)0x00004000

	)

2973 
	#EXTI_FTSR_TR15
 ((
ut32_t
)0x00008000

	)

2974 
	#EXTI_FTSR_TR16
 ((
ut32_t
)0x00010000

	)

2975 
	#EXTI_FTSR_TR17
 ((
ut32_t
)0x00020000

	)

2976 
	#EXTI_FTSR_TR18
 ((
ut32_t
)0x00040000

	)

2977 
	#EXTI_FTSR_TR19
 ((
ut32_t
)0x00080000

	)

2978 
	#EXTI_FTSR_TR20
 ((
ut32_t
)0x00100000

	)

2979 
	#EXTI_FTSR_TR21
 ((
ut32_t
)0x00200000

	)

2980 
	#EXTI_FTSR_TR22
 ((
ut32_t
)0x00400000

	)

2981 
	#EXTI_FTSR_TR23
 ((
ut32_t
)0x00800000

	)

2982 
	#EXTI_FTSR_TR24
 ((
ut32_t
)0x01000000

	)

2983 
	#EXTI_FTSR_TR25
 ((
ut32_t
)0x02000000

	)

2984 
	#EXTI_FTSR_TR26
 ((
ut32_t
)0x04000000

	)

2985 
	#EXTI_FTSR_TR27
 ((
ut32_t
)0x08000000

	)

2986 
	#EXTI_FTSR_TR28
 ((
ut32_t
)0x10000000

	)

2989 
	#EXTI_SWIER_SWIER0
 ((
ut32_t
)0x00000001

	)

2990 
	#EXTI_SWIER_SWIER1
 ((
ut32_t
)0x00000002

	)

2991 
	#EXTI_SWIER_SWIER2
 ((
ut32_t
)0x00000004

	)

2992 
	#EXTI_SWIER_SWIER3
 ((
ut32_t
)0x00000008

	)

2993 
	#EXTI_SWIER_SWIER4
 ((
ut32_t
)0x00000010

	)

2994 
	#EXTI_SWIER_SWIER5
 ((
ut32_t
)0x00000020

	)

2995 
	#EXTI_SWIER_SWIER6
 ((
ut32_t
)0x00000040

	)

2996 
	#EXTI_SWIER_SWIER7
 ((
ut32_t
)0x00000080

	)

2997 
	#EXTI_SWIER_SWIER8
 ((
ut32_t
)0x00000100

	)

2998 
	#EXTI_SWIER_SWIER9
 ((
ut32_t
)0x00000200

	)

2999 
	#EXTI_SWIER_SWIER10
 ((
ut32_t
)0x00000400

	)

3000 
	#EXTI_SWIER_SWIER11
 ((
ut32_t
)0x00000800

	)

3001 
	#EXTI_SWIER_SWIER12
 ((
ut32_t
)0x00001000

	)

3002 
	#EXTI_SWIER_SWIER13
 ((
ut32_t
)0x00002000

	)

3003 
	#EXTI_SWIER_SWIER14
 ((
ut32_t
)0x00004000

	)

3004 
	#EXTI_SWIER_SWIER15
 ((
ut32_t
)0x00008000

	)

3005 
	#EXTI_SWIER_SWIER16
 ((
ut32_t
)0x00010000

	)

3006 
	#EXTI_SWIER_SWIER17
 ((
ut32_t
)0x00020000

	)

3007 
	#EXTI_SWIER_SWIER18
 ((
ut32_t
)0x00040000

	)

3008 
	#EXTI_SWIER_SWIER19
 ((
ut32_t
)0x00080000

	)

3009 
	#EXTI_SWIER_SWIER20
 ((
ut32_t
)0x00100000

	)

3010 
	#EXTI_SWIER_SWIER21
 ((
ut32_t
)0x00200000

	)

3011 
	#EXTI_SWIER_SWIER22
 ((
ut32_t
)0x00400000

	)

3012 
	#EXTI_SWIER_SWIER23
 ((
ut32_t
)0x00800000

	)

3013 
	#EXTI_SWIER_SWIER24
 ((
ut32_t
)0x01000000

	)

3014 
	#EXTI_SWIER_SWIER25
 ((
ut32_t
)0x02000000

	)

3015 
	#EXTI_SWIER_SWIER26
 ((
ut32_t
)0x04000000

	)

3016 
	#EXTI_SWIER_SWIER27
 ((
ut32_t
)0x08000000

	)

3017 
	#EXTI_SWIER_SWIER28
 ((
ut32_t
)0x10000000

	)

3020 
	#EXTI_PR_PR0
 ((
ut32_t
)0x00000001

	)

3021 
	#EXTI_PR_PR1
 ((
ut32_t
)0x00000002

	)

3022 
	#EXTI_PR_PR2
 ((
ut32_t
)0x00000004

	)

3023 
	#EXTI_PR_PR3
 ((
ut32_t
)0x00000008

	)

3024 
	#EXTI_PR_PR4
 ((
ut32_t
)0x00000010

	)

3025 
	#EXTI_PR_PR5
 ((
ut32_t
)0x00000020

	)

3026 
	#EXTI_PR_PR6
 ((
ut32_t
)0x00000040

	)

3027 
	#EXTI_PR_PR7
 ((
ut32_t
)0x00000080

	)

3028 
	#EXTI_PR_PR8
 ((
ut32_t
)0x00000100

	)

3029 
	#EXTI_PR_PR9
 ((
ut32_t
)0x00000200

	)

3030 
	#EXTI_PR_PR10
 ((
ut32_t
)0x00000400

	)

3031 
	#EXTI_PR_PR11
 ((
ut32_t
)0x00000800

	)

3032 
	#EXTI_PR_PR12
 ((
ut32_t
)0x00001000

	)

3033 
	#EXTI_PR_PR13
 ((
ut32_t
)0x00002000

	)

3034 
	#EXTI_PR_PR14
 ((
ut32_t
)0x00004000

	)

3035 
	#EXTI_PR_PR15
 ((
ut32_t
)0x00008000

	)

3036 
	#EXTI_PR_PR16
 ((
ut32_t
)0x00010000

	)

3037 
	#EXTI_PR_PR17
 ((
ut32_t
)0x00020000

	)

3038 
	#EXTI_PR_PR18
 ((
ut32_t
)0x00040000

	)

3039 
	#EXTI_PR_PR19
 ((
ut32_t
)0x00080000

	)

3040 
	#EXTI_PR_PR20
 ((
ut32_t
)0x00100000

	)

3041 
	#EXTI_PR_PR21
 ((
ut32_t
)0x00200000

	)

3042 
	#EXTI_PR_PR22
 ((
ut32_t
)0x00400000

	)

3043 
	#EXTI_PR_PR23
 ((
ut32_t
)0x00800000

	)

3044 
	#EXTI_PR_PR24
 ((
ut32_t
)0x01000000

	)

3045 
	#EXTI_PR_PR25
 ((
ut32_t
)0x02000000

	)

3046 
	#EXTI_PR_PR26
 ((
ut32_t
)0x04000000

	)

3047 
	#EXTI_PR_PR27
 ((
ut32_t
)0x08000000

	)

3048 
	#EXTI_PR_PR28
 ((
ut32_t
)0x10000000

	)

3056 
	#FLASH_ACR_LATENCY
 ((
ut8_t
)0x03

	)

3057 
	#FLASH_ACR_LATENCY_0
 ((
ut8_t
)0x01

	)

3058 
	#FLASH_ACR_LATENCY_1
 ((
ut8_t
)0x02

	)

3060 
	#FLASH_ACR_HLFCYA
 ((
ut8_t
)0x08

	)

3061 
	#FLASH_ACR_PRFTBE
 ((
ut8_t
)0x10

	)

3062 
	#FLASH_ACR_PRFTBS
 ((
ut8_t
)0x20)

	)

3065 
	#FLASH_KEYR_FKEYR
 ((
ut32_t
)0xFFFFFFFF

	)

3068 
	#FLASH_OPTKEYR_OPTKEYR
 ((
ut32_t
)0xFFFFFFFF

	)

3071 
	#FLASH_SR_BSY
 ((
ut32_t
)0x00000001

	)

3072 
	#FLASH_SR_PGERR
 ((
ut32_t
)0x00000004

	)

3073 
	#FLASH_SR_WRPERR
 ((
ut32_t
)0x00000010

	)

3074 
	#FLASH_SR_EOP
 ((
ut32_t
)0x00000020

	)

3077 
	#FLASH_CR_PG
 ((
ut32_t
)0x00000001

	)

3078 
	#FLASH_CR_PER
 ((
ut32_t
)0x00000002

	)

3079 
	#FLASH_CR_MER
 ((
ut32_t
)0x00000004

	)

3080 
	#FLASH_CR_OPTPG
 ((
ut32_t
)0x00000010

	)

3081 
	#FLASH_CR_OPTER
 ((
ut32_t
)0x00000020

	)

3082 
	#FLASH_CR_STRT
 ((
ut32_t
)0x00000040

	)

3083 
	#FLASH_CR_LOCK
 ((
ut32_t
)0x00000080

	)

3084 
	#FLASH_CR_OPTWRE
 ((
ut32_t
)0x00000200

	)

3085 
	#FLASH_CR_ERRIE
 ((
ut32_t
)0x00000400

	)

3086 
	#FLASH_CR_EOPIE
 ((
ut32_t
)0x00001000

	)

3087 
	#FLASH_CR_OBL_LAUNCH
 ((
ut32_t
)0x00002000

	)

3090 
	#FLASH_AR_FAR
 ((
ut32_t
)0xFFFFFFFF

	)

3093 
	#FLASH_OBR_OPTERR
 ((
ut32_t
)0x00000001

	)

3094 
	#FLASH_OBR_RDPRT1
 ((
ut32_t
)0x00000002

	)

3095 
	#FLASH_OBR_RDPRT2
 ((
ut32_t
)0x00000004

	)

3097 
	#FLASH_OBR_USER
 ((
ut32_t
)0x00003700

	)

3098 
	#FLASH_OBR_IWDG_SW
 ((
ut32_t
)0x00000100

	)

3099 
	#FLASH_OBR_nRST_STOP
 ((
ut32_t
)0x00000200

	)

3100 
	#FLASH_OBR_nRST_STDBY
 ((
ut32_t
)0x00000400

	)

3103 
	#FLASH_WRPR_WRP
 ((
ut32_t
)0xFFFFFFFF

	)

3108 
	#OB_RDP_RDP
 ((
ut32_t
)0x000000FF

	)

3109 
	#OB_RDP_nRDP
 ((
ut32_t
)0x0000FF00

	)

3112 
	#OB_USER_USER
 ((
ut32_t
)0x00FF0000

	)

3113 
	#OB_USER_nUSER
 ((
ut32_t
)0xFF000000

	)

3116 
	#OB_WRP0_WRP0
 ((
ut32_t
)0x000000FF

	)

3117 
	#OB_WRP0_nWRP0
 ((
ut32_t
)0x0000FF00

	)

3120 
	#OB_WRP1_WRP1
 ((
ut32_t
)0x00FF0000

	)

3121 
	#OB_WRP1_nWRP1
 ((
ut32_t
)0xFF000000

	)

3124 
	#OB_WRP2_WRP2
 ((
ut32_t
)0x000000FF

	)

3125 
	#OB_WRP2_nWRP2
 ((
ut32_t
)0x0000FF00

	)

3128 
	#OB_WRP3_WRP3
 ((
ut32_t
)0x00FF0000

	)

3129 
	#OB_WRP3_nWRP3
 ((
ut32_t
)0xFF000000

	)

3136 
	#GPIO_MODER_MODER0
 ((
ut32_t
)0x00000003)

	)

3137 
	#GPIO_MODER_MODER0_0
 ((
ut32_t
)0x00000001)

	)

3138 
	#GPIO_MODER_MODER0_1
 ((
ut32_t
)0x00000002)

	)

3139 
	#GPIO_MODER_MODER1
 ((
ut32_t
)0x0000000C)

	)

3140 
	#GPIO_MODER_MODER1_0
 ((
ut32_t
)0x00000004)

	)

3141 
	#GPIO_MODER_MODER1_1
 ((
ut32_t
)0x00000008)

	)

3142 
	#GPIO_MODER_MODER2
 ((
ut32_t
)0x00000030)

	)

3143 
	#GPIO_MODER_MODER2_0
 ((
ut32_t
)0x00000010)

	)

3144 
	#GPIO_MODER_MODER2_1
 ((
ut32_t
)0x00000020)

	)

3145 
	#GPIO_MODER_MODER3
 ((
ut32_t
)0x000000C0)

	)

3146 
	#GPIO_MODER_MODER3_0
 ((
ut32_t
)0x00000040)

	)

3147 
	#GPIO_MODER_MODER3_1
 ((
ut32_t
)0x00000080)

	)

3148 
	#GPIO_MODER_MODER4
 ((
ut32_t
)0x00000300)

	)

3149 
	#GPIO_MODER_MODER4_0
 ((
ut32_t
)0x00000100)

	)

3150 
	#GPIO_MODER_MODER4_1
 ((
ut32_t
)0x00000200)

	)

3151 
	#GPIO_MODER_MODER5
 ((
ut32_t
)0x00000C00)

	)

3152 
	#GPIO_MODER_MODER5_0
 ((
ut32_t
)0x00000400)

	)

3153 
	#GPIO_MODER_MODER5_1
 ((
ut32_t
)0x00000800)

	)

3154 
	#GPIO_MODER_MODER6
 ((
ut32_t
)0x00003000)

	)

3155 
	#GPIO_MODER_MODER6_0
 ((
ut32_t
)0x00001000)

	)

3156 
	#GPIO_MODER_MODER6_1
 ((
ut32_t
)0x00002000)

	)

3157 
	#GPIO_MODER_MODER7
 ((
ut32_t
)0x0000C000)

	)

3158 
	#GPIO_MODER_MODER7_0
 ((
ut32_t
)0x00004000)

	)

3159 
	#GPIO_MODER_MODER7_1
 ((
ut32_t
)0x00008000)

	)

3160 
	#GPIO_MODER_MODER8
 ((
ut32_t
)0x00030000)

	)

3161 
	#GPIO_MODER_MODER8_0
 ((
ut32_t
)0x00010000)

	)

3162 
	#GPIO_MODER_MODER8_1
 ((
ut32_t
)0x00020000)

	)

3163 
	#GPIO_MODER_MODER9
 ((
ut32_t
)0x000C0000)

	)

3164 
	#GPIO_MODER_MODER9_0
 ((
ut32_t
)0x00040000)

	)

3165 
	#GPIO_MODER_MODER9_1
 ((
ut32_t
)0x00080000)

	)

3166 
	#GPIO_MODER_MODER10
 ((
ut32_t
)0x00300000)

	)

3167 
	#GPIO_MODER_MODER10_0
 ((
ut32_t
)0x00100000)

	)

3168 
	#GPIO_MODER_MODER10_1
 ((
ut32_t
)0x00200000)

	)

3169 
	#GPIO_MODER_MODER11
 ((
ut32_t
)0x00C00000)

	)

3170 
	#GPIO_MODER_MODER11_0
 ((
ut32_t
)0x00400000)

	)

3171 
	#GPIO_MODER_MODER11_1
 ((
ut32_t
)0x00800000)

	)

3172 
	#GPIO_MODER_MODER12
 ((
ut32_t
)0x03000000)

	)

3173 
	#GPIO_MODER_MODER12_0
 ((
ut32_t
)0x01000000)

	)

3174 
	#GPIO_MODER_MODER12_1
 ((
ut32_t
)0x02000000)

	)

3175 
	#GPIO_MODER_MODER13
 ((
ut32_t
)0x0C000000)

	)

3176 
	#GPIO_MODER_MODER13_0
 ((
ut32_t
)0x04000000)

	)

3177 
	#GPIO_MODER_MODER13_1
 ((
ut32_t
)0x08000000)

	)

3178 
	#GPIO_MODER_MODER14
 ((
ut32_t
)0x30000000)

	)

3179 
	#GPIO_MODER_MODER14_0
 ((
ut32_t
)0x10000000)

	)

3180 
	#GPIO_MODER_MODER14_1
 ((
ut32_t
)0x20000000)

	)

3181 
	#GPIO_MODER_MODER15
 ((
ut32_t
)0xC0000000)

	)

3182 
	#GPIO_MODER_MODER15_0
 ((
ut32_t
)0x40000000)

	)

3183 
	#GPIO_MODER_MODER15_1
 ((
ut32_t
)0x80000000)

	)

3186 
	#GPIO_OTYPER_OT_0
 ((
ut32_t
)0x00000001)

	)

3187 
	#GPIO_OTYPER_OT_1
 ((
ut32_t
)0x00000002)

	)

3188 
	#GPIO_OTYPER_OT_2
 ((
ut32_t
)0x00000004)

	)

3189 
	#GPIO_OTYPER_OT_3
 ((
ut32_t
)0x00000008)

	)

3190 
	#GPIO_OTYPER_OT_4
 ((
ut32_t
)0x00000010)

	)

3191 
	#GPIO_OTYPER_OT_5
 ((
ut32_t
)0x00000020)

	)

3192 
	#GPIO_OTYPER_OT_6
 ((
ut32_t
)0x00000040)

	)

3193 
	#GPIO_OTYPER_OT_7
 ((
ut32_t
)0x00000080)

	)

3194 
	#GPIO_OTYPER_OT_8
 ((
ut32_t
)0x00000100)

	)

3195 
	#GPIO_OTYPER_OT_9
 ((
ut32_t
)0x00000200)

	)

3196 
	#GPIO_OTYPER_OT_10
 ((
ut32_t
)0x00000400)

	)

3197 
	#GPIO_OTYPER_OT_11
 ((
ut32_t
)0x00000800)

	)

3198 
	#GPIO_OTYPER_OT_12
 ((
ut32_t
)0x00001000)

	)

3199 
	#GPIO_OTYPER_OT_13
 ((
ut32_t
)0x00002000)

	)

3200 
	#GPIO_OTYPER_OT_14
 ((
ut32_t
)0x00004000)

	)

3201 
	#GPIO_OTYPER_OT_15
 ((
ut32_t
)0x00008000)

	)

3204 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
ut32_t
)0x00000003)

	)

3205 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
ut32_t
)0x00000001)

	)

3206 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
ut32_t
)0x00000002)

	)

3207 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
ut32_t
)0x0000000C)

	)

3208 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
ut32_t
)0x00000004)

	)

3209 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
ut32_t
)0x00000008)

	)

3210 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
ut32_t
)0x00000030)

	)

3211 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
ut32_t
)0x00000010)

	)

3212 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
ut32_t
)0x00000020)

	)

3213 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
ut32_t
)0x000000C0)

	)

3214 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
ut32_t
)0x00000040)

	)

3215 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
ut32_t
)0x00000080)

	)

3216 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
ut32_t
)0x00000300)

	)

3217 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
ut32_t
)0x00000100)

	)

3218 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
ut32_t
)0x00000200)

	)

3219 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
ut32_t
)0x00000C00)

	)

3220 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
ut32_t
)0x00000400)

	)

3221 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
ut32_t
)0x00000800)

	)

3222 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
ut32_t
)0x00003000)

	)

3223 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
ut32_t
)0x00001000)

	)

3224 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
ut32_t
)0x00002000)

	)

3225 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
ut32_t
)0x0000C000)

	)

3226 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
ut32_t
)0x00004000)

	)

3227 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
ut32_t
)0x00008000)

	)

3228 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
ut32_t
)0x00030000)

	)

3229 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
ut32_t
)0x00010000)

	)

3230 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
ut32_t
)0x00020000)

	)

3231 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
ut32_t
)0x000C0000)

	)

3232 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
ut32_t
)0x00040000)

	)

3233 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
ut32_t
)0x00080000)

	)

3234 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
ut32_t
)0x00300000)

	)

3235 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
ut32_t
)0x00100000)

	)

3236 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
ut32_t
)0x00200000)

	)

3237 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
ut32_t
)0x00C00000)

	)

3238 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
ut32_t
)0x00400000)

	)

3239 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
ut32_t
)0x00800000)

	)

3240 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
ut32_t
)0x03000000)

	)

3241 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
ut32_t
)0x01000000)

	)

3242 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
ut32_t
)0x02000000)

	)

3243 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
ut32_t
)0x0C000000)

	)

3244 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
ut32_t
)0x04000000)

	)

3245 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
ut32_t
)0x08000000)

	)

3246 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
ut32_t
)0x30000000)

	)

3247 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
ut32_t
)0x10000000)

	)

3248 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
ut32_t
)0x20000000)

	)

3249 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
ut32_t
)0xC0000000)

	)

3250 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
ut32_t
)0x40000000)

	)

3251 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
ut32_t
)0x80000000)

	)

3254 
	#GPIO_PUPDR_PUPDR0
 ((
ut32_t
)0x00000003)

	)

3255 
	#GPIO_PUPDR_PUPDR0_0
 ((
ut32_t
)0x00000001)

	)

3256 
	#GPIO_PUPDR_PUPDR0_1
 ((
ut32_t
)0x00000002)

	)

3257 
	#GPIO_PUPDR_PUPDR1
 ((
ut32_t
)0x0000000C)

	)

3258 
	#GPIO_PUPDR_PUPDR1_0
 ((
ut32_t
)0x00000004)

	)

3259 
	#GPIO_PUPDR_PUPDR1_1
 ((
ut32_t
)0x00000008)

	)

3260 
	#GPIO_PUPDR_PUPDR2
 ((
ut32_t
)0x00000030)

	)

3261 
	#GPIO_PUPDR_PUPDR2_0
 ((
ut32_t
)0x00000010)

	)

3262 
	#GPIO_PUPDR_PUPDR2_1
 ((
ut32_t
)0x00000020)

	)

3263 
	#GPIO_PUPDR_PUPDR3
 ((
ut32_t
)0x000000C0)

	)

3264 
	#GPIO_PUPDR_PUPDR3_0
 ((
ut32_t
)0x00000040)

	)

3265 
	#GPIO_PUPDR_PUPDR3_1
 ((
ut32_t
)0x00000080)

	)

3266 
	#GPIO_PUPDR_PUPDR4
 ((
ut32_t
)0x00000300)

	)

3267 
	#GPIO_PUPDR_PUPDR4_0
 ((
ut32_t
)0x00000100)

	)

3268 
	#GPIO_PUPDR_PUPDR4_1
 ((
ut32_t
)0x00000200)

	)

3269 
	#GPIO_PUPDR_PUPDR5
 ((
ut32_t
)0x00000C00)

	)

3270 
	#GPIO_PUPDR_PUPDR5_0
 ((
ut32_t
)0x00000400)

	)

3271 
	#GPIO_PUPDR_PUPDR5_1
 ((
ut32_t
)0x00000800)

	)

3272 
	#GPIO_PUPDR_PUPDR6
 ((
ut32_t
)0x00003000)

	)

3273 
	#GPIO_PUPDR_PUPDR6_0
 ((
ut32_t
)0x00001000)

	)

3274 
	#GPIO_PUPDR_PUPDR6_1
 ((
ut32_t
)0x00002000)

	)

3275 
	#GPIO_PUPDR_PUPDR7
 ((
ut32_t
)0x0000C000)

	)

3276 
	#GPIO_PUPDR_PUPDR7_0
 ((
ut32_t
)0x00004000)

	)

3277 
	#GPIO_PUPDR_PUPDR7_1
 ((
ut32_t
)0x00008000)

	)

3278 
	#GPIO_PUPDR_PUPDR8
 ((
ut32_t
)0x00030000)

	)

3279 
	#GPIO_PUPDR_PUPDR8_0
 ((
ut32_t
)0x00010000)

	)

3280 
	#GPIO_PUPDR_PUPDR8_1
 ((
ut32_t
)0x00020000)

	)

3281 
	#GPIO_PUPDR_PUPDR9
 ((
ut32_t
)0x000C0000)

	)

3282 
	#GPIO_PUPDR_PUPDR9_0
 ((
ut32_t
)0x00040000)

	)

3283 
	#GPIO_PUPDR_PUPDR9_1
 ((
ut32_t
)0x00080000)

	)

3284 
	#GPIO_PUPDR_PUPDR10
 ((
ut32_t
)0x00300000)

	)

3285 
	#GPIO_PUPDR_PUPDR10_0
 ((
ut32_t
)0x00100000)

	)

3286 
	#GPIO_PUPDR_PUPDR10_1
 ((
ut32_t
)0x00200000)

	)

3287 
	#GPIO_PUPDR_PUPDR11
 ((
ut32_t
)0x00C00000)

	)

3288 
	#GPIO_PUPDR_PUPDR11_0
 ((
ut32_t
)0x00400000)

	)

3289 
	#GPIO_PUPDR_PUPDR11_1
 ((
ut32_t
)0x00800000)

	)

3290 
	#GPIO_PUPDR_PUPDR12
 ((
ut32_t
)0x03000000)

	)

3291 
	#GPIO_PUPDR_PUPDR12_0
 ((
ut32_t
)0x01000000)

	)

3292 
	#GPIO_PUPDR_PUPDR12_1
 ((
ut32_t
)0x02000000)

	)

3293 
	#GPIO_PUPDR_PUPDR13
 ((
ut32_t
)0x0C000000)

	)

3294 
	#GPIO_PUPDR_PUPDR13_0
 ((
ut32_t
)0x04000000)

	)

3295 
	#GPIO_PUPDR_PUPDR13_1
 ((
ut32_t
)0x08000000)

	)

3296 
	#GPIO_PUPDR_PUPDR14
 ((
ut32_t
)0x30000000)

	)

3297 
	#GPIO_PUPDR_PUPDR14_0
 ((
ut32_t
)0x10000000)

	)

3298 
	#GPIO_PUPDR_PUPDR14_1
 ((
ut32_t
)0x20000000)

	)

3299 
	#GPIO_PUPDR_PUPDR15
 ((
ut32_t
)0xC0000000)

	)

3300 
	#GPIO_PUPDR_PUPDR15_0
 ((
ut32_t
)0x40000000)

	)

3301 
	#GPIO_PUPDR_PUPDR15_1
 ((
ut32_t
)0x80000000)

	)

3304 
	#GPIO_IDR_0
 ((
ut32_t
)0x00000001)

	)

3305 
	#GPIO_IDR_1
 ((
ut32_t
)0x00000002)

	)

3306 
	#GPIO_IDR_2
 ((
ut32_t
)0x00000004)

	)

3307 
	#GPIO_IDR_3
 ((
ut32_t
)0x00000008)

	)

3308 
	#GPIO_IDR_4
 ((
ut32_t
)0x00000010)

	)

3309 
	#GPIO_IDR_5
 ((
ut32_t
)0x00000020)

	)

3310 
	#GPIO_IDR_6
 ((
ut32_t
)0x00000040)

	)

3311 
	#GPIO_IDR_7
 ((
ut32_t
)0x00000080)

	)

3312 
	#GPIO_IDR_8
 ((
ut32_t
)0x00000100)

	)

3313 
	#GPIO_IDR_9
 ((
ut32_t
)0x00000200)

	)

3314 
	#GPIO_IDR_10
 ((
ut32_t
)0x00000400)

	)

3315 
	#GPIO_IDR_11
 ((
ut32_t
)0x00000800)

	)

3316 
	#GPIO_IDR_12
 ((
ut32_t
)0x00001000)

	)

3317 
	#GPIO_IDR_13
 ((
ut32_t
)0x00002000)

	)

3318 
	#GPIO_IDR_14
 ((
ut32_t
)0x00004000)

	)

3319 
	#GPIO_IDR_15
 ((
ut32_t
)0x00008000)

	)

3322 
	#GPIO_ODR_0
 ((
ut32_t
)0x00000001)

	)

3323 
	#GPIO_ODR_1
 ((
ut32_t
)0x00000002)

	)

3324 
	#GPIO_ODR_2
 ((
ut32_t
)0x00000004)

	)

3325 
	#GPIO_ODR_3
 ((
ut32_t
)0x00000008)

	)

3326 
	#GPIO_ODR_4
 ((
ut32_t
)0x00000010)

	)

3327 
	#GPIO_ODR_5
 ((
ut32_t
)0x00000020)

	)

3328 
	#GPIO_ODR_6
 ((
ut32_t
)0x00000040)

	)

3329 
	#GPIO_ODR_7
 ((
ut32_t
)0x00000080)

	)

3330 
	#GPIO_ODR_8
 ((
ut32_t
)0x00000100)

	)

3331 
	#GPIO_ODR_9
 ((
ut32_t
)0x00000200)

	)

3332 
	#GPIO_ODR_10
 ((
ut32_t
)0x00000400)

	)

3333 
	#GPIO_ODR_11
 ((
ut32_t
)0x00000800)

	)

3334 
	#GPIO_ODR_12
 ((
ut32_t
)0x00001000)

	)

3335 
	#GPIO_ODR_13
 ((
ut32_t
)0x00002000)

	)

3336 
	#GPIO_ODR_14
 ((
ut32_t
)0x00004000)

	)

3337 
	#GPIO_ODR_15
 ((
ut32_t
)0x00008000)

	)

3340 
	#GPIO_BSRR_BS_0
 ((
ut32_t
)0x00000001)

	)

3341 
	#GPIO_BSRR_BS_1
 ((
ut32_t
)0x00000002)

	)

3342 
	#GPIO_BSRR_BS_2
 ((
ut32_t
)0x00000004)

	)

3343 
	#GPIO_BSRR_BS_3
 ((
ut32_t
)0x00000008)

	)

3344 
	#GPIO_BSRR_BS_4
 ((
ut32_t
)0x00000010)

	)

3345 
	#GPIO_BSRR_BS_5
 ((
ut32_t
)0x00000020)

	)

3346 
	#GPIO_BSRR_BS_6
 ((
ut32_t
)0x00000040)

	)

3347 
	#GPIO_BSRR_BS_7
 ((
ut32_t
)0x00000080)

	)

3348 
	#GPIO_BSRR_BS_8
 ((
ut32_t
)0x00000100)

	)

3349 
	#GPIO_BSRR_BS_9
 ((
ut32_t
)0x00000200)

	)

3350 
	#GPIO_BSRR_BS_10
 ((
ut32_t
)0x00000400)

	)

3351 
	#GPIO_BSRR_BS_11
 ((
ut32_t
)0x00000800)

	)

3352 
	#GPIO_BSRR_BS_12
 ((
ut32_t
)0x00001000)

	)

3353 
	#GPIO_BSRR_BS_13
 ((
ut32_t
)0x00002000)

	)

3354 
	#GPIO_BSRR_BS_14
 ((
ut32_t
)0x00004000)

	)

3355 
	#GPIO_BSRR_BS_15
 ((
ut32_t
)0x00008000)

	)

3356 
	#GPIO_BSRR_BR_0
 ((
ut32_t
)0x00010000)

	)

3357 
	#GPIO_BSRR_BR_1
 ((
ut32_t
)0x00020000)

	)

3358 
	#GPIO_BSRR_BR_2
 ((
ut32_t
)0x00040000)

	)

3359 
	#GPIO_BSRR_BR_3
 ((
ut32_t
)0x00080000)

	)

3360 
	#GPIO_BSRR_BR_4
 ((
ut32_t
)0x00100000)

	)

3361 
	#GPIO_BSRR_BR_5
 ((
ut32_t
)0x00200000)

	)

3362 
	#GPIO_BSRR_BR_6
 ((
ut32_t
)0x00400000)

	)

3363 
	#GPIO_BSRR_BR_7
 ((
ut32_t
)0x00800000)

	)

3364 
	#GPIO_BSRR_BR_8
 ((
ut32_t
)0x01000000)

	)

3365 
	#GPIO_BSRR_BR_9
 ((
ut32_t
)0x02000000)

	)

3366 
	#GPIO_BSRR_BR_10
 ((
ut32_t
)0x04000000)

	)

3367 
	#GPIO_BSRR_BR_11
 ((
ut32_t
)0x08000000)

	)

3368 
	#GPIO_BSRR_BR_12
 ((
ut32_t
)0x10000000)

	)

3369 
	#GPIO_BSRR_BR_13
 ((
ut32_t
)0x20000000)

	)

3370 
	#GPIO_BSRR_BR_14
 ((
ut32_t
)0x40000000)

	)

3371 
	#GPIO_BSRR_BR_15
 ((
ut32_t
)0x80000000)

	)

3374 
	#GPIO_LCKR_LCK0
 ((
ut32_t
)0x00000001)

	)

3375 
	#GPIO_LCKR_LCK1
 ((
ut32_t
)0x00000002)

	)

3376 
	#GPIO_LCKR_LCK2
 ((
ut32_t
)0x00000004)

	)

3377 
	#GPIO_LCKR_LCK3
 ((
ut32_t
)0x00000008)

	)

3378 
	#GPIO_LCKR_LCK4
 ((
ut32_t
)0x00000010)

	)

3379 
	#GPIO_LCKR_LCK5
 ((
ut32_t
)0x00000020)

	)

3380 
	#GPIO_LCKR_LCK6
 ((
ut32_t
)0x00000040)

	)

3381 
	#GPIO_LCKR_LCK7
 ((
ut32_t
)0x00000080)

	)

3382 
	#GPIO_LCKR_LCK8
 ((
ut32_t
)0x00000100)

	)

3383 
	#GPIO_LCKR_LCK9
 ((
ut32_t
)0x00000200)

	)

3384 
	#GPIO_LCKR_LCK10
 ((
ut32_t
)0x00000400)

	)

3385 
	#GPIO_LCKR_LCK11
 ((
ut32_t
)0x00000800)

	)

3386 
	#GPIO_LCKR_LCK12
 ((
ut32_t
)0x00001000)

	)

3387 
	#GPIO_LCKR_LCK13
 ((
ut32_t
)0x00002000)

	)

3388 
	#GPIO_LCKR_LCK14
 ((
ut32_t
)0x00004000)

	)

3389 
	#GPIO_LCKR_LCK15
 ((
ut32_t
)0x00008000)

	)

3390 
	#GPIO_LCKR_LCKK
 ((
ut32_t
)0x00010000)

	)

3393 
	#GPIO_AFRL_AFRL0
 ((
ut32_t
)0x0000000F)

	)

3394 
	#GPIO_AFRL_AFRL1
 ((
ut32_t
)0x000000F0)

	)

3395 
	#GPIO_AFRL_AFRL2
 ((
ut32_t
)0x00000F00)

	)

3396 
	#GPIO_AFRL_AFRL3
 ((
ut32_t
)0x0000F000)

	)

3397 
	#GPIO_AFRL_AFRL4
 ((
ut32_t
)0x000F0000)

	)

3398 
	#GPIO_AFRL_AFRL5
 ((
ut32_t
)0x00F00000)

	)

3399 
	#GPIO_AFRL_AFRL6
 ((
ut32_t
)0x0F000000)

	)

3400 
	#GPIO_AFRL_AFRL7
 ((
ut32_t
)0xF0000000)

	)

3403 
	#GPIO_AFRH_AFRH0
 ((
ut32_t
)0x0000000F)

	)

3404 
	#GPIO_AFRH_AFRH1
 ((
ut32_t
)0x000000F0)

	)

3405 
	#GPIO_AFRH_AFRH2
 ((
ut32_t
)0x00000F00)

	)

3406 
	#GPIO_AFRH_AFRH3
 ((
ut32_t
)0x0000F000)

	)

3407 
	#GPIO_AFRH_AFRH4
 ((
ut32_t
)0x000F0000)

	)

3408 
	#GPIO_AFRH_AFRH5
 ((
ut32_t
)0x00F00000)

	)

3409 
	#GPIO_AFRH_AFRH6
 ((
ut32_t
)0x0F000000)

	)

3410 
	#GPIO_AFRH_AFRH7
 ((
ut32_t
)0xF0000000)

	)

3413 
	#GPIO_BRR_BR_0
 ((
ut32_t
)0x00000001)

	)

3414 
	#GPIO_BRR_BR_1
 ((
ut32_t
)0x00000002)

	)

3415 
	#GPIO_BRR_BR_2
 ((
ut32_t
)0x00000004)

	)

3416 
	#GPIO_BRR_BR_3
 ((
ut32_t
)0x00000008)

	)

3417 
	#GPIO_BRR_BR_4
 ((
ut32_t
)0x00000010)

	)

3418 
	#GPIO_BRR_BR_5
 ((
ut32_t
)0x00000020)

	)

3419 
	#GPIO_BRR_BR_6
 ((
ut32_t
)0x00000040)

	)

3420 
	#GPIO_BRR_BR_7
 ((
ut32_t
)0x00000080)

	)

3421 
	#GPIO_BRR_BR_8
 ((
ut32_t
)0x00000100)

	)

3422 
	#GPIO_BRR_BR_9
 ((
ut32_t
)0x00000200)

	)

3423 
	#GPIO_BRR_BR_10
 ((
ut32_t
)0x00000400)

	)

3424 
	#GPIO_BRR_BR_11
 ((
ut32_t
)0x00000800)

	)

3425 
	#GPIO_BRR_BR_12
 ((
ut32_t
)0x00001000)

	)

3426 
	#GPIO_BRR_BR_13
 ((
ut32_t
)0x00002000)

	)

3427 
	#GPIO_BRR_BR_14
 ((
ut32_t
)0x00004000)

	)

3428 
	#GPIO_BRR_BR_15
 ((
ut32_t
)0x00008000)

	)

3436 
	#I2C_CR1_PE
 ((
ut32_t
)0x00000001

	)

3437 
	#I2C_CR1_TXIE
 ((
ut32_t
)0x00000002

	)

3438 
	#I2C_CR1_RXIE
 ((
ut32_t
)0x00000004

	)

3439 
	#I2C_CR1_ADDRIE
 ((
ut32_t
)0x00000008

	)

3440 
	#I2C_CR1_NACKIE
 ((
ut32_t
)0x00000010

	)

3441 
	#I2C_CR1_STOPIE
 ((
ut32_t
)0x00000020

	)

3442 
	#I2C_CR1_TCIE
 ((
ut32_t
)0x00000040

	)

3443 
	#I2C_CR1_ERRIE
 ((
ut32_t
)0x00000080

	)

3444 
	#I2C_CR1_DFN
 ((
ut32_t
)0x00000F00

	)

3445 
	#I2C_CR1_ANFOFF
 ((
ut32_t
)0x00001000

	)

3446 
	#I2C_CR1_SWRST
 ((
ut32_t
)0x00002000

	)

3447 
	#I2C_CR1_TXDMAEN
 ((
ut32_t
)0x00004000

	)

3448 
	#I2C_CR1_RXDMAEN
 ((
ut32_t
)0x00008000

	)

3449 
	#I2C_CR1_SBC
 ((
ut32_t
)0x00010000

	)

3450 
	#I2C_CR1_NOSTRETCH
 ((
ut32_t
)0x00020000

	)

3451 
	#I2C_CR1_WUPEN
 ((
ut32_t
)0x00040000

	)

3452 
	#I2C_CR1_GCEN
 ((
ut32_t
)0x00080000

	)

3453 
	#I2C_CR1_SMBHEN
 ((
ut32_t
)0x00100000

	)

3454 
	#I2C_CR1_SMBDEN
 ((
ut32_t
)0x00200000

	)

3455 
	#I2C_CR1_ALERTEN
 ((
ut32_t
)0x00400000

	)

3456 
	#I2C_CR1_PECEN
 ((
ut32_t
)0x00800000

	)

3459 
	#I2C_CR2_SADD
 ((
ut32_t
)0x000003FF

	)

3460 
	#I2C_CR2_RD_WRN
 ((
ut32_t
)0x00000400

	)

3461 
	#I2C_CR2_ADD10
 ((
ut32_t
)0x00000800

	)

3462 
	#I2C_CR2_HEAD10R
 ((
ut32_t
)0x00001000

	)

3463 
	#I2C_CR2_START
 ((
ut32_t
)0x00002000

	)

3464 
	#I2C_CR2_STOP
 ((
ut32_t
)0x00004000

	)

3465 
	#I2C_CR2_NACK
 ((
ut32_t
)0x00008000

	)

3466 
	#I2C_CR2_NBYTES
 ((
ut32_t
)0x00FF0000

	)

3467 
	#I2C_CR2_RELOAD
 ((
ut32_t
)0x01000000

	)

3468 
	#I2C_CR2_AUTOEND
 ((
ut32_t
)0x02000000

	)

3469 
	#I2C_CR2_PECBYTE
 ((
ut32_t
)0x04000000

	)

3472 
	#I2C_OAR1_OA1
 ((
ut32_t
)0x000003FF

	)

3473 
	#I2C_OAR1_OA1MODE
 ((
ut32_t
)0x00000400

	)

3474 
	#I2C_OAR1_OA1EN
 ((
ut32_t
)0x00008000

	)

3477 
	#I2C_OAR2_OA2
 ((
ut32_t
)0x000000FE

	)

3478 
	#I2C_OAR2_OA2MSK
 ((
ut32_t
)0x00000700

	)

3479 
	#I2C_OAR2_OA2EN
 ((
ut32_t
)0x00008000

	)

3482 
	#I2C_TIMINGR_SCLL
 ((
ut32_t
)0x000000FF

	)

3483 
	#I2C_TIMINGR_SCLH
 ((
ut32_t
)0x0000FF00

	)

3484 
	#I2C_TIMINGR_SDADEL
 ((
ut32_t
)0x000F0000

	)

3485 
	#I2C_TIMINGR_SCLDEL
 ((
ut32_t
)0x00F00000

	)

3486 
	#I2C_TIMINGR_PRESC
 ((
ut32_t
)0xF0000000

	)

3489 
	#I2C_TIMEOUTR_TIMEOUTA
 ((
ut32_t
)0x00000FFF

	)

3490 
	#I2C_TIMEOUTR_TIDLE
 ((
ut32_t
)0x00001000

	)

3491 
	#I2C_TIMEOUTR_TIMOUTEN
 ((
ut32_t
)0x00008000

	)

3492 
	#I2C_TIMEOUTR_TIMEOUTB
 ((
ut32_t
)0x0FFF0000

	)

3493 
	#I2C_TIMEOUTR_TEXTEN
 ((
ut32_t
)0x80000000

	)

3496 
	#I2C_ISR_TXE
 ((
ut32_t
)0x00000001

	)

3497 
	#I2C_ISR_TXIS
 ((
ut32_t
)0x00000002

	)

3498 
	#I2C_ISR_RXNE
 ((
ut32_t
)0x00000004

	)

3499 
	#I2C_ISR_ADDR
 ((
ut32_t
)0x00000008

	)

3500 
	#I2C_ISR_NACKF
 ((
ut32_t
)0x00000010

	)

3501 
	#I2C_ISR_STOPF
 ((
ut32_t
)0x00000020

	)

3502 
	#I2C_ISR_TC
 ((
ut32_t
)0x00000040

	)

3503 
	#I2C_ISR_TCR
 ((
ut32_t
)0x00000080

	)

3504 
	#I2C_ISR_BERR
 ((
ut32_t
)0x00000100

	)

3505 
	#I2C_ISR_ARLO
 ((
ut32_t
)0x00000200

	)

3506 
	#I2C_ISR_OVR
 ((
ut32_t
)0x00000400

	)

3507 
	#I2C_ISR_PECERR
 ((
ut32_t
)0x00000800

	)

3508 
	#I2C_ISR_TIMEOUT
 ((
ut32_t
)0x00001000

	)

3509 
	#I2C_ISR_ALERT
 ((
ut32_t
)0x00002000

	)

3510 
	#I2C_ISR_BUSY
 ((
ut32_t
)0x00008000

	)

3511 
	#I2C_ISR_DIR
 ((
ut32_t
)0x00010000

	)

3512 
	#I2C_ISR_ADDCODE
 ((
ut32_t
)0x00FE0000

	)

3515 
	#I2C_ICR_ADDRCF
 ((
ut32_t
)0x00000008

	)

3516 
	#I2C_ICR_NACKCF
 ((
ut32_t
)0x00000010

	)

3517 
	#I2C_ICR_STOPCF
 ((
ut32_t
)0x00000020

	)

3518 
	#I2C_ICR_BERRCF
 ((
ut32_t
)0x00000100

	)

3519 
	#I2C_ICR_ARLOCF
 ((
ut32_t
)0x00000200

	)

3520 
	#I2C_ICR_OVRCF
 ((
ut32_t
)0x00000400

	)

3521 
	#I2C_ICR_PECCF
 ((
ut32_t
)0x00000800

	)

3522 
	#I2C_ICR_TIMOUTCF
 ((
ut32_t
)0x00001000

	)

3523 
	#I2C_ICR_ALERTCF
 ((
ut32_t
)0x00002000

	)

3526 
	#I2C_PECR_PEC
 ((
ut32_t
)0x000000FF

	)

3529 
	#I2C_RXDR_RXDATA
 ((
ut32_t
)0x000000FF

	)

3532 
	#I2C_TXDR_TXDATA
 ((
ut32_t
)0x000000FF

	)

3541 
	#IWDG_KR_KEY
 ((
ut16_t
)0xFFFF

	)

3544 
	#IWDG_PR_PR
 ((
ut8_t
)0x07

	)

3545 
	#IWDG_PR_PR_0
 ((
ut8_t
)0x01

	)

3546 
	#IWDG_PR_PR_1
 ((
ut8_t
)0x02

	)

3547 
	#IWDG_PR_PR_2
 ((
ut8_t
)0x04

	)

3550 
	#IWDG_RLR_RL
 ((
ut16_t
)0x0FFF

	)

3553 
	#IWDG_SR_PVU
 ((
ut8_t
)0x01

	)

3554 
	#IWDG_SR_RVU
 ((
ut8_t
)0x02

	)

3555 
	#IWDG_SR_WVU
 ((
ut8_t
)0x04

	)

3558 
	#IWDG_WINR_WIN
 ((
ut16_t
)0x0FFF

	)

3567 
	#CEC_CR_CECEN
 ((
ut32_t
)0x00000001

	)

3568 
	#CEC_CR_TXSOM
 ((
ut32_t
)0x00000002

	)

3569 
	#CEC_CR_TXEOM
 ((
ut32_t
)0x00000004

	)

3572 
	#CEC_CFGR_SFT
 ((
ut32_t
)0x00000007

	)

3573 
	#CEC_CFGR_RXTOL
 ((
ut32_t
)0x00000008

	)

3574 
	#CEC_CFGR_BRESTP
 ((
ut32_t
)0x00000010

	)

3575 
	#CEC_CFGR_BREGEN
 ((
ut32_t
)0x00000020

	)

3576 
	#CEC_CFGR_LREGEN
 ((
ut32_t
)0x00000040

	)

3577 
	#CEC_CFGR_SFTOPT
 ((
ut32_t
)0x00000100

	)

3578 
	#CEC_CFGR_BRDNOGEN
 ((
ut32_t
)0x00000080

	)

3579 
	#CEC_CFGR_OAR
 ((
ut32_t
)0x7FFF0000

	)

3580 
	#CEC_CFGR_LSTN
 ((
ut32_t
)0x80000000

	)

3583 
	#CEC_TXDR_TXD
 ((
ut32_t
)0x000000FF

	)

3586 
	#CEC_TXDR_RXD
 ((
ut32_t
)0x000000FF

	)

3589 
	#CEC_ISR_RXBR
 ((
ut32_t
)0x00000001

	)

3590 
	#CEC_ISR_RXEND
 ((
ut32_t
)0x00000002

	)

3591 
	#CEC_ISR_RXOVR
 ((
ut32_t
)0x00000004

	)

3592 
	#CEC_ISR_BRE
 ((
ut32_t
)0x00000008

	)

3593 
	#CEC_ISR_SBPE
 ((
ut32_t
)0x00000010

	)

3594 
	#CEC_ISR_LBPE
 ((
ut32_t
)0x00000020

	)

3595 
	#CEC_ISR_RXACKE
 ((
ut32_t
)0x00000040

	)

3596 
	#CEC_ISR_ARBLST
 ((
ut32_t
)0x00000080

	)

3597 
	#CEC_ISR_TXBR
 ((
ut32_t
)0x00000100

	)

3598 
	#CEC_ISR_TXEND
 ((
ut32_t
)0x00000200

	)

3599 
	#CEC_ISR_TXUDR
 ((
ut32_t
)0x00000400

	)

3600 
	#CEC_ISR_TXERR
 ((
ut32_t
)0x00000800

	)

3601 
	#CEC_ISR_TXACKE
 ((
ut32_t
)0x00001000

	)

3604 
	#CEC_IER_RXBRIE
 ((
ut32_t
)0x00000001

	)

3605 
	#CEC_IER_RXENDIE
 ((
ut32_t
)0x00000002

	)

3606 
	#CEC_IER_RXOVRIE
 ((
ut32_t
)0x00000004

	)

3607 
	#CEC_IER_BREIEIE
 ((
ut32_t
)0x00000008

	)

3608 
	#CEC_IER_SBPEIE
 ((
ut32_t
)0x00000010

	)

3609 
	#CEC_IER_LBPEIE
 ((
ut32_t
)0x00000020

	)

3610 
	#CEC_IER_RXACKEIE
 ((
ut32_t
)0x00000040

	)

3611 
	#CEC_IER_ARBLSTIE
 ((
ut32_t
)0x00000080

	)

3612 
	#CEC_IER_TXBRIE
 ((
ut32_t
)0x00000100

	)

3613 
	#CEC_IER_TXENDIE
 ((
ut32_t
)0x00000200

	)

3614 
	#CEC_IER_TXUDRIE
 ((
ut32_t
)0x00000400

	)

3615 
	#CEC_IER_TXERRIE
 ((
ut32_t
)0x00000800

	)

3616 
	#CEC_IER_TXACKEIE
 ((
ut32_t
)0x00001000

	)

3624 
	#PWR_CR_LPSDSR
 ((
ut16_t
)0x0001

	)

3625 
	#PWR_CR_PDDS
 ((
ut16_t
)0x0002

	)

3626 
	#PWR_CR_CWUF
 ((
ut16_t
)0x0004

	)

3627 
	#PWR_CR_CSBF
 ((
ut16_t
)0x0008

	)

3628 
	#PWR_CR_PVDE
 ((
ut16_t
)0x0010

	)

3630 
	#PWR_CR_PLS
 ((
ut16_t
)0x00E0

	)

3631 
	#PWR_CR_PLS_0
 ((
ut16_t
)0x0020

	)

3632 
	#PWR_CR_PLS_1
 ((
ut16_t
)0x0040

	)

3633 
	#PWR_CR_PLS_2
 ((
ut16_t
)0x0080

	)

3636 
	#PWR_CR_PLS_LEV0
 ((
ut16_t
)0x0000

	)

3637 
	#PWR_CR_PLS_LEV1
 ((
ut16_t
)0x0020

	)

3638 
	#PWR_CR_PLS_LEV2
 ((
ut16_t
)0x0040

	)

3639 
	#PWR_CR_PLS_LEV3
 ((
ut16_t
)0x0060

	)

3640 
	#PWR_CR_PLS_LEV4
 ((
ut16_t
)0x0080

	)

3641 
	#PWR_CR_PLS_LEV5
 ((
ut16_t
)0x00A0

	)

3642 
	#PWR_CR_PLS_LEV6
 ((
ut16_t
)0x00C0

	)

3643 
	#PWR_CR_PLS_LEV7
 ((
ut16_t
)0x00E0

	)

3645 
	#PWR_CR_DBP
 ((
ut16_t
)0x0100

	)

3646 
	#PWR_CR_SDADC1EN
 ((
ut16_t
)0x0200

	)

3647 
	#PWR_CR_SDADC2EN
 ((
ut16_t
)0x0400

	)

3648 
	#PWR_CR_SDADC3EN
 ((
ut16_t
)0x0800

	)

3651 
	#PWR_CSR_WUF
 ((
ut16_t
)0x0001

	)

3652 
	#PWR_CSR_SBF
 ((
ut16_t
)0x0002

	)

3653 
	#PWR_CSR_PVDO
 ((
ut16_t
)0x0004

	)

3654 
	#PWR_CSR_VREFINTRDYF
 ((
ut16_t
)0x0008

	)

3656 
	#PWR_CSR_EWUP1
 ((
ut16_t
)0x0100

	)

3657 
	#PWR_CSR_EWUP2
 ((
ut16_t
)0x0200

	)

3658 
	#PWR_CSR_EWUP3
 ((
ut16_t
)0x0400

	)

3666 
	#RCC_CR_HSION
 ((
ut32_t
)0x00000001)

	)

3667 
	#RCC_CR_HSIRDY
 ((
ut32_t
)0x00000002)

	)

3669 
	#RCC_CR_HSITRIM
 ((
ut32_t
)0x000000F8)

	)

3670 
	#RCC_CR_HSITRIM_0
 ((
ut32_t
)0x00000008)

	)

3671 
	#RCC_CR_HSITRIM_1
 ((
ut32_t
)0x00000010)

	)

3672 
	#RCC_CR_HSITRIM_2
 ((
ut32_t
)0x00000020)

	)

3673 
	#RCC_CR_HSITRIM_3
 ((
ut32_t
)0x00000040)

	)

3674 
	#RCC_CR_HSITRIM_4
 ((
ut32_t
)0x00000080)

	)

3676 
	#RCC_CR_HSICAL
 ((
ut32_t
)0x0000FF00)

	)

3677 
	#RCC_CR_HSICAL_0
 ((
ut32_t
)0x00000100)

	)

3678 
	#RCC_CR_HSICAL_1
 ((
ut32_t
)0x00000200)

	)

3679 
	#RCC_CR_HSICAL_2
 ((
ut32_t
)0x00000400)

	)

3680 
	#RCC_CR_HSICAL_3
 ((
ut32_t
)0x00000800)

	)

3681 
	#RCC_CR_HSICAL_4
 ((
ut32_t
)0x00001000)

	)

3682 
	#RCC_CR_HSICAL_5
 ((
ut32_t
)0x00002000)

	)

3683 
	#RCC_CR_HSICAL_6
 ((
ut32_t
)0x00004000)

	)

3684 
	#RCC_CR_HSICAL_7
 ((
ut32_t
)0x00008000)

	)

3686 
	#RCC_CR_HSEON
 ((
ut32_t
)0x00010000)

	)

3687 
	#RCC_CR_HSERDY
 ((
ut32_t
)0x00020000)

	)

3688 
	#RCC_CR_HSEBYP
 ((
ut32_t
)0x00040000)

	)

3689 
	#RCC_CR_CSSON
 ((
ut32_t
)0x00080000)

	)

3690 
	#RCC_CR_PLLON
 ((
ut32_t
)0x01000000)

	)

3691 
	#RCC_CR_PLLRDY
 ((
ut32_t
)0x02000000)

	)

3695 
	#RCC_CFGR_SW
 ((
ut32_t
)0x00000003

	)

3696 
	#RCC_CFGR_SW_0
 ((
ut32_t
)0x00000001

	)

3697 
	#RCC_CFGR_SW_1
 ((
ut32_t
)0x00000002

	)

3699 
	#RCC_CFGR_SW_HSI
 ((
ut32_t
)0x00000000

	)

3700 
	#RCC_CFGR_SW_HSE
 ((
ut32_t
)0x00000001

	)

3701 
	#RCC_CFGR_SW_PLL
 ((
ut32_t
)0x00000002

	)

3704 
	#RCC_CFGR_SWS
 ((
ut32_t
)0x0000000C

	)

3705 
	#RCC_CFGR_SWS_0
 ((
ut32_t
)0x00000004

	)

3706 
	#RCC_CFGR_SWS_1
 ((
ut32_t
)0x00000008

	)

3708 
	#RCC_CFGR_SWS_HSI
 ((
ut32_t
)0x00000000

	)

3709 
	#RCC_CFGR_SWS_HSE
 ((
ut32_t
)0x00000004

	)

3710 
	#RCC_CFGR_SWS_PLL
 ((
ut32_t
)0x00000008

	)

3713 
	#RCC_CFGR_HPRE
 ((
ut32_t
)0x000000F0

	)

3714 
	#RCC_CFGR_HPRE_0
 ((
ut32_t
)0x00000010

	)

3715 
	#RCC_CFGR_HPRE_1
 ((
ut32_t
)0x00000020

	)

3716 
	#RCC_CFGR_HPRE_2
 ((
ut32_t
)0x00000040

	)

3717 
	#RCC_CFGR_HPRE_3
 ((
ut32_t
)0x00000080

	)

3719 
	#RCC_CFGR_HPRE_DIV1
 ((
ut32_t
)0x00000000

	)

3720 
	#RCC_CFGR_HPRE_DIV2
 ((
ut32_t
)0x00000080

	)

3721 
	#RCC_CFGR_HPRE_DIV4
 ((
ut32_t
)0x00000090

	)

3722 
	#RCC_CFGR_HPRE_DIV8
 ((
ut32_t
)0x000000A0

	)

3723 
	#RCC_CFGR_HPRE_DIV16
 ((
ut32_t
)0x000000B0

	)

3724 
	#RCC_CFGR_HPRE_DIV64
 ((
ut32_t
)0x000000C0

	)

3725 
	#RCC_CFGR_HPRE_DIV128
 ((
ut32_t
)0x000000D0

	)

3726 
	#RCC_CFGR_HPRE_DIV256
 ((
ut32_t
)0x000000E0

	)

3727 
	#RCC_CFGR_HPRE_DIV512
 ((
ut32_t
)0x000000F0

	)

3730 
	#RCC_CFGR_PPRE1
 ((
ut32_t
)0x00000700

	)

3731 
	#RCC_CFGR_PPRE1_0
 ((
ut32_t
)0x00000100

	)

3732 
	#RCC_CFGR_PPRE1_1
 ((
ut32_t
)0x00000200

	)

3733 
	#RCC_CFGR_PPRE1_2
 ((
ut32_t
)0x00000400

	)

3735 
	#RCC_CFGR_PPRE1_DIV1
 ((
ut32_t
)0x00000000

	)

3736 
	#RCC_CFGR_PPRE1_DIV2
 ((
ut32_t
)0x00000400

	)

3737 
	#RCC_CFGR_PPRE1_DIV4
 ((
ut32_t
)0x00000500

	)

3738 
	#RCC_CFGR_PPRE1_DIV8
 ((
ut32_t
)0x00000600

	)

3739 
	#RCC_CFGR_PPRE1_DIV16
 ((
ut32_t
)0x00000700

	)

3742 
	#RCC_CFGR_PPRE2
 ((
ut32_t
)0x00003800

	)

3743 
	#RCC_CFGR_PPRE2_0
 ((
ut32_t
)0x00000800

	)

3744 
	#RCC_CFGR_PPRE2_1
 ((
ut32_t
)0x00001000

	)

3745 
	#RCC_CFGR_PPRE2_2
 ((
ut32_t
)0x00002000

	)

3747 
	#RCC_CFGR_PPRE2_DIV1
 ((
ut32_t
)0x00000000

	)

3748 
	#RCC_CFGR_PPRE2_DIV2
 ((
ut32_t
)0x00002000

	)

3749 
	#RCC_CFGR_PPRE2_DIV4
 ((
ut32_t
)0x00002800

	)

3750 
	#RCC_CFGR_PPRE2_DIV8
 ((
ut32_t
)0x00003000

	)

3751 
	#RCC_CFGR_PPRE2_DIV16
 ((
ut32_t
)0x00003800

	)

3754 
	#RCC_CFGR_ADCPRE
 ((
ut32_t
)0x0000C000)

	)

3755 
	#RCC_CFGR_ADCPRE_0
 ((
ut32_t
)0x00004000)

	)

3756 
	#RCC_CFGR_ADCPRE_1
 ((
ut32_t
)0x00008000)

	)

3758 
	#RCC_CFGR_ADCPRE_DIV2
 ((
ut32_t
)0x00000000

	)

3759 
	#RCC_CFGR_ADCPRE_DIV4
 ((
ut32_t
)0x00004000

	)

3760 
	#RCC_CFGR_ADCPRE_DIV6
 ((
ut32_t
)0x00008000

	)

3761 
	#RCC_CFGR_ADCPRE_DIV8
 ((
ut32_t
)0x0000C000

	)

3763 
	#RCC_CFGR_PLLSRC
 ((
ut32_t
)0x00010000

	)

3765 
	#RCC_CFGR_PLLXTPRE
 ((
ut32_t
)0x00020000

	)

3768 
	#RCC_CFGR_PLLMULL
 ((
ut32_t
)0x003C0000

	)

3769 
	#RCC_CFGR_PLLMULL_0
 ((
ut32_t
)0x00040000

	)

3770 
	#RCC_CFGR_PLLMULL_1
 ((
ut32_t
)0x00080000

	)

3771 
	#RCC_CFGR_PLLMULL_2
 ((
ut32_t
)0x00100000

	)

3772 
	#RCC_CFGR_PLLMULL_3
 ((
ut32_t
)0x00200000

	)

3774 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ut32_t
)0x00000000

	)

3775 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
ut32_t
)0x00010000

	)

3777 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
ut32_t
)0x00000000

	)

3778 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
ut32_t
)0x00020000

	)

3780 
	#RCC_CFGR_PLLMULL2
 ((
ut32_t
)0x00000000

	)

3781 
	#RCC_CFGR_PLLMULL3
 ((
ut32_t
)0x00040000

	)

3782 
	#RCC_CFGR_PLLMULL4
 ((
ut32_t
)0x00080000

	)

3783 
	#RCC_CFGR_PLLMULL5
 ((
ut32_t
)0x000C0000

	)

3784 
	#RCC_CFGR_PLLMULL6
 ((
ut32_t
)0x00100000

	)

3785 
	#RCC_CFGR_PLLMULL7
 ((
ut32_t
)0x00140000

	)

3786 
	#RCC_CFGR_PLLMULL8
 ((
ut32_t
)0x00180000

	)

3787 
	#RCC_CFGR_PLLMULL9
 ((
ut32_t
)0x001C0000

	)

3788 
	#RCC_CFGR_PLLMULL10
 ((
ut32_t
)0x00200000

	)

3789 
	#RCC_CFGR_PLLMULL11
 ((
ut32_t
)0x00240000

	)

3790 
	#RCC_CFGR_PLLMULL12
 ((
ut32_t
)0x00280000

	)

3791 
	#RCC_CFGR_PLLMULL13
 ((
ut32_t
)0x002C0000

	)

3792 
	#RCC_CFGR_PLLMULL14
 ((
ut32_t
)0x00300000

	)

3793 
	#RCC_CFGR_PLLMULL15
 ((
ut32_t
)0x00340000

	)

3794 
	#RCC_CFGR_PLLMULL16
 ((
ut32_t
)0x00380000

	)

3797 
	#RCC_CFGR_USBPRE
 ((
ut32_t
)0x00400000

	)

3800 
	#RCC_CFGR_MCO
 ((
ut32_t
)0x07000000

	)

3801 
	#RCC_CFGR_MCO_0
 ((
ut32_t
)0x01000000

	)

3802 
	#RCC_CFGR_MCO_1
 ((
ut32_t
)0x02000000

	)

3803 
	#RCC_CFGR_MCO_2
 ((
ut32_t
)0x04000000

	)

3805 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ut32_t
)0x00000000

	)

3806 
	#RCC_CFGR_MCO_LSI
 ((
ut32_t
)0x02000000

	)

3807 
	#RCC_CFGR_MCO_LSE
 ((
ut32_t
)0x03000000

	)

3808 
	#RCC_CFGR_MCO_SYSCLK
 ((
ut32_t
)0x04000000

	)

3809 
	#RCC_CFGR_MCO_HSI
 ((
ut32_t
)0x05000000

	)

3810 
	#RCC_CFGR_MCO_HSE
 ((
ut32_t
)0x06000000

	)

3811 
	#RCC_CFGR_MCO_PLL
 ((
ut32_t
)0x07000000

	)

3814 
	#RCC_CFGR_SDADCPRE
 ((
ut32_t
)0xF8000000

	)

3815 
	#RCC_CFGR_SDADCPRE_0
 ((
ut32_t
)0x08000000

	)

3816 
	#RCC_CFGR_SDADCPRE_1
 ((
ut32_t
)0x10000000

	)

3817 
	#RCC_CFGR_SDADCPRE_2
 ((
ut32_t
)0x20000000

	)

3818 
	#RCC_CFGR_SDADCPRE_3
 ((
ut32_t
)0x40000000

	)

3819 
	#RCC_CFGR_SDADCPRE_4
 ((
ut32_t
)0x80000000

	)

3821 
	#RCC_CFGR_SDADCPRE_DIV1
 ((
ut32_t
)0x00000000

	)

3822 
	#RCC_CFGR_SDADCPRE_DIV2
 ((
ut32_t
)0x80000000

	)

3823 
	#RCC_CFGR_SDADCPRE_DIV4
 ((
ut32_t
)0x88000000

	)

3824 
	#RCC_CFGR_SDADCPRE_DIV6
 ((
ut32_t
)0x90000000

	)

3825 
	#RCC_CFGR_SDADCPRE_DIV8
 ((
ut32_t
)0x98000000

	)

3826 
	#RCC_CFGR_SDADCPRE_DIV10
 ((
ut32_t
)0xA0000000

	)

3827 
	#RCC_CFGR_SDADCPRE_DIV12
 ((
ut32_t
)0xA8000000

	)

3828 
	#RCC_CFGR_SDADCPRE_DIV14
 ((
ut32_t
)0xB0000000

	)

3829 
	#RCC_CFGR_SDADCPRE_DIV16
 ((
ut32_t
)0xB8000000

	)

3830 
	#RCC_CFGR_SDADCPRE_DIV20
 ((
ut32_t
)0xC0000000

	)

3831 
	#RCC_CFGR_SDADCPRE_DIV24
 ((
ut32_t
)0xC8000000

	)

3832 
	#RCC_CFGR_SDADCPRE_DIV28
 ((
ut32_t
)0xD0000000

	)

3833 
	#RCC_CFGR_SDADCPRE_DIV32
 ((
ut32_t
)0xD8000000

	)

3834 
	#RCC_CFGR_SDADCPRE_DIV36
 ((
ut32_t
)0xE0000000

	)

3835 
	#RCC_CFGR_SDADCPRE_DIV40
 ((
ut32_t
)0xE8000000

	)

3836 
	#RCC_CFGR_SDADCPRE_DIV44
 ((
ut32_t
)0xF0000000

	)

3837 
	#RCC_CFGR_SDADCPRE_DIV48
 ((
ut32_t
)0xF8000000

	)

3840 
	#RCC_CIR_LSIRDYF
 ((
ut32_t
)0x00000001

	)

3841 
	#RCC_CIR_LSERDYF
 ((
ut32_t
)0x00000002

	)

3842 
	#RCC_CIR_HSIRDYF
 ((
ut32_t
)0x00000004

	)

3843 
	#RCC_CIR_HSERDYF
 ((
ut32_t
)0x00000008

	)

3844 
	#RCC_CIR_PLLRDYF
 ((
ut32_t
)0x00000010

	)

3845 
	#RCC_CIR_CSSF
 ((
ut32_t
)0x00000080

	)

3846 
	#RCC_CIR_LSIRDYIE
 ((
ut32_t
)0x00000100

	)

3847 
	#RCC_CIR_LSERDYIE
 ((
ut32_t
)0x00000200

	)

3848 
	#RCC_CIR_HSIRDYIE
 ((
ut32_t
)0x00000400

	)

3849 
	#RCC_CIR_HSERDYIE
 ((
ut32_t
)0x00000800

	)

3850 
	#RCC_CIR_PLLRDYIE
 ((
ut32_t
)0x00001000

	)

3851 
	#RCC_CIR_LSIRDYC
 ((
ut32_t
)0x00010000

	)

3852 
	#RCC_CIR_LSERDYC
 ((
ut32_t
)0x00020000

	)

3853 
	#RCC_CIR_HSIRDYC
 ((
ut32_t
)0x00040000

	)

3854 
	#RCC_CIR_HSERDYC
 ((
ut32_t
)0x00080000

	)

3855 
	#RCC_CIR_PLLRDYC
 ((
ut32_t
)0x00100000

	)

3856 
	#RCC_CIR_CSSC
 ((
ut32_t
)0x00800000

	)

3859 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ut32_t
)0x00000001

	)

3860 
	#RCC_APB2RSTR_ADC1RST
 ((
ut32_t
)0x00000200

	)

3861 
	#RCC_APB2RSTR_SPI1RST
 ((
ut32_t
)0x00001000

	)

3862 
	#RCC_APB2RSTR_USART1RST
 ((
ut32_t
)0x00004000

	)

3863 
	#RCC_APB2RSTR_TIM15RST
 ((
ut32_t
)0x00010000

	)

3864 
	#RCC_APB2RSTR_TIM16RST
 ((
ut32_t
)0x00020000

	)

3865 
	#RCC_APB2RSTR_TIM17RST
 ((
ut32_t
)0x00040000

	)

3866 
	#RCC_APB2RSTR_TIM19RST
 ((
ut32_t
)0x00080000

	)

3867 
	#RCC_APB2RSTR_SDADC1RST
 ((
ut32_t
)0x01000000

	)

3868 
	#RCC_APB2RSTR_SDADC2RST
 ((
ut32_t
)0x02000000

	)

3869 
	#RCC_APB2RSTR_SDADC3RST
 ((
ut32_t
)0x04000000

	)

3872 
	#RCC_APB1RSTR_TIM2RST
 ((
ut32_t
)0x00000001

	)

3873 
	#RCC_APB1RSTR_TIM3RST
 ((
ut32_t
)0x00000002

	)

3874 
	#RCC_APB1RSTR_TIM4RST
 ((
ut32_t
)0x00000004

	)

3875 
	#RCC_APB1RSTR_TIM5RST
 ((
ut32_t
)0x00000008

	)

3876 
	#RCC_APB1RSTR_TIM6RST
 ((
ut32_t
)0x00000010

	)

3877 
	#RCC_APB1RSTR_TIM7RST
 ((
ut32_t
)0x00000020

	)

3878 
	#RCC_APB1RSTR_TIM12RST
 ((
ut32_t
)0x00000040

	)

3879 
	#RCC_APB1RSTR_TIM13RST
 ((
ut32_t
)0x00000080

	)

3880 
	#RCC_APB1RSTR_TIM14RST
 ((
ut32_t
)0x00000100

	)

3881 
	#RCC_APB1RSTR_TIM18RST
 ((
ut32_t
)0x00000200

	)

3882 
	#RCC_APB1RSTR_WWDGRST
 ((
ut32_t
)0x00000800

	)

3883 
	#RCC_APB1RSTR_SPI2RST
 ((
ut32_t
)0x00004000

	)

3884 
	#RCC_APB1RSTR_SPI3RST
 ((
ut32_t
)0x00008000

	)

3885 
	#RCC_APB1RSTR_USART2RST
 ((
ut32_t
)0x00020000

	)

3886 
	#RCC_APB1RSTR_USART3RST
 ((
ut32_t
)0x00040000

	)

3887 
	#RCC_APB1RSTR_I2C1RST
 ((
ut32_t
)0x00200000

	)

3888 
	#RCC_APB1RSTR_I2C2RST
 ((
ut32_t
)0x00400000

	)

3889 
	#RCC_APB1RSTR_USBRST
 ((
ut32_t
)0x00800000

	)

3890 
	#RCC_APB1RSTR_CAN1RST
 ((
ut32_t
)0x02000000

	)

3891 
	#RCC_APB1RSTR_DAC2RST
 ((
ut32_t
)0x04000000

	)

3892 
	#RCC_APB1RSTR_PWRRST
 ((
ut32_t
)0x10000000

	)

3893 
	#RCC_APB1RSTR_DAC1RST
 ((
ut32_t
)0x20000000

	)

3894 
	#RCC_APB1RSTR_CECRST
 ((
ut32_t
)0x40000000

	)

3897 
	#RCC_AHBENR_DMA1EN
 ((
ut32_t
)0x00000001

	)

3898 
	#RCC_AHBENR_DMA2EN
 ((
ut32_t
)0x00000002

	)

3899 
	#RCC_AHBENR_SRAMEN
 ((
ut32_t
)0x00000004

	)

3900 
	#RCC_AHBENR_FLITFEN
 ((
ut32_t
)0x00000010

	)

3901 
	#RCC_AHBENR_CRCEN
 ((
ut32_t
)0x00000040

	)

3902 
	#RCC_AHBENR_GPIOAEN
 ((
ut32_t
)0x00020000

	)

3903 
	#RCC_AHBENR_GPIOBEN
 ((
ut32_t
)0x00040000

	)

3904 
	#RCC_AHBENR_GPIOCEN
 ((
ut32_t
)0x00080000

	)

3905 
	#RCC_AHBENR_GPIODEN
 ((
ut32_t
)0x00100000

	)

3906 
	#RCC_AHBENR_GPIOEEN
 ((
ut32_t
)0x00200000

	)

3907 
	#RCC_AHBENR_GPIOFEN
 ((
ut32_t
)0x00400000

	)

3909 
	#RCC_AHBENR_TSEN
 ((
ut32_t
)0x01000000

	)

3912 
	#RCC_APB2ENR_SYSCFGEN
 ((
ut32_t
)0x00000001

	)

3913 
	#RCC_APB2ENR_ADC1EN
 ((
ut32_t
)0x00000200

	)

3914 
	#RCC_APB2ENR_SPI1EN
 ((
ut32_t
)0x00001000

	)

3915 
	#RCC_APB2ENR_USART1EN
 ((
ut32_t
)0x00004000

	)

3916 
	#RCC_APB2ENR_TIM15EN
 ((
ut32_t
)0x00010000

	)

3917 
	#RCC_APB2ENR_TIM16EN
 ((
ut32_t
)0x00020000

	)

3918 
	#RCC_APB2ENR_TIM17EN
 ((
ut32_t
)0x00040000

	)

3919 
	#RCC_APB2ENR_TIM19EN
 ((
ut32_t
)0x00080000

	)

3920 
	#RCC_APB2ENR_SDADC1EN
 ((
ut32_t
)0x01000000

	)

3921 
	#RCC_APB2ENR_SDADC2EN
 ((
ut32_t
)0x02000000

	)

3922 
	#RCC_APB2ENR_SDADC3EN
 ((
ut32_t
)0x04000000

	)

3925 
	#RCC_APB1ENR_TIM2EN
 ((
ut32_t
)0x00000001

	)

3926 
	#RCC_APB1ENR_TIM3EN
 ((
ut32_t
)0x00000002

	)

3927 
	#RCC_APB1ENR_TIM4EN
 ((
ut32_t
)0x00000004

	)

3928 
	#RCC_APB1ENR_TIM5EN
 ((
ut32_t
)0x00000008

	)

3929 
	#RCC_APB1ENR_TIM6EN
 ((
ut32_t
)0x00000010

	)

3930 
	#RCC_APB1ENR_TIM7EN
 ((
ut32_t
)0x00000020

	)

3931 
	#RCC_APB1ENR_TIM12EN
 ((
ut32_t
)0x00000040

	)

3932 
	#RCC_APB1ENR_TIM13EN
 ((
ut32_t
)0x00000080

	)

3933 
	#RCC_APB1ENR_TIM14EN
 ((
ut32_t
)0x00000100

	)

3934 
	#RCC_APB1ENR_TIM18EN
 ((
ut32_t
)0x00000200

	)

3935 
	#RCC_APB1ENR_WWDGEN
 ((
ut32_t
)0x00000800

	)

3936 
	#RCC_APB1ENR_SPI2EN
 ((
ut32_t
)0x00004000

	)

3937 
	#RCC_APB1ENR_SPI3EN
 ((
ut32_t
)0x00008000

	)

3938 
	#RCC_APB1ENR_USART2EN
 ((
ut32_t
)0x00020000

	)

3939 
	#RCC_APB1ENR_USART3EN
 ((
ut32_t
)0x00040000

	)

3940 
	#RCC_APB1ENR_I2C1EN
 ((
ut32_t
)0x00200000

	)

3941 
	#RCC_APB1ENR_I2C2EN
 ((
ut32_t
)0x00400000

	)

3942 
	#RCC_APB1ENR_USBEN
 ((
ut32_t
)0x00800000

	)

3943 
	#RCC_APB1ENR_CAN1EN
 ((
ut32_t
)0x02000000

	)

3944 
	#RCC_APB1ENR_DAC2EN
 ((
ut32_t
)0x04000000

	)

3945 
	#RCC_APB1ENR_PWREN
 ((
ut32_t
)0x10000000

	)

3946 
	#RCC_APB1ENR_DAC1EN
 ((
ut32_t
)0x20000000

	)

3947 
	#RCC_APB1ENR_CECEN
 ((
ut32_t
)0x40000000

	)

3950 
	#RCC_BDCR_LSEON
 ((
ut32_t
)0x00000001

	)

3951 
	#RCC_BDCR_LSERDY
 ((
ut32_t
)0x00000002

	)

3952 
	#RCC_BDCR_LSEBYP
 ((
ut32_t
)0x00000004

	)

3954 
	#RCC_BDCR_LSEDRV
 ((
ut32_t
)0x00000018

	)

3955 
	#RCC_BDCR_LSEDRV_0
 ((
ut32_t
)0x00000008

	)

3956 
	#RCC_BDCR_LSEDRV_1
 ((
ut32_t
)0x00000010

	)

3959 
	#RCC_BDCR_RTCSEL
 ((
ut32_t
)0x00000300

	)

3960 
	#RCC_BDCR_RTCSEL_0
 ((
ut32_t
)0x00000100

	)

3961 
	#RCC_BDCR_RTCSEL_1
 ((
ut32_t
)0x00000200

	)

3964 
	#RCC_BDCR_RTCSEL_NOCLOCK
 ((
ut32_t
)0x00000000

	)

3965 
	#RCC_BDCR_RTCSEL_LSE
 ((
ut32_t
)0x00000100

	)

3966 
	#RCC_BDCR_RTCSEL_LSI
 ((
ut32_t
)0x00000200

	)

3967 
	#RCC_BDCR_RTCSEL_HSE
 ((
ut32_t
)0x00000300

	)

3969 
	#RCC_BDCR_RTCEN
 ((
ut32_t
)0x00008000

	)

3970 
	#RCC_BDCR_BDRST
 ((
ut32_t
)0x00010000

	)

3973 
	#RCC_CSR_LSION
 ((
ut32_t
)0x00000001

	)

3974 
	#RCC_CSR_LSIRDY
 ((
ut32_t
)0x00000002

	)

3975 
	#RCC_CSR_V18PWRRSTF
 ((
ut32_t
)0x00800000

	)

3976 
	#RCC_CSR_RMVF
 ((
ut32_t
)0x01000000

	)

3977 
	#RCC_CSR_OBL
 ((
ut32_t
)0x02000000

	)

3978 
	#RCC_CSR_PINRSTF
 ((
ut32_t
)0x04000000

	)

3979 
	#RCC_CSR_PORRSTF
 ((
ut32_t
)0x08000000

	)

3980 
	#RCC_CSR_SFTRSTF
 ((
ut32_t
)0x10000000

	)

3981 
	#RCC_CSR_IWDGRSTF
 ((
ut32_t
)0x20000000

	)

3982 
	#RCC_CSR_WWDGRSTF
 ((
ut32_t
)0x40000000

	)

3983 
	#RCC_CSR_LPWRRSTF
 ((
ut32_t
)0x80000000

	)

3986 
	#RCC_AHBRSTR_GPIOARST
 ((
ut32_t
)0x00020000

	)

3987 
	#RCC_AHBRSTR_GPIOBRST
 ((
ut32_t
)0x00040000

	)

3988 
	#RCC_AHBRSTR_GPIOCRST
 ((
ut32_t
)0x00080000

	)

3989 
	#RCC_AHBRSTR_GPIODRST
 ((
ut32_t
)0x00010000

	)

3990 
	#RCC_AHBRSTR_GPIOFRST
 ((
ut32_t
)0x00040000

	)

3991 
	#RCC_AHBRSTR_TSRST
 ((
ut32_t
)0x00100000

	)

3995 
	#RCC_CFGR2_PREDIV1
 ((
ut32_t
)0x0000000F

	)

3996 
	#RCC_CFGR2_PREDIV1_0
 ((
ut32_t
)0x00000001

	)

3997 
	#RCC_CFGR2_PREDIV1_1
 ((
ut32_t
)0x00000002

	)

3998 
	#RCC_CFGR2_PREDIV1_2
 ((
ut32_t
)0x00000004

	)

3999 
	#RCC_CFGR2_PREDIV1_3
 ((
ut32_t
)0x00000008

	)

4001 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
ut32_t
)0x00000000

	)

4002 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
ut32_t
)0x00000001

	)

4003 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
ut32_t
)0x00000002

	)

4004 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
ut32_t
)0x00000003

	)

4005 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
ut32_t
)0x00000004

	)

4006 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
ut32_t
)0x00000005

	)

4007 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
ut32_t
)0x00000006

	)

4008 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
ut32_t
)0x00000007

	)

4009 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
ut32_t
)0x00000008

	)

4010 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
ut32_t
)0x00000009

	)

4011 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
ut32_t
)0x0000000A

	)

4012 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
ut32_t
)0x0000000B

	)

4013 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
ut32_t
)0x0000000C

	)

4014 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
ut32_t
)0x0000000D

	)

4015 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
ut32_t
)0x0000000E

	)

4016 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
ut32_t
)0x0000000F

	)

4019 
	#RCC_CFGR3_USART1SW
 ((
ut32_t
)0x00000003

	)

4020 
	#RCC_CFGR3_USART1SW_0
 ((
ut32_t
)0x00000001

	)

4021 
	#RCC_CFGR3_USART1SW_1
 ((
ut32_t
)0x00000002

	)

4023 
	#RCC_CFGR3_I2CSW
 ((
ut32_t
)0x00000030

	)

4024 
	#RCC_CFGR3_I2C1SW
 ((
ut32_t
)0x00000010

	)

4025 
	#RCC_CFGR3_I2C2SW
 ((
ut32_t
)0x00000020

	)

4026 
	#RCC_CFGR3_CECSW
 ((
ut32_t
)0x00000040

	)

4028 
	#RCC_CFGR3_USART2SW
 ((
ut32_t
)0x00030000

	)

4029 
	#RCC_CFGR3_USART2SW_0
 ((
ut32_t
)0x00010000

	)

4030 
	#RCC_CFGR3_USART2SW_1
 ((
ut32_t
)0x00020000

	)

4032 
	#RCC_CFGR3_USART3SW
 ((
ut32_t
)0x000C0000

	)

4033 
	#RCC_CFGR3_USART3SW_0
 ((
ut32_t
)0x00040000

	)

4034 
	#RCC_CFGR3_USART3SW_1
 ((
ut32_t
)0x00080000

	)

4042 
	#RTC_TR_PM
 ((
ut32_t
)0x00400000)

	)

4043 
	#RTC_TR_HT
 ((
ut32_t
)0x00300000)

	)

4044 
	#RTC_TR_HT_0
 ((
ut32_t
)0x00100000)

	)

4045 
	#RTC_TR_HT_1
 ((
ut32_t
)0x00200000)

	)

4046 
	#RTC_TR_HU
 ((
ut32_t
)0x000F0000)

	)

4047 
	#RTC_TR_HU_0
 ((
ut32_t
)0x00010000)

	)

4048 
	#RTC_TR_HU_1
 ((
ut32_t
)0x00020000)

	)

4049 
	#RTC_TR_HU_2
 ((
ut32_t
)0x00040000)

	)

4050 
	#RTC_TR_HU_3
 ((
ut32_t
)0x00080000)

	)

4051 
	#RTC_TR_MNT
 ((
ut32_t
)0x00007000)

	)

4052 
	#RTC_TR_MNT_0
 ((
ut32_t
)0x00001000)

	)

4053 
	#RTC_TR_MNT_1
 ((
ut32_t
)0x00002000)

	)

4054 
	#RTC_TR_MNT_2
 ((
ut32_t
)0x00004000)

	)

4055 
	#RTC_TR_MNU
 ((
ut32_t
)0x00000F00)

	)

4056 
	#RTC_TR_MNU_0
 ((
ut32_t
)0x00000100)

	)

4057 
	#RTC_TR_MNU_1
 ((
ut32_t
)0x00000200)

	)

4058 
	#RTC_TR_MNU_2
 ((
ut32_t
)0x00000400)

	)

4059 
	#RTC_TR_MNU_3
 ((
ut32_t
)0x00000800)

	)

4060 
	#RTC_TR_ST
 ((
ut32_t
)0x00000070)

	)

4061 
	#RTC_TR_ST_0
 ((
ut32_t
)0x00000010)

	)

4062 
	#RTC_TR_ST_1
 ((
ut32_t
)0x00000020)

	)

4063 
	#RTC_TR_ST_2
 ((
ut32_t
)0x00000040)

	)

4064 
	#RTC_TR_SU
 ((
ut32_t
)0x0000000F)

	)

4065 
	#RTC_TR_SU_0
 ((
ut32_t
)0x00000001)

	)

4066 
	#RTC_TR_SU_1
 ((
ut32_t
)0x00000002)

	)

4067 
	#RTC_TR_SU_2
 ((
ut32_t
)0x00000004)

	)

4068 
	#RTC_TR_SU_3
 ((
ut32_t
)0x00000008)

	)

4071 
	#RTC_DR_YT
 ((
ut32_t
)0x00F00000)

	)

4072 
	#RTC_DR_YT_0
 ((
ut32_t
)0x00100000)

	)

4073 
	#RTC_DR_YT_1
 ((
ut32_t
)0x00200000)

	)

4074 
	#RTC_DR_YT_2
 ((
ut32_t
)0x00400000)

	)

4075 
	#RTC_DR_YT_3
 ((
ut32_t
)0x00800000)

	)

4076 
	#RTC_DR_YU
 ((
ut32_t
)0x000F0000)

	)

4077 
	#RTC_DR_YU_0
 ((
ut32_t
)0x00010000)

	)

4078 
	#RTC_DR_YU_1
 ((
ut32_t
)0x00020000)

	)

4079 
	#RTC_DR_YU_2
 ((
ut32_t
)0x00040000)

	)

4080 
	#RTC_DR_YU_3
 ((
ut32_t
)0x00080000)

	)

4081 
	#RTC_DR_WDU
 ((
ut32_t
)0x0000E000)

	)

4082 
	#RTC_DR_WDU_0
 ((
ut32_t
)0x00002000)

	)

4083 
	#RTC_DR_WDU_1
 ((
ut32_t
)0x00004000)

	)

4084 
	#RTC_DR_WDU_2
 ((
ut32_t
)0x00008000)

	)

4085 
	#RTC_DR_MT
 ((
ut32_t
)0x00001000)

	)

4086 
	#RTC_DR_MU
 ((
ut32_t
)0x00000F00)

	)

4087 
	#RTC_DR_MU_0
 ((
ut32_t
)0x00000100)

	)

4088 
	#RTC_DR_MU_1
 ((
ut32_t
)0x00000200)

	)

4089 
	#RTC_DR_MU_2
 ((
ut32_t
)0x00000400)

	)

4090 
	#RTC_DR_MU_3
 ((
ut32_t
)0x00000800)

	)

4091 
	#RTC_DR_DT
 ((
ut32_t
)0x00000030)

	)

4092 
	#RTC_DR_DT_0
 ((
ut32_t
)0x00000010)

	)

4093 
	#RTC_DR_DT_1
 ((
ut32_t
)0x00000020)

	)

4094 
	#RTC_DR_DU
 ((
ut32_t
)0x0000000F)

	)

4095 
	#RTC_DR_DU_0
 ((
ut32_t
)0x00000001)

	)

4096 
	#RTC_DR_DU_1
 ((
ut32_t
)0x00000002)

	)

4097 
	#RTC_DR_DU_2
 ((
ut32_t
)0x00000004)

	)

4098 
	#RTC_DR_DU_3
 ((
ut32_t
)0x00000008)

	)

4101 
	#RTC_CR_COE
 ((
ut32_t
)0x00800000)

	)

4102 
	#RTC_CR_OSEL
 ((
ut32_t
)0x00600000)

	)

4103 
	#RTC_CR_OSEL_0
 ((
ut32_t
)0x00200000)

	)

4104 
	#RTC_CR_OSEL_1
 ((
ut32_t
)0x00400000)

	)

4105 
	#RTC_CR_POL
 ((
ut32_t
)0x00100000)

	)

4106 
	#RTC_CR_COSEL
 ((
ut32_t
)0x00080000)

	)

4107 
	#RTC_CR_BCK
 ((
ut32_t
)0x00040000)

	)

4108 
	#RTC_CR_SUB1H
 ((
ut32_t
)0x00020000)

	)

4109 
	#RTC_CR_ADD1H
 ((
ut32_t
)0x00010000)

	)

4110 
	#RTC_CR_TSIE
 ((
ut32_t
)0x00008000)

	)

4111 
	#RTC_CR_WUTIE
 ((
ut32_t
)0x00004000)

	)

4112 
	#RTC_CR_ALRBIE
 ((
ut32_t
)0x00002000)

	)

4113 
	#RTC_CR_ALRAIE
 ((
ut32_t
)0x00001000)

	)

4114 
	#RTC_CR_TSE
 ((
ut32_t
)0x00000800)

	)

4115 
	#RTC_CR_WUTE
 ((
ut32_t
)0x00000400)

	)

4116 
	#RTC_CR_ALRBE
 ((
ut32_t
)0x00000200)

	)

4117 
	#RTC_CR_ALRAE
 ((
ut32_t
)0x00000100)

	)

4118 
	#RTC_CR_FMT
 ((
ut32_t
)0x00000040)

	)

4119 
	#RTC_CR_BYPSHAD
 ((
ut32_t
)0x00000020)

	)

4120 
	#RTC_CR_REFCKON
 ((
ut32_t
)0x00000010)

	)

4121 
	#RTC_CR_TSEDGE
 ((
ut32_t
)0x00000008)

	)

4122 
	#RTC_CR_WUCKSEL
 ((
ut32_t
)0x00000007)

	)

4123 
	#RTC_CR_WUCKSEL_0
 ((
ut32_t
)0x00000001)

	)

4124 
	#RTC_CR_WUCKSEL_1
 ((
ut32_t
)0x00000002)

	)

4125 
	#RTC_CR_WUCKSEL_2
 ((
ut32_t
)0x00000004)

	)

4128 
	#RTC_ISR_RECALPF
 ((
ut32_t
)0x00010000)

	)

4129 
	#RTC_ISR_TAMP3F
 ((
ut32_t
)0x00008000)

	)

4130 
	#RTC_ISR_TAMP2F
 ((
ut32_t
)0x00004000)

	)

4131 
	#RTC_ISR_TAMP1F
 ((
ut32_t
)0x00002000)

	)

4132 
	#RTC_ISR_TSOVF
 ((
ut32_t
)0x00001000)

	)

4133 
	#RTC_ISR_TSF
 ((
ut32_t
)0x00000800)

	)

4134 
	#RTC_ISR_WUTF
 ((
ut32_t
)0x00000400)

	)

4135 
	#RTC_ISR_ALRBF
 ((
ut32_t
)0x00000200)

	)

4136 
	#RTC_ISR_ALRAF
 ((
ut32_t
)0x00000100)

	)

4137 
	#RTC_ISR_INIT
 ((
ut32_t
)0x00000080)

	)

4138 
	#RTC_ISR_INITF
 ((
ut32_t
)0x00000040)

	)

4139 
	#RTC_ISR_RSF
 ((
ut32_t
)0x00000020)

	)

4140 
	#RTC_ISR_INITS
 ((
ut32_t
)0x00000010)

	)

4141 
	#RTC_ISR_SHPF
 ((
ut32_t
)0x00000008)

	)

4142 
	#RTC_ISR_WUTWF
 ((
ut32_t
)0x00000004)

	)

4143 
	#RTC_ISR_ALRBWF
 ((
ut32_t
)0x00000002)

	)

4144 
	#RTC_ISR_ALRAWF
 ((
ut32_t
)0x00000001)

	)

4147 
	#RTC_PRER_PREDIV_A
 ((
ut32_t
)0x007F0000)

	)

4148 
	#RTC_PRER_PREDIV_S
 ((
ut32_t
)0x00007FFF)

	)

4151 
	#RTC_WUTR_WUT
 ((
ut32_t
)0x0000FFFF)

	)

4154 
	#RTC_ALRMAR_MSK4
 ((
ut32_t
)0x80000000)

	)

4155 
	#RTC_ALRMAR_WDSEL
 ((
ut32_t
)0x40000000)

	)

4156 
	#RTC_ALRMAR_DT
 ((
ut32_t
)0x30000000)

	)

4157 
	#RTC_ALRMAR_DT_0
 ((
ut32_t
)0x10000000)

	)

4158 
	#RTC_ALRMAR_DT_1
 ((
ut32_t
)0x20000000)

	)

4159 
	#RTC_ALRMAR_DU
 ((
ut32_t
)0x0F000000)

	)

4160 
	#RTC_ALRMAR_DU_0
 ((
ut32_t
)0x01000000)

	)

4161 
	#RTC_ALRMAR_DU_1
 ((
ut32_t
)0x02000000)

	)

4162 
	#RTC_ALRMAR_DU_2
 ((
ut32_t
)0x04000000)

	)

4163 
	#RTC_ALRMAR_DU_3
 ((
ut32_t
)0x08000000)

	)

4164 
	#RTC_ALRMAR_MSK3
 ((
ut32_t
)0x00800000)

	)

4165 
	#RTC_ALRMAR_PM
 ((
ut32_t
)0x00400000)

	)

4166 
	#RTC_ALRMAR_HT
 ((
ut32_t
)0x00300000)

	)

4167 
	#RTC_ALRMAR_HT_0
 ((
ut32_t
)0x00100000)

	)

4168 
	#RTC_ALRMAR_HT_1
 ((
ut32_t
)0x00200000)

	)

4169 
	#RTC_ALRMAR_HU
 ((
ut32_t
)0x000F0000)

	)

4170 
	#RTC_ALRMAR_HU_0
 ((
ut32_t
)0x00010000)

	)

4171 
	#RTC_ALRMAR_HU_1
 ((
ut32_t
)0x00020000)

	)

4172 
	#RTC_ALRMAR_HU_2
 ((
ut32_t
)0x00040000)

	)

4173 
	#RTC_ALRMAR_HU_3
 ((
ut32_t
)0x00080000)

	)

4174 
	#RTC_ALRMAR_MSK2
 ((
ut32_t
)0x00008000)

	)

4175 
	#RTC_ALRMAR_MNT
 ((
ut32_t
)0x00007000)

	)

4176 
	#RTC_ALRMAR_MNT_0
 ((
ut32_t
)0x00001000)

	)

4177 
	#RTC_ALRMAR_MNT_1
 ((
ut32_t
)0x00002000)

	)

4178 
	#RTC_ALRMAR_MNT_2
 ((
ut32_t
)0x00004000)

	)

4179 
	#RTC_ALRMAR_MNU
 ((
ut32_t
)0x00000F00)

	)

4180 
	#RTC_ALRMAR_MNU_0
 ((
ut32_t
)0x00000100)

	)

4181 
	#RTC_ALRMAR_MNU_1
 ((
ut32_t
)0x00000200)

	)

4182 
	#RTC_ALRMAR_MNU_2
 ((
ut32_t
)0x00000400)

	)

4183 
	#RTC_ALRMAR_MNU_3
 ((
ut32_t
)0x00000800)

	)

4184 
	#RTC_ALRMAR_MSK1
 ((
ut32_t
)0x00000080)

	)

4185 
	#RTC_ALRMAR_ST
 ((
ut32_t
)0x00000070)

	)

4186 
	#RTC_ALRMAR_ST_0
 ((
ut32_t
)0x00000010)

	)

4187 
	#RTC_ALRMAR_ST_1
 ((
ut32_t
)0x00000020)

	)

4188 
	#RTC_ALRMAR_ST_2
 ((
ut32_t
)0x00000040)

	)

4189 
	#RTC_ALRMAR_SU
 ((
ut32_t
)0x0000000F)

	)

4190 
	#RTC_ALRMAR_SU_0
 ((
ut32_t
)0x00000001)

	)

4191 
	#RTC_ALRMAR_SU_1
 ((
ut32_t
)0x00000002)

	)

4192 
	#RTC_ALRMAR_SU_2
 ((
ut32_t
)0x00000004)

	)

4193 
	#RTC_ALRMAR_SU_3
 ((
ut32_t
)0x00000008)

	)

4196 
	#RTC_ALRMBR_MSK4
 ((
ut32_t
)0x80000000)

	)

4197 
	#RTC_ALRMBR_WDSEL
 ((
ut32_t
)0x40000000)

	)

4198 
	#RTC_ALRMBR_DT
 ((
ut32_t
)0x30000000)

	)

4199 
	#RTC_ALRMBR_DT_0
 ((
ut32_t
)0x10000000)

	)

4200 
	#RTC_ALRMBR_DT_1
 ((
ut32_t
)0x20000000)

	)

4201 
	#RTC_ALRMBR_DU
 ((
ut32_t
)0x0F000000)

	)

4202 
	#RTC_ALRMBR_DU_0
 ((
ut32_t
)0x01000000)

	)

4203 
	#RTC_ALRMBR_DU_1
 ((
ut32_t
)0x02000000)

	)

4204 
	#RTC_ALRMBR_DU_2
 ((
ut32_t
)0x04000000)

	)

4205 
	#RTC_ALRMBR_DU_3
 ((
ut32_t
)0x08000000)

	)

4206 
	#RTC_ALRMBR_MSK3
 ((
ut32_t
)0x00800000)

	)

4207 
	#RTC_ALRMBR_PM
 ((
ut32_t
)0x00400000)

	)

4208 
	#RTC_ALRMBR_HT
 ((
ut32_t
)0x00300000)

	)

4209 
	#RTC_ALRMBR_HT_0
 ((
ut32_t
)0x00100000)

	)

4210 
	#RTC_ALRMBR_HT_1
 ((
ut32_t
)0x00200000)

	)

4211 
	#RTC_ALRMBR_HU
 ((
ut32_t
)0x000F0000)

	)

4212 
	#RTC_ALRMBR_HU_0
 ((
ut32_t
)0x00010000)

	)

4213 
	#RTC_ALRMBR_HU_1
 ((
ut32_t
)0x00020000)

	)

4214 
	#RTC_ALRMBR_HU_2
 ((
ut32_t
)0x00040000)

	)

4215 
	#RTC_ALRMBR_HU_3
 ((
ut32_t
)0x00080000)

	)

4216 
	#RTC_ALRMBR_MSK2
 ((
ut32_t
)0x00008000)

	)

4217 
	#RTC_ALRMBR_MNT
 ((
ut32_t
)0x00007000)

	)

4218 
	#RTC_ALRMBR_MNT_0
 ((
ut32_t
)0x00001000)

	)

4219 
	#RTC_ALRMBR_MNT_1
 ((
ut32_t
)0x00002000)

	)

4220 
	#RTC_ALRMBR_MNT_2
 ((
ut32_t
)0x00004000)

	)

4221 
	#RTC_ALRMBR_MNU
 ((
ut32_t
)0x00000F00)

	)

4222 
	#RTC_ALRMBR_MNU_0
 ((
ut32_t
)0x00000100)

	)

4223 
	#RTC_ALRMBR_MNU_1
 ((
ut32_t
)0x00000200)

	)

4224 
	#RTC_ALRMBR_MNU_2
 ((
ut32_t
)0x00000400)

	)

4225 
	#RTC_ALRMBR_MNU_3
 ((
ut32_t
)0x00000800)

	)

4226 
	#RTC_ALRMBR_MSK1
 ((
ut32_t
)0x00000080)

	)

4227 
	#RTC_ALRMBR_ST
 ((
ut32_t
)0x00000070)

	)

4228 
	#RTC_ALRMBR_ST_0
 ((
ut32_t
)0x00000010)

	)

4229 
	#RTC_ALRMBR_ST_1
 ((
ut32_t
)0x00000020)

	)

4230 
	#RTC_ALRMBR_ST_2
 ((
ut32_t
)0x00000040)

	)

4231 
	#RTC_ALRMBR_SU
 ((
ut32_t
)0x0000000F)

	)

4232 
	#RTC_ALRMBR_SU_0
 ((
ut32_t
)0x00000001)

	)

4233 
	#RTC_ALRMBR_SU_1
 ((
ut32_t
)0x00000002)

	)

4234 
	#RTC_ALRMBR_SU_2
 ((
ut32_t
)0x00000004)

	)

4235 
	#RTC_ALRMBR_SU_3
 ((
ut32_t
)0x00000008)

	)

4238 
	#RTC_WPR_KEY
 ((
ut32_t
)0x000000FF)

	)

4241 
	#RTC_SSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

4244 
	#RTC_SHIFTR_SUBFS
 ((
ut32_t
)0x00007FFF)

	)

4245 
	#RTC_SHIFTR_ADD1S
 ((
ut32_t
)0x80000000)

	)

4248 
	#RTC_TSTR_PM
 ((
ut32_t
)0x00400000)

	)

4249 
	#RTC_TSTR_HT
 ((
ut32_t
)0x00300000)

	)

4250 
	#RTC_TSTR_HT_0
 ((
ut32_t
)0x00100000)

	)

4251 
	#RTC_TSTR_HT_1
 ((
ut32_t
)0x00200000)

	)

4252 
	#RTC_TSTR_HU
 ((
ut32_t
)0x000F0000)

	)

4253 
	#RTC_TSTR_HU_0
 ((
ut32_t
)0x00010000)

	)

4254 
	#RTC_TSTR_HU_1
 ((
ut32_t
)0x00020000)

	)

4255 
	#RTC_TSTR_HU_2
 ((
ut32_t
)0x00040000)

	)

4256 
	#RTC_TSTR_HU_3
 ((
ut32_t
)0x00080000)

	)

4257 
	#RTC_TSTR_MNT
 ((
ut32_t
)0x00007000)

	)

4258 
	#RTC_TSTR_MNT_0
 ((
ut32_t
)0x00001000)

	)

4259 
	#RTC_TSTR_MNT_1
 ((
ut32_t
)0x00002000)

	)

4260 
	#RTC_TSTR_MNT_2
 ((
ut32_t
)0x00004000)

	)

4261 
	#RTC_TSTR_MNU
 ((
ut32_t
)0x00000F00)

	)

4262 
	#RTC_TSTR_MNU_0
 ((
ut32_t
)0x00000100)

	)

4263 
	#RTC_TSTR_MNU_1
 ((
ut32_t
)0x00000200)

	)

4264 
	#RTC_TSTR_MNU_2
 ((
ut32_t
)0x00000400)

	)

4265 
	#RTC_TSTR_MNU_3
 ((
ut32_t
)0x00000800)

	)

4266 
	#RTC_TSTR_ST
 ((
ut32_t
)0x00000070)

	)

4267 
	#RTC_TSTR_ST_0
 ((
ut32_t
)0x00000010)

	)

4268 
	#RTC_TSTR_ST_1
 ((
ut32_t
)0x00000020)

	)

4269 
	#RTC_TSTR_ST_2
 ((
ut32_t
)0x00000040)

	)

4270 
	#RTC_TSTR_SU
 ((
ut32_t
)0x0000000F)

	)

4271 
	#RTC_TSTR_SU_0
 ((
ut32_t
)0x00000001)

	)

4272 
	#RTC_TSTR_SU_1
 ((
ut32_t
)0x00000002)

	)

4273 
	#RTC_TSTR_SU_2
 ((
ut32_t
)0x00000004)

	)

4274 
	#RTC_TSTR_SU_3
 ((
ut32_t
)0x00000008)

	)

4277 
	#RTC_TSDR_WDU
 ((
ut32_t
)0x0000E000)

	)

4278 
	#RTC_TSDR_WDU_0
 ((
ut32_t
)0x00002000)

	)

4279 
	#RTC_TSDR_WDU_1
 ((
ut32_t
)0x00004000)

	)

4280 
	#RTC_TSDR_WDU_2
 ((
ut32_t
)0x00008000)

	)

4281 
	#RTC_TSDR_MT
 ((
ut32_t
)0x00001000)

	)

4282 
	#RTC_TSDR_MU
 ((
ut32_t
)0x00000F00)

	)

4283 
	#RTC_TSDR_MU_0
 ((
ut32_t
)0x00000100)

	)

4284 
	#RTC_TSDR_MU_1
 ((
ut32_t
)0x00000200)

	)

4285 
	#RTC_TSDR_MU_2
 ((
ut32_t
)0x00000400)

	)

4286 
	#RTC_TSDR_MU_3
 ((
ut32_t
)0x00000800)

	)

4287 
	#RTC_TSDR_DT
 ((
ut32_t
)0x00000030)

	)

4288 
	#RTC_TSDR_DT_0
 ((
ut32_t
)0x00000010)

	)

4289 
	#RTC_TSDR_DT_1
 ((
ut32_t
)0x00000020)

	)

4290 
	#RTC_TSDR_DU
 ((
ut32_t
)0x0000000F)

	)

4291 
	#RTC_TSDR_DU_0
 ((
ut32_t
)0x00000001)

	)

4292 
	#RTC_TSDR_DU_1
 ((
ut32_t
)0x00000002)

	)

4293 
	#RTC_TSDR_DU_2
 ((
ut32_t
)0x00000004)

	)

4294 
	#RTC_TSDR_DU_3
 ((
ut32_t
)0x00000008)

	)

4297 
	#RTC_TSSSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

4300 
	#RTC_CALR_CALP
 ((
ut32_t
)0x00008000)

	)

4301 
	#RTC_CALR_CALW8
 ((
ut32_t
)0x00004000)

	)

4302 
	#RTC_CALR_CALW16
 ((
ut32_t
)0x00002000)

	)

4303 
	#RTC_CALR_CALM
 ((
ut32_t
)0x000001FF)

	)

4304 
	#RTC_CALR_CALM_0
 ((
ut32_t
)0x00000001)

	)

4305 
	#RTC_CALR_CALM_1
 ((
ut32_t
)0x00000002)

	)

4306 
	#RTC_CALR_CALM_2
 ((
ut32_t
)0x00000004)

	)

4307 
	#RTC_CALR_CALM_3
 ((
ut32_t
)0x00000008)

	)

4308 
	#RTC_CALR_CALM_4
 ((
ut32_t
)0x00000010)

	)

4309 
	#RTC_CALR_CALM_5
 ((
ut32_t
)0x00000020)

	)

4310 
	#RTC_CALR_CALM_6
 ((
ut32_t
)0x00000040)

	)

4311 
	#RTC_CALR_CALM_7
 ((
ut32_t
)0x00000080)

	)

4312 
	#RTC_CALR_CALM_8
 ((
ut32_t
)0x00000100)

	)

4315 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
ut32_t
)0x00040000)

	)

4316 
	#RTC_TAFCR_TAMPPUDIS
 ((
ut32_t
)0x00008000)

	)

4317 
	#RTC_TAFCR_TAMPPRCH
 ((
ut32_t
)0x00006000)

	)

4318 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ut32_t
)0x00002000)

	)

4319 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ut32_t
)0x00004000)

	)

4320 
	#RTC_TAFCR_TAMPFLT
 ((
ut32_t
)0x00001800)

	)

4321 
	#RTC_TAFCR_TAMPFLT_0
 ((
ut32_t
)0x00000800)

	)

4322 
	#RTC_TAFCR_TAMPFLT_1
 ((
ut32_t
)0x00001000)

	)

4323 
	#RTC_TAFCR_TAMPFREQ
 ((
ut32_t
)0x00000700)

	)

4324 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ut32_t
)0x00000100)

	)

4325 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ut32_t
)0x00000200)

	)

4326 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ut32_t
)0x00000400)

	)

4327 
	#RTC_TAFCR_TAMPTS
 ((
ut32_t
)0x00000080)

	)

4328 
	#RTC_TAFCR_TAMP3TRG
 ((
ut32_t
)0x00000040)

	)

4329 
	#RTC_TAFCR_TAMP3E
 ((
ut32_t
)0x00000020)

	)

4330 
	#RTC_TAFCR_TAMP2TRG
 ((
ut32_t
)0x00000010)

	)

4331 
	#RTC_TAFCR_TAMP2E
 ((
ut32_t
)0x00000008)

	)

4332 
	#RTC_TAFCR_TAMPIE
 ((
ut32_t
)0x00000004)

	)

4333 
	#RTC_TAFCR_TAMP1TRG
 ((
ut32_t
)0x00000002)

	)

4334 
	#RTC_TAFCR_TAMP1E
 ((
ut32_t
)0x00000001)

	)

4337 
	#RTC_ALRMASSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

4338 
	#RTC_ALRMASSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

4339 
	#RTC_ALRMASSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

4340 
	#RTC_ALRMASSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

4341 
	#RTC_ALRMASSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

4342 
	#RTC_ALRMASSR_SS
 ((
ut32_t
)0x00007FFF)

	)

4345 
	#RTC_ALRMBSSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

4346 
	#RTC_ALRMBSSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

4347 
	#RTC_ALRMBSSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

4348 
	#RTC_ALRMBSSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

4349 
	#RTC_ALRMBSSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

4350 
	#RTC_ALRMBSSR_SS
 ((
ut32_t
)0x00007FFF)

	)

4353 
	#RTC_BKP0R
 ((
ut32_t
)0xFFFFFFFF)

	)

4356 
	#RTC_BKP1R
 ((
ut32_t
)0xFFFFFFFF)

	)

4359 
	#RTC_BKP2R
 ((
ut32_t
)0xFFFFFFFF)

	)

4362 
	#RTC_BKP3R
 ((
ut32_t
)0xFFFFFFFF)

	)

4365 
	#RTC_BKP4R
 ((
ut32_t
)0xFFFFFFFF)

	)

4368 
	#RTC_BKP5R
 ((
ut32_t
)0xFFFFFFFF)

	)

4371 
	#RTC_BKP6R
 ((
ut32_t
)0xFFFFFFFF)

	)

4374 
	#RTC_BKP7R
 ((
ut32_t
)0xFFFFFFFF)

	)

4377 
	#RTC_BKP8R
 ((
ut32_t
)0xFFFFFFFF)

	)

4380 
	#RTC_BKP9R
 ((
ut32_t
)0xFFFFFFFF)

	)

4383 
	#RTC_BKP10R
 ((
ut32_t
)0xFFFFFFFF)

	)

4386 
	#RTC_BKP11R
 ((
ut32_t
)0xFFFFFFFF)

	)

4389 
	#RTC_BKP12R
 ((
ut32_t
)0xFFFFFFFF)

	)

4392 
	#RTC_BKP13R
 ((
ut32_t
)0xFFFFFFFF)

	)

4395 
	#RTC_BKP14R
 ((
ut32_t
)0xFFFFFFFF)

	)

4398 
	#RTC_BKP15R
 ((
ut32_t
)0xFFFFFFFF)

	)

4401 
	#RTC_BKP16R
 ((
ut32_t
)0xFFFFFFFF)

	)

4404 
	#RTC_BKP17R
 ((
ut32_t
)0xFFFFFFFF)

	)

4407 
	#RTC_BKP18R
 ((
ut32_t
)0xFFFFFFFF)

	)

4410 
	#RTC_BKP19R
 ((
ut32_t
)0xFFFFFFFF)

	)

4413 
	#RTC_BKP20R
 ((
ut32_t
)0xFFFFFFFF)

	)

4416 
	#RTC_BKP21R
 ((
ut32_t
)0xFFFFFFFF)

	)

4419 
	#RTC_BKP22R
 ((
ut32_t
)0xFFFFFFFF)

	)

4422 
	#RTC_BKP23R
 ((
ut32_t
)0xFFFFFFFF)

	)

4425 
	#RTC_BKP24R
 ((
ut32_t
)0xFFFFFFFF)

	)

4428 
	#RTC_BKP25R
 ((
ut32_t
)0xFFFFFFFF)

	)

4431 
	#RTC_BKP26R
 ((
ut32_t
)0xFFFFFFFF)

	)

4434 
	#RTC_BKP27R
 ((
ut32_t
)0xFFFFFFFF)

	)

4437 
	#RTC_BKP28R
 ((
ut32_t
)0xFFFFFFFF)

	)

4440 
	#RTC_BKP29R
 ((
ut32_t
)0xFFFFFFFF)

	)

4443 
	#RTC_BKP30R
 ((
ut32_t
)0xFFFFFFFF)

	)

4446 
	#RTC_BKP31R
 ((
ut32_t
)0xFFFFFFFF)

	)

4455 
	#SDADC_CR1_EOCALIE
 ((
ut32_t
)0x00000001

	)

4456 
	#SDADC_CR1_JEOCIE
 ((
ut32_t
)0x00000002

	)

4457 
	#SDADC_CR1_JOVRIE
 ((
ut32_t
)0x00000004

	)

4458 
	#SDADC_CR1_REOCIE
 ((
ut32_t
)0x00000008

	)

4459 
	#SDADC_CR1_ROVRIE
 ((
ut32_t
)0x00000010

	)

4460 
	#SDADC_CR1_REFV
 ((
ut32_t
)0x00000300

	)

4461 
	#SDADC_CR1_REFV_0
 ((
ut32_t
)0x00000100

	)

4462 
	#SDADC_CR1_REFV_1
 ((
ut32_t
)0x00000200

	)

4463 
	#SDADC_CR1_SLOWCK
 ((
ut32_t
)0x00000400

	)

4464 
	#SDADC_CR1_SBI
 ((
ut32_t
)0x00000800

	)

4465 
	#SDADC_CR1_PDI
 ((
ut32_t
)0x00001000

	)

4466 
	#SDADC_CR1_JSYNC
 ((
ut32_t
)0x00004000

	)

4467 
	#SDADC_CR1_RSYNC
 ((
ut32_t
)0x00008000

	)

4468 
	#SDADC_CR1_JDMAEN
 ((
ut32_t
)0x00010000

	)

4469 
	#SDADC_CR1_RDMAEN
 ((
ut32_t
)0x00020000

	)

4470 
	#SDADC_CR1_INIT
 ((
ut32_t
)0x80000000

	)

4473 
	#SDADC_CR2_ADON
 ((
ut32_t
)0x00000001

	)

4474 
	#SDADC_CR2_CALIBCNT
 ((
ut32_t
)0x00000006

	)

4475 
	#SDADC_CR2_CALIBCNT_0
 ((
ut32_t
)0x00000002

	)

4476 
	#SDADC_CR2_CALIBCNT_1
 ((
ut32_t
)0x00000004

	)

4477 
	#SDADC_CR2_STARTCALIB
 ((
ut32_t
)0x00000010

	)

4478 
	#SDADC_CR2_JCONT
 ((
ut32_t
)0x00000020

	)

4479 
	#SDADC_CR2_JDS
 ((
ut32_t
)0x00000040

	)

4480 
	#SDADC_CR2_JEXTSEL
 ((
ut32_t
)0x00000F00

	)

4481 
	#SDADC_CR2_JEXTSEL_0
 ((
ut32_t
)0x00000100

	)

4482 
	#SDADC_CR2_JEXTSEL_1
 ((
ut32_t
)0x00000200

	)

4483 
	#SDADC_CR2_JEXTSEL_2
 ((
ut32_t
)0x00000400

	)

4484 
	#SDADC_CR2_JEXTSEL_3
 ((
ut32_t
)0x00000800

	)

4485 
	#SDADC_CR2_JEXTEN
 ((
ut32_t
)0x00006000

	)

4486 
	#SDADC_CR2_JEXTEN_0
 ((
ut32_t
)0x00002000

	)

4487 
	#SDADC_CR2_JEXTEN_1
 ((
ut32_t
)0x00004000

	)

4488 
	#SDADC_CR2_JSWSTART
 ((
ut32_t
)0x00008000

	)

4489 
	#SDADC_CR2_RCH
 ((
ut32_t
)0x000F0000

	)

4490 
	#SDADC_CR2_RCH_0
 ((
ut32_t
)0x00010000

	)

4491 
	#SDADC_CR2_RCH_1
 ((
ut32_t
)0x00020000

	)

4492 
	#SDADC_CR2_RCH_2
 ((
ut32_t
)0x00040000

	)

4493 
	#SDADC_CR2_RCH_3
 ((
ut32_t
)0x00080000

	)

4494 
	#SDADC_CR2_RCONT
 ((
ut32_t
)0x00400000

	)

4495 
	#SDADC_CR2_RSWSTART
 ((
ut32_t
)0x00800000

	)

4496 
	#SDADC_CR2_FAST
 ((
ut32_t
)0x01000000

	)

4499 
	#SDADC_ISR_EOCALF
 ((
ut32_t
)0x00000001

	)

4500 
	#SDADC_ISR_JEOCF
 ((
ut32_t
)0x00000002

	)

4501 
	#SDADC_ISR_JOVRF
 ((
ut32_t
)0x00000004

	)

4502 
	#SDADC_ISR_REOCF
 ((
ut32_t
)0x00000010

	)

4503 
	#SDADC_ISR_ROVRF
 ((
ut32_t
)0x00000020

	)

4504 
	#SDADC_ISR_CALIBIP
 ((
ut32_t
)0x00001000

	)

4505 
	#SDADC_ISR_JCIP
 ((
ut32_t
)0x00002000

	)

4506 
	#SDADC_ISR_RCIP
 ((
ut32_t
)0x00004000

	)

4507 
	#SDADC_ISR_STABIP
 ((
ut32_t
)0x00008000

	)

4508 
	#SDADC_ISR_INITRDY
 ((
ut32_t
)0x80000000

	)

4511 
	#SDADC_ISR_CLREOCALF
 ((
ut32_t
)0x00000001

	)

4512 
	#SDADC_ISR_CLRJOVRF
 ((
ut32_t
)0x00000004

	)

4513 
	#SDADC_ISR_CLRROVRF
 ((
ut32_t
)0x00000010

	)

4516 
	#SDADC_JCHGR_JCHG
 ((
ut32_t
)0x000001FF

	)

4517 
	#SDADC_JCHGR_JCHG_0
 ((
ut32_t
)0x00000001

	)

4518 
	#SDADC_JCHGR_JCHG_1
 ((
ut32_t
)0x00000002

	)

4519 
	#SDADC_JCHGR_JCHG_2
 ((
ut32_t
)0x00000004

	)

4520 
	#SDADC_JCHGR_JCHG_3
 ((
ut32_t
)0x00000008

	)

4521 
	#SDADC_JCHGR_JCHG_4
 ((
ut32_t
)0x00000010

	)

4522 
	#SDADC_JCHGR_JCHG_5
 ((
ut32_t
)0x00000020

	)

4523 
	#SDADC_JCHGR_JCHG_6
 ((
ut32_t
)0x00000040

	)

4524 
	#SDADC_JCHGR_JCHG_7
 ((
ut32_t
)0x00000080

	)

4525 
	#SDADC_JCHGR_JCHG_8
 ((
ut32_t
)0x00000100

	)

4528 
	#SDADC_CONF0R_OFFSET0
 ((
ut32_t
)0x00000FFF

	)

4529 
	#SDADC_CONF0R_GAIN0
 ((
ut32_t
)0x00700000

	)

4530 
	#SDADC_CONF0R_GAIN0_0
 ((
ut32_t
)0x00100000

	)

4531 
	#SDADC_CONF0R_GAIN0_1
 ((
ut32_t
)0x00200000

	)

4532 
	#SDADC_CONF0R_GAIN0_2
 ((
ut32_t
)0x00400000

	)

4533 
	#SDADC_CONF0R_SE0
 ((
ut32_t
)0x0C000000

	)

4534 
	#SDADC_CONF0R_SE0_0
 ((
ut32_t
)0x04000000

	)

4535 
	#SDADC_CONF0R_SE0_1
 ((
ut32_t
)0x08000000

	)

4536 
	#SDADC_CONF0R_COMMON0
 ((
ut32_t
)0xC0000000

	)

4537 
	#SDADC_CONF0R_COMMON0_0
 ((
ut32_t
)0x40000000

	)

4538 
	#SDADC_CONF0R_COMMON0_1
 ((
ut32_t
)0x80000000

	)

4541 
	#SDADC_CONF1R_OFFSET1
 ((
ut32_t
)0x00000FFF

	)

4542 
	#SDADC_CONF1R_GAIN1
 ((
ut32_t
)0x00700000

	)

4543 
	#SDADC_CONF1R_GAIN1_0
 ((
ut32_t
)0x00100000

	)

4544 
	#SDADC_CONF1R_GAIN1_1
 ((
ut32_t
)0x00200000

	)

4545 
	#SDADC_CONF1R_GAIN1_2
 ((
ut32_t
)0x00400000

	)

4546 
	#SDADC_CONF1R_SE1
 ((
ut32_t
)0x0C000000

	)

4547 
	#SDADC_CONF1R_SE1_0
 ((
ut32_t
)0x04000000

	)

4548 
	#SDADC_CONF1R_SE1_1
 ((
ut32_t
)0x08000000

	)

4549 
	#SDADC_CONF1R_COMMON1
 ((
ut32_t
)0xC0000000

	)

4550 
	#SDADC_CONF1R_COMMON1_0
 ((
ut32_t
)0x40000000

	)

4551 
	#SDADC_CONF1R_COMMON1_1
 ((
ut32_t
)0x40000000

	)

4554 
	#SDADC_CONF2R_OFFSET2
 ((
ut32_t
)0x00000FFF

	)

4555 
	#SDADC_CONF2R_GAIN2
 ((
ut32_t
)0x00700000

	)

4556 
	#SDADC_CONF2R_GAIN2_0
 ((
ut32_t
)0x00100000

	)

4557 
	#SDADC_CONF2R_GAIN2_1
 ((
ut32_t
)0x00200000

	)

4558 
	#SDADC_CONF2R_GAIN2_2
 ((
ut32_t
)0x00400000

	)

4559 
	#SDADC_CONF2R_SE2
 ((
ut32_t
)0x0C000000

	)

4560 
	#SDADC_CONF2R_SE2_0
 ((
ut32_t
)0x04000000

	)

4561 
	#SDADC_CONF2R_SE2_1
 ((
ut32_t
)0x08000000

	)

4562 
	#SDADC_CONF2R_COMMON2
 ((
ut32_t
)0xC0000000

	)

4563 
	#SDADC_CONF2R_COMMON2_0
 ((
ut32_t
)0x40000000

	)

4564 
	#SDADC_CONF2R_COMMON2_1
 ((
ut32_t
)0x80000000

	)

4567 
	#SDADC_CONFCHR1_CONFCH0
 ((
ut32_t
)0x00000003

	)

4568 
	#SDADC_CONFCHR1_CONFCH1
 ((
ut32_t
)0x00000030

	)

4569 
	#SDADC_CONFCHR1_CONFCH2
 ((
ut32_t
)0x00000300

	)

4570 
	#SDADC_CONFCHR1_CONFCH3
 ((
ut32_t
)0x00003000

	)

4571 
	#SDADC_CONFCHR1_CONFCH4
 ((
ut32_t
)0x00030000

	)

4572 
	#SDADC_CONFCHR1_CONFCH5
 ((
ut32_t
)0x00300000

	)

4573 
	#SDADC_CONFCHR1_CONFCH6
 ((
ut32_t
)0x03000000

	)

4574 
	#SDADC_CONFCHR1_CONFCH7
 ((
ut32_t
)0x30000000

	)

4577 
	#SDADC_CONFCHR2_CONFCH8
 ((
ut32_t
)0x00000003

	)

4580 
	#SDADC_JDATAR_JDATA
 ((
ut32_t
)0x0000FFFF

	)

4581 
	#SDADC_JDATAR_JDATACH
 ((
ut32_t
)0x0F000000

	)

4582 
	#SDADC_JDATAR_JDATACH_0
 ((
ut32_t
)0x01000000

	)

4583 
	#SDADC_JDATAR_JDATACH_1
 ((
ut32_t
)0x02000000

	)

4584 
	#SDADC_JDATAR_JDATACH_2
 ((
ut32_t
)0x04000000

	)

4585 
	#SDADC_JDATAR_JDATACH_3
 ((
ut32_t
)0x08000000

	)

4588 
	#SDADC_RDATAR_RDATA
 ((
ut32_t
)0x0000FFFF

	)

4591 
	#SDADC_JDATA12R_JDATA2
 ((
ut32_t
)0xFFFF0000

	)

4592 
	#SDADC_JDATA12R_JDATA1
 ((
ut32_t
)0x0000FFFF

	)

4595 
	#SDADC_RDATA12R_RDATA2
 ((
ut32_t
)0xFFFF0000

	)

4596 
	#SDADC_RDATA12R_RDATA1
 ((
ut32_t
)0x0000FFFF

	)

4599 
	#SDADC_JDATA13R_JDATA3
 ((
ut32_t
)0xFFFF0000

	)

4600 
	#SDADC_JDATA13R_JDATA1
 ((
ut32_t
)0x0000FFFF

	)

4603 
	#SDADC_RDATA13R_RDATA3
 ((
ut32_t
)0xFFFF0000

	)

4604 
	#SDADC_RDATA13R_RDATA1
 ((
ut32_t
)0x0000FFFF

	)

4612 
	#SPI_CR1_CPHA
 ((
ut16_t
)0x0001

	)

4613 
	#SPI_CR1_CPOL
 ((
ut16_t
)0x0002

	)

4614 
	#SPI_CR1_MSTR
 ((
ut16_t
)0x0004

	)

4615 
	#SPI_CR1_BR
 ((
ut16_t
)0x0038

	)

4616 
	#SPI_CR1_BR_0
 ((
ut16_t
)0x0008

	)

4617 
	#SPI_CR1_BR_1
 ((
ut16_t
)0x0010

	)

4618 
	#SPI_CR1_BR_2
 ((
ut16_t
)0x0020

	)

4619 
	#SPI_CR1_SPE
 ((
ut16_t
)0x0040

	)

4620 
	#SPI_CR1_LSBFIRST
 ((
ut16_t
)0x0080

	)

4621 
	#SPI_CR1_SSI
 ((
ut16_t
)0x0100

	)

4622 
	#SPI_CR1_SSM
 ((
ut16_t
)0x0200

	)

4623 
	#SPI_CR1_RXONLY
 ((
ut16_t
)0x0400

	)

4624 
	#SPI_CR1_CRCL
 ((
ut16_t
)0x0800

	)

4625 
	#SPI_CR1_CRCNEXT
 ((
ut16_t
)0x1000

	)

4626 
	#SPI_CR1_CRCEN
 ((
ut16_t
)0x2000

	)

4627 
	#SPI_CR1_BIDIOE
 ((
ut16_t
)0x4000

	)

4628 
	#SPI_CR1_BIDIMODE
 ((
ut16_t
)0x8000

	)

4631 
	#SPI_CR2_RXDMAEN
 ((
ut16_t
)0x0001

	)

4632 
	#SPI_CR2_TXDMAEN
 ((
ut16_t
)0x0002

	)

4633 
	#SPI_CR2_SSOE
 ((
ut16_t
)0x0004

	)

4634 
	#SPI_CR2_NSSP
 ((
ut16_t
)0x0008

	)

4635 
	#SPI_CR2_FRF
 ((
ut16_t
)0x0010

	)

4636 
	#SPI_CR2_ERRIE
 ((
ut16_t
)0x0020

	)

4637 
	#SPI_CR2_RXNEIE
 ((
ut16_t
)0x0040

	)

4638 
	#SPI_CR2_TXEIE
 ((
ut16_t
)0x0080

	)

4639 
	#SPI_CR2_DS
 ((
ut16_t
)0x0F00

	)

4640 
	#SPI_CR2_DS_0
 ((
ut16_t
)0x0100

	)

4641 
	#SPI_CR2_DS_1
 ((
ut16_t
)0x0200

	)

4642 
	#SPI_CR2_DS_2
 ((
ut16_t
)0x0400

	)

4643 
	#SPI_CR2_DS_3
 ((
ut16_t
)0x0800

	)

4644 
	#SPI_CR2_FRXTH
 ((
ut16_t
)0x1000

	)

4645 
	#SPI_CR2_LDMARX
 ((
ut16_t
)0x2000

	)

4646 
	#SPI_CR2_LDMATX
 ((
ut16_t
)0x4000

	)

4649 
	#SPI_SR_RXNE
 ((
ut16_t
)0x0001

	)

4650 
	#SPI_SR_TXE
 ((
ut16_t
)0x0002

	)

4651 
	#SPI_SR_CHSIDE
 ((
ut16_t
)0x0004

	)

4652 
	#SPI_SR_UDR
 ((
ut16_t
)0x0008

	)

4653 
	#SPI_SR_CRCERR
 ((
ut16_t
)0x0010

	)

4654 
	#SPI_SR_MODF
 ((
ut16_t
)0x0020

	)

4655 
	#SPI_SR_OVR
 ((
ut16_t
)0x0040

	)

4656 
	#SPI_SR_BSY
 ((
ut16_t
)0x0080

	)

4657 
	#SPI_SR_FRE
 ((
ut16_t
)0x0100

	)

4658 
	#SPI_SR_FRLVL
 ((
ut16_t
)0x0600

	)

4659 
	#SPI_SR_FRLVL_0
 ((
ut16_t
)0x0200

	)

4660 
	#SPI_SR_FRLVL_1
 ((
ut16_t
)0x0400

	)

4661 
	#SPI_SR_FTLVL
 ((
ut16_t
)0x1800

	)

4662 
	#SPI_SR_FTLVL_0
 ((
ut16_t
)0x0800

	)

4663 
	#SPI_SR_FTLVL_1
 ((
ut16_t
)0x1000

	)

4666 
	#SPI_DR_DR
 ((
ut16_t
)0xFFFF

	)

4669 
	#SPI_CRCPR_CRCPOLY
 ((
ut16_t
)0xFFFF

	)

4672 
	#SPI_RXCRCR_RXCRC
 ((
ut16_t
)0xFFFF

	)

4675 
	#SPI_TXCRCR_TXCRC
 ((
ut16_t
)0xFFFF

	)

4678 
	#SPI_I2SCFGR_CHLEN
 ((
ut16_t
)0x0001

	)

4679 
	#SPI_I2SCFGR_DATLEN
 ((
ut16_t
)0x0006

	)

4680 
	#SPI_I2SCFGR_DATLEN_0
 ((
ut16_t
)0x0002

	)

4681 
	#SPI_I2SCFGR_DATLEN_1
 ((
ut16_t
)0x0004

	)

4682 
	#SPI_I2SCFGR_CKPOL
 ((
ut16_t
)0x0008

	)

4683 
	#SPI_I2SCFGR_I2SSTD
 ((
ut16_t
)0x0030

	)

4684 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ut16_t
)0x0010

	)

4685 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ut16_t
)0x0020

	)

4686 
	#SPI_I2SCFGR_PCMSYNC
 ((
ut16_t
)0x0080

	)

4687 
	#SPI_I2SCFGR_I2SCFG
 ((
ut16_t
)0x0300

	)

4688 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ut16_t
)0x0100

	)

4689 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ut16_t
)0x0200

	)

4690 
	#SPI_I2SCFGR_I2SE
 ((
ut16_t
)0x0400

	)

4691 
	#SPI_I2SCFGR_I2SMOD
 ((
ut16_t
)0x0800

	)

4694 
	#SPI_I2SPR_I2SDIV
 ((
ut16_t
)0x00FF

	)

4695 
	#SPI_I2SPR_ODD
 ((
ut16_t
)0x0100

	)

4696 
	#SPI_I2SPR_MCKOE
 ((
ut16_t
)0x0200

	)

4704 
	#SYSCFG_CFGR1_MEM_MODE
 ((
ut32_t
)0x00000003

	)

4705 
	#SYSCFG_CFGR1_MEM_MODE_0
 ((
ut32_t
)0x00000001

	)

4706 
	#SYSCFG_CFGR1_MEM_MODE_1
 ((
ut32_t
)0x00000002

	)

4707 
	#SYSCFG_CFGR1_TIM16_DMA_RMP
 ((
ut32_t
)0x00000800

	)

4708 
	#SYSCFG_CFGR1_TIM17_DMA_RMP
 ((
ut32_t
)0x00001000

	)

4709 
	#SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP
 ((
ut32_t
)0x00002000

	)

4710 
	#SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP
 ((
ut32_t
)0x00004000

	)

4711 
	#SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP
 ((
ut32_t
)0x00008000

	)

4712 
	#SYSCFG_CFGR1_I2C_FMP_PB6
 ((
ut32_t
)0x00010000

	)

4713 
	#SYSCFG_CFGR1_I2C_FMP_PB7
 ((
ut32_t
)0x00020000

	)

4714 
	#SYSCFG_CFGR1_I2C_FMP_PB8
 ((
ut32_t
)0x00040000

	)

4715 
	#SYSCFG_CFGR1_I2C_FMP_PB9
 ((
ut32_t
)0x00080000

	)

4716 
	#SYSCFG_CFGR1_I2C_FMP_I2C1
 ((
ut32_t
)0x00100000

	)

4717 
	#SYSCFG_CFGR1_I2C_FMP_I2C2
 ((
ut32_t
)0x00200000

	)

4718 
	#SYSCFG_CFGR1_VBAT
 ((
ut32_t
)0x01000000

	)

4719 
	#SYSCFG_CFGR1_FPU_IE
 ((
ut32_t
)0xFC000000

	)

4720 
	#SYSCFG_CFGR1_FPU_IE_0
 ((
ut32_t
)0x04000000

	)

4721 
	#SYSCFG_CFGR1_FPU_IE_1
 ((
ut32_t
)0x08000000

	)

4722 
	#SYSCFG_CFGR1_FPU_IE_2
 ((
ut32_t
)0x10000000

	)

4723 
	#SYSCFG_CFGR1_FPU_IE_3
 ((
ut32_t
)0x20000000

	)

4724 
	#SYSCFG_CFGR1_FPU_IE_4
 ((
ut32_t
)0x40000000

	)

4725 
	#SYSCFG_CFGR1_FPU_IE_5
 ((
ut32_t
)0x80000000

	)

4728 
	#SYSCFG_EXTICR1_EXTI0
 ((
ut16_t
)0x000F

	)

4729 
	#SYSCFG_EXTICR1_EXTI1
 ((
ut16_t
)0x00F0

	)

4730 
	#SYSCFG_EXTICR1_EXTI2
 ((
ut16_t
)0x0F00

	)

4731 
	#SYSCFG_EXTICR1_EXTI3
 ((
ut16_t
)0xF000

	)

4736 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ut16_t
)0x0000

	)

4737 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ut16_t
)0x0001

	)

4738 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ut16_t
)0x0002

	)

4739 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
ut16_t
)0x0003

	)

4740 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
ut16_t
)0x0004

	)

4741 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
ut16_t
)0x0005

	)

4746 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ut16_t
)0x0000

	)

4747 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ut16_t
)0x0010

	)

4748 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ut16_t
)0x0020

	)

4749 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
ut16_t
)0x0030

	)

4750 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
ut16_t
)0x0040

	)

4751 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
ut16_t
)0x0050

	)

4756 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ut16_t
)0x0000

	)

4757 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ut16_t
)0x0100

	)

4758 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ut16_t
)0x0200

	)

4759 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ut16_t
)0x0300

	)

4760 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
ut16_t
)0x0400

	)

4761 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
ut16_t
)0x0500

	)

4766 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ut16_t
)0x0000

	)

4767 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ut16_t
)0x1000

	)

4768 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ut16_t
)0x2000

	)

4769 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
ut16_t
)0x3000

	)

4770 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
ut16_t
)0x4000

	)

4773 
	#SYSCFG_EXTICR2_EXTI4
 ((
ut16_t
)0x000F

	)

4774 
	#SYSCFG_EXTICR2_EXTI5
 ((
ut16_t
)0x00F0

	)

4775 
	#SYSCFG_EXTICR2_EXTI6
 ((
ut16_t
)0x0F00

	)

4776 
	#SYSCFG_EXTICR2_EXTI7
 ((
ut16_t
)0xF000

	)

4781 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
ut16_t
)0x0000

	)

4782 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
ut16_t
)0x0001

	)

4783 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
ut16_t
)0x0002

	)

4784 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
ut16_t
)0x0003

	)

4785 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
ut16_t
)0x0004

	)

4786 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
ut16_t
)0x0005

	)

4791 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
ut16_t
)0x0000

	)

4792 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
ut16_t
)0x0010

	)

4793 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
ut16_t
)0x0020

	)

4794 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
ut16_t
)0x0030

	)

4795 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
ut16_t
)0x0040

	)

4800 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
ut16_t
)0x0000

	)

4801 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
ut16_t
)0x0100

	)

4802 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
ut16_t
)0x0200

	)

4803 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
ut16_t
)0x0300

	)

4804 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
ut16_t
)0x0400

	)

4805 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
ut16_t
)0x0500

	)

4810 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
ut16_t
)0x0000

	)

4811 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
ut16_t
)0x1000

	)

4812 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
ut16_t
)0x2000

	)

4813 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
ut16_t
)0x3000

	)

4814 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
ut16_t
)0x4000

	)

4817 
	#SYSCFG_EXTICR3_EXTI8
 ((
ut16_t
)0x000F

	)

4818 
	#SYSCFG_EXTICR3_EXTI9
 ((
ut16_t
)0x00F0

	)

4819 
	#SYSCFG_EXTICR3_EXTI10
 ((
ut16_t
)0x0F00

	)

4820 
	#SYSCFG_EXTICR3_EXTI11
 ((
ut16_t
)0xF000

	)

4825 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ut16_t
)0x0000

	)

4826 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ut16_t
)0x0001

	)

4827 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ut16_t
)0x0002

	)

4828 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
ut16_t
)0x0003

	)

4829 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
ut16_t
)0x0004

	)

4834 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ut16_t
)0x0000

	)

4835 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ut16_t
)0x0010

	)

4836 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ut16_t
)0x0020

	)

4837 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
ut16_t
)0x0030

	)

4838 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
ut16_t
)0x0040

	)

4839 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
ut16_t
)0x0050

	)

4844 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ut16_t
)0x0000

	)

4845 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ut16_t
)0x0100

	)

4846 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ut16_t
)0x0200

	)

4847 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
ut16_t
)0x0300

	)

4848 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
ut16_t
)0x0400

	)

4849 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
ut16_t
)0x0500

	)

4854 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ut16_t
)0x0000

	)

4855 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ut16_t
)0x2000

	)

4856 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
ut16_t
)0x3000

	)

4857 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
ut16_t
)0x4000

	)

4860 
	#SYSCFG_EXTICR4_EXTI12
 ((
ut16_t
)0x000F

	)

4861 
	#SYSCFG_EXTICR4_EXTI13
 ((
ut16_t
)0x00F0

	)

4862 
	#SYSCFG_EXTICR4_EXTI14
 ((
ut16_t
)0x0F00

	)

4863 
	#SYSCFG_EXTICR4_EXTI15
 ((
ut16_t
)0xF000

	)

4868 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ut16_t
)0x0000

	)

4869 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ut16_t
)0x0002

	)

4870 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
ut16_t
)0x0003

	)

4871 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
ut16_t
)0x0004

	)

4876 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ut16_t
)0x0000

	)

4877 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ut16_t
)0x0020

	)

4878 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
ut16_t
)0x0030

	)

4879 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
ut16_t
)0x0040

	)

4884 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ut16_t
)0x0000

	)

4885 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ut16_t
)0x0100

	)

4886 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ut16_t
)0x0200

	)

4887 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
ut16_t
)0x0300

	)

4888 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
ut16_t
)0x0400

	)

4893 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ut16_t
)0x0000

	)

4894 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ut16_t
)0x1000

	)

4895 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ut16_t
)0x2000

	)

4896 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
ut16_t
)0x3000

	)

4897 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
ut16_t
)0x4000

	)

4900 
	#SYSCFG_CFGR2_LOCKUP_LOCK
 ((
ut32_t
)0x00000001

	)

4901 
	#SYSCFG_CFGR2_SRAM_PARITY_LOCK
 ((
ut32_t
)0x00000002

	)

4902 
	#SYSCFG_CFGR2_PVD_LOCK
 ((
ut32_t
)0x00000004

	)

4903 
	#SYSCFG_CFGR2_SRAM_PE
 ((
ut32_t
)0x00000100

	)

4911 
	#TIM_CR1_CEN
 ((
ut16_t
)0x0001

	)

4912 
	#TIM_CR1_UDIS
 ((
ut16_t
)0x0002

	)

4913 
	#TIM_CR1_URS
 ((
ut16_t
)0x0004

	)

4914 
	#TIM_CR1_OPM
 ((
ut16_t
)0x0008

	)

4915 
	#TIM_CR1_DIR
 ((
ut16_t
)0x0010

	)

4917 
	#TIM_CR1_CMS
 ((
ut16_t
)0x0060

	)

4918 
	#TIM_CR1_CMS_0
 ((
ut16_t
)0x0020

	)

4919 
	#TIM_CR1_CMS_1
 ((
ut16_t
)0x0040

	)

4921 
	#TIM_CR1_ARPE
 ((
ut16_t
)0x0080

	)

4923 
	#TIM_CR1_CKD
 ((
ut16_t
)0x0300

	)

4924 
	#TIM_CR1_CKD_0
 ((
ut16_t
)0x0100

	)

4925 
	#TIM_CR1_CKD_1
 ((
ut16_t
)0x0200

	)

4928 
	#TIM_CR2_CCPC
 ((
ut16_t
)0x0001

	)

4929 
	#TIM_CR2_CCUS
 ((
ut16_t
)0x0004

	)

4930 
	#TIM_CR2_CCDS
 ((
ut16_t
)0x0008

	)

4932 
	#TIM_CR2_MMS
 ((
ut16_t
)0x0070

	)

4933 
	#TIM_CR2_MMS_0
 ((
ut16_t
)0x0010

	)

4934 
	#TIM_CR2_MMS_1
 ((
ut16_t
)0x0020

	)

4935 
	#TIM_CR2_MMS_2
 ((
ut16_t
)0x0040

	)

4937 
	#TIM_CR2_TI1S
 ((
ut16_t
)0x0080

	)

4938 
	#TIM_CR2_OIS1
 ((
ut16_t
)0x0100

	)

4939 
	#TIM_CR2_OIS1N
 ((
ut16_t
)0x0200

	)

4940 
	#TIM_CR2_OIS2
 ((
ut16_t
)0x0400

	)

4941 
	#TIM_CR2_OIS2N
 ((
ut16_t
)0x0800

	)

4942 
	#TIM_CR2_OIS3
 ((
ut16_t
)0x1000

	)

4943 
	#TIM_CR2_OIS3N
 ((
ut16_t
)0x2000

	)

4944 
	#TIM_CR2_OIS4
 ((
ut16_t
)0x4000

	)

4947 
	#TIM_SMCR_SMS
 ((
ut16_t
)0x0007

	)

4948 
	#TIM_SMCR_SMS_0
 ((
ut16_t
)0x0001

	)

4949 
	#TIM_SMCR_SMS_1
 ((
ut16_t
)0x0002

	)

4950 
	#TIM_SMCR_SMS_2
 ((
ut16_t
)0x0004

	)

4952 
	#TIM_SMCR_OCCS
 ((
ut16_t
)0x0008

	)

4954 
	#TIM_SMCR_TS
 ((
ut16_t
)0x0070

	)

4955 
	#TIM_SMCR_TS_0
 ((
ut16_t
)0x0010

	)

4956 
	#TIM_SMCR_TS_1
 ((
ut16_t
)0x0020

	)

4957 
	#TIM_SMCR_TS_2
 ((
ut16_t
)0x0040

	)

4959 
	#TIM_SMCR_MSM
 ((
ut16_t
)0x0080

	)

4961 
	#TIM_SMCR_ETF
 ((
ut16_t
)0x0F00

	)

4962 
	#TIM_SMCR_ETF_0
 ((
ut16_t
)0x0100

	)

4963 
	#TIM_SMCR_ETF_1
 ((
ut16_t
)0x0200

	)

4964 
	#TIM_SMCR_ETF_2
 ((
ut16_t
)0x0400

	)

4965 
	#TIM_SMCR_ETF_3
 ((
ut16_t
)0x0800

	)

4967 
	#TIM_SMCR_ETPS
 ((
ut16_t
)0x3000

	)

4968 
	#TIM_SMCR_ETPS_0
 ((
ut16_t
)0x1000

	)

4969 
	#TIM_SMCR_ETPS_1
 ((
ut16_t
)0x2000

	)

4971 
	#TIM_SMCR_ECE
 ((
ut16_t
)0x4000

	)

4972 
	#TIM_SMCR_ETP
 ((
ut16_t
)0x8000

	)

4975 
	#TIM_DIER_UIE
 ((
ut16_t
)0x0001

	)

4976 
	#TIM_DIER_CC1IE
 ((
ut16_t
)0x0002

	)

4977 
	#TIM_DIER_CC2IE
 ((
ut16_t
)0x0004

	)

4978 
	#TIM_DIER_CC3IE
 ((
ut16_t
)0x0008

	)

4979 
	#TIM_DIER_CC4IE
 ((
ut16_t
)0x0010

	)

4980 
	#TIM_DIER_COMIE
 ((
ut16_t
)0x0020

	)

4981 
	#TIM_DIER_TIE
 ((
ut16_t
)0x0040

	)

4982 
	#TIM_DIER_BIE
 ((
ut16_t
)0x0080

	)

4983 
	#TIM_DIER_UDE
 ((
ut16_t
)0x0100

	)

4984 
	#TIM_DIER_CC1DE
 ((
ut16_t
)0x0200

	)

4985 
	#TIM_DIER_CC2DE
 ((
ut16_t
)0x0400

	)

4986 
	#TIM_DIER_CC3DE
 ((
ut16_t
)0x0800

	)

4987 
	#TIM_DIER_CC4DE
 ((
ut16_t
)0x1000

	)

4988 
	#TIM_DIER_COMDE
 ((
ut16_t
)0x2000

	)

4989 
	#TIM_DIER_TDE
 ((
ut16_t
)0x4000

	)

4992 
	#TIM_SR_UIF
 ((
ut16_t
)0x0001

	)

4993 
	#TIM_SR_CC1IF
 ((
ut16_t
)0x0002

	)

4994 
	#TIM_SR_CC2IF
 ((
ut16_t
)0x0004

	)

4995 
	#TIM_SR_CC3IF
 ((
ut16_t
)0x0008

	)

4996 
	#TIM_SR_CC4IF
 ((
ut16_t
)0x0010

	)

4997 
	#TIM_SR_COMIF
 ((
ut16_t
)0x0020

	)

4998 
	#TIM_SR_TIF
 ((
ut16_t
)0x0040

	)

4999 
	#TIM_SR_BIF
 ((
ut16_t
)0x0080

	)

5000 
	#TIM_SR_CC1OF
 ((
ut16_t
)0x0200

	)

5001 
	#TIM_SR_CC2OF
 ((
ut16_t
)0x0400

	)

5002 
	#TIM_SR_CC3OF
 ((
ut16_t
)0x0800

	)

5003 
	#TIM_SR_CC4OF
 ((
ut16_t
)0x1000

	)

5006 
	#TIM_EGR_UG
 ((
ut8_t
)0x01

	)

5007 
	#TIM_EGR_CC1G
 ((
ut8_t
)0x02

	)

5008 
	#TIM_EGR_CC2G
 ((
ut8_t
)0x04

	)

5009 
	#TIM_EGR_CC3G
 ((
ut8_t
)0x08

	)

5010 
	#TIM_EGR_CC4G
 ((
ut8_t
)0x10

	)

5011 
	#TIM_EGR_COMG
 ((
ut8_t
)0x20

	)

5012 
	#TIM_EGR_TG
 ((
ut8_t
)0x40

	)

5013 
	#TIM_EGR_BG
 ((
ut8_t
)0x80

	)

5016 
	#TIM_CCMR1_CC1S
 ((
ut16_t
)0x0003

	)

5017 
	#TIM_CCMR1_CC1S_0
 ((
ut16_t
)0x0001

	)

5018 
	#TIM_CCMR1_CC1S_1
 ((
ut16_t
)0x0002

	)

5020 
	#TIM_CCMR1_OC1FE
 ((
ut16_t
)0x0004

	)

5021 
	#TIM_CCMR1_OC1PE
 ((
ut16_t
)0x0008

	)

5023 
	#TIM_CCMR1_OC1M
 ((
ut16_t
)0x0070

	)

5024 
	#TIM_CCMR1_OC1M_0
 ((
ut16_t
)0x0010

	)

5025 
	#TIM_CCMR1_OC1M_1
 ((
ut16_t
)0x0020

	)

5026 
	#TIM_CCMR1_OC1M_2
 ((
ut16_t
)0x0040

	)

5028 
	#TIM_CCMR1_OC1CE
 ((
ut16_t
)0x0080

	)

5030 
	#TIM_CCMR1_CC2S
 ((
ut16_t
)0x0300

	)

5031 
	#TIM_CCMR1_CC2S_0
 ((
ut16_t
)0x0100

	)

5032 
	#TIM_CCMR1_CC2S_1
 ((
ut16_t
)0x0200

	)

5034 
	#TIM_CCMR1_OC2FE
 ((
ut16_t
)0x0400

	)

5035 
	#TIM_CCMR1_OC2PE
 ((
ut16_t
)0x0800

	)

5037 
	#TIM_CCMR1_OC2M
 ((
ut16_t
)0x7000

	)

5038 
	#TIM_CCMR1_OC2M_0
 ((
ut16_t
)0x1000

	)

5039 
	#TIM_CCMR1_OC2M_1
 ((
ut16_t
)0x2000

	)

5040 
	#TIM_CCMR1_OC2M_2
 ((
ut16_t
)0x4000

	)

5042 
	#TIM_CCMR1_OC2CE
 ((
ut16_t
)0x8000

	)

5046 
	#TIM_CCMR1_IC1PSC
 ((
ut16_t
)0x000C

	)

5047 
	#TIM_CCMR1_IC1PSC_0
 ((
ut16_t
)0x0004

	)

5048 
	#TIM_CCMR1_IC1PSC_1
 ((
ut16_t
)0x0008

	)

5050 
	#TIM_CCMR1_IC1F
 ((
ut16_t
)0x00F0

	)

5051 
	#TIM_CCMR1_IC1F_0
 ((
ut16_t
)0x0010

	)

5052 
	#TIM_CCMR1_IC1F_1
 ((
ut16_t
)0x0020

	)

5053 
	#TIM_CCMR1_IC1F_2
 ((
ut16_t
)0x0040

	)

5054 
	#TIM_CCMR1_IC1F_3
 ((
ut16_t
)0x0080

	)

5056 
	#TIM_CCMR1_IC2PSC
 ((
ut16_t
)0x0C00

	)

5057 
	#TIM_CCMR1_IC2PSC_0
 ((
ut16_t
)0x0400

	)

5058 
	#TIM_CCMR1_IC2PSC_1
 ((
ut16_t
)0x0800

	)

5060 
	#TIM_CCMR1_IC2F
 ((
ut16_t
)0xF000

	)

5061 
	#TIM_CCMR1_IC2F_0
 ((
ut16_t
)0x1000

	)

5062 
	#TIM_CCMR1_IC2F_1
 ((
ut16_t
)0x2000

	)

5063 
	#TIM_CCMR1_IC2F_2
 ((
ut16_t
)0x4000

	)

5064 
	#TIM_CCMR1_IC2F_3
 ((
ut16_t
)0x8000

	)

5067 
	#TIM_CCMR2_CC3S
 ((
ut16_t
)0x0003

	)

5068 
	#TIM_CCMR2_CC3S_0
 ((
ut16_t
)0x0001

	)

5069 
	#TIM_CCMR2_CC3S_1
 ((
ut16_t
)0x0002

	)

5071 
	#TIM_CCMR2_OC3FE
 ((
ut16_t
)0x0004

	)

5072 
	#TIM_CCMR2_OC3PE
 ((
ut16_t
)0x0008

	)

5074 
	#TIM_CCMR2_OC3M
 ((
ut16_t
)0x0070

	)

5075 
	#TIM_CCMR2_OC3M_0
 ((
ut16_t
)0x0010

	)

5076 
	#TIM_CCMR2_OC3M_1
 ((
ut16_t
)0x0020

	)

5077 
	#TIM_CCMR2_OC3M_2
 ((
ut16_t
)0x0040

	)

5079 
	#TIM_CCMR2_OC3CE
 ((
ut16_t
)0x0080

	)

5081 
	#TIM_CCMR2_CC4S
 ((
ut16_t
)0x0300

	)

5082 
	#TIM_CCMR2_CC4S_0
 ((
ut16_t
)0x0100

	)

5083 
	#TIM_CCMR2_CC4S_1
 ((
ut16_t
)0x0200

	)

5085 
	#TIM_CCMR2_OC4FE
 ((
ut16_t
)0x0400

	)

5086 
	#TIM_CCMR2_OC4PE
 ((
ut16_t
)0x0800

	)

5088 
	#TIM_CCMR2_OC4M
 ((
ut16_t
)0x7000

	)

5089 
	#TIM_CCMR2_OC4M_0
 ((
ut16_t
)0x1000

	)

5090 
	#TIM_CCMR2_OC4M_1
 ((
ut16_t
)0x2000

	)

5091 
	#TIM_CCMR2_OC4M_2
 ((
ut16_t
)0x4000

	)

5093 
	#TIM_CCMR2_OC4CE
 ((
ut16_t
)0x8000

	)

5097 
	#TIM_CCMR2_IC3PSC
 ((
ut16_t
)0x000C

	)

5098 
	#TIM_CCMR2_IC3PSC_0
 ((
ut16_t
)0x0004

	)

5099 
	#TIM_CCMR2_IC3PSC_1
 ((
ut16_t
)0x0008

	)

5101 
	#TIM_CCMR2_IC3F
 ((
ut16_t
)0x00F0

	)

5102 
	#TIM_CCMR2_IC3F_0
 ((
ut16_t
)0x0010

	)

5103 
	#TIM_CCMR2_IC3F_1
 ((
ut16_t
)0x0020

	)

5104 
	#TIM_CCMR2_IC3F_2
 ((
ut16_t
)0x0040

	)

5105 
	#TIM_CCMR2_IC3F_3
 ((
ut16_t
)0x0080

	)

5107 
	#TIM_CCMR2_IC4PSC
 ((
ut16_t
)0x0C00

	)

5108 
	#TIM_CCMR2_IC4PSC_0
 ((
ut16_t
)0x0400

	)

5109 
	#TIM_CCMR2_IC4PSC_1
 ((
ut16_t
)0x0800

	)

5111 
	#TIM_CCMR2_IC4F
 ((
ut16_t
)0xF000

	)

5112 
	#TIM_CCMR2_IC4F_0
 ((
ut16_t
)0x1000

	)

5113 
	#TIM_CCMR2_IC4F_1
 ((
ut16_t
)0x2000

	)

5114 
	#TIM_CCMR2_IC4F_2
 ((
ut16_t
)0x4000

	)

5115 
	#TIM_CCMR2_IC4F_3
 ((
ut16_t
)0x8000

	)

5118 
	#TIM_CCER_CC1E
 ((
ut16_t
)0x0001

	)

5119 
	#TIM_CCER_CC1P
 ((
ut16_t
)0x0002

	)

5120 
	#TIM_CCER_CC1NE
 ((
ut16_t
)0x0004

	)

5121 
	#TIM_CCER_CC1NP
 ((
ut16_t
)0x0008

	)

5122 
	#TIM_CCER_CC2E
 ((
ut16_t
)0x0010

	)

5123 
	#TIM_CCER_CC2P
 ((
ut16_t
)0x0020

	)

5124 
	#TIM_CCER_CC2NE
 ((
ut16_t
)0x0040

	)

5125 
	#TIM_CCER_CC2NP
 ((
ut16_t
)0x0080

	)

5126 
	#TIM_CCER_CC3E
 ((
ut16_t
)0x0100

	)

5127 
	#TIM_CCER_CC3P
 ((
ut16_t
)0x0200

	)

5128 
	#TIM_CCER_CC3NE
 ((
ut16_t
)0x0400

	)

5129 
	#TIM_CCER_CC3NP
 ((
ut16_t
)0x0800

	)

5130 
	#TIM_CCER_CC4E
 ((
ut16_t
)0x1000

	)

5131 
	#TIM_CCER_CC4P
 ((
ut16_t
)0x2000

	)

5132 
	#TIM_CCER_CC4NP
 ((
ut16_t
)0x8000

	)

5135 
	#TIM_CNT_CNT
 ((
ut16_t
)0xFFFF

	)

5138 
	#TIM_PSC_PSC
 ((
ut16_t
)0xFFFF

	)

5141 
	#TIM_ARR_ARR
 ((
ut16_t
)0xFFFF

	)

5144 
	#TIM_RCR_REP
 ((
ut8_t
)0xFF

	)

5147 
	#TIM_CCR1_CCR1
 ((
ut16_t
)0xFFFF

	)

5150 
	#TIM_CCR2_CCR2
 ((
ut16_t
)0xFFFF

	)

5153 
	#TIM_CCR3_CCR3
 ((
ut16_t
)0xFFFF

	)

5156 
	#TIM_CCR4_CCR4
 ((
ut16_t
)0xFFFF

	)

5159 
	#TIM_BDTR_DTG
 ((
ut16_t
)0x00FF

	)

5160 
	#TIM_BDTR_DTG_0
 ((
ut16_t
)0x0001

	)

5161 
	#TIM_BDTR_DTG_1
 ((
ut16_t
)0x0002

	)

5162 
	#TIM_BDTR_DTG_2
 ((
ut16_t
)0x0004

	)

5163 
	#TIM_BDTR_DTG_3
 ((
ut16_t
)0x0008

	)

5164 
	#TIM_BDTR_DTG_4
 ((
ut16_t
)0x0010

	)

5165 
	#TIM_BDTR_DTG_5
 ((
ut16_t
)0x0020

	)

5166 
	#TIM_BDTR_DTG_6
 ((
ut16_t
)0x0040

	)

5167 
	#TIM_BDTR_DTG_7
 ((
ut16_t
)0x0080

	)

5169 
	#TIM_BDTR_LOCK
 ((
ut16_t
)0x0300

	)

5170 
	#TIM_BDTR_LOCK_0
 ((
ut16_t
)0x0100

	)

5171 
	#TIM_BDTR_LOCK_1
 ((
ut16_t
)0x0200

	)

5173 
	#TIM_BDTR_OSSI
 ((
ut16_t
)0x0400

	)

5174 
	#TIM_BDTR_OSSR
 ((
ut16_t
)0x0800

	)

5175 
	#TIM_BDTR_BKE
 ((
ut16_t
)0x1000

	)

5176 
	#TIM_BDTR_BKP
 ((
ut16_t
)0x2000

	)

5177 
	#TIM_BDTR_AOE
 ((
ut16_t
)0x4000

	)

5178 
	#TIM_BDTR_MOE
 ((
ut16_t
)0x8000

	)

5181 
	#TIM_DCR_DBA
 ((
ut16_t
)0x001F

	)

5182 
	#TIM_DCR_DBA_0
 ((
ut16_t
)0x0001

	)

5183 
	#TIM_DCR_DBA_1
 ((
ut16_t
)0x0002

	)

5184 
	#TIM_DCR_DBA_2
 ((
ut16_t
)0x0004

	)

5185 
	#TIM_DCR_DBA_3
 ((
ut16_t
)0x0008

	)

5186 
	#TIM_DCR_DBA_4
 ((
ut16_t
)0x0010

	)

5188 
	#TIM_DCR_DBL
 ((
ut16_t
)0x1F00

	)

5189 
	#TIM_DCR_DBL_0
 ((
ut16_t
)0x0100

	)

5190 
	#TIM_DCR_DBL_1
 ((
ut16_t
)0x0200

	)

5191 
	#TIM_DCR_DBL_2
 ((
ut16_t
)0x0400

	)

5192 
	#TIM_DCR_DBL_3
 ((
ut16_t
)0x0800

	)

5193 
	#TIM_DCR_DBL_4
 ((
ut16_t
)0x1000

	)

5196 
	#TIM_DMAR_DMAB
 ((
ut16_t
)0xFFFF

	)

5199 
	#TIM14_OR_TI1_RMP
 ((
ut16_t
)0x00C0

	)

5200 
	#TIM14_OR_TI1_RMP_0
 ((
ut16_t
)0x0040

	)

5201 
	#TIM14_OR_TI1_RMP_1
 ((
ut16_t
)0x0080

	)

5209 
	#USART_CR1_UE
 ((
ut32_t
)0x00000001

	)

5210 
	#USART_CR1_UESM
 ((
ut32_t
)0x00000002

	)

5211 
	#USART_CR1_RE
 ((
ut32_t
)0x00000004

	)

5212 
	#USART_CR1_TE
 ((
ut32_t
)0x00000008

	)

5213 
	#USART_CR1_IDLEIE
 ((
ut32_t
)0x00000010

	)

5214 
	#USART_CR1_RXNEIE
 ((
ut32_t
)0x00000020

	)

5215 
	#USART_CR1_TCIE
 ((
ut32_t
)0x00000040

	)

5216 
	#USART_CR1_TXEIE
 ((
ut32_t
)0x00000080

	)

5217 
	#USART_CR1_PEIE
 ((
ut32_t
)0x00000100

	)

5218 
	#USART_CR1_PS
 ((
ut32_t
)0x00000200

	)

5219 
	#USART_CR1_PCE
 ((
ut32_t
)0x00000400

	)

5220 
	#USART_CR1_WAKE
 ((
ut32_t
)0x00000800

	)

5221 
	#USART_CR1_M
 ((
ut32_t
)0x00001000

	)

5222 
	#USART_CR1_MME
 ((
ut32_t
)0x00002000

	)

5223 
	#USART_CR1_CMIE
 ((
ut32_t
)0x00004000

	)

5224 
	#USART_CR1_OVER8
 ((
ut32_t
)0x00008000

	)

5225 
	#USART_CR1_DEDT
 ((
ut32_t
)0x001F0000

	)

5226 
	#USART_CR1_DEDT_0
 ((
ut32_t
)0x00010000

	)

5227 
	#USART_CR1_DEDT_1
 ((
ut32_t
)0x00020000

	)

5228 
	#USART_CR1_DEDT_2
 ((
ut32_t
)0x00040000

	)

5229 
	#USART_CR1_DEDT_3
 ((
ut32_t
)0x00080000

	)

5230 
	#USART_CR1_DEDT_4
 ((
ut32_t
)0x00100000

	)

5231 
	#USART_CR1_DEAT
 ((
ut32_t
)0x03E00000

	)

5232 
	#USART_CR1_DEAT_0
 ((
ut32_t
)0x00200000

	)

5233 
	#USART_CR1_DEAT_1
 ((
ut32_t
)0x00400000

	)

5234 
	#USART_CR1_DEAT_2
 ((
ut32_t
)0x00800000

	)

5235 
	#USART_CR1_DEAT_3
 ((
ut32_t
)0x01000000

	)

5236 
	#USART_CR1_DEAT_4
 ((
ut32_t
)0x02000000

	)

5237 
	#USART_CR1_RTOIE
 ((
ut32_t
)0x04000000

	)

5238 
	#USART_CR1_EOBIE
 ((
ut32_t
)0x08000000

	)

5241 
	#USART_CR2_ADDM7
 ((
ut32_t
)0x00000010

	)

5242 
	#USART_CR2_LBDL
 ((
ut32_t
)0x00000020

	)

5243 
	#USART_CR2_LBDIE
 ((
ut32_t
)0x00000040

	)

5244 
	#USART_CR2_LBCL
 ((
ut32_t
)0x00000100

	)

5245 
	#USART_CR2_CPHA
 ((
ut32_t
)0x00000200

	)

5246 
	#USART_CR2_CPOL
 ((
ut32_t
)0x00000400

	)

5247 
	#USART_CR2_CLKEN
 ((
ut32_t
)0x00000800

	)

5248 
	#USART_CR2_STOP
 ((
ut32_t
)0x00003000

	)

5249 
	#USART_CR2_STOP_0
 ((
ut32_t
)0x00001000

	)

5250 
	#USART_CR2_STOP_1
 ((
ut32_t
)0x00002000

	)

5251 
	#USART_CR2_LINEN
 ((
ut32_t
)0x00004000

	)

5252 
	#USART_CR2_SWAP
 ((
ut32_t
)0x00008000

	)

5253 
	#USART_CR2_RXINV
 ((
ut32_t
)0x00010000

	)

5254 
	#USART_CR2_TXINV
 ((
ut32_t
)0x00020000

	)

5255 
	#USART_CR2_DATAINV
 ((
ut32_t
)0x00040000

	)

5256 
	#USART_CR2_MSBFIRST
 ((
ut32_t
)0x00080000

	)

5257 
	#USART_CR2_ABREN
 ((
ut32_t
)0x00100000

	)

5258 
	#USART_CR2_ABRMODE
 ((
ut32_t
)0x00600000

	)

5259 
	#USART_CR2_ABRMODE_0
 ((
ut32_t
)0x00200000

	)

5260 
	#USART_CR2_ABRMODE_1
 ((
ut32_t
)0x00400000

	)

5261 
	#USART_CR2_RTOEN
 ((
ut32_t
)0x00800000

	)

5262 
	#USART_CR2_ADD
 ((
ut32_t
)0xFF000000

	)

5265 
	#USART_CR3_EIE
 ((
ut32_t
)0x00000001

	)

5266 
	#USART_CR3_IREN
 ((
ut32_t
)0x00000002

	)

5267 
	#USART_CR3_IRLP
 ((
ut32_t
)0x00000004

	)

5268 
	#USART_CR3_HDSEL
 ((
ut32_t
)0x00000008

	)

5269 
	#USART_CR3_NACK
 ((
ut32_t
)0x00000010

	)

5270 
	#USART_CR3_SCEN
 ((
ut32_t
)0x00000020

	)

5271 
	#USART_CR3_DMAR
 ((
ut32_t
)0x00000040

	)

5272 
	#USART_CR3_DMAT
 ((
ut32_t
)0x00000080

	)

5273 
	#USART_CR3_RTSE
 ((
ut32_t
)0x00000100

	)

5274 
	#USART_CR3_CTSE
 ((
ut32_t
)0x00000200

	)

5275 
	#USART_CR3_CTSIE
 ((
ut32_t
)0x00000400

	)

5276 
	#USART_CR3_ONEBIT
 ((
ut32_t
)0x00000800

	)

5277 
	#USART_CR3_OVRDIS
 ((
ut32_t
)0x00001000

	)

5278 
	#USART_CR3_DDRE
 ((
ut32_t
)0x00002000

	)

5279 
	#USART_CR3_DEM
 ((
ut32_t
)0x00004000

	)

5280 
	#USART_CR3_DEP
 ((
ut32_t
)0x00008000

	)

5281 
	#USART_CR3_SCARCNT
 ((
ut32_t
)0x000E0000

	)

5282 
	#USART_CR3_SCARCNT_0
 ((
ut32_t
)0x00020000

	)

5283 
	#USART_CR3_SCARCNT_1
 ((
ut32_t
)0x00040000

	)

5284 
	#USART_CR3_SCARCNT_2
 ((
ut32_t
)0x00080000

	)

5285 
	#USART_CR3_WUS
 ((
ut32_t
)0x00300000

	)

5286 
	#USART_CR3_WUS_0
 ((
ut32_t
)0x00100000

	)

5287 
	#USART_CR3_WUS_1
 ((
ut32_t
)0x00200000

	)

5288 
	#USART_CR3_WUFIE
 ((
ut32_t
)0x00400000

	)

5291 
	#USART_BRR_DIV_FRACTION
 ((
ut16_t
)0x000F

	)

5292 
	#USART_BRR_DIV_MANTISSA
 ((
ut16_t
)0xFFF0

	)

5295 
	#USART_GTPR_PSC
 ((
ut16_t
)0x00FF

	)

5296 
	#USART_GTPR_GT
 ((
ut16_t
)0xFF00

	)

5300 
	#USART_RTOR_RTO
 ((
ut32_t
)0x00FFFFFF

	)

5301 
	#USART_RTOR_BLEN
 ((
ut32_t
)0xFF000000

	)

5304 
	#USART_RQR_ABRRQ
 ((
ut16_t
)0x0001

	)

5305 
	#USART_RQR_SBKRQ
 ((
ut16_t
)0x0002

	)

5306 
	#USART_RQR_MMRQ
 ((
ut16_t
)0x0004

	)

5307 
	#USART_RQR_RXFRQ
 ((
ut16_t
)0x0008

	)

5308 
	#USART_RQR_TXFRQ
 ((
ut16_t
)0x0010

	)

5311 
	#USART_ISR_PE
 ((
ut32_t
)0x00000001

	)

5312 
	#USART_ISR_FE
 ((
ut32_t
)0x00000002

	)

5313 
	#USART_ISR_NE
 ((
ut32_t
)0x00000004

	)

5314 
	#USART_ISR_ORE
 ((
ut32_t
)0x00000008

	)

5315 
	#USART_ISR_IDLE
 ((
ut32_t
)0x00000010

	)

5316 
	#USART_ISR_RXNE
 ((
ut32_t
)0x00000020

	)

5317 
	#USART_ISR_TC
 ((
ut32_t
)0x00000040

	)

5318 
	#USART_ISR_TXE
 ((
ut32_t
)0x00000080

	)

5319 
	#USART_ISR_LBD
 ((
ut32_t
)0x00000100

	)

5320 
	#USART_ISR_CTSIF
 ((
ut32_t
)0x00000200

	)

5321 
	#USART_ISR_CTS
 ((
ut32_t
)0x00000400

	)

5322 
	#USART_ISR_RTOF
 ((
ut32_t
)0x00000800

	)

5323 
	#USART_ISR_EOBF
 ((
ut32_t
)0x00001000

	)

5324 
	#USART_ISR_ABRE
 ((
ut32_t
)0x00004000

	)

5325 
	#USART_ISR_ABRF
 ((
ut32_t
)0x00008000

	)

5326 
	#USART_ISR_BUSY
 ((
ut32_t
)0x00010000

	)

5327 
	#USART_ISR_CMF
 ((
ut32_t
)0x00020000

	)

5328 
	#USART_ISR_SBKF
 ((
ut32_t
)0x00040000

	)

5329 
	#USART_ISR_RWU
 ((
ut32_t
)0x00080000

	)

5330 
	#USART_ISR_WUF
 ((
ut32_t
)0x00100000

	)

5331 
	#USART_ISR_TEACK
 ((
ut32_t
)0x00200000

	)

5332 
	#USART_ISR_REACK
 ((
ut32_t
)0x00400000

	)

5335 
	#USART_ICR_PECF
 ((
ut32_t
)0x00000001

	)

5336 
	#USART_ICR_FECF
 ((
ut32_t
)0x00000002

	)

5337 
	#USART_ICR_NCF
 ((
ut32_t
)0x00000004

	)

5338 
	#USART_ICR_ORECF
 ((
ut32_t
)0x00000008

	)

5339 
	#USART_ICR_IDLECF
 ((
ut32_t
)0x00000010

	)

5340 
	#USART_ICR_TCCF
 ((
ut32_t
)0x00000040

	)

5341 
	#USART_ICR_LBDCF
 ((
ut32_t
)0x00000100

	)

5342 
	#USART_ICR_CTSCF
 ((
ut32_t
)0x00000200

	)

5343 
	#USART_ICR_RTOCF
 ((
ut32_t
)0x00000800

	)

5344 
	#USART_ICR_EOBCF
 ((
ut32_t
)0x00001000

	)

5345 
	#USART_ICR_CMCF
 ((
ut32_t
)0x00020000

	)

5346 
	#USART_ICR_WUCF
 ((
ut32_t
)0x00100000

	)

5349 
	#USART_RDR_RDR
 ((
ut16_t
)0x01FF

	)

5352 
	#USART_TDR_TDR
 ((
ut16_t
)0x01FF

	)

5360 
	#WWDG_CR_T
 ((
ut8_t
)0x7F

	)

5361 
	#WWDG_CR_T0
 ((
ut8_t
)0x01

	)

5362 
	#WWDG_CR_T1
 ((
ut8_t
)0x02

	)

5363 
	#WWDG_CR_T2
 ((
ut8_t
)0x04

	)

5364 
	#WWDG_CR_T3
 ((
ut8_t
)0x08

	)

5365 
	#WWDG_CR_T4
 ((
ut8_t
)0x10

	)

5366 
	#WWDG_CR_T5
 ((
ut8_t
)0x20

	)

5367 
	#WWDG_CR_T6
 ((
ut8_t
)0x40

	)

5369 
	#WWDG_CR_WDGA
 ((
ut8_t
)0x80

	)

5372 
	#WWDG_CFR_W
 ((
ut16_t
)0x007F

	)

5373 
	#WWDG_CFR_W0
 ((
ut16_t
)0x0001

	)

5374 
	#WWDG_CFR_W1
 ((
ut16_t
)0x0002

	)

5375 
	#WWDG_CFR_W2
 ((
ut16_t
)0x0004

	)

5376 
	#WWDG_CFR_W3
 ((
ut16_t
)0x0008

	)

5377 
	#WWDG_CFR_W4
 ((
ut16_t
)0x0010

	)

5378 
	#WWDG_CFR_W5
 ((
ut16_t
)0x0020

	)

5379 
	#WWDG_CFR_W6
 ((
ut16_t
)0x0040

	)

5381 
	#WWDG_CFR_WDGTB
 ((
ut16_t
)0x0180

	)

5382 
	#WWDG_CFR_WDGTB0
 ((
ut16_t
)0x0080

	)

5383 
	#WWDG_CFR_WDGTB1
 ((
ut16_t
)0x0100

	)

5385 
	#WWDG_CFR_EWI
 ((
ut16_t
)0x0200

	)

5388 
	#WWDG_SR_EWIF
 ((
ut8_t
)0x01

	)

5398 #ifde
USE_STDPERIPH_DRIVER


5399 
	~"m32f37x_cf.h
"

5406 
	#SET_BIT
(
REG
, 
BIT
((REG|(BIT))

	)

5408 
	#CLEAR_BIT
(
REG
, 
BIT
((REG&~(BIT))

	)

5410 
	#READ_BIT
(
REG
, 
BIT
((REG& (BIT))

	)

5412 
	#CLEAR_REG
(
REG
((REG(0x0))

	)

5414 
	#WRITE_REG
(
REG
, 
VAL
((REG(VAL))

	)

5416 
	#READ_REG
(
REG
((REG))

	)

5418 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK

	`WRITE_REG
((REG), (((
	`READ_REG
(REG)& (~(CLEARMASK))| (SETMASK)))

	)

5424 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\inc\STM32F~2.H

29 #ide
__STM32F37X_CONF_H


30 
	#__STM32F37X_CONF_H


	)

34 
	~"m32f37x_adc.h
"

35 
	~"m32f37x_n.h
"

36 
	~"m32f37x_c.h
"

37 
	~"m32f37x_c.h
"

38 
	~"m32f37x_comp.h
"

39 
	~"m32f37x_dac.h
"

40 
	~"m32f37x_dbgmcu.h
"

41 
	~"m32f37x_dma.h
"

42 
	~"m32f37x_exti.h
"

43 
	~"m32f37x_ash.h
"

44 
	~"m32f37x_gpio.h
"

45 
	~"m32f37x_syscfg.h
"

46 
	~"m32f37x_i2c.h
"

47 
	~"m32f37x_iwdg.h
"

48 
	~"m32f37x_pwr.h
"

49 
	~"m32f37x_rcc.h
"

50 
	~"m32f37x_c.h
"

51 
	~"m32f37x_sdadc.h
"

52 
	~"m32f37x_i.h
"

53 
	~"m32f37x_tim.h
"

54 
	~"m32f37x_u.h
"

55 
	~"m32f37x_wwdg.h
"

56 
	~"m32f37x_misc.h
"

65 #ifde 
USE_FULL_ASSERT


74 
	#as_m
(
ex
(x? ()0 : 
	`as_ed
((
ut8_t
 *)
__FILE__
, 
__LINE__
))

	)

76 
as_ed
(
ut8_t
* 
fe
, 
ut32_t
 
le
);

78 
	#as_m
(
ex
(()0)

	)

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\inc\SYSTEM~1.H

39 #ide
__SYSTEM_STM32F37X_H


40 
	#__SYSTEM_STM32F37X_H


	)

42 #ifde
__lulus


59 
ut32_t
 
SyemCeClock
;

85 
SyemIn
();

86 
SyemCeClockUpde
();

91 #ifde
__lulus


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\readme.txt

1 
You
 
have
 
to
 
t
 
the
 
cܻ
 
memy
 
yout
 
your
 
devi
 

h
lk
 
	gst
.

2 
Pa
 
check
 
the
 
FLASH
 
d
 
SRAM
 
	gngth
.

4 
	ge
.
	gg
.

7 
	gMEMORY


9 
FLASH
 (
rx
: 
ORIGIN
 = 0x08000000, 
	gLENGTH
 = 0x08000

10 
RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
	gLENGTH
 = 0x01000

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\src\DS18B20.c

2 
	~"m32f37x_cf.h
"

4 
	~"DS18B20.h
"

6 
ut32_t
 
	gow_akt_day
;

8 
OW_Day_us
(
ut32_t
 
day
);

9 
BAi
 
OWe_RdB
();

10 
OWe_WreBHi
();

11 
OWe_WreBLo
();

12 
ut8_t
 
OWe_RdBy
();

13 
OWe_WreBy
(
ut8_t
 
wt
);

14 
OW_DaLo
();

15 
OW_DaHi
();

16 
ut32_t
 
OW_Mess_Lo_us
(ut32_
day
);

17 
BAi
 
OW_DaRd
();

20 
	$eWe_In
()

23 
	`RCC_AHBPhClockCmd
(
RCC_AHBPh_GPIOB
, 
ENABLE
);

25 
GPIO_InTyDef
 
GPIO_InSu
;

26 
GPIO_InSu
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

27 
GPIO_InSu
.
GPIO_OTy
 = 
GPIO_OTy_OD
;

28 
GPIO_InSu
.
GPIO_P
 = 
GPIO_P_14
;

29 
GPIO_InSu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

30 
GPIO_InSu
.
GPIO_Sed
 = 
GPIO_Sed_10MHz
;

31 
	`GPIO_In
(
GPIOB
, &
GPIO_InSu
);

33 
	`RCC_AHBPhClockCmd
(
RCC_AHBPh_GPIOA
, 
ENABLE
);

34 
GPIO_InSu
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

35 
GPIO_InSu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

36 
GPIO_InSu
.
GPIO_P
 = 
GPIO_P_1
;

37 
GPIO_InSu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

38 
GPIO_InSu
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

39 
	`GPIO_In
(
GPIOA
, &
GPIO_InSu
);

42 
TIM_TimeBaInTyDef
 
TIM_TimeBaSuu
;

44 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM14
, 
ENABLE
);

46 
	`TIM_Cmd
(
TIM14
, 
DISABLE
);

48 
RCC_ClocksTyDef
 
RCC_Clocks
;

49 
	`RCC_GClocksFq
(&
RCC_Clocks
);

52 
TIM_TimeBaSuu
.
TIM_Piod
 = 71;

53 
TIM_TimeBaSuu
.
TIM_Psr
 = 1;

54 
TIM_TimeBaSuu
.
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

55 
TIM_TimeBaSuu
.
TIM_CouMode
 = 
TIM_CouMode_Up
;

56 
	`TIM_TimeBaIn
(
TIM14
, &
TIM_TimeBaSuu
);

58 
	`TIM_ARRPldCfig
(
TIM14
, 
ENABLE
);

60 
NVIC_InTyDef
 
NVIC_InSuu
;

63 
	`TIM_ITCfig
(
TIM14
,
TIM_IT_Upde
,
ENABLE
);

66 
NVIC_InSuu
.
NVIC_IRQChl
 = 
TIM14_IRQn
;

67 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 0;

68 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 0;

69 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

70 
	`NVIC_In
(&
NVIC_InSuu
);

72 
	`OW_DaHi
();

88 
	}
}

90 
	$TIM14_IRQHdr
()

92 i(
	`TIM_GITStus
(
TIM14
, 
TIM_IT_Upde
!
RESET
)

95 
	`TIM_CˬITPdgB
(
TIM14
, 
TIM_IT_Upde
);

97 
ow_akt_day
++;

99 
	}
}

101 
	$OW_Day_us
(
ut32_t
 
day
)

104 
ow_akt_day
=0;

106 
GPIOA
->
BSRR
 = 
GPIO_P_1
;

107 
	`TIM_Cmd
(
TIM14
, 
ENABLE
);

109 
ow_akt_day
<
day
);

111 
	`TIM_Cmd
(
TIM14
, 
DISABLE
);

112 
GPIOA
->
BRR
 = 
GPIO_P_1
;

113 
	}
}

115 
BAi
 
	$OWe_RdB
()

117 
BAi
 
t_wt
;

119 
	`OW_DaLo
();

120 
	`OW_Day_us
(5);

121 
	`OW_DaHi
();

122 
	`OW_Day_us
(10);

123 
t_wt
 = 
	`OW_DaRd
();

124 
	`OW_Day_us
(50);

126 (
t_wt
);

127 
	}
}

129 
	$OWe_WreBHi
()

131 
	`OW_DaLo
();

132 
	`OW_Day_us
(5);

133 
	`OW_DaHi
();

134 
	`OW_Day_us
(80);

135 
	}
}

137 
	$OWe_WreBLo
()

139 
	`OW_DaLo
();

140 
	`OW_Day_us
(80);

141 
	`OW_DaHi
();

142 
	`OW_Day_us
(5);

143 
	}
}

145 
ut8_t
 
	$OWe_RdBy
()

147 
ut8_t
 
t_wt
=0;

148 
ut8_t
 
b_maske
=0x01,
n
;

151 
n
=0;n<8;n++)

153 if(
	`OWe_RdB
(=
B_SET
)

154 
t_wt
 |
b_maske
;

156 
b_maske
=bit_maske << 1;

159 (
t_wt
);

160 
	}
}

162 
	$OWe_WreBy
(
ut8_t
 
wt
)

164 
ut8_t
 
b_maske
=0x01,
n
;

167 
n
=0;n<8;n++)

169 if((
wt
&
b_maske
)==0)

170 
	`OWe_WreBLo
();

172 
	`OWe_WreBHi
();

174 
b_maske
 = bit_maske << 1;

176 
	}
}

178 
ut8_t
 
	$OWe_RetSequz
()

180 
EStus
 
t_wt
 = 1;

181 
ut32_t
 
lo_time
 = 0;

182 
BAi
 
hi_g
;

185 
	`OW_Day_us
(100);

186 
	`OW_DaLo
();

187 
	`OW_Day_us
(560);

188 
	`OW_DaHi
();

189 
	`OW_Day_us
(20);

190 
lo_time
 = 
	`OW_Mess_Lo_us
(300);

191 
	`OW_Day_us
(50);

192 
hi_g
 = 
	`OW_DaRd
();

193 
	`OW_Day_us
(120);

196 if((
lo_time
 > 30&& (
hi_g
 =
B_SET
))

198 
t_wt
 = 0;

200 (
t_wt
);

201 
	}
}

203 
	$OW_DaLo
()

205 
	`GPIO_RetBs
(
GPIOB
, 
GPIO_P_14
);

206 
	}
}

208 
	$OW_DaHi
()

210 
	`GPIO_SBs
(
GPIOB
, 
GPIO_P_14
);

211 
	}
}

213 
ut32_t
 
	$OW_Mess_Lo_us
(
ut32_t
 
day
)

215 
ut32_t
 
t_wt
=0;

216 
ut32_t
 
t_pos
=0, 
_pos
=0;

219 
ow_akt_day
=0;

221 
	`TIM_Cmd
(
TIM14
, 
ENABLE
);

226 if(
	`OW_DaRd
()==
B_RESET
)

228 if(
t_pos
==0)

229 
t_pos
 = 
ow_akt_day
;

231 if(
t_pos
 > 0)

232 if(
_pos
==0)

233 
_pos
=
ow_akt_day
;

234 } 
ow_akt_day
 < 
day
);

236 
	`TIM_Cmd
(
TIM14
, 
DISABLE
);

239 if(
_pos
>
t_pos
)

240 
t_wt
 = 
_pos
 - 
t_pos
;

242 (
t_wt
);

243 
	}
}

245 
BAi
 
	$OW_DaRd
()

247 
BAi
 
t_wt
;

249 
t_wt
 = 
	`GPIO_RdIutDaB
(
GPIOB
, 
GPIO_P_14
);

251 (
t_wt
);

252 
	}
}

254 
ut64_t
 
	$OWe_RdRomCode
()

256 
ut64_t
 
RomCode
 = 0;

257 
ut32_t
 
n
;

259 if(
	`OWe_RetSequz
() == 0)

262 
	`OWe_WreBy
(0x33);

264 
n
=0;<8;++)

266 
RomCode
 |((
ut64_t

	`OWe_RdBy
()>> (
n
*8);

269 
	`OWe_RetSequz
();

272 (
RomCode
);

273 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\src\HD44780.c

1 
	~"m32f37x_cf.h
"

3 
	~"HD44780.h
"

5 
wreNibb
(
ut8_t
 
nibb
);

6 
wreCommd4b
(
ut8_t
 
commd
);

7 
wreCommd
(
ut8_t
 
commd
);

8 
wreDa
(
ut8_t
 
da
);

10 
	$day
(
ut32_t
 
nCou
)

12 
nCou
--)

14 
	`__NOP
();

16 
	}
}

18 
	$HD44780_In
()

20 
	`RCC_AHBPhClockCmd
(
RCC_AHBPh_GPIOA
, 
ENABLE
);

21 
	`RCC_AHBPhClockCmd
(
RCC_AHBPh_GPIOB
, 
ENABLE
);

22 
	`RCC_AHBPhClockCmd
(
RCC_AHBPh_GPIOC
, 
ENABLE
);

23 
	`RCC_AHBPhClockCmd
(
RCC_AHBPh_GPIOD
, 
ENABLE
);

25 
GPIO_InTyDef
 
GPIO_InSu
;

28 
GPIO_InSu
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

29 
GPIO_InSu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

30 
GPIO_InSu
.
GPIO_P
 = 
GPIO_P_8
;

31 
GPIO_InSu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

32 
GPIO_InSu
.
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

33 
	`GPIO_In
(
GPIOA
, &
GPIO_InSu
);

36 
GPIO_InSu
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

37 
GPIO_InSu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

38 
GPIO_InSu
.
GPIO_P
 = 
GPIO_P_15
;

39 
GPIO_InSu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

40 
GPIO_InSu
.
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

41 
	`GPIO_In
(
GPIOB
, &
GPIO_InSu
);

44 
GPIO_InSu
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

45 
GPIO_InSu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

46 
GPIO_InSu
.
GPIO_P
 = 
GPIO_P_6
 | 
GPIO_P_7
 | 
GPIO_P_8
 | 
GPIO_P_9
;

47 
GPIO_InSu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

48 
GPIO_InSu
.
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

49 
	`GPIO_In
(
GPIOC
, &
GPIO_InSu
);

52 
GPIO_InSu
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

53 
GPIO_InSu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

54 
GPIO_InSu
.
GPIO_P
 = 
GPIO_P_8
;

55 
GPIO_InSu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

56 
GPIO_InSu
.
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

57 
	`GPIO_In
(
GPIOD
, &
GPIO_InSu
);

62 
	`day
(500000);

63 
	`wreCommd4b
(0x30);

64 
	`day
(100000);

65 
	`wreCommd4b
(0x30);

66 
	`day
(50000);

67 
	`wreCommd4b
(0x30);

68 
	`day
(20000);

69 
	`wreCommd4b
(0x20);

70 
	`day
(20000);

71 
	`wreCommd
(0x28);

72 
	`day
(20000);

73 
	`wreCommd
(0x08);

74 
	`day
(20000);

75 
	`wreCommd
(0x01);

76 
	`day
(20000);

77 
	`wreCommd
(0x06);

78 
	`day
(20000);

79 
	`wreCommd
(0x0C);

80 
	`day
(20000);

82 
	`wreCommd
(0x80);

83 
	`day
(20000);

85 
	}
}

87 
	$wreCommd4b
(
ut8_t
 
commd
)

89 
	`GPIO_RetBs
(
GPIOB
, 
GPIO_P_15
);

90 
	`wreNibb
(
commd
 >> 4);

91 
	}
}

93 
	$wreNibb
(
ut8_t
 
nibb
)

95 
	`GPIO_SBs
(
GPIOD
, 
GPIO_P_8
);

96 
	`GPIO_WreB
(
GPIOC
, 
GPIO_P_6
, (
nibb
 & 0x01));

97 
	`GPIO_WreB
(
GPIOC
, 
GPIO_P_7
, (
nibb
 & 0x02));

98 
	`GPIO_WreB
(
GPIOC
, 
GPIO_P_8
, (
nibb
 & 0x04));

99 
	`GPIO_WreB
(
GPIOC
, 
GPIO_P_9
, (
nibb
 & 0x08));

100 
	`GPIO_RetBs
(
GPIOD
, 
GPIO_P_8
);

101 
	}
}

103 
	$wreCommd
(
ut8_t
 
commd
)

105 
	`GPIO_RetBs
(
GPIOB
, 
GPIO_P_15
);

106 
	`wreNibb
(
commd
 >> 4);

107 
	`wreNibb
(
commd
);

108 
	}
}

110 
	$wreDa
(
ut8_t
 
da
)

112 
	`day
(1000);

113 
	`GPIO_SBs
(
GPIOB
, 
GPIO_P_15
);

114 
	`wreNibb
(
da
 >> 4);

115 
	`day
(1000);

116 
	`wreNibb
(
da
);

117 
	}
}

119 
	$HD44780_BL
(
BAi
 
e
)

121 
	`GPIO_WreB
(
GPIOA
, 
GPIO_P_8
, 
e
);

122 
	}
}

124 
	$HD44780_rg
(
ut8_t
 
le
, ut8_
posi
, * 
r
)

126 
ut8_t
 
addss
;

127 i(
le
 == 0)

128 
addss
 = 
posi
;

129 i(
le
 == 1)

130 
addss
 = 
posi
 + 40;

134 
	`day
(20000);

135 
	`wreCommd
(0x80 | 
addss
);

136 
	`day
(20000);

138 *
r
)

139 
	`wreDa
(*
r
++);

141 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\src\STARTU~1.S

3 .
syax
 
	gunifd


4 .
ch
 
	gmv7
-
	gm


6 .
	gi
 .
	gack


7 .
	gign
 3

8 #ifde
__STACK_SIZE


9 .
equ
 
	gSck_Size
, 
	g__STACK_SIZE


11 .
equ
 
	gSck_Size
, 0x400

13 .
globl
 
	g__SckT


14 .
globl
 
__SckLim


15 
	g__SckLim
:

16 .
a
 
Sck_Size


17 .
size
 
__SckLim
, . - __StackLimit

18 
	g__SckT
:

19 .
size
 
__SckT
, . - 
	g__SckT


21 .
	gi
 .
	ghp


22 .
	gign
 3

23 #ifde
__HEAP_SIZE


24 .
equ
 
	gHp_Size
, 
	g__HEAP_SIZE


26 .
equ
 
	gHp_Size
, 0xC00

28 .
globl
 
	g__HpBa


29 .
globl
 
__HpLim


30 
	g__HpBa
:

31 .
Hp_Size


32 .
a
 
Hp_Size


33 .
dif


34 .
size
 
__HpBa
, . - __HeapBase

35 
	g__HpLim
:

36 .
size
 
__HpLim
, . - 
	g__HpLim


38 .
	gi
 .
	gi_ve


39 .
	gign
 2

40 .
globl
 
__i_ve


41 
	g__i_ve
:

42 .
__SckT


43 .
Ret_Hdr


44 .
NMI_Hdr


45 .
HdFau_Hdr


46 .
MemMage_Hdr


47 .
BusFau_Hdr


48 .
UgeFau_Hdr


53 .
SVC_Hdr


54 .
DebugM_Hdr


56 .
PdSV_Hdr


57 .
SysTick_Hdr


60 .
WWDG_IRQHdr


61 .
PVD_IRQHdr


62 .
TAMPER_STAMP_IRQHdr


63 .
RTC_WKUP_IRQHdr


64 .
FLASH_IRQHdr


65 .
RCC_IRQHdr


66 .
EXTI0_IRQHdr


67 .
EXTI1_IRQHdr


68 .
EXTI2_TS_IRQHdr


69 .
EXTI3_IRQHdr


70 .
EXTI4_IRQHdr


71 .
DMA1_Chl1_IRQHdr


72 .
DMA1_Chl2_IRQHdr


73 .
DMA1_Chl3_IRQHdr


74 .
DMA1_Chl4_IRQHdr


75 .
DMA1_Chl5_IRQHdr


76 .
DMA1_Chl6_IRQHdr


77 .
DMA1_Chl7_IRQHdr


78 .
ADC1_IRQHdr


79 .
CAN1_TX_IRQHdr


80 .
CAN1_RX0_IRQHdr


81 .
CAN1_RX1_IRQHdr


82 .
CAN1_SCE_IRQHdr


83 .
EXTI9_5_IRQHdr


84 .
TIM15_IRQHdr


85 .
TIM16_IRQHdr


86 .
TIM17_IRQHdr


87 .
TIM18_DAC2_IRQHdr


88 .
TIM2_IRQHdr


89 .
TIM3_IRQHdr


90 .
TIM4_IRQHdr


91 .
I2C1_EV_IRQHdr


92 .
I2C1_ER_IRQHdr


93 .
I2C2_EV_IRQHdr


94 .
I2C2_ER_IRQHdr


95 .
SPI1_IRQHdr


96 .
SPI2_IRQHdr


97 .
USART1_IRQHdr


98 .
USART2_IRQHdr


99 .
USART3_IRQHdr


100 .
EXTI15_10_IRQHdr


101 .
RTC_Arm_IRQHdr


102 .
CEC_IRQHdr


103 .
TIM12_IRQHdr


104 .
TIM13_IRQHdr


105 .
TIM14_IRQHdr


110 .
TIM5_IRQHdr


111 .
SPI3_IRQHdr


114 .
TIM6_DAC1_IRQHdr


115 .
TIM7_IRQHdr


116 .
DMA2_Chl1_IRQHdr


117 .
DMA2_Chl2_IRQHdr


118 .
DMA2_Chl3_IRQHdr


119 .
DMA2_Chl4_IRQHdr


120 .
DMA2_Chl5_IRQHdr


121 .
SDADC1_IRQHdr


122 .
SDADC2_IRQHdr


123 .
SDADC3_IRQHdr


124 .
COMP_IRQHdr


134 .
USB_HP_IRQHdr


135 .
USB_LP_IRQHdr


136 .
USBWakeUp_IRQHdr


138 .
TIM19_IRQHdr


141 .
FPU_IRQHdr


143 .
size
 
__i_ve
, . - 
	g__i_ve


145 .
	gxt


146 .
	gthumb


147 .
	gthumb_func


148 .
	gign
 2

149 .
globl
 
	gRet_Hdr


150 .
ty
 
	gRet_Hdr
, %
funi


151 
	gRet_Hdr
:

159 
ldr
 
r1
, =
__ext


160 
ldr
 
r2
, =
__da_t__


161 
ldr
 
r3
, =
__da_d__


167 .
ash_to_m_lo
:

168 
cmp
 
r2
, 
r3


169 

 



170 
ldt
 
	gr0
, [
r1
], #4

171 
t
 
	gr0
, [
r2
], #4

172 
	gb
 .
	gash_to_m_lo


174 
subs
 
	gr3
, 
r2


175 
	gb
 .
	gash_to_m_lo_d


176 .
	gash_to_m_lo
:

177 
subs
 
r3
, #4

178 
ldr
 
	gr0
, [
r1
, 
r3
]

179 
r
 
	gr0
, [
r2
, 
r3
]

180 
	gbgt
 .
	gash_to_m_lo


181 .
	gash_to_m_lo_d
:

184 #ide
__NO_SYSTEM_INIT


185 
ldr
 
r0
, =
SyemIn


186 
blx
 
r0


189 
ldr
 
r0
, =
_t


190 
bx
 
r0


191 .
po


192 .
size
 
Ret_Hdr
, . - 
	gRet_Hdr


197 .
	gign
 1

198 .
	gthumb_func


199 .
wk
 
	g_t


200 .
ty
 
	g_t
, %
funi


201 
	g_t
:

204 
ldr
 
r1
, = 
__bss_t__


205 
ldr
 
r2
, = 
__bss_d__


206 
movs
 
r3
, #0

207 
	gb
 .
	gfl_zo_bss


208 .
	glo_zo_bss
:

209 
r
 
r3
, [
r1
], #4

211 .
	gfl_zo_bss
:

212 
cmp
 
r1
, 
r2


213 
	gbcc
 .
lo_zo_bss


216 
bl
 
ma


217 
	gb
 .

218 .
size
 
	g_t
, . - _start

223 .
mao
 
def_q_hdr
 
	ghdr_me


224 .
	gign
 1

225 .
	gthumb_func


226 .
	gwk
 \
	ghdr_me


227 .
	gty
 \
	ghdr_me
, %
	gfuni


228 \
	ghdr_me
 :

229 
b
 .

230 .
size
 \
hdr_me
, . - \
	ghdr_me


231 .
dm


233 
def_q_hdr
 
NMI_Hdr


234 
def_q_hdr
 
HdFau_Hdr


235 
def_q_hdr
 
MemMage_Hdr


236 
def_q_hdr
 
BusFau_Hdr


237 
def_q_hdr
 
UgeFau_Hdr


238 
def_q_hdr
 
SVC_Hdr


239 
def_q_hdr
 
DebugM_Hdr


240 
def_q_hdr
 
PdSV_Hdr


241 
def_q_hdr
 
SysTick_Hdr


242 
def_q_hdr
 
Deu_Hdr


245 
def_q_hdr
 
WWDG_IRQHdr


246 
def_q_hdr
 
PVD_IRQHdr


247 
def_q_hdr
 
TAMPER_STAMP_IRQHdr


248 
def_q_hdr
 
RTC_WKUP_IRQHdr


249 
def_q_hdr
 
FLASH_IRQHdr


250 
def_q_hdr
 
RCC_IRQHdr


251 
def_q_hdr
 
EXTI0_IRQHdr


252 
def_q_hdr
 
EXTI1_IRQHdr


253 
def_q_hdr
 
EXTI2_TS_IRQHdr


254 
def_q_hdr
 
EXTI3_IRQHdr


255 
def_q_hdr
 
EXTI4_IRQHdr


256 
def_q_hdr
 
DMA1_Chl1_IRQHdr


257 
def_q_hdr
 
DMA1_Chl2_IRQHdr


258 
def_q_hdr
 
DMA1_Chl3_IRQHdr


259 
def_q_hdr
 
DMA1_Chl4_IRQHdr


260 
def_q_hdr
 
DMA1_Chl5_IRQHdr


261 
def_q_hdr
 
DMA1_Chl6_IRQHdr


262 
def_q_hdr
 
DMA1_Chl7_IRQHdr


263 
def_q_hdr
 
ADC1_IRQHdr


264 
def_q_hdr
 
CAN1_TX_IRQHdr


265 
def_q_hdr
 
CAN1_RX0_IRQHdr


266 
def_q_hdr
 
CAN1_RX1_IRQHdr


267 
def_q_hdr
 
CAN1_SCE_IRQHdr


268 
def_q_hdr
 
EXTI9_5_IRQHdr


269 
def_q_hdr
 
TIM15_IRQHdr


270 
def_q_hdr
 
TIM16_IRQHdr


271 
def_q_hdr
 
TIM17_IRQHdr


272 
def_q_hdr
 
TIM18_DAC2_IRQHdr


273 
def_q_hdr
 
TIM2_IRQHdr


274 
def_q_hdr
 
TIM3_IRQHdr


275 
def_q_hdr
 
TIM4_IRQHdr


276 
def_q_hdr
 
I2C1_EV_IRQHdr


277 
def_q_hdr
 
I2C1_ER_IRQHdr


278 
def_q_hdr
 
I2C2_EV_IRQHdr


279 
def_q_hdr
 
I2C2_ER_IRQHdr


280 
def_q_hdr
 
SPI1_IRQHdr


281 
def_q_hdr
 
SPI2_IRQHdr


282 
def_q_hdr
 
USART1_IRQHdr


283 
def_q_hdr
 
USART2_IRQHdr


284 
def_q_hdr
 
USART3_IRQHdr


285 
def_q_hdr
 
EXTI15_10_IRQHdr


286 
def_q_hdr
 
RTC_Arm_IRQHdr


287 
def_q_hdr
 
CEC_IRQHdr


288 
def_q_hdr
 
TIM12_IRQHdr


289 
def_q_hdr
 
TIM13_IRQHdr


290 
def_q_hdr
 
TIM14_IRQHdr


291 
def_q_hdr
 
TIM5_IRQHdr


292 
def_q_hdr
 
SPI3_IRQHdr


293 
def_q_hdr
 
TIM6_DAC1_IRQHdr


294 
def_q_hdr
 
TIM7_IRQHdr


295 
def_q_hdr
 
DMA2_Chl1_IRQHdr


296 
def_q_hdr
 
DMA2_Chl2_IRQHdr


297 
def_q_hdr
 
DMA2_Chl3_IRQHdr


298 
def_q_hdr
 
DMA2_Chl4_IRQHdr


299 
def_q_hdr
 
DMA2_Chl5_IRQHdr


300 
def_q_hdr
 
SDADC1_IRQHdr


301 
def_q_hdr
 
SDADC2_IRQHdr


302 
def_q_hdr
 
SDADC3_IRQHdr


303 
def_q_hdr
 
COMP_IRQHdr


304 
def_q_hdr
 
USB_HP_IRQHdr


305 
def_q_hdr
 
USB_LP_IRQHdr


306 
def_q_hdr
 
USBWakeUp_IRQHdr


307 
def_q_hdr
 
TIM19_IRQHdr


308 
def_q_hdr
 
	gFPU_IRQHdr


310 .
	gd


	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\src\SYSTEM~1.C

103 
	~"m32f37x.h
"

124 
	#VECT_TAB_OFFSET
 0x0

	)

141 
ut32_t
 
	gSyemCeClock
 = 72000000;

142 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

152 
SSysClock
();

169 
	$SyemIn
 ()

172 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

173 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

177 
RCC
->
CR
 |(
ut32_t
)0x00000001;

180 
RCC
->
CFGR
 &(
ut32_t
)0x00FF0000;

183 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

186 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

189 
RCC
->
CFGR
 &(
ut32_t
)0xFF80FFFF;

192 
RCC
->
CFGR2
 &(
ut32_t
)0xFFFFFFF0;

195 
RCC
->
CFGR3
 &(
ut32_t
)0xFFF0F8C;

198 
RCC
->
CIR
 = 0x00000000;

201 
	`SSysClock
();

210 #ide
__DONT_INIT_VTABLE


211 #ifde
VECT_TAB_SRAM


212 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

214 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

217 #wng 
F
 
a
 
vsi
 d
n
 
u
 
	`__DONT_INIT_VTABLE
 (
e
 
above
).

219 
	}
}

256 
	$SyemCeClockUpde
 ()

258 
ut32_t
 
tmp
 = 0, 
lmu
 = 0, 
lsour
 = 0, 
ediv1
 = 0;

261 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

263 
tmp
)

266 
SyemCeClock
 = 
HSI_VALUE
;

269 
SyemCeClock
 = 
HSE_VALUE
;

273 
lmu
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
;

274 
lsour
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

275 
lmu
 = (llmull >> 18) + 2;

277 i(
lsour
 == 0x00)

280 
SyemCeClock
 = (
HSI_VALUE
 >> 1* 
lmu
;

284 
ediv1
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

286 
SyemCeClock
 = (
HSE_VALUE
 / 
ediv1
* 
lmu
;

290 
SyemCeClock
 = 
HSI_VALUE
;

295 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

297 
SyemCeClock
 >>
tmp
;

298 
	}
}

308 
	$SSysClock
()

310 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

314 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

319 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

320 
SUpCou
++;

321 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

323 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

325 
HSEStus
 = (
ut32_t
)0x01;

329 
HSEStus
 = (
ut32_t
)0x00;

332 i(
HSEStus
 =(
ut32_t
)0x01)

335 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTBE
 | 
FLASH_ACR_LATENCY_1
;

338 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_HPRE_DIV1
;

341 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE2_DIV1
;

344 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE1_DIV2
;

348 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 |

349 
RCC_CFGR_PLLMULL
));

350 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_CFGR_PLLSRC_PREDIV1
 | 
RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 | 
RCC_CFGR_PLLMULL9
);

353 
RCC
->
CR
 |
RCC_CR_PLLON
;

356 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

361 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

362 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_SW_PLL
;

365 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
!(ut32_t)
RCC_CFGR_SWS_PLL
)

373 
	}
}

	@C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\src\main.c

14 
	~<dio.h
>

15 
	~<ys.h
>

16 
	~<dt.h
>

18 
	~"m32f37x_cf.h
"

19 
	~"HD44780.h
"

20 
	~"DS18B20.h
"

22 
SyickIn
();

24 
	$ma
()

26 
	`SyickIn
();

28 
	`HD44780_In
();

29 
	`HD44780_BL
(
ENABLE
);

34 
	`eWe_In
();

36 
Bufr
[20];

37 
ut64_t
 
OW_ID
;

39 
GPIO_InTyDef
 
GPIO_InSu
;

40 
GPIO_InSu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

41 
GPIO_InSu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

42 
GPIO_InSu
.
GPIO_P
 = 
GPIO_P_8
;

43 
GPIO_InSu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

44 
GPIO_InSu
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

45 
	`GPIO_In
(
GPIOA
, &
GPIO_InSu
);

47 
	`RCC_MCOCfig
(
RCC_MCOSour_SYSCLK
);

51 
	`RCC_AHBPhClockCmd
(
RCC_AHBPh_GPIOA
, 
ENABLE
);

52 
GPIO_InSu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

53 
GPIO_InSu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

54 
GPIO_InSu
.
GPIO_P
 = 
GPIO_P_2
;

55 
GPIO_InSu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

56 
GPIO_InSu
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

57 
	`GPIO_In
(
GPIOA
, &
GPIO_InSu
);

60 
TIM_TimeBaInTyDef
 
TIM_TimeBaSuu
;

62 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM5
, 
ENABLE
);

64 
	`TIM_Cmd
(
TIM5
, 
DISABLE
);

67 
TIM_TimeBaSuu
.
TIM_Piod
 = 71;

68 
TIM_TimeBaSuu
.
TIM_Psr
 = 0;

69 
TIM_TimeBaSuu
.
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

70 
TIM_TimeBaSuu
.
TIM_CouMode
 = 
TIM_CouMode_Up
;

71 
	`TIM_TimeBaIn
(
TIM5
, &
TIM_TimeBaSuu
);

73 
	`TIM_ARRPldCfig
(
TIM5
, 
ENABLE
);

75 
TIM_OCInTyDef
 
TIM_OC_InSu
;

76 
TIM_OC_InSu
.
TIM_OCMode
 = 
TIM_OCMode_PWM1
;

77 
TIM_OC_InSu
.
TIM_OCIdS
 = 
TIM_OCIdS_Ret
;

78 
TIM_OC_InSu
.
TIM_OCNIdS
 = 
TIM_OCNIdS_S
;

79 
TIM_OC_InSu
.
TIM_OCPެy
 = 
TIM_OCPެy_High
;

80 
TIM_OC_InSu
.
TIM_OCNPެy
 = 
TIM_OCNPެy_High
;

81 
TIM_OC_InSu
.
TIM_OuutS
 = 
TIM_OuutS_Eb
;

82 
TIM_OC_InSu
.
TIM_OuutNS
 = 
TIM_OuutNS_Dib
;

83 
TIM_OC_InSu
.
TIM_Pul
 = 36;

84 
	`TIM_OC3In
(
TIM5
, &
TIM_OC_InSu
);

86 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour2
, 
GPIO_AF_2
);

88 
	`TIM_Cmd
(
TIM5
, 
ENABLE
);

92 
OW_ID
 = 
	`OWe_RdRomCode
();

93 
	`tf
(
Bufr
, 16, "ID: 0x%#"
PRIx64
"", 
OW_ID
);

94 
	`HD44780_rg
(0, 0, 
Bufr
);

96 
	}
}

98 
	$SyickIn
()

101 
	}
}

108 
	$Deu_Hdr
()

111 
	}
}

	@
1
.
0
65
5248
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST06F4~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST1353~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST1719~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST2C5D~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST3567~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST3D52~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST4817~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST4FE7~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST5F90~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST6E60~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\ST8FC1~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STA03A~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STB08E~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STB4F6~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STB819~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STBCAD~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STCFA2~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STDFF1~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STE6EF~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STM32F~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STM32F~2.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STM32F~3.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\inc\STM32F~4.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\ST1047~1.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\ST1C71~1.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\ST2C5D~1.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\ST2D95~1.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\ST4CAA~1.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\ST5378~1.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\ST5735~1.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\ST6628~1.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\ST721C~1.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\ST796F~1.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STA3C8~1.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STBC67~1.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STBC8B~1.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STC42A~1.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STDBDC~1.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STDEC9~1.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STDF38~1.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STE276~1.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STFA55~1.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STM32F~1.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STM32F~2.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STM32F~3.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\SPL\src\STM32F~4.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\STM32F~1.LD
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\STM32F~2.LD
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\cmsis\ARM_CO~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\cmsis\CORE_C~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\cmsis\CORE_C~2.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\cmsis\CORE_C~3.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\cmsis\arm_math.h
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\cmsis\core_cm4.h
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\inc\DS18B20.h
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\inc\HD44780.h
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\inc\STM32F~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\inc\STM32F~2.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\inc\SYSTEM~1.H
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\readme.txt
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\src\DS18B20.c
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\src\HD44780.c
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\src\STARTU~1.S
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\src\SYSTEM~1.C
C:\Users\MOBILW~1\GOOGLE~1\ELEKTR~1\EM_BLO~1\Projekte\SOLARS~1\src\main.c
