# system info ed_sim_mem on 2022.08.01.12:08:52
system_info:
name,value
DEVICE,AGFB014R24B2E2V
DEVICE_FAMILY,Agilex
GENERATION_ID,0
#
#
# Files generated for ed_sim_mem on 2022.08.01.12:08:52
files:
filepath,kind,attributes,module,is_top
sim/ed_sim_mem.vhd,VHDL,CONTAINS_INLINE_CONFIGURATION,ed_sim_mem,true
altera_emif_mem_model_191/sim/ed_sim_mem_altera_emif_mem_model_191_bu2wx3i.vhd,VHDL,CONTAINS_INLINE_CONFIGURATION,ed_sim_mem_altera_emif_mem_model_191_bu2wx3i,false
altera_emif_mem_model_core_ddr4_191/sim/altera_emif_ddrx_model.sv,SYSTEM_VERILOG,,altera_emif_ddrx_model,false
altera_emif_mem_model_core_ddr4_191/sim/altera_emif_ddrx_model_per_ping_pong.sv,SYSTEM_VERILOG,,altera_emif_ddrx_model,false
altera_emif_mem_model_core_ddr4_191/sim/altera_emif_ddrx_model_per_device.sv,SYSTEM_VERILOG,,altera_emif_ddrx_model,false
altera_emif_mem_model_core_ddr4_191/sim/altera_emif_ddrx_model_rank.sv,SYSTEM_VERILOG,,altera_emif_ddrx_model,false
altera_emif_mem_model_core_ddr4_191/sim/altera_emif_ddr4_model_rcd_chip.sv,SYSTEM_VERILOG,,altera_emif_ddrx_model,false
altera_emif_mem_model_core_ddr4_191/sim/altera_emif_ddr4_model_db_chip.sv,SYSTEM_VERILOG,,altera_emif_ddrx_model,false
altera_emif_mem_model_core_ddr4_191/sim/altera_emif_ddrx_model_bidir_delay.sv,SYSTEM_VERILOG,,altera_emif_ddrx_model,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ed_sim_mem.mem,ed_sim_mem_altera_emif_mem_model_191_bu2wx3i
ed_sim_mem.mem.core,altera_emif_ddrx_model
