============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  11:40:10 pm
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances        1  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances           1  100.00                     21.09  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops                15   68.18                     21.09  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops             15   68.18                         -  
 Total Ungated Flip-flops            7   31.82                         -  
 Enable signal is constant           1   14.29                         -  
 Register bank width too small       6   85.71                         -  
--------------------------------------------------------------------------
 Total Flip-flops                   22  100.00                         -  
--------------------------------------------------------------------------
Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     22         22       15 (68.18%)  7 (31.82%)  
-------------------------------------------------------


