// Seed: 1581429529
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  always @(posedge id_3 or posedge 1'b0) id_2 = id_3;
  id_4(
      .id_0(id_2), .id_1(id_2), .id_2(1), .id_3(1'b0)
  );
  wire id_5;
  assign id_1 = 1 < 1;
endmodule
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input wire id_3
    , id_26,
    input wand id_4,
    output tri id_5,
    input tri0 id_6,
    input wire id_7,
    input tri1 id_8,
    output uwire id_9,
    output wand id_10,
    input tri1 id_11,
    input supply0 id_12,
    output tri0 id_13,
    output tri id_14,
    input tri1 id_15,
    input supply0 module_1,
    input wire id_17,
    input wor id_18
    , id_27,
    output tri1 id_19,
    input supply1 id_20,
    input wor id_21,
    input wire id_22,
    output supply0 id_23,
    input uwire id_24
);
  wire id_28;
  wire id_29;
  id_30(
      .id_0(id_22), .id_1(1'h0)
  );
  module_0 modCall_1 (
      id_27,
      id_27
  );
  assign modCall_1.id_1 = 0;
endmodule
