# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# File: X:\Projects\inf01058-projeto\LAB04\pinos.csv
# Generated on: Thu Nov 23 16:51:21 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
A[3],Input,PIN_E3,1,B1_N0,PIN_Y2,,,,,
A[2],Input,PIN_H7,1,B1_N0,PIN_L7,,,,,
A[1],Input,PIN_J7,1,B1_N1,PIN_U2,,,,,
A[0],Input,PIN_G5,1,B1_N0,PIN_V3,,,,,
B[3],Input,PIN_G4,1,B1_N0,PIN_M7,,,,,
B[2],Input,PIN_H6,1,B1_N0,PIN_T4,,,,,
B[1],Input,PIN_H5,1,B1_N0,PIN_M1,,,,,
B[0],Input,PIN_J6,1,B1_N0,PIN_P6,,,,,
BCD_A,Output,PIN_E11,7,B7_N1,PIN_H6,,,,,
BCD_B,Output,PIN_F11,7,B7_N1,PIN_G5,,,,,
BCD_C,Output,PIN_H12,7,B7_N1,PIN_D2,,,,,
BCD_D,Output,PIN_H13,7,B7_N1,PIN_C4,,,,,
BCD_E,Output,PIN_G12,7,B7_N1,PIN_C2,,,,,
BCD_F,Output,PIN_F12,7,B7_N1,PIN_B2,,,,,
BCD_G,Output,PIN_F13,7,B7_N1,PIN_E1,,,,,
flag_C,Output,PIN_C2,1,B1_N0,PIN_A5,,,,,
flag_N,Output,PIN_C1,1,B1_N0,PIN_J6,,,,,
flag_Z,Output,PIN_E1,1,B1_N0,PIN_C8,,,,,
op_sel[1],Input,PIN_D2,1,B1_N0,PIN_T3,,,,,
op_sel[0],Input,PIN_E4,1,B1_N0,PIN_AB3,,,,,
