vendor_name = ModelSim
source_file = 1, C:/split/componentes/split.vhd
source_file = 1, C:/split/componentes/pc.vhd
source_file = 1, C:/split/componentes/add.vhd
source_file = 1, C:/split/componentes/memoria_instrucao.vhd
source_file = 1, C:/split/componentes/divisor_instrucao.vhd
source_file = 1, C:/split/componentes/unidade_controle.vhd
source_file = 1, C:/split/componentes/banco_registradores.vhd
source_file = 1, C:/split/componentes/extensor_sinal_4_8.vhd
source_file = 1, C:/split/componentes/extensor_sinal_2_8.vhd
source_file = 1, C:/split/componentes/ula.vhd
source_file = 1, C:/split/componentes/multiplexador_ula_src.vhd
source_file = 1, C:/split/componentes/memoria_dados.vhd
source_file = 1, C:/split/componentes/multiplexador_M_to_reg.vhd
source_file = 1, C:/split/componentes/and_componente.vhd
source_file = 1, C:/split/componentes/multiplexador_Branch_and.vhd
source_file = 1, C:/split/componentes/multiplexador_jump.vhd
source_file = 1, C:/split/componentes/splitWaveform.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/split/componentes/db/altsyncram_kpu1.tdf
source_file = 1, C:/split/componentes/db/split.ram0_memoria_dados_b72205e6.hdl.mif
design_name = split
instance = comp, \saida_componente_pc[0]~output\, saida_componente_pc[0]~output, split, 1
instance = comp, \saida_componente_pc[1]~output\, saida_componente_pc[1]~output, split, 1
instance = comp, \saida_componente_pc[2]~output\, saida_componente_pc[2]~output, split, 1
instance = comp, \saida_componente_pc[3]~output\, saida_componente_pc[3]~output, split, 1
instance = comp, \saida_componente_pc[4]~output\, saida_componente_pc[4]~output, split, 1
instance = comp, \saida_componente_pc[5]~output\, saida_componente_pc[5]~output, split, 1
instance = comp, \saida_componente_pc[6]~output\, saida_componente_pc[6]~output, split, 1
instance = comp, \saida_componente_pc[7]~output\, saida_componente_pc[7]~output, split, 1
instance = comp, \saida_componente_memoria_instrucao[0]~output\, saida_componente_memoria_instrucao[0]~output, split, 1
instance = comp, \saida_componente_memoria_instrucao[1]~output\, saida_componente_memoria_instrucao[1]~output, split, 1
instance = comp, \saida_componente_memoria_instrucao[2]~output\, saida_componente_memoria_instrucao[2]~output, split, 1
instance = comp, \saida_componente_memoria_instrucao[3]~output\, saida_componente_memoria_instrucao[3]~output, split, 1
instance = comp, \saida_componente_memoria_instrucao[4]~output\, saida_componente_memoria_instrucao[4]~output, split, 1
instance = comp, \saida_componente_memoria_instrucao[5]~output\, saida_componente_memoria_instrucao[5]~output, split, 1
instance = comp, \saida_componente_memoria_instrucao[6]~output\, saida_componente_memoria_instrucao[6]~output, split, 1
instance = comp, \saida_componente_memoria_instrucao[7]~output\, saida_componente_memoria_instrucao[7]~output, split, 1
instance = comp, \saida_1_componente_banco_registradores[0]~output\, saida_1_componente_banco_registradores[0]~output, split, 1
instance = comp, \saida_1_componente_banco_registradores[1]~output\, saida_1_componente_banco_registradores[1]~output, split, 1
instance = comp, \saida_1_componente_banco_registradores[2]~output\, saida_1_componente_banco_registradores[2]~output, split, 1
instance = comp, \saida_1_componente_banco_registradores[3]~output\, saida_1_componente_banco_registradores[3]~output, split, 1
instance = comp, \saida_1_componente_banco_registradores[4]~output\, saida_1_componente_banco_registradores[4]~output, split, 1
instance = comp, \saida_1_componente_banco_registradores[5]~output\, saida_1_componente_banco_registradores[5]~output, split, 1
instance = comp, \saida_1_componente_banco_registradores[6]~output\, saida_1_componente_banco_registradores[6]~output, split, 1
instance = comp, \saida_1_componente_banco_registradores[7]~output\, saida_1_componente_banco_registradores[7]~output, split, 1
instance = comp, \saida_2_componente_banco_registradores[0]~output\, saida_2_componente_banco_registradores[0]~output, split, 1
instance = comp, \saida_2_componente_banco_registradores[1]~output\, saida_2_componente_banco_registradores[1]~output, split, 1
instance = comp, \saida_2_componente_banco_registradores[2]~output\, saida_2_componente_banco_registradores[2]~output, split, 1
instance = comp, \saida_2_componente_banco_registradores[3]~output\, saida_2_componente_banco_registradores[3]~output, split, 1
instance = comp, \saida_2_componente_banco_registradores[4]~output\, saida_2_componente_banco_registradores[4]~output, split, 1
instance = comp, \saida_2_componente_banco_registradores[5]~output\, saida_2_componente_banco_registradores[5]~output, split, 1
instance = comp, \saida_2_componente_banco_registradores[6]~output\, saida_2_componente_banco_registradores[6]~output, split, 1
instance = comp, \saida_2_componente_banco_registradores[7]~output\, saida_2_componente_banco_registradores[7]~output, split, 1
instance = comp, \saida_componente_ula[0]~output\, saida_componente_ula[0]~output, split, 1
instance = comp, \saida_componente_ula[1]~output\, saida_componente_ula[1]~output, split, 1
instance = comp, \saida_componente_ula[2]~output\, saida_componente_ula[2]~output, split, 1
instance = comp, \saida_componente_ula[3]~output\, saida_componente_ula[3]~output, split, 1
instance = comp, \saida_componente_ula[4]~output\, saida_componente_ula[4]~output, split, 1
instance = comp, \saida_componente_ula[5]~output\, saida_componente_ula[5]~output, split, 1
instance = comp, \saida_componente_ula[6]~output\, saida_componente_ula[6]~output, split, 1
instance = comp, \saida_componente_ula[7]~output\, saida_componente_ula[7]~output, split, 1
instance = comp, \saida_memoria_dados[0]~output\, saida_memoria_dados[0]~output, split, 1
instance = comp, \saida_memoria_dados[1]~output\, saida_memoria_dados[1]~output, split, 1
instance = comp, \saida_memoria_dados[2]~output\, saida_memoria_dados[2]~output, split, 1
instance = comp, \saida_memoria_dados[3]~output\, saida_memoria_dados[3]~output, split, 1
instance = comp, \saida_memoria_dados[4]~output\, saida_memoria_dados[4]~output, split, 1
instance = comp, \saida_memoria_dados[5]~output\, saida_memoria_dados[5]~output, split, 1
instance = comp, \saida_memoria_dados[6]~output\, saida_memoria_dados[6]~output, split, 1
instance = comp, \saida_memoria_dados[7]~output\, saida_memoria_dados[7]~output, split, 1
instance = comp, \clock~input\, clock~input, split, 1
instance = comp, \port_map_and_componente|saida_and~0\, port_map_and_componente|saida_and~0, split, 1
instance = comp, \port_map_add|Add0~1\, port_map_add|Add0~1, split, 1
instance = comp, \port_map_add|Add0~5\, port_map_add|Add0~5, split, 1
instance = comp, \port_map_add|Add0~9\, port_map_add|Add0~9, split, 1
instance = comp, \port_map_add|Add0~13\, port_map_add|Add0~13, split, 1
instance = comp, \port_map_add|Add0~17\, port_map_add|Add0~17, split, 1
instance = comp, \port_map_multiplexador_jump|saida_mux_jump[4]~4\, port_map_multiplexador_jump|saida_mux_jump[4]~4, split, 1
instance = comp, \port_map_pc|saida_pc[4]\, port_map_pc|saida_pc[4], split, 1
instance = comp, \port_map_men_instrucao|Mux3~0\, port_map_men_instrucao|Mux3~0, split, 1
instance = comp, \port_map_men_instrucao|Mux2~0\, port_map_men_instrucao|Mux2~0, split, 1
instance = comp, \port_map_men_instrucao|Mux1~0\, port_map_men_instrucao|Mux1~0, split, 1
instance = comp, \port_map_uc|Mux6~0\, port_map_uc|Mux6~0, split, 1
instance = comp, \port_map_uc|Mux2~0\, port_map_uc|Mux2~0, split, 1
instance = comp, \port_map_uc|Mux7~0\, port_map_uc|Mux7~0, split, 1
instance = comp, \port_map_ula|Mux21~0\, port_map_ula|Mux21~0, split, 1
instance = comp, \port_map_ula|Mux21~1\, port_map_ula|Mux21~1, split, 1
instance = comp, \port_map_men_instrucao|Mux5~1\, port_map_men_instrucao|Mux5~1, split, 1
instance = comp, \port_map_men_instrucao|Mux7~0\, port_map_men_instrucao|Mux7~0, split, 1
instance = comp, \port_map_ula|Add0~34\, port_map_ula|Add0~34, split, 1
instance = comp, \port_map_ula|Add0~1\, port_map_ula|Add0~1, split, 1
instance = comp, \port_map_multiplexador_ula_src|saida_mux_ula_src[2]~2\, port_map_multiplexador_ula_src|saida_mux_ula_src[2]~2, split, 1
instance = comp, \port_map_ula|Add0~5\, port_map_ula|Add0~5, split, 1
instance = comp, \port_map_ula|Add0~9\, port_map_ula|Add0~9, split, 1
instance = comp, \port_map_ula|Add0~13\, port_map_ula|Add0~13, split, 1
instance = comp, \port_map_multiplexador_ula_src|saida_mux_ula_src[4]~4\, port_map_multiplexador_ula_src|saida_mux_ula_src[4]~4, split, 1
instance = comp, \port_map_ula|Add0~17\, port_map_ula|Add0~17, split, 1
instance = comp, \port_map_ula|Add0~21\, port_map_ula|Add0~21, split, 1
instance = comp, \port_map_multiplexador_ula_src|saida_mux_ula_src[6]~6\, port_map_multiplexador_ula_src|saida_mux_ula_src[6]~6, split, 1
instance = comp, \port_map_ula|Add0~25\, port_map_ula|Add0~25, split, 1
instance = comp, \port_map_ula|Add0~29\, port_map_ula|Add0~29, split, 1
instance = comp, \port_map_multiplexador_ula_src|saida_mux_ula_src[0]~0\, port_map_multiplexador_ula_src|saida_mux_ula_src[0]~0, split, 1
instance = comp, \port_map_multiplexador_ula_src|saida_mux_ula_src[1]~1\, port_map_multiplexador_ula_src|saida_mux_ula_src[1]~1, split, 1
instance = comp, \port_map_multiplexador_ula_src|saida_mux_ula_src[3]~3\, port_map_multiplexador_ula_src|saida_mux_ula_src[3]~3, split, 1
instance = comp, \port_map_multiplexador_ula_src|saida_mux_ula_src[5]~5\, port_map_multiplexador_ula_src|saida_mux_ula_src[5]~5, split, 1
instance = comp, \port_map_multiplexador_ula_src|saida_mux_ula_src[7]~7\, port_map_multiplexador_ula_src|saida_mux_ula_src[7]~7, split, 1
instance = comp, \port_map_ula|Mult0~8\, port_map_ula|Mult0~8, split, 1
instance = comp, \port_map_ula|Mux5~0\, port_map_ula|Mux5~0, split, 1
instance = comp, \port_map_ula|result_mult[7]\, port_map_ula|result_mult[7], split, 1
instance = comp, \port_map_ula|Mux28~0\, port_map_ula|Mux28~0, split, 1
instance = comp, \port_map_ula|result_mult[12]\, port_map_ula|result_mult[12], split, 1
instance = comp, \port_map_ula|result_mult[13]\, port_map_ula|result_mult[13], split, 1
instance = comp, \port_map_ula|result_mult[14]\, port_map_ula|result_mult[14], split, 1
instance = comp, \port_map_ula|result_mult[15]\, port_map_ula|result_mult[15], split, 1
instance = comp, \port_map_ula|result_mult[8]\, port_map_ula|result_mult[8], split, 1
instance = comp, \port_map_ula|result_mult[9]\, port_map_ula|result_mult[9], split, 1
instance = comp, \port_map_ula|result_mult[10]\, port_map_ula|result_mult[10], split, 1
instance = comp, \port_map_ula|result_mult[11]\, port_map_ula|result_mult[11], split, 1
instance = comp, \port_map_ula|Mux29~0\, port_map_ula|Mux29~0, split, 1
instance = comp, \port_map_ula|Mux29~1\, port_map_ula|Mux29~1, split, 1
instance = comp, \port_map_ula|Mux29~2\, port_map_ula|Mux29~2, split, 1
instance = comp, \port_map_ula|resultado_ula[7]\, port_map_ula|resultado_ula[7], split, 1
instance = comp, \port_map_memoria_dados|indice_mem_dados_rtl_0|auto_generated|ram_block1a7\, port_map_memoria_dados|indice_mem_dados_rtl_0|auto_generated|ram_block1a7, split, 1
instance = comp, \port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[7]~15\, port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[7]~15, split, 1
instance = comp, \port_map_ula|result_mult[6]\, port_map_ula|result_mult[6], split, 1
instance = comp, \port_map_ula|Mux27~0\, port_map_ula|Mux27~0, split, 1
instance = comp, \port_map_ula|resultado_ula[6]\, port_map_ula|resultado_ula[6], split, 1
instance = comp, \port_map_memoria_dados|indice_mem_dados_rtl_0|auto_generated|ram_block1a6\, port_map_memoria_dados|indice_mem_dados_rtl_0|auto_generated|ram_block1a6, split, 1
instance = comp, \port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[6]~14\, port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[6]~14, split, 1
instance = comp, \port_map_ula|result_mult[5]\, port_map_ula|result_mult[5], split, 1
instance = comp, \port_map_ula|Mux26~0\, port_map_ula|Mux26~0, split, 1
instance = comp, \port_map_ula|resultado_ula[5]\, port_map_ula|resultado_ula[5], split, 1
instance = comp, \port_map_memoria_dados|indice_mem_dados_rtl_0|auto_generated|ram_block1a5\, port_map_memoria_dados|indice_mem_dados_rtl_0|auto_generated|ram_block1a5, split, 1
instance = comp, \port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[5]~13\, port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[5]~13, split, 1
instance = comp, \port_map_ula|result_mult[4]\, port_map_ula|result_mult[4], split, 1
instance = comp, \port_map_ula|Mux25~0\, port_map_ula|Mux25~0, split, 1
instance = comp, \port_map_ula|resultado_ula[4]\, port_map_ula|resultado_ula[4], split, 1
instance = comp, \port_map_memoria_dados|indice_mem_dados_rtl_0|auto_generated|ram_block1a4\, port_map_memoria_dados|indice_mem_dados_rtl_0|auto_generated|ram_block1a4, split, 1
instance = comp, \port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[4]~12\, port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[4]~12, split, 1
instance = comp, \port_map_ula|result_mult[3]\, port_map_ula|result_mult[3], split, 1
instance = comp, \port_map_ula|Mux24~0\, port_map_ula|Mux24~0, split, 1
instance = comp, \port_map_ula|resultado_ula[3]\, port_map_ula|resultado_ula[3], split, 1
instance = comp, \port_map_memoria_dados|indice_mem_dados_rtl_0|auto_generated|ram_block1a3\, port_map_memoria_dados|indice_mem_dados_rtl_0|auto_generated|ram_block1a3, split, 1
instance = comp, \port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[3]~11\, port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[3]~11, split, 1
instance = comp, \port_map_ula|result_mult[2]\, port_map_ula|result_mult[2], split, 1
instance = comp, \port_map_ula|Mux23~0\, port_map_ula|Mux23~0, split, 1
instance = comp, \port_map_ula|resultado_ula[2]\, port_map_ula|resultado_ula[2], split, 1
instance = comp, \port_map_memoria_dados|indice_mem_dados_rtl_0|auto_generated|ram_block1a2\, port_map_memoria_dados|indice_mem_dados_rtl_0|auto_generated|ram_block1a2, split, 1
instance = comp, \port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[2]~10\, port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[2]~10, split, 1
instance = comp, \port_map_ula|result_mult[0]\, port_map_ula|result_mult[0], split, 1
instance = comp, \port_map_ula|Mux21~2\, port_map_ula|Mux21~2, split, 1
instance = comp, \port_map_ula|resultado_ula[0]\, port_map_ula|resultado_ula[0], split, 1
instance = comp, \port_map_memoria_dados|indice_mem_dados_rtl_0|auto_generated|ram_block1a0\, port_map_memoria_dados|indice_mem_dados_rtl_0|auto_generated|ram_block1a0, split, 1
instance = comp, \port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[0]~8\, port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[0]~8, split, 1
instance = comp, \port_map_ula|result_mult[1]\, port_map_ula|result_mult[1], split, 1
instance = comp, \port_map_ula|Mux22~0\, port_map_ula|Mux22~0, split, 1
instance = comp, \port_map_ula|resultado_ula[1]\, port_map_ula|resultado_ula[1], split, 1
instance = comp, \port_map_memoria_dados|indice_mem_dados_rtl_0|auto_generated|ram_block1a1\, port_map_memoria_dados|indice_mem_dados_rtl_0|auto_generated|ram_block1a1, split, 1
instance = comp, \port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[1]~9\, port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[1]~9, split, 1
instance = comp, \port_map_ula|Equal0~0\, port_map_ula|Equal0~0, split, 1
instance = comp, \port_map_ula|Equal0~1\, port_map_ula|Equal0~1, split, 1
instance = comp, \port_map_ula|Equal0~2\, port_map_ula|Equal0~2, split, 1
instance = comp, \port_map_ula|Mux0~0\, port_map_ula|Mux0~0, split, 1
instance = comp, \port_map_ula|entrada_temp_if\, port_map_ula|entrada_temp_if, split, 1
instance = comp, \port_map_ula|Mux3~0\, port_map_ula|Mux3~0, split, 1
instance = comp, \port_map_ula|zero\, port_map_ula|zero, split, 1
instance = comp, \port_map_multiplexador_jump|saida_mux_jump[2]~2\, port_map_multiplexador_jump|saida_mux_jump[2]~2, split, 1
instance = comp, \port_map_pc|saida_pc[2]\, port_map_pc|saida_pc[2], split, 1
instance = comp, \port_map_men_instrucao|Mux6~0\, port_map_men_instrucao|Mux6~0, split, 1
instance = comp, \port_map_multiplexador_jump|saida_mux_jump[1]~1\, port_map_multiplexador_jump|saida_mux_jump[1]~1, split, 1
instance = comp, \port_map_pc|saida_pc[1]\, port_map_pc|saida_pc[1], split, 1
instance = comp, \port_map_men_instrucao|Mux0~0\, port_map_men_instrucao|Mux0~0, split, 1
instance = comp, \port_map_multiplexador_jump|saida_mux_jump[3]~3\, port_map_multiplexador_jump|saida_mux_jump[3]~3, split, 1
instance = comp, \port_map_pc|saida_pc[3]\, port_map_pc|saida_pc[3], split, 1
instance = comp, \port_map_men_instrucao|Mux2~1\, port_map_men_instrucao|Mux2~1, split, 1
instance = comp, \port_map_multiplexador_jump|saida_mux_jump[0]~0\, port_map_multiplexador_jump|saida_mux_jump[0]~0, split, 1
instance = comp, \port_map_pc|saida_pc[0]\, port_map_pc|saida_pc[0], split, 1
instance = comp, \port_map_add|Add0~21\, port_map_add|Add0~21, split, 1
instance = comp, \port_map_multiplexador_jump|saida_mux_jump[5]~5\, port_map_multiplexador_jump|saida_mux_jump[5]~5, split, 1
instance = comp, \port_map_pc|saida_pc[5]\, port_map_pc|saida_pc[5], split, 1
instance = comp, \port_map_add|Add0~25\, port_map_add|Add0~25, split, 1
instance = comp, \port_map_multiplexador_jump|saida_mux_jump[6]~6\, port_map_multiplexador_jump|saida_mux_jump[6]~6, split, 1
instance = comp, \port_map_pc|saida_pc[6]\, port_map_pc|saida_pc[6], split, 1
instance = comp, \port_map_add|Add0~29\, port_map_add|Add0~29, split, 1
instance = comp, \port_map_multiplexador_jump|saida_mux_jump[7]~7\, port_map_multiplexador_jump|saida_mux_jump[7]~7, split, 1
instance = comp, \port_map_pc|saida_pc[7]\, port_map_pc|saida_pc[7], split, 1
instance = comp, \port_map_men_instrucao|Mux5~0\, port_map_men_instrucao|Mux5~0, split, 1
instance = comp, \port_map_men_instrucao|Mux4~0\, port_map_men_instrucao|Mux4~0, split, 1
