# RISC-V SoC Tapeout Program Documentation

This repository contains documentation and relevant materials for the **RISC-V SoC Tapeout Program**, a collaborative initiative between IIT Gandhinagar, VLSI System Design (VSD), and other prominent organizations in the field of semiconductor design.

Program Overview
The RISC-V SoC Tapeout Program aims to provide hands-on experience to participants in designing, verifying, and testing RISC-V based System-on-Chip (SoC). This program is part of Phase 2 of the collaboration between IIT Gandhinagar and VSD.

Repository Contents

- Documentation related to the program
- Design files and resources
- Relevant tools and scripts

## üôè **Acknowledgment**

I am thankful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for the opportunity to participate in the ongoing **RISC-V SoC Tapeout Program**.  

I also acknowledge the support of **RISC-V International**, **India Semiconductor Mission (ISM)**, **VLSI Society of India (VSI)**, [**Efabless**](https://github.com/efabless) and IIT Gandhinagar for making this initiative possible. Their contributions and guidance have been instrumental in shaping this program.
<div align="center">
