N Add_triangle.azim_dart1_eq_azim
C |- (!V. (!E. ((FAN ((vec (NUMERAL _0)) , (V , E))) ==> (!v. (!w. ((((v , w) IN (dart1_of_fan (V , E))) /\ ((CARD (((set_of_edge v) V) E)) > (NUMERAL (BIT1 _0)))) ==> (((azim_dart (V , E)) (v , w)) = ((((azim (vec (NUMERAL _0))) v) w) (((((sigma_fan (vec (NUMERAL _0))) V) E) v) w)))))))))
T c==> cFAN c, cvec cNUMERAL c_0 c, f0 f1 ! ! c==> c/\ cIN c, b0 b1 * part cdart1_of_fan c, f0 f1 c> cCARD * * * part cset_of_edge b0 f0 f1 cNUMERAL cBIT1 c_0 c= cazim_dart c, f0 f1 c, b0 b1 cazim cvec cNUMERAL c_0 b0 b1 csigma_fan cvec cNUMERAL c_0 f0 f1 b0 b1
D TRUTH
A |- T
T cT
D BOOL_CASES_AX
A |- (!t. ((t = T) \/ (t = F)))
T c\/ c= f0 cT c= f0 cF
D COND_CLAUSES
A |- (!t1. (!t2. (((((COND T) t1) t2) = t1) /\ ((((COND F) t1) t2) = t2))))
T c/\ c= cCOND cT f0 f1 f0 c= cCOND cF f0 f1 f1
D Fan_defs.azim_fan
A |- (!x. (!V. (!E. (!v. (!w. ((((((azim_fan x) V) E) v) w) = (((COND ((CARD (((set_of_edge v) V) E)) > (NUMERAL (BIT1 _0)))) ((((azim x) v) w) (((((sigma_fan x) V) E) v) w))) ((real_mul (real_of_num (NUMERAL (BIT0 (BIT1 _0))))) pi))))))))
T c= cazim_fan f0 f1 f2 f3 f4 cCOND c> cCARD * * * part cset_of_edge f3 f1 f2 cNUMERAL cBIT1 c_0 cazim f0 f3 f4 csigma_fan f0 f1 f2 f3 f4 creal_mul creal_of_num cNUMERAL cBIT0 cBIT1 c_0 cpi
D Fan_defs.azim_dart
A |- (!V. (!E. (!v. (!w. (((azim_dart (V , E)) (v , w)) = (((COND (v = w)) ((real_mul (real_of_num (NUMERAL (BIT0 (BIT1 _0))))) pi)) (((((azim_fan (vec (NUMERAL _0))) V) E) v) w)))))))
T c= cazim_dart c, f0 f1 c, f2 f3 cCOND c= f2 f3 creal_mul creal_of_num cNUMERAL cBIT0 cBIT1 c_0 cpi cazim_fan cvec cNUMERAL c_0 f0 f1 f2 f3
D Hypermap_and_fan.PAIR_IN_DART1_OF_FAN_IMP_NOT_EQ
A |- (!V. (!E. (!v. (!w. (((FAN ((vec (NUMERAL _0)) , (V , E))) /\ ((v , w) IN (dart1_of_fan (V , E)))) ==> (~ (v = w)))))))
T c==> c/\ cFAN c, cvec cNUMERAL c_0 c, f0 f1 cIN c, f2 f3 * part cdart1_of_fan c, f0 f1 c~ c= f2 f3
