
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: D:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.2

Hostname: STARGATE-COMMAN

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202003synp2, Build 170R, Built Oct 21 2020 10:52:30, @

Modified Files: 2
FID:  path (prevtimestamp, timestamp)
5        X:\Graduate\ECEN5863\ProgrammableLogic\Homework4\Question3\A\HW4_Q3A\hdl\HW4_Q3A.v (2023-11-18 17:13:26, N/A)
6        X:\Graduate\ECEN5863\ProgrammableLogic\Homework4\Question3\C\HW4_Q3C\hdl\HW4_Q3C.v (N/A, 2023-11-18 17:17:31)

*******************************************************************
Modules that may have changed as a result of file changes: 1
MID:  lib.cell.view
0        work.HW4_Q3A.verilog may have changed because the following files changed:
                        X:\Graduate\ECEN5863\ProgrammableLogic\Homework4\Question3\C\HW4_Q3C\hdl\HW4_Q3C.v (N/A, 2023-11-18 17:17:31) <-- (module definition)

*******************************************************************
Unmodified files: 5
FID:  path (timestamp)
0        D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v (2020-11-03 00:58:10)
1        D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\hypermods.v (2020-11-03 00:58:13)
2        D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\scemi_objects.v (2020-11-03 00:58:13)
3        D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\scemi_pipes.svh (2020-11-03 00:58:13)
4        D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\umr_capim.v (2020-11-03 00:58:13)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
