{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645663132025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645663132025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 18:38:51 2022 " "Processing started: Wed Feb 23 18:38:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645663132025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645663132025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mul4b -c mul4b " "Command: quartus_map --read_settings_files=on --write_settings_files=off mul4b -c mul4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645663132025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645663133004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645663133004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos_fpga/sum1b/sum1b.v 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos_fpga/sum1b/sum1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum1b " "Found entity 1: sum1b" {  } { { "../sum1b/sum1b.v" "" { Text "C:/Proyectos_FPGA/sum1b/sum1b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645663147192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645663147192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos_fpga/mul1b/mul1b.v 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos_fpga/mul1b/mul1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul1b " "Found entity 1: mul1b" {  } { { "../mul1b/mul1b.v" "" { Text "C:/Proyectos_FPGA/mul1b/mul1b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645663147192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645663147192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos_fpga/bloque_mul4b/bloque_mul4b.v 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos_fpga/bloque_mul4b/bloque_mul4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloque_mul4b " "Found entity 1: bloque_mul4b" {  } { { "../bloque_mul4b/bloque_mul4b.v" "" { Text "C:/Proyectos_FPGA/bloque_mul4b/bloque_mul4b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645663147207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645663147207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul4b.v 1 1 " "Found 1 design units, including 1 entities, in source file mul4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul4b " "Found entity 1: mul4b" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645663147207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645663147207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mul4b " "Elaborating entity \"mul4b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645663147273 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mul4b.v(49) " "Verilog HDL Always Construct warning at mul4b.v(49): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645663147273 "|mul4b"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mul4b.v(54) " "Verilog HDL Always Construct warning at mul4b.v(54): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645663147273 "|mul4b"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mul4b.v(59) " "Verilog HDL Always Construct warning at mul4b.v(59): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645663147273 "|mul4b"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mul4b.v(64) " "Verilog HDL Always Construct warning at mul4b.v(64): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645663147273 "|mul4b"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645663147602 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645663147602 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645663147602 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645663147602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645663147708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 18:39:07 2022 " "Processing ended: Wed Feb 23 18:39:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645663147708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645663147708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645663147708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645663147708 ""}
