Classic Timing Analyzer report for con_signal
Thu Dec 16 14:39:59 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                     ;
+------------------------------+-------+---------------+-------------+------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.096 ns   ; and1 ; shi_fbus ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+-------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To        ;
+-------+-------------------+-----------------+-------+-----------+
; N/A   ; None              ; 14.096 ns       ; and1  ; shi_fbus  ;
; N/A   ; None              ; 13.712 ns       ; sub   ; shi_fbus  ;
; N/A   ; None              ; 13.625 ns       ; and1  ; reg_we    ;
; N/A   ; None              ; 13.610 ns       ; not1  ; shi_fbus  ;
; N/A   ; None              ; 13.590 ns       ; add   ; shi_fbus  ;
; N/A   ; None              ; 13.241 ns       ; sub   ; reg_we    ;
; N/A   ; None              ; 13.146 ns       ; in1   ; reg_we    ;
; N/A   ; None              ; 13.139 ns       ; not1  ; reg_we    ;
; N/A   ; None              ; 13.119 ns       ; add   ; reg_we    ;
; N/A   ; None              ; 13.092 ns       ; movb  ; shi_fbus  ;
; N/A   ; None              ; 12.845 ns       ; add   ; alu_m     ;
; N/A   ; None              ; 12.758 ns       ; jmp   ; pc_ld     ;
; N/A   ; None              ; 12.633 ns       ; jz    ; pc_inc    ;
; N/A   ; None              ; 12.569 ns       ; sm    ; pc_inc    ;
; N/A   ; None              ; 12.512 ns       ; and1  ; alu_m     ;
; N/A   ; None              ; 12.480 ns       ; jmp   ; ram_dl    ;
; N/A   ; None              ; 12.462 ns       ; sub   ; alu_m     ;
; N/A   ; None              ; 12.364 ns       ; not1  ; alu_m     ;
; N/A   ; None              ; 12.294 ns       ; jc    ; pc_ld     ;
; N/A   ; None              ; 12.269 ns       ; z     ; pc_inc    ;
; N/A   ; None              ; 12.208 ns       ; sm    ; ram_dl    ;
; N/A   ; None              ; 12.083 ns       ; c     ; pc_ld     ;
; N/A   ; None              ; 12.083 ns       ; jz    ; pc_ld     ;
; N/A   ; None              ; 12.016 ns       ; jc    ; ram_dl    ;
; N/A   ; None              ; 11.805 ns       ; c     ; ram_dl    ;
; N/A   ; None              ; 11.805 ns       ; jz    ; ram_dl    ;
; N/A   ; None              ; 11.732 ns       ; add   ; cf_en     ;
; N/A   ; None              ; 11.724 ns       ; z     ; pc_ld     ;
; N/A   ; None              ; 11.446 ns       ; z     ; ram_dl    ;
; N/A   ; None              ; 11.349 ns       ; sub   ; cf_en     ;
; N/A   ; None              ; 11.276 ns       ; sub   ; zf_en     ;
; N/A   ; None              ; 11.154 ns       ; add   ; zf_en     ;
; N/A   ; None              ; 11.051 ns       ; in1   ; in_en     ;
; N/A   ; None              ; 11.044 ns       ; sm    ; ir_ld     ;
; N/A   ; None              ; 10.875 ns       ; jc    ; pc_inc    ;
; N/A   ; None              ; 10.663 ns       ; c     ; pc_inc    ;
; N/A   ; None              ; 10.522 ns       ; ir[4] ; alu_s[0]  ;
; N/A   ; None              ; 10.517 ns       ; halt  ; sm_en     ;
; N/A   ; None              ; 10.497 ns       ; ir[5] ; alu_s[1]  ;
; N/A   ; None              ; 10.410 ns       ; ir[7] ; alu_s[3]  ;
; N/A   ; None              ; 9.945 ns        ; movb  ; ram_xl    ;
; N/A   ; None              ; 9.275 ns        ; ir[0] ; reg_ra[0] ;
; N/A   ; None              ; 9.255 ns        ; movb  ; madd[1]   ;
; N/A   ; None              ; 9.245 ns        ; ir[6] ; alu_s[2]  ;
; N/A   ; None              ; 8.648 ns        ; rsr   ; alu_m     ;
; N/A   ; None              ; 8.641 ns        ; rsr   ; reg_we    ;
; N/A   ; None              ; 8.488 ns        ; movc  ; reg_we    ;
; N/A   ; None              ; 8.457 ns        ; mova  ; shi_fbus  ;
; N/A   ; None              ; 8.400 ns        ; rsl   ; reg_we    ;
; N/A   ; None              ; 8.064 ns        ; rsl   ; alu_m     ;
; N/A   ; None              ; 7.986 ns        ; mova  ; reg_we    ;
; N/A   ; None              ; 7.535 ns        ; rsr   ; cf_en     ;
; N/A   ; None              ; 7.293 ns        ; out1  ; shi_fbus  ;
; N/A   ; None              ; 7.236 ns        ; movc  ; ram_dl    ;
; N/A   ; None              ; 6.951 ns        ; rsl   ; cf_en     ;
; N/A   ; None              ; 6.944 ns        ; movc  ; madd[0]   ;
; N/A   ; None              ; 6.908 ns        ; out1  ; alu_m     ;
; N/A   ; None              ; 5.433 ns        ; ir[3] ; reg_wa[1] ;
; N/A   ; None              ; 5.423 ns        ; ir[2] ; reg_wa[0] ;
; N/A   ; None              ; 5.308 ns        ; ir[1] ; reg_ra[1] ;
; N/A   ; None              ; 5.128 ns        ; rsr   ; shi_frbus ;
; N/A   ; None              ; 5.127 ns        ; out1  ; out_en    ;
; N/A   ; None              ; 5.093 ns        ; rsl   ; shi_flbus ;
+-------+-------------------+-----------------+-------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 16 14:39:59 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off con_signal -c con_signal --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Longest tpd from source pin "and1" to destination pin "shi_fbus" is 14.096 ns
    Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_118; Fanout = 2; PIN Node = 'and1'
    Info: 2: + IC(6.675 ns) + CELL(0.499 ns) = 8.108 ns; Loc. = LCCOMB_X27_Y8_N26; Fanout = 2; COMB Node = 'shi_fbus~6'
    Info: 3: + IC(0.372 ns) + CELL(0.624 ns) = 9.104 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 1; COMB Node = 'shi_fbus~5'
    Info: 4: + IC(1.756 ns) + CELL(3.236 ns) = 14.096 ns; Loc. = PIN_65; Fanout = 0; PIN Node = 'shi_fbus'
    Info: Total cell delay = 5.293 ns ( 37.55 % )
    Info: Total interconnect delay = 8.803 ns ( 62.45 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Thu Dec 16 14:39:59 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


