Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Wed Nov  9 20:20:18 2022
| Host             : DESKTOP-47517NI running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xczu3eg-sfvc784-1-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.588        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.344        |
| Device Static (W)        | 0.244        |
| Effective TJA (C/W)      | 2.4          |
| Max Ambient (C)          | 98.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.034 |        8 |       --- |             --- |
| CLB Logic      |     0.056 |    13741 |       --- |             --- |
|   LUT as Logic |     0.049 |     6151 |     70560 |            8.72 |
|   CARRY8       |     0.004 |      394 |      8820 |            4.47 |
|   Register     |     0.003 |     4633 |    141120 |            3.28 |
|   BUFG         |    <0.001 |        3 |        24 |           12.50 |
|   Others       |     0.000 |      696 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |      348 |     70560 |            0.49 |
| Signals        |     0.040 |     7957 |       --- |             --- |
| Block RAM      |     0.004 |        1 |       216 |            0.46 |
| MMCM           |     0.189 |        0 |       --- |             --- |
| I/O            |     0.022 |       38 |       252 |           15.08 |
| Static Power   |     0.244 |          |           |                 |
| Total          |     0.588 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     0.203 |       0.158 |      0.046 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.027 |       0.000 |      0.027 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.001 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.153 |       0.104 |      0.048 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.030 |       0.004 |      0.025 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.011 |       0.004 |      0.007 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------+---------------------------------------+-----------------+
| Clock                      | Domain                                | Constraint (ns) |
+----------------------------+---------------------------------------+-----------------+
| clk_out1_clk_wiz_0         | instance_name/inst/clk_out1_clk_wiz_0 |             3.4 |
| clk_out1_clk_wiz_2         | led_clk/inst/clk_out1_clk_wiz_2       |            10.0 |
| clk_out2_clk_wiz_2         | led_clk/inst/clk_out2_clk_wiz_2       |             3.3 |
| clk_out3_clk_wiz_2         | led_clk/inst/clk_out3_clk_wiz_2       |            20.0 |
| instance_name/inst/clk_in1 | hdmi_clk_IBUF_BUFGCE                  |             6.7 |
| led_clk/inst/clk_in1       | sys_clk_BUFG                          |             5.0 |
+----------------------------+---------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| top                      |     0.344 |
|   data_to_block_inst     |     0.027 |
|   datarecieve_inst       |     0.002 |
|   hdmi_input_inst        |     0.053 |
|     B                    |     0.011 |
|       U0                 |     0.011 |
|     G                    |     0.011 |
|       U0                 |     0.011 |
|     R                    |     0.011 |
|       U0                 |     0.011 |
|     block_re_ch1         |     0.004 |
|     regester_inst        |     0.011 |
|       your_instance_name |     0.004 |
|   ibufds_inst            |     0.003 |
|   instance_name          |     0.104 |
|     inst                 |     0.104 |
|   led_clk                |     0.084 |
|     inst                 |     0.084 |
|   led_top_down           |     0.003 |
|     led_inst             |     0.002 |
|   led_top_left           |     0.003 |
|     led_inst             |     0.002 |
|   led_top_right          |     0.003 |
|     led_inst             |     0.002 |
|   led_top_up             |     0.003 |
|     led_inst             |     0.002 |
+--------------------------+-----------+


