

================================================================
== Vivado HLS Report for 'operator_double_div5'
================================================================
* Date:           Fri Aug 31 15:21:44 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       div5
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     3.024|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   68|   68|   68|   68|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_148  |lut_div5_chunk  |    1|    1|    1|    1|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%in_read = call double @_ssdm_op_Read.ap_auto.double(double %in_r) nounwind"   --->   Operation 51 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_read to i64" [test.cpp:69->test.cpp:439]   --->   Operation 52 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [test.cpp:70->test.cpp:439]   --->   Operation 53 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%new_exp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [test.cpp:71->test.cpp:439]   --->   Operation 54 'partselect' 'new_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i64 %p_Val2_s to i52" [test.cpp:72->test.cpp:439]   --->   Operation 55 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_s, i32 50, i32 51)" [test.cpp:445]   --->   Operation 56 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.64ns)   --->   "%icmp = icmp eq i2 %tmp, 0" [test.cpp:445]   --->   Operation 57 'icmp' 'icmp' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)" [test.cpp:455]   --->   Operation 58 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.29ns)   --->   "%icmp4 = icmp eq i10 %tmp_7, 0" [test.cpp:455]   --->   Operation 59 'icmp' 'icmp4' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.98>
ST_2 : Operation 60 [1/1] (0.65ns)   --->   "%shift_V_cast_cast = select i1 %icmp, i11 3, i11 2" [test.cpp:445]   --->   Operation 60 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.32ns)   --->   "%tmp_3 = icmp eq i11 %new_exp_V_1, 0" [test.cpp:451]   --->   Operation 61 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.32ns)   --->   "%tmp_4 = icmp ult i11 %shift_V_cast_cast, %new_exp_V_1" [test.cpp:454]   --->   Operation 62 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.42ns)   --->   "%shift_V = sub i11 1, %new_exp_V_1" [test.cpp:456]   --->   Operation 63 'sub' 'shift_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.42ns)   --->   "%shift_V_1 = add i11 -1, %new_exp_V_1" [test.cpp:458]   --->   Operation 64 'add' 'shift_V_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.06>
ST_3 : Operation 65 [1/1] (1.32ns)   --->   "%tmp_1 = icmp ugt i11 %shift_V_cast_cast, %new_exp_V_1" [test.cpp:447]   --->   Operation 65 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.42ns)   --->   "%new_exp_V = sub i11 %new_exp_V_1, %shift_V_cast_cast" [test.cpp:450]   --->   Operation 66 'sub' 'new_exp_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2_demorgan = or i1 %tmp_3, %tmp_4" [test.cpp:451]   --->   Operation 67 'or' 'sel_tmp2_demorgan' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2 = xor i1 %sel_tmp2_demorgan, true" [test.cpp:451]   --->   Operation 68 'xor' 'sel_tmp2' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = and i1 %icmp4, %sel_tmp2" [test.cpp:455]   --->   Operation 69 'and' 'sel_tmp3' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp3, i11 %shift_V, i11 %shift_V_1" [test.cpp:455]   --->   Operation 70 'select' 'shift_V_2' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_3, i11 0, i11 %shift_V_2" [test.cpp:451]   --->   Operation 71 'select' 'shift_V_3' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6 = xor i1 %tmp_3, true" [test.cpp:451]   --->   Operation 72 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = and i1 %tmp_4, %sel_tmp6" [test.cpp:454]   --->   Operation 73 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp7, i11 %shift_V_cast_cast, i11 %shift_V_3" [test.cpp:454]   --->   Operation 74 'select' 'shift_V_4' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.32ns)   --->   "%tmp_2 = icmp eq i11 %new_exp_V_1, -1" [test.cpp:469]   --->   Operation 75 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_s = select i1 %tmp_2, i11 -1, i11 0" [test.cpp:469]   --->   Operation 76 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_6 = or i1 %tmp_2, %tmp_1" [test.cpp:469]   --->   Operation 77 'or' 'tmp_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_6, i11 %p_s, i11 %new_exp_V" [test.cpp:469]   --->   Operation 78 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%xf_V = zext i52 %new_mant_V_1 to i56" [test.cpp:444]   --->   Operation 79 'zext' 'xf_V' <Predicate = (!icmp4)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_9 = zext i11 %shift_V_4 to i56" [test.cpp:462]   --->   Operation 80 'zext' 'tmp_9' <Predicate = (!icmp4)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i11 %shift_V_4 to i52" [test.cpp:462]   --->   Operation 81 'zext' 'tmp_9_cast' <Predicate = (icmp4)> <Delay = 0.00>
ST_4 : Operation 82 [7/7] (2.29ns)   --->   "%r_V_20 = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:462]   --->   Operation 82 'lshr' 'r_V_20' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [7/7] (2.29ns)   --->   "%r_V_21 = shl i56 %xf_V, %tmp_9" [test.cpp:464]   --->   Operation 83 'shl' 'r_V_21' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 84 [6/7] (2.29ns)   --->   "%r_V_20 = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:462]   --->   Operation 84 'lshr' 'r_V_20' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [6/7] (2.29ns)   --->   "%r_V_21 = shl i56 %xf_V, %tmp_9" [test.cpp:464]   --->   Operation 85 'shl' 'r_V_21' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 86 [5/7] (2.29ns)   --->   "%r_V_20 = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:462]   --->   Operation 86 'lshr' 'r_V_20' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [5/7] (2.29ns)   --->   "%r_V_21 = shl i56 %xf_V, %tmp_9" [test.cpp:464]   --->   Operation 87 'shl' 'r_V_21' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 88 [4/7] (2.29ns)   --->   "%r_V_20 = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:462]   --->   Operation 88 'lshr' 'r_V_20' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [4/7] (2.29ns)   --->   "%r_V_21 = shl i56 %xf_V, %tmp_9" [test.cpp:464]   --->   Operation 89 'shl' 'r_V_21' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 90 [3/7] (2.29ns)   --->   "%r_V_20 = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:462]   --->   Operation 90 'lshr' 'r_V_20' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [3/7] (2.29ns)   --->   "%r_V_21 = shl i56 %xf_V, %tmp_9" [test.cpp:464]   --->   Operation 91 'shl' 'r_V_21' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.29>
ST_9 : Operation 92 [2/7] (2.29ns)   --->   "%r_V_20 = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:462]   --->   Operation 92 'lshr' 'r_V_20' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [2/7] (2.29ns)   --->   "%r_V_21 = shl i56 %xf_V, %tmp_9" [test.cpp:464]   --->   Operation 93 'shl' 'r_V_21' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.29>
ST_10 : Operation 94 [1/7] (2.29ns)   --->   "%r_V_20 = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:462]   --->   Operation 94 'lshr' 'r_V_20' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/7] (2.29ns)   --->   "%r_V_21 = shl i56 %xf_V, %tmp_9" [test.cpp:464]   --->   Operation 95 'shl' 'r_V_21' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.68>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%r_V_18_cast = zext i52 %r_V_20 to i56" [test.cpp:462]   --->   Operation 96 'zext' 'r_V_18_cast' <Predicate = (icmp4)> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.68ns)   --->   "%xf_V_7 = select i1 %icmp4, i56 %r_V_18_cast, i56 %r_V_21" [test.cpp:461]   --->   Operation 97 'select' 'xf_V_7' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.88>
ST_12 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node xf_V_8)   --->   "%p_Result_s = call i56 @_ssdm_op_BitSet.i56.i56.i32.i1(i56 %xf_V_7, i32 52, i1 true)" [test.cpp:466]   --->   Operation 98 'bitset' 'p_Result_s' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node xf_V_8)   --->   "%xf_V_5 = select i1 %tmp_3, i56 %xf_V_7, i56 %p_Result_s" [test.cpp:451]   --->   Operation 99 'select' 'xf_V_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (1.88ns) (out node of the LUT)   --->   "%xf_V_8 = add i56 2, %xf_V_5" [test.cpp:467]   --->   Operation 100 'add' 'xf_V_8' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i2 @_ssdm_op_PartSelect.i2.i56.i32.i32(i56 %xf_V_8, i32 54, i32 55) nounwind" [test.cpp:363->test.cpp:424->test.cpp:468]   --->   Operation 101 'partselect' 'p_Result_i_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%d_chunk_V_1 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 51, i32 53) nounwind" [test.cpp:366->test.cpp:424->test.cpp:468]   --->   Operation 102 'partselect' 'd_chunk_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%d_chunk_V_2 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 48, i32 50) nounwind" [test.cpp:369->test.cpp:424->test.cpp:468]   --->   Operation 103 'partselect' 'd_chunk_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%d_chunk_V_3 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 45, i32 47) nounwind" [test.cpp:372->test.cpp:424->test.cpp:468]   --->   Operation 104 'partselect' 'd_chunk_V_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%d_chunk_V_4 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 42, i32 44) nounwind" [test.cpp:375->test.cpp:424->test.cpp:468]   --->   Operation 105 'partselect' 'd_chunk_V_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%d_chunk_V_5 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 39, i32 41) nounwind" [test.cpp:378->test.cpp:424->test.cpp:468]   --->   Operation 106 'partselect' 'd_chunk_V_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%d_chunk_V_6 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 36, i32 38) nounwind" [test.cpp:381->test.cpp:424->test.cpp:468]   --->   Operation 107 'partselect' 'd_chunk_V_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%d_chunk_V_7 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 33, i32 35) nounwind" [test.cpp:384->test.cpp:424->test.cpp:468]   --->   Operation 108 'partselect' 'd_chunk_V_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%d_chunk_V_8 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 30, i32 32) nounwind" [test.cpp:387->test.cpp:424->test.cpp:468]   --->   Operation 109 'partselect' 'd_chunk_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%d_chunk_V_9 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 27, i32 29) nounwind" [test.cpp:390->test.cpp:424->test.cpp:468]   --->   Operation 110 'partselect' 'd_chunk_V_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%d_chunk_V_10 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 24, i32 26) nounwind" [test.cpp:393->test.cpp:424->test.cpp:468]   --->   Operation 111 'partselect' 'd_chunk_V_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%d_chunk_V_11 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 21, i32 23) nounwind" [test.cpp:396->test.cpp:424->test.cpp:468]   --->   Operation 112 'partselect' 'd_chunk_V_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%d_chunk_V_12 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 18, i32 20) nounwind" [test.cpp:399->test.cpp:424->test.cpp:468]   --->   Operation 113 'partselect' 'd_chunk_V_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%d_chunk_V_13 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 15, i32 17) nounwind" [test.cpp:402->test.cpp:424->test.cpp:468]   --->   Operation 114 'partselect' 'd_chunk_V_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%d_chunk_V_14 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 12, i32 14) nounwind" [test.cpp:405->test.cpp:424->test.cpp:468]   --->   Operation 115 'partselect' 'd_chunk_V_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%d_chunk_V_15 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 9, i32 11) nounwind" [test.cpp:408->test.cpp:424->test.cpp:468]   --->   Operation 116 'partselect' 'd_chunk_V_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%d_chunk_V_16 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 6, i32 8) nounwind" [test.cpp:411->test.cpp:424->test.cpp:468]   --->   Operation 117 'partselect' 'd_chunk_V_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%d_chunk_V_17 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 3, i32 5) nounwind" [test.cpp:414->test.cpp:424->test.cpp:468]   --->   Operation 118 'partselect' 'd_chunk_V_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%d_chunk_V_18 = trunc i56 %xf_V_8 to i3" [test.cpp:417->test.cpp:424->test.cpp:468]   --->   Operation 119 'trunc' 'd_chunk_V_18' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.02>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%d_chunk_V = zext i2 %p_Result_i_i to i3" [test.cpp:363->test.cpp:424->test.cpp:468]   --->   Operation 120 'zext' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [2/2] (3.02ns)   --->   "%call_ret1_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V, i3 0) nounwind" [test.cpp:364->test.cpp:424->test.cpp:468]   --->   Operation 121 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.33>
ST_14 : Operation 122 [1/2] (1.33ns)   --->   "%call_ret1_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V, i3 0) nounwind" [test.cpp:364->test.cpp:424->test.cpp:468]   --->   Operation 122 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i3, i3 } %call_ret1_i_i, 1" [test.cpp:364->test.cpp:424->test.cpp:468]   --->   Operation 123 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 3.02>
ST_15 : Operation 124 [2/2] (3.02ns)   --->   "%call_ret2_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_1, i3 %r_V) nounwind" [test.cpp:367->test.cpp:424->test.cpp:468]   --->   Operation 124 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.33>
ST_16 : Operation 125 [1/2] (1.33ns)   --->   "%call_ret2_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_1, i3 %r_V) nounwind" [test.cpp:367->test.cpp:424->test.cpp:468]   --->   Operation 125 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%r_V_1 = extractvalue { i3, i3 } %call_ret2_i_i, 1" [test.cpp:367->test.cpp:424->test.cpp:468]   --->   Operation 126 'extractvalue' 'r_V_1' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.02>
ST_17 : Operation 127 [2/2] (3.02ns)   --->   "%call_ret3_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_2, i3 %r_V_1) nounwind" [test.cpp:370->test.cpp:424->test.cpp:468]   --->   Operation 127 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.33>
ST_18 : Operation 128 [1/2] (1.33ns)   --->   "%call_ret3_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_2, i3 %r_V_1) nounwind" [test.cpp:370->test.cpp:424->test.cpp:468]   --->   Operation 128 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%r_V_2 = extractvalue { i3, i3 } %call_ret3_i_i, 1" [test.cpp:370->test.cpp:424->test.cpp:468]   --->   Operation 129 'extractvalue' 'r_V_2' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 3.02>
ST_19 : Operation 130 [2/2] (3.02ns)   --->   "%call_ret4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_3, i3 %r_V_2) nounwind" [test.cpp:373->test.cpp:424->test.cpp:468]   --->   Operation 130 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 1.33>
ST_20 : Operation 131 [1/2] (1.33ns)   --->   "%call_ret4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_3, i3 %r_V_2) nounwind" [test.cpp:373->test.cpp:424->test.cpp:468]   --->   Operation 131 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%r_V_3 = extractvalue { i3, i3 } %call_ret4_i_i, 1" [test.cpp:373->test.cpp:424->test.cpp:468]   --->   Operation 132 'extractvalue' 'r_V_3' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 3.02>
ST_21 : Operation 133 [2/2] (3.02ns)   --->   "%call_ret5_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_4, i3 %r_V_3) nounwind" [test.cpp:376->test.cpp:424->test.cpp:468]   --->   Operation 133 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 1.33>
ST_22 : Operation 134 [1/2] (1.33ns)   --->   "%call_ret5_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_4, i3 %r_V_3) nounwind" [test.cpp:376->test.cpp:424->test.cpp:468]   --->   Operation 134 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%r_V_4 = extractvalue { i3, i3 } %call_ret5_i_i, 1" [test.cpp:376->test.cpp:424->test.cpp:468]   --->   Operation 135 'extractvalue' 'r_V_4' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 3.02>
ST_23 : Operation 136 [2/2] (3.02ns)   --->   "%call_ret6_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_5, i3 %r_V_4) nounwind" [test.cpp:379->test.cpp:424->test.cpp:468]   --->   Operation 136 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 1.33>
ST_24 : Operation 137 [1/2] (1.33ns)   --->   "%call_ret6_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_5, i3 %r_V_4) nounwind" [test.cpp:379->test.cpp:424->test.cpp:468]   --->   Operation 137 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 138 [1/1] (0.00ns)   --->   "%r_V_5 = extractvalue { i3, i3 } %call_ret6_i_i, 1" [test.cpp:379->test.cpp:424->test.cpp:468]   --->   Operation 138 'extractvalue' 'r_V_5' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 3.02>
ST_25 : Operation 139 [2/2] (3.02ns)   --->   "%call_ret7_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_6, i3 %r_V_5) nounwind" [test.cpp:382->test.cpp:424->test.cpp:468]   --->   Operation 139 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 1.33>
ST_26 : Operation 140 [1/2] (1.33ns)   --->   "%call_ret7_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_6, i3 %r_V_5) nounwind" [test.cpp:382->test.cpp:424->test.cpp:468]   --->   Operation 140 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 141 [1/1] (0.00ns)   --->   "%r_V_6 = extractvalue { i3, i3 } %call_ret7_i_i, 1" [test.cpp:382->test.cpp:424->test.cpp:468]   --->   Operation 141 'extractvalue' 'r_V_6' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 3.02>
ST_27 : Operation 142 [2/2] (3.02ns)   --->   "%call_ret8_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_7, i3 %r_V_6) nounwind" [test.cpp:385->test.cpp:424->test.cpp:468]   --->   Operation 142 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 1.33>
ST_28 : Operation 143 [1/2] (1.33ns)   --->   "%call_ret8_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_7, i3 %r_V_6) nounwind" [test.cpp:385->test.cpp:424->test.cpp:468]   --->   Operation 143 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 144 [1/1] (0.00ns)   --->   "%r_V_7 = extractvalue { i3, i3 } %call_ret8_i_i, 1" [test.cpp:385->test.cpp:424->test.cpp:468]   --->   Operation 144 'extractvalue' 'r_V_7' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 3.02>
ST_29 : Operation 145 [2/2] (3.02ns)   --->   "%call_ret9_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_8, i3 %r_V_7) nounwind" [test.cpp:388->test.cpp:424->test.cpp:468]   --->   Operation 145 'call' 'call_ret9_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 1.33>
ST_30 : Operation 146 [1/2] (1.33ns)   --->   "%call_ret9_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_8, i3 %r_V_7) nounwind" [test.cpp:388->test.cpp:424->test.cpp:468]   --->   Operation 146 'call' 'call_ret9_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 147 [1/1] (0.00ns)   --->   "%r_V_8 = extractvalue { i3, i3 } %call_ret9_i_i, 1" [test.cpp:388->test.cpp:424->test.cpp:468]   --->   Operation 147 'extractvalue' 'r_V_8' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 3.02>
ST_31 : Operation 148 [2/2] (3.02ns)   --->   "%call_ret10_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_9, i3 %r_V_8) nounwind" [test.cpp:391->test.cpp:424->test.cpp:468]   --->   Operation 148 'call' 'call_ret10_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.33>
ST_32 : Operation 149 [1/2] (1.33ns)   --->   "%call_ret10_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_9, i3 %r_V_8) nounwind" [test.cpp:391->test.cpp:424->test.cpp:468]   --->   Operation 149 'call' 'call_ret10_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 150 [1/1] (0.00ns)   --->   "%r_V_9 = extractvalue { i3, i3 } %call_ret10_i_i, 1" [test.cpp:391->test.cpp:424->test.cpp:468]   --->   Operation 150 'extractvalue' 'r_V_9' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 3.02>
ST_33 : Operation 151 [2/2] (3.02ns)   --->   "%call_ret11_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_10, i3 %r_V_9) nounwind" [test.cpp:394->test.cpp:424->test.cpp:468]   --->   Operation 151 'call' 'call_ret11_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 1.33>
ST_34 : Operation 152 [1/2] (1.33ns)   --->   "%call_ret11_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_10, i3 %r_V_9) nounwind" [test.cpp:394->test.cpp:424->test.cpp:468]   --->   Operation 152 'call' 'call_ret11_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 153 [1/1] (0.00ns)   --->   "%r_V_12 = extractvalue { i3, i3 } %call_ret11_i_i, 1" [test.cpp:394->test.cpp:424->test.cpp:468]   --->   Operation 153 'extractvalue' 'r_V_12' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 3.02>
ST_35 : Operation 154 [2/2] (3.02ns)   --->   "%call_ret12_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_11, i3 %r_V_12) nounwind" [test.cpp:397->test.cpp:424->test.cpp:468]   --->   Operation 154 'call' 'call_ret12_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 1.33>
ST_36 : Operation 155 [1/2] (1.33ns)   --->   "%call_ret12_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_11, i3 %r_V_12) nounwind" [test.cpp:397->test.cpp:424->test.cpp:468]   --->   Operation 155 'call' 'call_ret12_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 156 [1/1] (0.00ns)   --->   "%r_V_13 = extractvalue { i3, i3 } %call_ret12_i_i, 1" [test.cpp:397->test.cpp:424->test.cpp:468]   --->   Operation 156 'extractvalue' 'r_V_13' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 3.02>
ST_37 : Operation 157 [2/2] (3.02ns)   --->   "%call_ret13_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_12, i3 %r_V_13) nounwind" [test.cpp:400->test.cpp:424->test.cpp:468]   --->   Operation 157 'call' 'call_ret13_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 1.33>
ST_38 : Operation 158 [1/2] (1.33ns)   --->   "%call_ret13_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_12, i3 %r_V_13) nounwind" [test.cpp:400->test.cpp:424->test.cpp:468]   --->   Operation 158 'call' 'call_ret13_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 159 [1/1] (0.00ns)   --->   "%r_V_14 = extractvalue { i3, i3 } %call_ret13_i_i, 1" [test.cpp:400->test.cpp:424->test.cpp:468]   --->   Operation 159 'extractvalue' 'r_V_14' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 3.02>
ST_39 : Operation 160 [2/2] (3.02ns)   --->   "%call_ret14_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_13, i3 %r_V_14) nounwind" [test.cpp:403->test.cpp:424->test.cpp:468]   --->   Operation 160 'call' 'call_ret14_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 1.33>
ST_40 : Operation 161 [1/2] (1.33ns)   --->   "%call_ret14_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_13, i3 %r_V_14) nounwind" [test.cpp:403->test.cpp:424->test.cpp:468]   --->   Operation 161 'call' 'call_ret14_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 162 [1/1] (0.00ns)   --->   "%r_V_15 = extractvalue { i3, i3 } %call_ret14_i_i, 1" [test.cpp:403->test.cpp:424->test.cpp:468]   --->   Operation 162 'extractvalue' 'r_V_15' <Predicate = true> <Delay = 0.00>

State 41 <SV = 40> <Delay = 3.02>
ST_41 : Operation 163 [2/2] (3.02ns)   --->   "%call_ret15_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_14, i3 %r_V_15) nounwind" [test.cpp:406->test.cpp:424->test.cpp:468]   --->   Operation 163 'call' 'call_ret15_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 1.33>
ST_42 : Operation 164 [1/2] (1.33ns)   --->   "%call_ret15_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_14, i3 %r_V_15) nounwind" [test.cpp:406->test.cpp:424->test.cpp:468]   --->   Operation 164 'call' 'call_ret15_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 165 [1/1] (0.00ns)   --->   "%r_V_16 = extractvalue { i3, i3 } %call_ret15_i_i, 1" [test.cpp:406->test.cpp:424->test.cpp:468]   --->   Operation 165 'extractvalue' 'r_V_16' <Predicate = true> <Delay = 0.00>

State 43 <SV = 42> <Delay = 3.02>
ST_43 : Operation 166 [2/2] (3.02ns)   --->   "%call_ret16_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_15, i3 %r_V_16) nounwind" [test.cpp:409->test.cpp:424->test.cpp:468]   --->   Operation 166 'call' 'call_ret16_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 1.33>
ST_44 : Operation 167 [1/2] (1.33ns)   --->   "%call_ret16_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_15, i3 %r_V_16) nounwind" [test.cpp:409->test.cpp:424->test.cpp:468]   --->   Operation 167 'call' 'call_ret16_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 168 [1/1] (0.00ns)   --->   "%r_V_17 = extractvalue { i3, i3 } %call_ret16_i_i, 1" [test.cpp:409->test.cpp:424->test.cpp:468]   --->   Operation 168 'extractvalue' 'r_V_17' <Predicate = true> <Delay = 0.00>

State 45 <SV = 44> <Delay = 3.02>
ST_45 : Operation 169 [2/2] (3.02ns)   --->   "%call_ret17_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_16, i3 %r_V_17) nounwind" [test.cpp:412->test.cpp:424->test.cpp:468]   --->   Operation 169 'call' 'call_ret17_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 1.33>
ST_46 : Operation 170 [1/2] (1.33ns)   --->   "%call_ret17_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_16, i3 %r_V_17) nounwind" [test.cpp:412->test.cpp:424->test.cpp:468]   --->   Operation 170 'call' 'call_ret17_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 171 [1/1] (0.00ns)   --->   "%r_V_18 = extractvalue { i3, i3 } %call_ret17_i_i, 1" [test.cpp:412->test.cpp:424->test.cpp:468]   --->   Operation 171 'extractvalue' 'r_V_18' <Predicate = true> <Delay = 0.00>

State 47 <SV = 46> <Delay = 3.02>
ST_47 : Operation 172 [2/2] (3.02ns)   --->   "%call_ret18_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_17, i3 %r_V_18) nounwind" [test.cpp:415->test.cpp:424->test.cpp:468]   --->   Operation 172 'call' 'call_ret18_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 1.33>
ST_48 : Operation 173 [1/2] (1.33ns)   --->   "%call_ret18_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_17, i3 %r_V_18) nounwind" [test.cpp:415->test.cpp:424->test.cpp:468]   --->   Operation 173 'call' 'call_ret18_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 174 [1/1] (0.00ns)   --->   "%r_V_19 = extractvalue { i3, i3 } %call_ret18_i_i, 1" [test.cpp:415->test.cpp:424->test.cpp:468]   --->   Operation 174 'extractvalue' 'r_V_19' <Predicate = true> <Delay = 0.00>

State 49 <SV = 48> <Delay = 3.02>
ST_49 : Operation 175 [2/2] (3.02ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_18, i3 %r_V_19) nounwind" [test.cpp:418->test.cpp:424->test.cpp:468]   --->   Operation 175 'call' 'call_ret_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 2.03>
ST_50 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %in_r) nounwind, !map !258"   --->   Operation 176 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !264"   --->   Operation 177 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @operator_double_div5_1) nounwind"   --->   Operation 178 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V = extractvalue { i3, i3 } %call_ret2_i_i, 0" [test.cpp:367->test.cpp:424->test.cpp:468]   --->   Operation 179 'extractvalue' 'q_chunk_V' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_1 = extractvalue { i3, i3 } %call_ret3_i_i, 0" [test.cpp:370->test.cpp:424->test.cpp:468]   --->   Operation 180 'extractvalue' 'q_chunk_V_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_2 = extractvalue { i3, i3 } %call_ret4_i_i, 0" [test.cpp:373->test.cpp:424->test.cpp:468]   --->   Operation 181 'extractvalue' 'q_chunk_V_2' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_3 = extractvalue { i3, i3 } %call_ret5_i_i, 0" [test.cpp:376->test.cpp:424->test.cpp:468]   --->   Operation 182 'extractvalue' 'q_chunk_V_3' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_4 = extractvalue { i3, i3 } %call_ret6_i_i, 0" [test.cpp:379->test.cpp:424->test.cpp:468]   --->   Operation 183 'extractvalue' 'q_chunk_V_4' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_5 = extractvalue { i3, i3 } %call_ret7_i_i, 0" [test.cpp:382->test.cpp:424->test.cpp:468]   --->   Operation 184 'extractvalue' 'q_chunk_V_5' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_6 = extractvalue { i3, i3 } %call_ret8_i_i, 0" [test.cpp:385->test.cpp:424->test.cpp:468]   --->   Operation 185 'extractvalue' 'q_chunk_V_6' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_7 = extractvalue { i3, i3 } %call_ret9_i_i, 0" [test.cpp:388->test.cpp:424->test.cpp:468]   --->   Operation 186 'extractvalue' 'q_chunk_V_7' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_8 = extractvalue { i3, i3 } %call_ret10_i_i, 0" [test.cpp:391->test.cpp:424->test.cpp:468]   --->   Operation 187 'extractvalue' 'q_chunk_V_8' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_9 = extractvalue { i3, i3 } %call_ret11_i_i, 0" [test.cpp:394->test.cpp:424->test.cpp:468]   --->   Operation 188 'extractvalue' 'q_chunk_V_9' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_10 = extractvalue { i3, i3 } %call_ret12_i_i, 0" [test.cpp:397->test.cpp:424->test.cpp:468]   --->   Operation 189 'extractvalue' 'q_chunk_V_10' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_11 = extractvalue { i3, i3 } %call_ret13_i_i, 0" [test.cpp:400->test.cpp:424->test.cpp:468]   --->   Operation 190 'extractvalue' 'q_chunk_V_11' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_12 = extractvalue { i3, i3 } %call_ret14_i_i, 0" [test.cpp:403->test.cpp:424->test.cpp:468]   --->   Operation 191 'extractvalue' 'q_chunk_V_12' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_13 = extractvalue { i3, i3 } %call_ret15_i_i, 0" [test.cpp:406->test.cpp:424->test.cpp:468]   --->   Operation 192 'extractvalue' 'q_chunk_V_13' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_14 = extractvalue { i3, i3 } %call_ret16_i_i, 0" [test.cpp:409->test.cpp:424->test.cpp:468]   --->   Operation 193 'extractvalue' 'q_chunk_V_14' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_15 = extractvalue { i3, i3 } %call_ret17_i_i, 0" [test.cpp:412->test.cpp:424->test.cpp:468]   --->   Operation 194 'extractvalue' 'q_chunk_V_15' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_16 = extractvalue { i3, i3 } %call_ret18_i_i, 0" [test.cpp:415->test.cpp:424->test.cpp:468]   --->   Operation 195 'extractvalue' 'q_chunk_V_16' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 196 [1/2] (1.33ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_18, i3 %r_V_19) nounwind" [test.cpp:418->test.cpp:424->test.cpp:468]   --->   Operation 196 'call' 'call_ret_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_17 = extractvalue { i3, i3 } %call_ret_i_i, 0" [test.cpp:418->test.cpp:424->test.cpp:468]   --->   Operation 197 'extractvalue' 'q_chunk_V_17' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%tmp_11 = trunc i3 %q_chunk_V to i1" [test.cpp:367->test.cpp:424->test.cpp:468]   --->   Operation 198 'trunc' 'tmp_11' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%new_mant_V = call i52 @_ssdm_op_BitConcatenate.i52.i1.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3(i1 %tmp_11, i3 %q_chunk_V_1, i3 %q_chunk_V_2, i3 %q_chunk_V_3, i3 %q_chunk_V_4, i3 %q_chunk_V_5, i3 %q_chunk_V_6, i3 %q_chunk_V_7, i3 %q_chunk_V_8, i3 %q_chunk_V_9, i3 %q_chunk_V_10, i3 %q_chunk_V_11, i3 %q_chunk_V_12, i3 %q_chunk_V_13, i3 %q_chunk_V_14, i3 %q_chunk_V_15, i3 %q_chunk_V_16, i3 %q_chunk_V_17)" [test.cpp:468]   --->   Operation 199 'bitconcatenate' 'new_mant_V' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 200 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Repl2_s = select i1 %tmp_2, i52 %new_mant_V_1, i52 %new_mant_V" [test.cpp:469]   --->   Operation 200 'select' 'p_Repl2_s' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 201 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %p_Repl2_s) nounwind" [test.cpp:96->test.cpp:473]   --->   Operation 201 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 202 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_1 to double" [test.cpp:97->test.cpp:473]   --->   Operation 202 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 203 [1/1] (0.00ns)   --->   "ret double %out" [test.cpp:474]   --->   Operation 203 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read           (read          ) [ 000000000000000000000000000000000000000000000000000]
p_Val2_s          (bitcast       ) [ 000000000000000000000000000000000000000000000000000]
p_Repl2_2         (bitselect     ) [ 001111111111111111111111111111111111111111111111111]
new_exp_V_1       (partselect    ) [ 001100000000000000000000000000000000000000000000000]
new_mant_V_1      (trunc         ) [ 001111111111111111111111111111111111111111111111111]
tmp               (partselect    ) [ 000000000000000000000000000000000000000000000000000]
icmp              (icmp          ) [ 001000000000000000000000000000000000000000000000000]
tmp_7             (partselect    ) [ 000000000000000000000000000000000000000000000000000]
icmp4             (icmp          ) [ 001111111111000000000000000000000000000000000000000]
shift_V_cast_cast (select        ) [ 000100000000000000000000000000000000000000000000000]
tmp_3             (icmp          ) [ 000111111111100000000000000000000000000000000000000]
tmp_4             (icmp          ) [ 000100000000000000000000000000000000000000000000000]
shift_V           (sub           ) [ 000100000000000000000000000000000000000000000000000]
shift_V_1         (add           ) [ 000100000000000000000000000000000000000000000000000]
tmp_1             (icmp          ) [ 000000000000000000000000000000000000000000000000000]
new_exp_V         (sub           ) [ 000000000000000000000000000000000000000000000000000]
sel_tmp2_demorgan (or            ) [ 000000000000000000000000000000000000000000000000000]
sel_tmp2          (xor           ) [ 000000000000000000000000000000000000000000000000000]
sel_tmp3          (and           ) [ 000000000000000000000000000000000000000000000000000]
shift_V_2         (select        ) [ 000000000000000000000000000000000000000000000000000]
shift_V_3         (select        ) [ 000000000000000000000000000000000000000000000000000]
sel_tmp6          (xor           ) [ 000000000000000000000000000000000000000000000000000]
sel_tmp7          (and           ) [ 000000000000000000000000000000000000000000000000000]
shift_V_4         (select        ) [ 000010000000000000000000000000000000000000000000000]
tmp_2             (icmp          ) [ 000011111111111111111111111111111111111111111111111]
p_s               (select        ) [ 000000000000000000000000000000000000000000000000000]
tmp_6             (or            ) [ 000000000000000000000000000000000000000000000000000]
p_Repl2_1         (select        ) [ 000011111111111111111111111111111111111111111111111]
xf_V              (zext          ) [ 000001111110000000000000000000000000000000000000000]
tmp_9             (zext          ) [ 000001111110000000000000000000000000000000000000000]
tmp_9_cast        (zext          ) [ 000001111110000000000000000000000000000000000000000]
r_V_20            (lshr          ) [ 000000000001000000000000000000000000000000000000000]
r_V_21            (shl           ) [ 000000000001000000000000000000000000000000000000000]
r_V_18_cast       (zext          ) [ 000000000000000000000000000000000000000000000000000]
xf_V_7            (select        ) [ 000000000000100000000000000000000000000000000000000]
p_Result_s        (bitset        ) [ 000000000000000000000000000000000000000000000000000]
xf_V_5            (select        ) [ 000000000000000000000000000000000000000000000000000]
xf_V_8            (add           ) [ 000000000000000000000000000000000000000000000000000]
p_Result_i_i      (partselect    ) [ 000000000000010000000000000000000000000000000000000]
d_chunk_V_1       (partselect    ) [ 000000000000011110000000000000000000000000000000000]
d_chunk_V_2       (partselect    ) [ 000000000000011111100000000000000000000000000000000]
d_chunk_V_3       (partselect    ) [ 000000000000011111111000000000000000000000000000000]
d_chunk_V_4       (partselect    ) [ 000000000000011111111110000000000000000000000000000]
d_chunk_V_5       (partselect    ) [ 000000000000011111111111100000000000000000000000000]
d_chunk_V_6       (partselect    ) [ 000000000000011111111111111000000000000000000000000]
d_chunk_V_7       (partselect    ) [ 000000000000011111111111111110000000000000000000000]
d_chunk_V_8       (partselect    ) [ 000000000000011111111111111111100000000000000000000]
d_chunk_V_9       (partselect    ) [ 000000000000011111111111111111111000000000000000000]
d_chunk_V_10      (partselect    ) [ 000000000000011111111111111111111110000000000000000]
d_chunk_V_11      (partselect    ) [ 000000000000011111111111111111111111100000000000000]
d_chunk_V_12      (partselect    ) [ 000000000000011111111111111111111111111000000000000]
d_chunk_V_13      (partselect    ) [ 000000000000011111111111111111111111111110000000000]
d_chunk_V_14      (partselect    ) [ 000000000000011111111111111111111111111111100000000]
d_chunk_V_15      (partselect    ) [ 000000000000011111111111111111111111111111111000000]
d_chunk_V_16      (partselect    ) [ 000000000000011111111111111111111111111111111110000]
d_chunk_V_17      (partselect    ) [ 000000000000011111111111111111111111111111111111100]
d_chunk_V_18      (trunc         ) [ 000000000000011111111111111111111111111111111111111]
d_chunk_V         (zext          ) [ 000000000000001000000000000000000000000000000000000]
call_ret1_i_i     (call          ) [ 000000000000000000000000000000000000000000000000000]
r_V               (extractvalue  ) [ 000000000000000110000000000000000000000000000000000]
call_ret2_i_i     (call          ) [ 000000000000000001111111111111111111111111111111111]
r_V_1             (extractvalue  ) [ 000000000000000001100000000000000000000000000000000]
call_ret3_i_i     (call          ) [ 000000000000000000011111111111111111111111111111111]
r_V_2             (extractvalue  ) [ 000000000000000000011000000000000000000000000000000]
call_ret4_i_i     (call          ) [ 000000000000000000000111111111111111111111111111111]
r_V_3             (extractvalue  ) [ 000000000000000000000110000000000000000000000000000]
call_ret5_i_i     (call          ) [ 000000000000000000000001111111111111111111111111111]
r_V_4             (extractvalue  ) [ 000000000000000000000001100000000000000000000000000]
call_ret6_i_i     (call          ) [ 000000000000000000000000011111111111111111111111111]
r_V_5             (extractvalue  ) [ 000000000000000000000000011000000000000000000000000]
call_ret7_i_i     (call          ) [ 000000000000000000000000000111111111111111111111111]
r_V_6             (extractvalue  ) [ 000000000000000000000000000110000000000000000000000]
call_ret8_i_i     (call          ) [ 000000000000000000000000000001111111111111111111111]
r_V_7             (extractvalue  ) [ 000000000000000000000000000001100000000000000000000]
call_ret9_i_i     (call          ) [ 000000000000000000000000000000011111111111111111111]
r_V_8             (extractvalue  ) [ 000000000000000000000000000000011000000000000000000]
call_ret10_i_i    (call          ) [ 000000000000000000000000000000000111111111111111111]
r_V_9             (extractvalue  ) [ 000000000000000000000000000000000110000000000000000]
call_ret11_i_i    (call          ) [ 000000000000000000000000000000000001111111111111111]
r_V_12            (extractvalue  ) [ 000000000000000000000000000000000001100000000000000]
call_ret12_i_i    (call          ) [ 000000000000000000000000000000000000011111111111111]
r_V_13            (extractvalue  ) [ 000000000000000000000000000000000000011000000000000]
call_ret13_i_i    (call          ) [ 000000000000000000000000000000000000000111111111111]
r_V_14            (extractvalue  ) [ 000000000000000000000000000000000000000110000000000]
call_ret14_i_i    (call          ) [ 000000000000000000000000000000000000000001111111111]
r_V_15            (extractvalue  ) [ 000000000000000000000000000000000000000001100000000]
call_ret15_i_i    (call          ) [ 000000000000000000000000000000000000000000011111111]
r_V_16            (extractvalue  ) [ 000000000000000000000000000000000000000000011000000]
call_ret16_i_i    (call          ) [ 000000000000000000000000000000000000000000000111111]
r_V_17            (extractvalue  ) [ 000000000000000000000000000000000000000000000110000]
call_ret17_i_i    (call          ) [ 000000000000000000000000000000000000000000000001111]
r_V_18            (extractvalue  ) [ 000000000000000000000000000000000000000000000001100]
call_ret18_i_i    (call          ) [ 000000000000000000000000000000000000000000000000011]
r_V_19            (extractvalue  ) [ 000000000000000000000000000000000000000000000000011]
StgValue_176      (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000]
StgValue_177      (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000]
StgValue_178      (spectopmodule ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V         (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_1       (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_2       (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_3       (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_4       (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_5       (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_6       (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_7       (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_8       (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_9       (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_10      (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_11      (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_12      (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_13      (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_14      (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_15      (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_16      (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
call_ret_i_i      (call          ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_17      (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
tmp_11            (trunc         ) [ 000000000000000000000000000000000000000000000000000]
new_mant_V        (bitconcatenate) [ 000000000000000000000000000000000000000000000000000]
p_Repl2_s         (select        ) [ 000000000000000000000000000000000000000000000000000]
p_Result_1        (bitconcatenate) [ 000000000000000000000000000000000000000000000000000]
out               (bitcast       ) [ 000000000000000000000000000000000000000000000000000]
StgValue_203      (ret           ) [ 000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i56.i56.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div5_chunk"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_double_div5_1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i52.i1.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="in_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_lut_div5_chunk_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="3" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="0" index="3" bw="1" slack="0"/>
<pin id="153" dir="0" index="4" bw="1" slack="0"/>
<pin id="154" dir="0" index="5" bw="1" slack="0"/>
<pin id="155" dir="0" index="6" bw="1" slack="0"/>
<pin id="156" dir="0" index="7" bw="1" slack="0"/>
<pin id="157" dir="0" index="8" bw="1" slack="0"/>
<pin id="158" dir="1" index="9" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1_i_i/13 call_ret2_i_i/15 call_ret3_i_i/17 call_ret4_i_i/19 call_ret5_i_i/21 call_ret6_i_i/23 call_ret7_i_i/25 call_ret8_i_i/27 call_ret9_i_i/29 call_ret10_i_i/31 call_ret11_i_i/33 call_ret12_i_i/35 call_ret13_i_i/37 call_ret14_i_i/39 call_ret15_i_i/41 call_ret16_i_i/43 call_ret17_i_i/45 call_ret18_i_i/47 call_ret_i_i/49 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/14 r_V_1/16 r_V_2/18 r_V_3/20 r_V_4/22 r_V_5/24 r_V_6/26 r_V_7/28 r_V_8/30 r_V_9/32 r_V_12/34 r_V_13/36 r_V_14/38 r_V_15/40 r_V_16/42 r_V_17/44 r_V_18/46 r_V_19/48 "/>
</bind>
</comp>

<comp id="171" class="1005" name="reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="1"/>
<pin id="173" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_V r_V_1 r_V_2 r_V_3 r_V_4 r_V_5 r_V_6 r_V_7 r_V_8 r_V_9 r_V_12 r_V_13 r_V_14 r_V_15 r_V_16 r_V_17 r_V_18 r_V_19 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Val2_s_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Repl2_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="0" index="2" bw="7" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="49"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="new_exp_V_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="0" index="2" bw="7" slack="0"/>
<pin id="192" dir="0" index="3" bw="7" slack="0"/>
<pin id="193" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="new_mant_V_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="1" index="1" bw="52" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="0" index="2" bw="7" slack="0"/>
<pin id="206" dir="0" index="3" bw="7" slack="0"/>
<pin id="207" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_7_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="0" index="3" bw="7" slack="0"/>
<pin id="223" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp4_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="shift_V_cast_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="0" index="2" bw="3" slack="0"/>
<pin id="238" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_3_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="1"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_4_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="0" index="1" bw="11" slack="1"/>
<pin id="249" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="shift_V_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="11" slack="1"/>
<pin id="254" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="shift_V_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="11" slack="1"/>
<pin id="259" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="1"/>
<pin id="263" dir="0" index="1" bw="11" slack="2"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="new_exp_V_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="2"/>
<pin id="267" dir="0" index="1" bw="3" slack="1"/>
<pin id="268" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sel_tmp2_demorgan_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="1" slack="1"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp2_demorgan/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sel_tmp2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sel_tmp3_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="2"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="shift_V_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="11" slack="1"/>
<pin id="287" dir="0" index="2" bw="11" slack="1"/>
<pin id="288" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="shift_V_3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="11" slack="0"/>
<pin id="294" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sel_tmp6_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sel_tmp7_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="shift_V_4_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="3" slack="1"/>
<pin id="310" dir="0" index="2" bw="11" slack="0"/>
<pin id="311" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="2"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_s_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_6_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_Repl2_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="11" slack="0"/>
<pin id="336" dir="0" index="2" bw="11" slack="0"/>
<pin id="337" dir="1" index="3" bw="11" slack="47"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="xf_V_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="52" slack="3"/>
<pin id="343" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_9_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="11" slack="1"/>
<pin id="346" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_9_cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="11" slack="1"/>
<pin id="349" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="52" slack="3"/>
<pin id="352" dir="0" index="1" bw="11" slack="0"/>
<pin id="353" dir="1" index="2" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_20/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="52" slack="0"/>
<pin id="357" dir="0" index="1" bw="11" slack="0"/>
<pin id="358" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_21/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="r_V_18_cast_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="52" slack="1"/>
<pin id="363" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_18_cast/11 "/>
</bind>
</comp>

<comp id="364" class="1004" name="xf_V_7_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="10"/>
<pin id="366" dir="0" index="1" bw="52" slack="0"/>
<pin id="367" dir="0" index="2" bw="56" slack="1"/>
<pin id="368" dir="1" index="3" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_7/11 "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_Result_s_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="56" slack="0"/>
<pin id="372" dir="0" index="1" bw="56" slack="1"/>
<pin id="373" dir="0" index="2" bw="7" slack="0"/>
<pin id="374" dir="0" index="3" bw="1" slack="0"/>
<pin id="375" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/12 "/>
</bind>
</comp>

<comp id="379" class="1004" name="xf_V_5_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="10"/>
<pin id="381" dir="0" index="1" bw="56" slack="1"/>
<pin id="382" dir="0" index="2" bw="56" slack="0"/>
<pin id="383" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_5/12 "/>
</bind>
</comp>

<comp id="385" class="1004" name="xf_V_8_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="0"/>
<pin id="387" dir="0" index="1" bw="56" slack="0"/>
<pin id="388" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V_8/12 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_Result_i_i_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="0" index="1" bw="56" slack="0"/>
<pin id="394" dir="0" index="2" bw="7" slack="0"/>
<pin id="395" dir="0" index="3" bw="7" slack="0"/>
<pin id="396" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i/12 "/>
</bind>
</comp>

<comp id="401" class="1004" name="d_chunk_V_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="0"/>
<pin id="403" dir="0" index="1" bw="56" slack="0"/>
<pin id="404" dir="0" index="2" bw="7" slack="0"/>
<pin id="405" dir="0" index="3" bw="7" slack="0"/>
<pin id="406" dir="1" index="4" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_1/12 "/>
</bind>
</comp>

<comp id="411" class="1004" name="d_chunk_V_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="3" slack="0"/>
<pin id="413" dir="0" index="1" bw="56" slack="0"/>
<pin id="414" dir="0" index="2" bw="7" slack="0"/>
<pin id="415" dir="0" index="3" bw="7" slack="0"/>
<pin id="416" dir="1" index="4" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_2/12 "/>
</bind>
</comp>

<comp id="421" class="1004" name="d_chunk_V_3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="0"/>
<pin id="423" dir="0" index="1" bw="56" slack="0"/>
<pin id="424" dir="0" index="2" bw="7" slack="0"/>
<pin id="425" dir="0" index="3" bw="7" slack="0"/>
<pin id="426" dir="1" index="4" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_3/12 "/>
</bind>
</comp>

<comp id="431" class="1004" name="d_chunk_V_4_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="3" slack="0"/>
<pin id="433" dir="0" index="1" bw="56" slack="0"/>
<pin id="434" dir="0" index="2" bw="7" slack="0"/>
<pin id="435" dir="0" index="3" bw="7" slack="0"/>
<pin id="436" dir="1" index="4" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_4/12 "/>
</bind>
</comp>

<comp id="441" class="1004" name="d_chunk_V_5_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="3" slack="0"/>
<pin id="443" dir="0" index="1" bw="56" slack="0"/>
<pin id="444" dir="0" index="2" bw="7" slack="0"/>
<pin id="445" dir="0" index="3" bw="7" slack="0"/>
<pin id="446" dir="1" index="4" bw="3" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_5/12 "/>
</bind>
</comp>

<comp id="451" class="1004" name="d_chunk_V_6_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="3" slack="0"/>
<pin id="453" dir="0" index="1" bw="56" slack="0"/>
<pin id="454" dir="0" index="2" bw="7" slack="0"/>
<pin id="455" dir="0" index="3" bw="7" slack="0"/>
<pin id="456" dir="1" index="4" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_6/12 "/>
</bind>
</comp>

<comp id="461" class="1004" name="d_chunk_V_7_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="3" slack="0"/>
<pin id="463" dir="0" index="1" bw="56" slack="0"/>
<pin id="464" dir="0" index="2" bw="7" slack="0"/>
<pin id="465" dir="0" index="3" bw="7" slack="0"/>
<pin id="466" dir="1" index="4" bw="3" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_7/12 "/>
</bind>
</comp>

<comp id="471" class="1004" name="d_chunk_V_8_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="0" index="1" bw="56" slack="0"/>
<pin id="474" dir="0" index="2" bw="6" slack="0"/>
<pin id="475" dir="0" index="3" bw="7" slack="0"/>
<pin id="476" dir="1" index="4" bw="3" slack="17"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_8/12 "/>
</bind>
</comp>

<comp id="481" class="1004" name="d_chunk_V_9_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="3" slack="0"/>
<pin id="483" dir="0" index="1" bw="56" slack="0"/>
<pin id="484" dir="0" index="2" bw="6" slack="0"/>
<pin id="485" dir="0" index="3" bw="6" slack="0"/>
<pin id="486" dir="1" index="4" bw="3" slack="19"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_9/12 "/>
</bind>
</comp>

<comp id="491" class="1004" name="d_chunk_V_10_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="3" slack="0"/>
<pin id="493" dir="0" index="1" bw="56" slack="0"/>
<pin id="494" dir="0" index="2" bw="6" slack="0"/>
<pin id="495" dir="0" index="3" bw="6" slack="0"/>
<pin id="496" dir="1" index="4" bw="3" slack="21"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_10/12 "/>
</bind>
</comp>

<comp id="501" class="1004" name="d_chunk_V_11_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="3" slack="0"/>
<pin id="503" dir="0" index="1" bw="56" slack="0"/>
<pin id="504" dir="0" index="2" bw="6" slack="0"/>
<pin id="505" dir="0" index="3" bw="6" slack="0"/>
<pin id="506" dir="1" index="4" bw="3" slack="23"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_11/12 "/>
</bind>
</comp>

<comp id="511" class="1004" name="d_chunk_V_12_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="3" slack="0"/>
<pin id="513" dir="0" index="1" bw="56" slack="0"/>
<pin id="514" dir="0" index="2" bw="6" slack="0"/>
<pin id="515" dir="0" index="3" bw="6" slack="0"/>
<pin id="516" dir="1" index="4" bw="3" slack="25"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_12/12 "/>
</bind>
</comp>

<comp id="521" class="1004" name="d_chunk_V_13_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="3" slack="0"/>
<pin id="523" dir="0" index="1" bw="56" slack="0"/>
<pin id="524" dir="0" index="2" bw="5" slack="0"/>
<pin id="525" dir="0" index="3" bw="6" slack="0"/>
<pin id="526" dir="1" index="4" bw="3" slack="27"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_13/12 "/>
</bind>
</comp>

<comp id="531" class="1004" name="d_chunk_V_14_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="0"/>
<pin id="533" dir="0" index="1" bw="56" slack="0"/>
<pin id="534" dir="0" index="2" bw="5" slack="0"/>
<pin id="535" dir="0" index="3" bw="5" slack="0"/>
<pin id="536" dir="1" index="4" bw="3" slack="29"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_14/12 "/>
</bind>
</comp>

<comp id="541" class="1004" name="d_chunk_V_15_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="3" slack="0"/>
<pin id="543" dir="0" index="1" bw="56" slack="0"/>
<pin id="544" dir="0" index="2" bw="5" slack="0"/>
<pin id="545" dir="0" index="3" bw="5" slack="0"/>
<pin id="546" dir="1" index="4" bw="3" slack="31"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_15/12 "/>
</bind>
</comp>

<comp id="551" class="1004" name="d_chunk_V_16_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="0"/>
<pin id="553" dir="0" index="1" bw="56" slack="0"/>
<pin id="554" dir="0" index="2" bw="4" slack="0"/>
<pin id="555" dir="0" index="3" bw="5" slack="0"/>
<pin id="556" dir="1" index="4" bw="3" slack="33"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_16/12 "/>
</bind>
</comp>

<comp id="561" class="1004" name="d_chunk_V_17_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="0"/>
<pin id="563" dir="0" index="1" bw="56" slack="0"/>
<pin id="564" dir="0" index="2" bw="3" slack="0"/>
<pin id="565" dir="0" index="3" bw="4" slack="0"/>
<pin id="566" dir="1" index="4" bw="3" slack="35"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_17/12 "/>
</bind>
</comp>

<comp id="571" class="1004" name="d_chunk_V_18_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="56" slack="0"/>
<pin id="573" dir="1" index="1" bw="3" slack="37"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="d_chunk_V_18/12 "/>
</bind>
</comp>

<comp id="575" class="1004" name="d_chunk_V_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="2" slack="1"/>
<pin id="577" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="d_chunk_V/13 "/>
</bind>
</comp>

<comp id="579" class="1004" name="q_chunk_V_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="34"/>
<pin id="581" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V/50 "/>
</bind>
</comp>

<comp id="582" class="1004" name="q_chunk_V_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="6" slack="32"/>
<pin id="584" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_1/50 "/>
</bind>
</comp>

<comp id="585" class="1004" name="q_chunk_V_2_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="6" slack="30"/>
<pin id="587" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_2/50 "/>
</bind>
</comp>

<comp id="588" class="1004" name="q_chunk_V_3_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="6" slack="28"/>
<pin id="590" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_3/50 "/>
</bind>
</comp>

<comp id="591" class="1004" name="q_chunk_V_4_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="6" slack="26"/>
<pin id="593" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_4/50 "/>
</bind>
</comp>

<comp id="594" class="1004" name="q_chunk_V_5_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="24"/>
<pin id="596" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_5/50 "/>
</bind>
</comp>

<comp id="597" class="1004" name="q_chunk_V_6_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="6" slack="22"/>
<pin id="599" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_6/50 "/>
</bind>
</comp>

<comp id="600" class="1004" name="q_chunk_V_7_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="6" slack="20"/>
<pin id="602" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_7/50 "/>
</bind>
</comp>

<comp id="603" class="1004" name="q_chunk_V_8_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="6" slack="18"/>
<pin id="605" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_8/50 "/>
</bind>
</comp>

<comp id="606" class="1004" name="q_chunk_V_9_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="6" slack="16"/>
<pin id="608" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_9/50 "/>
</bind>
</comp>

<comp id="609" class="1004" name="q_chunk_V_10_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="6" slack="14"/>
<pin id="611" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_10/50 "/>
</bind>
</comp>

<comp id="612" class="1004" name="q_chunk_V_11_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="6" slack="12"/>
<pin id="614" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_11/50 "/>
</bind>
</comp>

<comp id="615" class="1004" name="q_chunk_V_12_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="10"/>
<pin id="617" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_12/50 "/>
</bind>
</comp>

<comp id="618" class="1004" name="q_chunk_V_13_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="6" slack="8"/>
<pin id="620" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_13/50 "/>
</bind>
</comp>

<comp id="621" class="1004" name="q_chunk_V_14_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="6" slack="6"/>
<pin id="623" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_14/50 "/>
</bind>
</comp>

<comp id="624" class="1004" name="q_chunk_V_15_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="6" slack="4"/>
<pin id="626" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_15/50 "/>
</bind>
</comp>

<comp id="627" class="1004" name="q_chunk_V_16_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="6" slack="2"/>
<pin id="629" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_16/50 "/>
</bind>
</comp>

<comp id="630" class="1004" name="q_chunk_V_17_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="6" slack="0"/>
<pin id="632" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_17/50 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_11_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="3" slack="0"/>
<pin id="636" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/50 "/>
</bind>
</comp>

<comp id="638" class="1004" name="new_mant_V_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="52" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="0" index="2" bw="3" slack="0"/>
<pin id="642" dir="0" index="3" bw="3" slack="0"/>
<pin id="643" dir="0" index="4" bw="3" slack="0"/>
<pin id="644" dir="0" index="5" bw="3" slack="0"/>
<pin id="645" dir="0" index="6" bw="3" slack="0"/>
<pin id="646" dir="0" index="7" bw="3" slack="0"/>
<pin id="647" dir="0" index="8" bw="3" slack="0"/>
<pin id="648" dir="0" index="9" bw="3" slack="0"/>
<pin id="649" dir="0" index="10" bw="3" slack="0"/>
<pin id="650" dir="0" index="11" bw="3" slack="0"/>
<pin id="651" dir="0" index="12" bw="3" slack="0"/>
<pin id="652" dir="0" index="13" bw="3" slack="0"/>
<pin id="653" dir="0" index="14" bw="3" slack="0"/>
<pin id="654" dir="0" index="15" bw="3" slack="0"/>
<pin id="655" dir="0" index="16" bw="3" slack="0"/>
<pin id="656" dir="0" index="17" bw="3" slack="0"/>
<pin id="657" dir="0" index="18" bw="3" slack="0"/>
<pin id="658" dir="1" index="19" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_mant_V/50 "/>
</bind>
</comp>

<comp id="678" class="1004" name="p_Repl2_s_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="47"/>
<pin id="680" dir="0" index="1" bw="52" slack="49"/>
<pin id="681" dir="0" index="2" bw="52" slack="0"/>
<pin id="682" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_s/50 "/>
</bind>
</comp>

<comp id="684" class="1004" name="p_Result_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="64" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="49"/>
<pin id="687" dir="0" index="2" bw="11" slack="47"/>
<pin id="688" dir="0" index="3" bw="52" slack="0"/>
<pin id="689" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/50 "/>
</bind>
</comp>

<comp id="692" class="1004" name="out_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="64" slack="0"/>
<pin id="694" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/50 "/>
</bind>
</comp>

<comp id="696" class="1005" name="p_Repl2_2_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="49"/>
<pin id="698" dir="1" index="1" bw="1" slack="49"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="701" class="1005" name="new_exp_V_1_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="11" slack="1"/>
<pin id="703" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="new_exp_V_1 "/>
</bind>
</comp>

<comp id="712" class="1005" name="new_mant_V_1_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="52" slack="3"/>
<pin id="714" dir="1" index="1" bw="52" slack="3"/>
</pin_list>
<bind>
<opset="new_mant_V_1 "/>
</bind>
</comp>

<comp id="719" class="1005" name="icmp_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="1"/>
<pin id="721" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="724" class="1005" name="icmp4_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="2"/>
<pin id="726" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp4 "/>
</bind>
</comp>

<comp id="730" class="1005" name="shift_V_cast_cast_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="11" slack="1"/>
<pin id="732" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_cast_cast "/>
</bind>
</comp>

<comp id="737" class="1005" name="tmp_3_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="1"/>
<pin id="739" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="745" class="1005" name="tmp_4_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="1"/>
<pin id="747" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="751" class="1005" name="shift_V_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="11" slack="1"/>
<pin id="753" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V "/>
</bind>
</comp>

<comp id="756" class="1005" name="shift_V_1_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="11" slack="1"/>
<pin id="758" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_1 "/>
</bind>
</comp>

<comp id="761" class="1005" name="shift_V_4_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="11" slack="1"/>
<pin id="763" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_4 "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_2_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="47"/>
<pin id="769" dir="1" index="1" bw="1" slack="47"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="772" class="1005" name="p_Repl2_1_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="11" slack="47"/>
<pin id="774" dir="1" index="1" bw="11" slack="47"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="777" class="1005" name="xf_V_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="56" slack="1"/>
<pin id="779" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="xf_V "/>
</bind>
</comp>

<comp id="782" class="1005" name="tmp_9_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="56" slack="1"/>
<pin id="784" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="787" class="1005" name="tmp_9_cast_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="52" slack="1"/>
<pin id="789" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_cast "/>
</bind>
</comp>

<comp id="792" class="1005" name="r_V_20_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="52" slack="1"/>
<pin id="794" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="r_V_20 "/>
</bind>
</comp>

<comp id="797" class="1005" name="r_V_21_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="56" slack="1"/>
<pin id="799" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="r_V_21 "/>
</bind>
</comp>

<comp id="802" class="1005" name="xf_V_7_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="56" slack="1"/>
<pin id="804" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="xf_V_7 "/>
</bind>
</comp>

<comp id="808" class="1005" name="p_Result_i_i_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="2" slack="1"/>
<pin id="810" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i_i "/>
</bind>
</comp>

<comp id="813" class="1005" name="d_chunk_V_1_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="3" slack="3"/>
<pin id="815" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="d_chunk_V_1 "/>
</bind>
</comp>

<comp id="818" class="1005" name="d_chunk_V_2_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="3" slack="5"/>
<pin id="820" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="d_chunk_V_2 "/>
</bind>
</comp>

<comp id="823" class="1005" name="d_chunk_V_3_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="3" slack="7"/>
<pin id="825" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="d_chunk_V_3 "/>
</bind>
</comp>

<comp id="828" class="1005" name="d_chunk_V_4_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="3" slack="9"/>
<pin id="830" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="d_chunk_V_4 "/>
</bind>
</comp>

<comp id="833" class="1005" name="d_chunk_V_5_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="3" slack="11"/>
<pin id="835" dir="1" index="1" bw="3" slack="11"/>
</pin_list>
<bind>
<opset="d_chunk_V_5 "/>
</bind>
</comp>

<comp id="838" class="1005" name="d_chunk_V_6_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="3" slack="13"/>
<pin id="840" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="d_chunk_V_6 "/>
</bind>
</comp>

<comp id="843" class="1005" name="d_chunk_V_7_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="3" slack="15"/>
<pin id="845" dir="1" index="1" bw="3" slack="15"/>
</pin_list>
<bind>
<opset="d_chunk_V_7 "/>
</bind>
</comp>

<comp id="848" class="1005" name="d_chunk_V_8_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="3" slack="17"/>
<pin id="850" dir="1" index="1" bw="3" slack="17"/>
</pin_list>
<bind>
<opset="d_chunk_V_8 "/>
</bind>
</comp>

<comp id="853" class="1005" name="d_chunk_V_9_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="3" slack="19"/>
<pin id="855" dir="1" index="1" bw="3" slack="19"/>
</pin_list>
<bind>
<opset="d_chunk_V_9 "/>
</bind>
</comp>

<comp id="858" class="1005" name="d_chunk_V_10_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="3" slack="21"/>
<pin id="860" dir="1" index="1" bw="3" slack="21"/>
</pin_list>
<bind>
<opset="d_chunk_V_10 "/>
</bind>
</comp>

<comp id="863" class="1005" name="d_chunk_V_11_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="3" slack="23"/>
<pin id="865" dir="1" index="1" bw="3" slack="23"/>
</pin_list>
<bind>
<opset="d_chunk_V_11 "/>
</bind>
</comp>

<comp id="868" class="1005" name="d_chunk_V_12_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="3" slack="25"/>
<pin id="870" dir="1" index="1" bw="3" slack="25"/>
</pin_list>
<bind>
<opset="d_chunk_V_12 "/>
</bind>
</comp>

<comp id="873" class="1005" name="d_chunk_V_13_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="3" slack="27"/>
<pin id="875" dir="1" index="1" bw="3" slack="27"/>
</pin_list>
<bind>
<opset="d_chunk_V_13 "/>
</bind>
</comp>

<comp id="878" class="1005" name="d_chunk_V_14_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="3" slack="29"/>
<pin id="880" dir="1" index="1" bw="3" slack="29"/>
</pin_list>
<bind>
<opset="d_chunk_V_14 "/>
</bind>
</comp>

<comp id="883" class="1005" name="d_chunk_V_15_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="3" slack="31"/>
<pin id="885" dir="1" index="1" bw="3" slack="31"/>
</pin_list>
<bind>
<opset="d_chunk_V_15 "/>
</bind>
</comp>

<comp id="888" class="1005" name="d_chunk_V_16_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="3" slack="33"/>
<pin id="890" dir="1" index="1" bw="3" slack="33"/>
</pin_list>
<bind>
<opset="d_chunk_V_16 "/>
</bind>
</comp>

<comp id="893" class="1005" name="d_chunk_V_17_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="3" slack="35"/>
<pin id="895" dir="1" index="1" bw="3" slack="35"/>
</pin_list>
<bind>
<opset="d_chunk_V_17 "/>
</bind>
</comp>

<comp id="898" class="1005" name="d_chunk_V_18_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="3" slack="37"/>
<pin id="900" dir="1" index="1" bw="3" slack="37"/>
</pin_list>
<bind>
<opset="d_chunk_V_18 "/>
</bind>
</comp>

<comp id="903" class="1005" name="d_chunk_V_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="3" slack="1"/>
<pin id="905" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_chunk_V "/>
</bind>
</comp>

<comp id="908" class="1005" name="call_ret2_i_i_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="6" slack="34"/>
<pin id="910" dir="1" index="1" bw="6" slack="34"/>
</pin_list>
<bind>
<opset="call_ret2_i_i "/>
</bind>
</comp>

<comp id="913" class="1005" name="call_ret3_i_i_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="6" slack="32"/>
<pin id="915" dir="1" index="1" bw="6" slack="32"/>
</pin_list>
<bind>
<opset="call_ret3_i_i "/>
</bind>
</comp>

<comp id="918" class="1005" name="call_ret4_i_i_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="6" slack="30"/>
<pin id="920" dir="1" index="1" bw="6" slack="30"/>
</pin_list>
<bind>
<opset="call_ret4_i_i "/>
</bind>
</comp>

<comp id="923" class="1005" name="call_ret5_i_i_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="6" slack="28"/>
<pin id="925" dir="1" index="1" bw="6" slack="28"/>
</pin_list>
<bind>
<opset="call_ret5_i_i "/>
</bind>
</comp>

<comp id="928" class="1005" name="call_ret6_i_i_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="6" slack="26"/>
<pin id="930" dir="1" index="1" bw="6" slack="26"/>
</pin_list>
<bind>
<opset="call_ret6_i_i "/>
</bind>
</comp>

<comp id="933" class="1005" name="call_ret7_i_i_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="6" slack="24"/>
<pin id="935" dir="1" index="1" bw="6" slack="24"/>
</pin_list>
<bind>
<opset="call_ret7_i_i "/>
</bind>
</comp>

<comp id="938" class="1005" name="call_ret8_i_i_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="6" slack="22"/>
<pin id="940" dir="1" index="1" bw="6" slack="22"/>
</pin_list>
<bind>
<opset="call_ret8_i_i "/>
</bind>
</comp>

<comp id="943" class="1005" name="call_ret9_i_i_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="6" slack="20"/>
<pin id="945" dir="1" index="1" bw="6" slack="20"/>
</pin_list>
<bind>
<opset="call_ret9_i_i "/>
</bind>
</comp>

<comp id="948" class="1005" name="call_ret10_i_i_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="6" slack="18"/>
<pin id="950" dir="1" index="1" bw="6" slack="18"/>
</pin_list>
<bind>
<opset="call_ret10_i_i "/>
</bind>
</comp>

<comp id="953" class="1005" name="call_ret11_i_i_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="6" slack="16"/>
<pin id="955" dir="1" index="1" bw="6" slack="16"/>
</pin_list>
<bind>
<opset="call_ret11_i_i "/>
</bind>
</comp>

<comp id="958" class="1005" name="call_ret12_i_i_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="6" slack="14"/>
<pin id="960" dir="1" index="1" bw="6" slack="14"/>
</pin_list>
<bind>
<opset="call_ret12_i_i "/>
</bind>
</comp>

<comp id="963" class="1005" name="call_ret13_i_i_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="6" slack="12"/>
<pin id="965" dir="1" index="1" bw="6" slack="12"/>
</pin_list>
<bind>
<opset="call_ret13_i_i "/>
</bind>
</comp>

<comp id="968" class="1005" name="call_ret14_i_i_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="6" slack="10"/>
<pin id="970" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="call_ret14_i_i "/>
</bind>
</comp>

<comp id="973" class="1005" name="call_ret15_i_i_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="6" slack="8"/>
<pin id="975" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="call_ret15_i_i "/>
</bind>
</comp>

<comp id="978" class="1005" name="call_ret16_i_i_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="6" slack="6"/>
<pin id="980" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="call_ret16_i_i "/>
</bind>
</comp>

<comp id="983" class="1005" name="call_ret17_i_i_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="6" slack="4"/>
<pin id="985" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="call_ret17_i_i "/>
</bind>
</comp>

<comp id="988" class="1005" name="call_ret18_i_i_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="6" slack="2"/>
<pin id="990" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="call_ret18_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="146"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="159"><net_src comp="126" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="128" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="148" pin=5"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="148" pin=6"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="148" pin=7"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="148" pin=8"/></net>

<net id="170"><net_src comp="148" pin="9"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="179"><net_src comp="142" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="176" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="201"><net_src comp="176" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="176" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="28" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="216"><net_src comp="202" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="176" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="36" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="232"><net_src comp="218" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="44" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="234" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="277"><net_src comp="269" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="50" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="279" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="44" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="284" pin="3"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="302" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="290" pin="3"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="48" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="314" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="48" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="44" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="314" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="261" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="319" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="265" pin="2"/><net_sink comp="333" pin=2"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="341" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="344" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="52" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="22" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="378"><net_src comp="50" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="384"><net_src comp="370" pin="4"/><net_sink comp="379" pin=2"/></net>

<net id="389"><net_src comp="54" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="56" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="385" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="58" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="400"><net_src comp="60" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="407"><net_src comp="62" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="385" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="30" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="36" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="417"><net_src comp="62" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="385" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="64" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="28" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="427"><net_src comp="62" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="385" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="66" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="68" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="437"><net_src comp="62" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="385" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="70" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="72" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="447"><net_src comp="62" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="385" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="74" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="76" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="457"><net_src comp="62" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="385" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="78" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="80" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="467"><net_src comp="62" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="385" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="82" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="84" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="477"><net_src comp="62" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="385" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="86" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="88" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="487"><net_src comp="62" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="385" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="90" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="490"><net_src comp="92" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="497"><net_src comp="62" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="385" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="94" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="96" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="507"><net_src comp="62" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="385" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="98" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="510"><net_src comp="100" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="517"><net_src comp="62" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="385" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="519"><net_src comp="102" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="520"><net_src comp="104" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="527"><net_src comp="62" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="385" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="106" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="530"><net_src comp="108" pin="0"/><net_sink comp="521" pin=3"/></net>

<net id="537"><net_src comp="62" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="385" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="110" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="540"><net_src comp="112" pin="0"/><net_sink comp="531" pin=3"/></net>

<net id="547"><net_src comp="62" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="385" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="114" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="550"><net_src comp="116" pin="0"/><net_sink comp="541" pin=3"/></net>

<net id="557"><net_src comp="62" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="385" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="559"><net_src comp="118" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="560"><net_src comp="120" pin="0"/><net_sink comp="551" pin=3"/></net>

<net id="567"><net_src comp="62" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="385" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="122" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="570"><net_src comp="124" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="574"><net_src comp="385" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="575" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="633"><net_src comp="148" pin="9"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="579" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="659"><net_src comp="138" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="660"><net_src comp="634" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="661"><net_src comp="582" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="662"><net_src comp="585" pin="1"/><net_sink comp="638" pin=3"/></net>

<net id="663"><net_src comp="588" pin="1"/><net_sink comp="638" pin=4"/></net>

<net id="664"><net_src comp="591" pin="1"/><net_sink comp="638" pin=5"/></net>

<net id="665"><net_src comp="594" pin="1"/><net_sink comp="638" pin=6"/></net>

<net id="666"><net_src comp="597" pin="1"/><net_sink comp="638" pin=7"/></net>

<net id="667"><net_src comp="600" pin="1"/><net_sink comp="638" pin=8"/></net>

<net id="668"><net_src comp="603" pin="1"/><net_sink comp="638" pin=9"/></net>

<net id="669"><net_src comp="606" pin="1"/><net_sink comp="638" pin=10"/></net>

<net id="670"><net_src comp="609" pin="1"/><net_sink comp="638" pin=11"/></net>

<net id="671"><net_src comp="612" pin="1"/><net_sink comp="638" pin=12"/></net>

<net id="672"><net_src comp="615" pin="1"/><net_sink comp="638" pin=13"/></net>

<net id="673"><net_src comp="618" pin="1"/><net_sink comp="638" pin=14"/></net>

<net id="674"><net_src comp="621" pin="1"/><net_sink comp="638" pin=15"/></net>

<net id="675"><net_src comp="624" pin="1"/><net_sink comp="638" pin=16"/></net>

<net id="676"><net_src comp="627" pin="1"/><net_sink comp="638" pin=17"/></net>

<net id="677"><net_src comp="630" pin="1"/><net_sink comp="638" pin=18"/></net>

<net id="683"><net_src comp="638" pin="19"/><net_sink comp="678" pin=2"/></net>

<net id="690"><net_src comp="140" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="678" pin="3"/><net_sink comp="684" pin=3"/></net>

<net id="695"><net_src comp="684" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="180" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="704"><net_src comp="188" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="707"><net_src comp="701" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="708"><net_src comp="701" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="709"><net_src comp="701" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="710"><net_src comp="701" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="711"><net_src comp="701" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="715"><net_src comp="198" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="718"><net_src comp="712" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="722"><net_src comp="212" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="727"><net_src comp="228" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="733"><net_src comp="234" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="736"><net_src comp="730" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="740"><net_src comp="241" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="743"><net_src comp="737" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="744"><net_src comp="737" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="748"><net_src comp="246" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="754"><net_src comp="251" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="759"><net_src comp="256" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="764"><net_src comp="307" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="770"><net_src comp="314" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="775"><net_src comp="333" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="684" pin=2"/></net>

<net id="780"><net_src comp="341" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="785"><net_src comp="344" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="790"><net_src comp="347" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="795"><net_src comp="350" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="800"><net_src comp="355" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="805"><net_src comp="364" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="811"><net_src comp="391" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="816"><net_src comp="401" pin="4"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="821"><net_src comp="411" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="826"><net_src comp="421" pin="4"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="831"><net_src comp="431" pin="4"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="836"><net_src comp="441" pin="4"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="841"><net_src comp="451" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="846"><net_src comp="461" pin="4"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="851"><net_src comp="471" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="856"><net_src comp="481" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="861"><net_src comp="491" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="866"><net_src comp="501" pin="4"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="871"><net_src comp="511" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="876"><net_src comp="521" pin="4"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="881"><net_src comp="531" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="886"><net_src comp="541" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="891"><net_src comp="551" pin="4"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="896"><net_src comp="561" pin="4"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="901"><net_src comp="571" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="906"><net_src comp="575" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="911"><net_src comp="148" pin="9"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="916"><net_src comp="148" pin="9"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="921"><net_src comp="148" pin="9"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="926"><net_src comp="148" pin="9"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="931"><net_src comp="148" pin="9"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="936"><net_src comp="148" pin="9"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="941"><net_src comp="148" pin="9"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="946"><net_src comp="148" pin="9"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="951"><net_src comp="148" pin="9"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="956"><net_src comp="148" pin="9"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="961"><net_src comp="148" pin="9"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="966"><net_src comp="148" pin="9"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="971"><net_src comp="148" pin="9"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="976"><net_src comp="148" pin="9"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="981"><net_src comp="148" pin="9"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="986"><net_src comp="148" pin="9"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="991"><net_src comp="148" pin="9"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="627" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_double_div5 : in_r | {1 }
	Port: operator_double_div5 : r0 | {13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
	Port: operator_double_div5 : r1 | {13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
	Port: operator_double_div5 : r2 | {13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
	Port: operator_double_div5 : q0 | {13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
	Port: operator_double_div5 : q1 | {13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
	Port: operator_double_div5 : q2 | {13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V_1 : 1
		new_mant_V_1 : 1
		tmp : 1
		icmp : 2
		tmp_7 : 1
		icmp4 : 2
	State 2
		tmp_4 : 1
	State 3
		shift_V_3 : 1
		shift_V_4 : 2
		p_s : 1
		tmp_6 : 1
		p_Repl2_1 : 1
	State 4
		r_V_20 : 1
		r_V_21 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		xf_V_7 : 1
	State 12
		xf_V_5 : 1
		xf_V_8 : 2
		p_Result_i_i : 3
		d_chunk_V_1 : 3
		d_chunk_V_2 : 3
		d_chunk_V_3 : 3
		d_chunk_V_4 : 3
		d_chunk_V_5 : 3
		d_chunk_V_6 : 3
		d_chunk_V_7 : 3
		d_chunk_V_8 : 3
		d_chunk_V_9 : 3
		d_chunk_V_10 : 3
		d_chunk_V_11 : 3
		d_chunk_V_12 : 3
		d_chunk_V_13 : 3
		d_chunk_V_14 : 3
		d_chunk_V_15 : 3
		d_chunk_V_16 : 3
		d_chunk_V_17 : 3
		d_chunk_V_18 : 3
	State 13
		call_ret1_i_i : 1
	State 14
		r_V : 1
	State 15
	State 16
		r_V_1 : 1
	State 17
	State 18
		r_V_2 : 1
	State 19
	State 20
		r_V_3 : 1
	State 21
	State 22
		r_V_4 : 1
	State 23
	State 24
		r_V_5 : 1
	State 25
	State 26
		r_V_6 : 1
	State 27
	State 28
		r_V_7 : 1
	State 29
	State 30
		r_V_8 : 1
	State 31
	State 32
		r_V_9 : 1
	State 33
	State 34
		r_V_12 : 1
	State 35
	State 36
		r_V_13 : 1
	State 37
	State 38
		r_V_14 : 1
	State 39
	State 40
		r_V_15 : 1
	State 41
	State 42
		r_V_16 : 1
	State 43
	State 44
		r_V_17 : 1
	State 45
	State 46
		r_V_18 : 1
	State 47
	State 48
		r_V_19 : 1
	State 49
	State 50
		q_chunk_V_17 : 1
		tmp_11 : 1
		new_mant_V : 2
		p_Repl2_s : 3
		p_Result_1 : 4
		out : 5
		StgValue_203 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   lshr   |         grp_fu_350        |    0    |   522   |   437   |
|----------|---------------------------|---------|---------|---------|
|    shl   |         grp_fu_355        |    0    |   522   |   437   |
|----------|---------------------------|---------|---------|---------|
|          |  shift_V_cast_cast_fu_234 |    0    |    0    |    3    |
|          |      shift_V_2_fu_284     |    0    |    0    |    11   |
|          |      shift_V_3_fu_290     |    0    |    0    |    11   |
|          |      shift_V_4_fu_307     |    0    |    0    |    11   |
|  select  |         p_s_fu_319        |    0    |    0    |    2    |
|          |      p_Repl2_1_fu_333     |    0    |    0    |    11   |
|          |       xf_V_7_fu_364       |    0    |    0    |    56   |
|          |       xf_V_5_fu_379       |    0    |    0    |    56   |
|          |      p_Repl2_s_fu_678     |    0    |    0    |    52   |
|----------|---------------------------|---------|---------|---------|
|   call   | grp_lut_div5_chunk_fu_148 |  6.366  |    36   |    54   |
|----------|---------------------------|---------|---------|---------|
|    add   |      shift_V_1_fu_256     |    0    |    0    |    18   |
|          |       xf_V_8_fu_385       |    0    |    0    |    63   |
|----------|---------------------------|---------|---------|---------|
|          |        icmp_fu_212        |    0    |    0    |    8    |
|          |        icmp4_fu_228       |    0    |    0    |    13   |
|   icmp   |        tmp_3_fu_241       |    0    |    0    |    13   |
|          |        tmp_4_fu_246       |    0    |    0    |    13   |
|          |        tmp_1_fu_261       |    0    |    0    |    13   |
|          |        tmp_2_fu_314       |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|    sub   |       shift_V_fu_251      |    0    |    0    |    18   |
|          |      new_exp_V_fu_265     |    0    |    0    |    18   |
|----------|---------------------------|---------|---------|---------|
|    or    |  sel_tmp2_demorgan_fu_269 |    0    |    0    |    6    |
|          |        tmp_6_fu_327       |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|    xor   |      sel_tmp2_fu_273      |    0    |    0    |    6    |
|          |      sel_tmp6_fu_297      |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|    and   |      sel_tmp3_fu_279      |    0    |    0    |    6    |
|          |      sel_tmp7_fu_302      |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|   read   |    in_read_read_fu_142    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_167        |    0    |    0    |    0    |
|          |      q_chunk_V_fu_579     |    0    |    0    |    0    |
|          |     q_chunk_V_1_fu_582    |    0    |    0    |    0    |
|          |     q_chunk_V_2_fu_585    |    0    |    0    |    0    |
|          |     q_chunk_V_3_fu_588    |    0    |    0    |    0    |
|          |     q_chunk_V_4_fu_591    |    0    |    0    |    0    |
|          |     q_chunk_V_5_fu_594    |    0    |    0    |    0    |
|          |     q_chunk_V_6_fu_597    |    0    |    0    |    0    |
|          |     q_chunk_V_7_fu_600    |    0    |    0    |    0    |
|extractvalue|     q_chunk_V_8_fu_603    |    0    |    0    |    0    |
|          |     q_chunk_V_9_fu_606    |    0    |    0    |    0    |
|          |    q_chunk_V_10_fu_609    |    0    |    0    |    0    |
|          |    q_chunk_V_11_fu_612    |    0    |    0    |    0    |
|          |    q_chunk_V_12_fu_615    |    0    |    0    |    0    |
|          |    q_chunk_V_13_fu_618    |    0    |    0    |    0    |
|          |    q_chunk_V_14_fu_621    |    0    |    0    |    0    |
|          |    q_chunk_V_15_fu_624    |    0    |    0    |    0    |
|          |    q_chunk_V_16_fu_627    |    0    |    0    |    0    |
|          |    q_chunk_V_17_fu_630    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|      p_Repl2_2_fu_180     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     new_exp_V_1_fu_188    |    0    |    0    |    0    |
|          |         tmp_fu_202        |    0    |    0    |    0    |
|          |        tmp_7_fu_218       |    0    |    0    |    0    |
|          |    p_Result_i_i_fu_391    |    0    |    0    |    0    |
|          |     d_chunk_V_1_fu_401    |    0    |    0    |    0    |
|          |     d_chunk_V_2_fu_411    |    0    |    0    |    0    |
|          |     d_chunk_V_3_fu_421    |    0    |    0    |    0    |
|          |     d_chunk_V_4_fu_431    |    0    |    0    |    0    |
|          |     d_chunk_V_5_fu_441    |    0    |    0    |    0    |
|          |     d_chunk_V_6_fu_451    |    0    |    0    |    0    |
|partselect|     d_chunk_V_7_fu_461    |    0    |    0    |    0    |
|          |     d_chunk_V_8_fu_471    |    0    |    0    |    0    |
|          |     d_chunk_V_9_fu_481    |    0    |    0    |    0    |
|          |    d_chunk_V_10_fu_491    |    0    |    0    |    0    |
|          |    d_chunk_V_11_fu_501    |    0    |    0    |    0    |
|          |    d_chunk_V_12_fu_511    |    0    |    0    |    0    |
|          |    d_chunk_V_13_fu_521    |    0    |    0    |    0    |
|          |    d_chunk_V_14_fu_531    |    0    |    0    |    0    |
|          |    d_chunk_V_15_fu_541    |    0    |    0    |    0    |
|          |    d_chunk_V_16_fu_551    |    0    |    0    |    0    |
|          |    d_chunk_V_17_fu_561    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    new_mant_V_1_fu_198    |    0    |    0    |    0    |
|   trunc  |    d_chunk_V_18_fu_571    |    0    |    0    |    0    |
|          |       tmp_11_fu_634       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        xf_V_fu_341        |    0    |    0    |    0    |
|          |        tmp_9_fu_344       |    0    |    0    |    0    |
|   zext   |     tmp_9_cast_fu_347     |    0    |    0    |    0    |
|          |     r_V_18_cast_fu_361    |    0    |    0    |    0    |
|          |      d_chunk_V_fu_575     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  bitset  |     p_Result_s_fu_370     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|     new_mant_V_fu_638     |    0    |    0    |    0    |
|          |     p_Result_1_fu_684     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |  6.366  |   1080  |   1367  |
|----------|---------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| q2 |    0   |    1   |    1   |
| r0 |    0   |    1   |    1   |
| r1 |    0   |    1   |    1   |
| r2 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    6   |
+----+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  call_ret10_i_i_reg_948 |    6   |
|  call_ret11_i_i_reg_953 |    6   |
|  call_ret12_i_i_reg_958 |    6   |
|  call_ret13_i_i_reg_963 |    6   |
|  call_ret14_i_i_reg_968 |    6   |
|  call_ret15_i_i_reg_973 |    6   |
|  call_ret16_i_i_reg_978 |    6   |
|  call_ret17_i_i_reg_983 |    6   |
|  call_ret18_i_i_reg_988 |    6   |
|  call_ret2_i_i_reg_908  |    6   |
|  call_ret3_i_i_reg_913  |    6   |
|  call_ret4_i_i_reg_918  |    6   |
|  call_ret5_i_i_reg_923  |    6   |
|  call_ret6_i_i_reg_928  |    6   |
|  call_ret7_i_i_reg_933  |    6   |
|  call_ret8_i_i_reg_938  |    6   |
|  call_ret9_i_i_reg_943  |    6   |
|   d_chunk_V_10_reg_858  |    3   |
|   d_chunk_V_11_reg_863  |    3   |
|   d_chunk_V_12_reg_868  |    3   |
|   d_chunk_V_13_reg_873  |    3   |
|   d_chunk_V_14_reg_878  |    3   |
|   d_chunk_V_15_reg_883  |    3   |
|   d_chunk_V_16_reg_888  |    3   |
|   d_chunk_V_17_reg_893  |    3   |
|   d_chunk_V_18_reg_898  |    3   |
|   d_chunk_V_1_reg_813   |    3   |
|   d_chunk_V_2_reg_818   |    3   |
|   d_chunk_V_3_reg_823   |    3   |
|   d_chunk_V_4_reg_828   |    3   |
|   d_chunk_V_5_reg_833   |    3   |
|   d_chunk_V_6_reg_838   |    3   |
|   d_chunk_V_7_reg_843   |    3   |
|   d_chunk_V_8_reg_848   |    3   |
|   d_chunk_V_9_reg_853   |    3   |
|    d_chunk_V_reg_903    |    3   |
|      icmp4_reg_724      |    1   |
|       icmp_reg_719      |    1   |
|   new_exp_V_1_reg_701   |   11   |
|   new_mant_V_1_reg_712  |   52   |
|    p_Repl2_1_reg_772    |   11   |
|    p_Repl2_2_reg_696    |    1   |
|   p_Result_i_i_reg_808  |    2   |
|      r_V_20_reg_792     |   52   |
|      r_V_21_reg_797     |   56   |
|         reg_171         |    3   |
|    shift_V_1_reg_756    |   11   |
|    shift_V_4_reg_761    |   11   |
|shift_V_cast_cast_reg_730|   11   |
|     shift_V_reg_751     |   11   |
|      tmp_2_reg_767      |    1   |
|      tmp_3_reg_737      |    1   |
|      tmp_4_reg_745      |    1   |
|    tmp_9_cast_reg_787   |   52   |
|      tmp_9_reg_782      |   56   |
|      xf_V_7_reg_802     |   56   |
|       xf_V_reg_777      |   56   |
+-------------------------+--------+
|          Total          |   616  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_lut_div5_chunk_fu_148 |  p1  |  20  |   3  |   60   ||    97   |
| grp_lut_div5_chunk_fu_148 |  p2  |   2  |   3  |    6   ||    9    |
|         grp_fu_350        |  p1  |   2  |  11  |   22   ||    9    |
|         grp_fu_355        |  p0  |   2  |  52  |   104  ||    9    |
|         grp_fu_355        |  p1  |   2  |  11  |   22   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   214  ||  5.9925 ||   133   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    6   |  1080  |  1367  |
|   Memory  |    0   |    -   |    6   |    6   |
|Multiplexer|    -   |    5   |    -   |   133  |
|  Register |    -   |    -   |   616  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   12   |  1702  |  1506  |
+-----------+--------+--------+--------+--------+
