$date
	Wed Nov 26 01:09:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module logic_gates_tb $end
$var wire 1 ! y_xor $end
$var wire 1 " y_or $end
$var wire 1 # y_and $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module and_dut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 # y $end
$upscope $end
$scope module or_dut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 " y $end
$upscope $end
$scope module xor_dut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1"
1!
1%
#20
0%
1$
#30
1#
0!
1%
#90
