{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 16:31:25 2019 " "Info: Processing started: Tue Apr 09 16:31:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off evenodd -c evenodd --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off evenodd -c evenodd --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "count\[0\] " "Warning: Node \"count\[0\]\" is a latch" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b\[3\] " "Info: Assuming node \"b\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b\[2\] " "Info: Assuming node \"b\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b\[0\] " "Info: Assuming node \"b\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b\[1\] " "Info: Assuming node \"b\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "count\[1\]~2 " "Info: Detected gated clock \"count\[1\]~2\" as buffer" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "count\[1\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "b\[3\] register register count\[0\] count\[0\] 450.05 MHz Internal " "Info: Clock \"b\[3\]\" Internal fmax is restricted to 450.05 MHz between source register \"count\[0\]\" and destination register \"count\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.802 ns + Longest register register " "Info: + Longest register to register delay is 0.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LCCOMB_X1_Y12_N22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 0.406 ns count\[0\]~1 2 COMB LCCOMB_X1_Y12_N0 1 " "Info: 2: + IC(0.256 ns) + CELL(0.150 ns) = 0.406 ns; Loc. = LCCOMB_X1_Y12_N0; Fanout = 1; COMB Node = 'count\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { count[0] count[0]~1 } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 0.802 ns count\[0\] 3 REG LCCOMB_X1_Y12_N22 4 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 0.802 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { count[0]~1 count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 37.41 % ) " "Info: Total cell delay = 0.300 ns ( 37.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.502 ns ( 62.59 % ) " "Info: Total interconnect delay = 0.502 ns ( 62.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.802 ns" { count[0] count[0]~1 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.802 ns" { count[0] {} count[0]~1 {} count[0] {} } { 0.000ns 0.256ns 0.246ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "b\[3\] destination 2.219 ns + Shortest register " "Info: + Shortest clock path from clock \"b\[3\]\" to destination register is 2.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns b\[3\] 1 CLK PIN_V2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; CLK Node = 'b\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.149 ns) 1.697 ns count\[1\]~2 2 COMB LCCOMB_X1_Y12_N16 1 " "Info: 2: + IC(0.696 ns) + CELL(0.149 ns) = 1.697 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count\[1\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { b[3] count[1]~2 } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 2.219 ns count\[0\] 3 REG LCCOMB_X1_Y12_N22 4 " "Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.219 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { count[1]~2 count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.272 ns ( 57.32 % ) " "Info: Total cell delay = 1.272 ns ( 57.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 42.68 % ) " "Info: Total interconnect delay = 0.947 ns ( 42.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { b[3] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.219 ns" { b[3] {} b[3]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.696ns 0.251ns } { 0.000ns 0.852ns 0.149ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "b\[3\] source 2.219 ns - Longest register " "Info: - Longest clock path from clock \"b\[3\]\" to source register is 2.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns b\[3\] 1 CLK PIN_V2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; CLK Node = 'b\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.149 ns) 1.697 ns count\[1\]~2 2 COMB LCCOMB_X1_Y12_N16 1 " "Info: 2: + IC(0.696 ns) + CELL(0.149 ns) = 1.697 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count\[1\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { b[3] count[1]~2 } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 2.219 ns count\[0\] 3 REG LCCOMB_X1_Y12_N22 4 " "Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.219 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { count[1]~2 count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.272 ns ( 57.32 % ) " "Info: Total cell delay = 1.272 ns ( 57.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 42.68 % ) " "Info: Total interconnect delay = 0.947 ns ( 42.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { b[3] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.219 ns" { b[3] {} b[3]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.696ns 0.251ns } { 0.000ns 0.852ns 0.149ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { b[3] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.219 ns" { b[3] {} b[3]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.696ns 0.251ns } { 0.000ns 0.852ns 0.149ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.948 ns + " "Info: + Micro setup delay of destination is 0.948 ns" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.802 ns" { count[0] count[0]~1 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.802 ns" { count[0] {} count[0]~1 {} count[0] {} } { 0.000ns 0.256ns 0.246ns } { 0.000ns 0.150ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { b[3] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.219 ns" { b[3] {} b[3]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.696ns 0.251ns } { 0.000ns 0.852ns 0.149ns 0.271ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { count[0] {} } {  } {  } "" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "b\[2\] register register count\[0\] count\[0\] 450.05 MHz Internal " "Info: Clock \"b\[2\]\" Internal fmax is restricted to 450.05 MHz between source register \"count\[0\]\" and destination register \"count\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.802 ns + Longest register register " "Info: + Longest register to register delay is 0.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LCCOMB_X1_Y12_N22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 0.406 ns count\[0\]~1 2 COMB LCCOMB_X1_Y12_N0 1 " "Info: 2: + IC(0.256 ns) + CELL(0.150 ns) = 0.406 ns; Loc. = LCCOMB_X1_Y12_N0; Fanout = 1; COMB Node = 'count\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { count[0] count[0]~1 } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 0.802 ns count\[0\] 3 REG LCCOMB_X1_Y12_N22 4 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 0.802 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { count[0]~1 count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 37.41 % ) " "Info: Total cell delay = 0.300 ns ( 37.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.502 ns ( 62.59 % ) " "Info: Total interconnect delay = 0.502 ns ( 62.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.802 ns" { count[0] count[0]~1 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.802 ns" { count[0] {} count[0]~1 {} count[0] {} } { 0.000ns 0.256ns 0.246ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "b\[2\] destination 2.321 ns + Shortest register " "Info: + Shortest clock path from clock \"b\[2\]\" to destination register is 2.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns b\[2\] 1 CLK PIN_V1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 2; CLK Node = 'b\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.242 ns) 1.799 ns count\[1\]~2 2 COMB LCCOMB_X1_Y12_N16 1 " "Info: 2: + IC(0.705 ns) + CELL(0.242 ns) = 1.799 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count\[1\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { b[2] count[1]~2 } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 2.321 ns count\[0\] 3 REG LCCOMB_X1_Y12_N22 4 " "Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.321 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { count[1]~2 count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 58.81 % ) " "Info: Total cell delay = 1.365 ns ( 58.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.956 ns ( 41.19 % ) " "Info: Total interconnect delay = 0.956 ns ( 41.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { b[2] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.321 ns" { b[2] {} b[2]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.705ns 0.251ns } { 0.000ns 0.852ns 0.242ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "b\[2\] source 2.321 ns - Longest register " "Info: - Longest clock path from clock \"b\[2\]\" to source register is 2.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns b\[2\] 1 CLK PIN_V1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 2; CLK Node = 'b\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.242 ns) 1.799 ns count\[1\]~2 2 COMB LCCOMB_X1_Y12_N16 1 " "Info: 2: + IC(0.705 ns) + CELL(0.242 ns) = 1.799 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count\[1\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { b[2] count[1]~2 } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 2.321 ns count\[0\] 3 REG LCCOMB_X1_Y12_N22 4 " "Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.321 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { count[1]~2 count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 58.81 % ) " "Info: Total cell delay = 1.365 ns ( 58.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.956 ns ( 41.19 % ) " "Info: Total interconnect delay = 0.956 ns ( 41.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { b[2] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.321 ns" { b[2] {} b[2]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.705ns 0.251ns } { 0.000ns 0.852ns 0.242ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { b[2] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.321 ns" { b[2] {} b[2]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.705ns 0.251ns } { 0.000ns 0.852ns 0.242ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.948 ns + " "Info: + Micro setup delay of destination is 0.948 ns" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.802 ns" { count[0] count[0]~1 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.802 ns" { count[0] {} count[0]~1 {} count[0] {} } { 0.000ns 0.256ns 0.246ns } { 0.000ns 0.150ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { b[2] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.321 ns" { b[2] {} b[2]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.705ns 0.251ns } { 0.000ns 0.852ns 0.242ns 0.271ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { count[0] {} } {  } {  } "" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "b\[0\] register register count\[0\] count\[0\] 450.05 MHz Internal " "Info: Clock \"b\[0\]\" Internal fmax is restricted to 450.05 MHz between source register \"count\[0\]\" and destination register \"count\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.802 ns + Longest register register " "Info: + Longest register to register delay is 0.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LCCOMB_X1_Y12_N22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 0.406 ns count\[0\]~1 2 COMB LCCOMB_X1_Y12_N0 1 " "Info: 2: + IC(0.256 ns) + CELL(0.150 ns) = 0.406 ns; Loc. = LCCOMB_X1_Y12_N0; Fanout = 1; COMB Node = 'count\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { count[0] count[0]~1 } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 0.802 ns count\[0\] 3 REG LCCOMB_X1_Y12_N22 4 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 0.802 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { count[0]~1 count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 37.41 % ) " "Info: Total cell delay = 0.300 ns ( 37.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.502 ns ( 62.59 % ) " "Info: Total interconnect delay = 0.502 ns ( 62.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.802 ns" { count[0] count[0]~1 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.802 ns" { count[0] {} count[0]~1 {} count[0] {} } { 0.000ns 0.256ns 0.246ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "b\[0\] destination 2.481 ns + Shortest register " "Info: + Shortest clock path from clock \"b\[0\]\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns b\[0\] 1 CLK PIN_U3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 2; CLK Node = 'b\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.420 ns) 1.959 ns count\[1\]~2 2 COMB LCCOMB_X1_Y12_N16 1 " "Info: 2: + IC(0.697 ns) + CELL(0.420 ns) = 1.959 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count\[1\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { b[0] count[1]~2 } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 2.481 ns count\[0\] 3 REG LCCOMB_X1_Y12_N22 4 " "Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.481 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { count[1]~2 count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.533 ns ( 61.79 % ) " "Info: Total cell delay = 1.533 ns ( 61.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.948 ns ( 38.21 % ) " "Info: Total interconnect delay = 0.948 ns ( 38.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { b[0] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { b[0] {} b[0]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.697ns 0.251ns } { 0.000ns 0.842ns 0.420ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "b\[0\] source 2.481 ns - Longest register " "Info: - Longest clock path from clock \"b\[0\]\" to source register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns b\[0\] 1 CLK PIN_U3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 2; CLK Node = 'b\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.420 ns) 1.959 ns count\[1\]~2 2 COMB LCCOMB_X1_Y12_N16 1 " "Info: 2: + IC(0.697 ns) + CELL(0.420 ns) = 1.959 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count\[1\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { b[0] count[1]~2 } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 2.481 ns count\[0\] 3 REG LCCOMB_X1_Y12_N22 4 " "Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.481 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { count[1]~2 count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.533 ns ( 61.79 % ) " "Info: Total cell delay = 1.533 ns ( 61.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.948 ns ( 38.21 % ) " "Info: Total interconnect delay = 0.948 ns ( 38.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { b[0] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { b[0] {} b[0]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.697ns 0.251ns } { 0.000ns 0.842ns 0.420ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { b[0] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { b[0] {} b[0]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.697ns 0.251ns } { 0.000ns 0.842ns 0.420ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.948 ns + " "Info: + Micro setup delay of destination is 0.948 ns" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.802 ns" { count[0] count[0]~1 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.802 ns" { count[0] {} count[0]~1 {} count[0] {} } { 0.000ns 0.256ns 0.246ns } { 0.000ns 0.150ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { b[0] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { b[0] {} b[0]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.697ns 0.251ns } { 0.000ns 0.842ns 0.420ns 0.271ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { count[0] {} } {  } {  } "" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "b\[1\] register register count\[0\] count\[0\] 450.05 MHz Internal " "Info: Clock \"b\[1\]\" Internal fmax is restricted to 450.05 MHz between source register \"count\[0\]\" and destination register \"count\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.802 ns + Longest register register " "Info: + Longest register to register delay is 0.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LCCOMB_X1_Y12_N22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 0.406 ns count\[0\]~1 2 COMB LCCOMB_X1_Y12_N0 1 " "Info: 2: + IC(0.256 ns) + CELL(0.150 ns) = 0.406 ns; Loc. = LCCOMB_X1_Y12_N0; Fanout = 1; COMB Node = 'count\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { count[0] count[0]~1 } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 0.802 ns count\[0\] 3 REG LCCOMB_X1_Y12_N22 4 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 0.802 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { count[0]~1 count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 37.41 % ) " "Info: Total cell delay = 0.300 ns ( 37.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.502 ns ( 62.59 % ) " "Info: Total interconnect delay = 0.502 ns ( 62.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.802 ns" { count[0] count[0]~1 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.802 ns" { count[0] {} count[0]~1 {} count[0] {} } { 0.000ns 0.256ns 0.246ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "b\[1\] destination 2.466 ns + Shortest register " "Info: + Shortest clock path from clock \"b\[1\]\" to destination register is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns b\[1\] 1 CLK PIN_U4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 2; CLK Node = 'b\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.438 ns) 1.944 ns count\[1\]~2 2 COMB LCCOMB_X1_Y12_N16 1 " "Info: 2: + IC(0.674 ns) + CELL(0.438 ns) = 1.944 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count\[1\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { b[1] count[1]~2 } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 2.466 ns count\[0\] 3 REG LCCOMB_X1_Y12_N22 4 " "Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.466 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { count[1]~2 count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.541 ns ( 62.49 % ) " "Info: Total cell delay = 1.541 ns ( 62.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.925 ns ( 37.51 % ) " "Info: Total interconnect delay = 0.925 ns ( 37.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { b[1] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { b[1] {} b[1]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.674ns 0.251ns } { 0.000ns 0.832ns 0.438ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "b\[1\] source 2.466 ns - Longest register " "Info: - Longest clock path from clock \"b\[1\]\" to source register is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns b\[1\] 1 CLK PIN_U4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 2; CLK Node = 'b\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.438 ns) 1.944 ns count\[1\]~2 2 COMB LCCOMB_X1_Y12_N16 1 " "Info: 2: + IC(0.674 ns) + CELL(0.438 ns) = 1.944 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count\[1\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { b[1] count[1]~2 } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 2.466 ns count\[0\] 3 REG LCCOMB_X1_Y12_N22 4 " "Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.466 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { count[1]~2 count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.541 ns ( 62.49 % ) " "Info: Total cell delay = 1.541 ns ( 62.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.925 ns ( 37.51 % ) " "Info: Total interconnect delay = 0.925 ns ( 37.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { b[1] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { b[1] {} b[1]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.674ns 0.251ns } { 0.000ns 0.832ns 0.438ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { b[1] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { b[1] {} b[1]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.674ns 0.251ns } { 0.000ns 0.832ns 0.438ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.948 ns + " "Info: + Micro setup delay of destination is 0.948 ns" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.802 ns" { count[0] count[0]~1 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.802 ns" { count[0] {} count[0]~1 {} count[0] {} } { 0.000ns 0.256ns 0.246ns } { 0.000ns 0.150ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { b[1] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { b[1] {} b[1]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.674ns 0.251ns } { 0.000ns 0.832ns 0.438ns 0.271ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { count[0] {} } {  } {  } "" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "count\[0\] b\[0\] b\[3\] 5.456 ns register " "Info: tsu for register \"count\[0\]\" (data pin = \"b\[0\]\", clock pin = \"b\[3\]\") is 5.456 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.727 ns + Longest pin register " "Info: + Longest pin to register delay is 6.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns b\[0\] 1 CLK PIN_U3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 2; CLK Node = 'b\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.689 ns) + CELL(0.275 ns) 5.806 ns count\[0\]~0 2 COMB LCCOMB_X1_Y12_N20 1 " "Info: 2: + IC(4.689 ns) + CELL(0.275 ns) = 5.806 ns; Loc. = LCCOMB_X1_Y12_N20; Fanout = 1; COMB Node = 'count\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.964 ns" { b[0] count[0]~0 } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 6.331 ns count\[0\]~1 3 COMB LCCOMB_X1_Y12_N0 1 " "Info: 3: + IC(0.254 ns) + CELL(0.271 ns) = 6.331 ns; Loc. = LCCOMB_X1_Y12_N0; Fanout = 1; COMB Node = 'count\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { count[0]~0 count[0]~1 } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 6.727 ns count\[0\] 4 REG LCCOMB_X1_Y12_N22 4 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 6.727 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { count[0]~1 count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.538 ns ( 22.86 % ) " "Info: Total cell delay = 1.538 ns ( 22.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.189 ns ( 77.14 % ) " "Info: Total interconnect delay = 5.189 ns ( 77.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.727 ns" { b[0] count[0]~0 count[0]~1 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.727 ns" { b[0] {} b[0]~combout {} count[0]~0 {} count[0]~1 {} count[0] {} } { 0.000ns 0.000ns 4.689ns 0.254ns 0.246ns } { 0.000ns 0.842ns 0.275ns 0.271ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.948 ns + " "Info: + Micro setup delay of destination is 0.948 ns" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "b\[3\] destination 2.219 ns - Shortest register " "Info: - Shortest clock path from clock \"b\[3\]\" to destination register is 2.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns b\[3\] 1 CLK PIN_V2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; CLK Node = 'b\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.149 ns) 1.697 ns count\[1\]~2 2 COMB LCCOMB_X1_Y12_N16 1 " "Info: 2: + IC(0.696 ns) + CELL(0.149 ns) = 1.697 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count\[1\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { b[3] count[1]~2 } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 2.219 ns count\[0\] 3 REG LCCOMB_X1_Y12_N22 4 " "Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.219 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { count[1]~2 count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.272 ns ( 57.32 % ) " "Info: Total cell delay = 1.272 ns ( 57.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 42.68 % ) " "Info: Total interconnect delay = 0.947 ns ( 42.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { b[3] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.219 ns" { b[3] {} b[3]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.696ns 0.251ns } { 0.000ns 0.852ns 0.149ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.727 ns" { b[0] count[0]~0 count[0]~1 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.727 ns" { b[0] {} b[0]~combout {} count[0]~0 {} count[0]~1 {} count[0] {} } { 0.000ns 0.000ns 4.689ns 0.254ns 0.246ns } { 0.000ns 0.842ns 0.275ns 0.271ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { b[3] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.219 ns" { b[3] {} b[3]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.696ns 0.251ns } { 0.000ns 0.852ns 0.149ns 0.271ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "b\[0\] c\[2\] count\[0\] 8.700 ns register " "Info: tco from clock \"b\[0\]\" to destination pin \"c\[2\]\" through register \"count\[0\]\" is 8.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "b\[0\] source 2.481 ns + Longest register " "Info: + Longest clock path from clock \"b\[0\]\" to source register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns b\[0\] 1 CLK PIN_U3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 2; CLK Node = 'b\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.420 ns) 1.959 ns count\[1\]~2 2 COMB LCCOMB_X1_Y12_N16 1 " "Info: 2: + IC(0.697 ns) + CELL(0.420 ns) = 1.959 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count\[1\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { b[0] count[1]~2 } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 2.481 ns count\[0\] 3 REG LCCOMB_X1_Y12_N22 4 " "Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.481 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { count[1]~2 count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.533 ns ( 61.79 % ) " "Info: Total cell delay = 1.533 ns ( 61.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.948 ns ( 38.21 % ) " "Info: Total interconnect delay = 0.948 ns ( 38.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { b[0] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { b[0] {} b[0]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.697ns 0.251ns } { 0.000ns 0.842ns 0.420ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.219 ns + Longest register pin " "Info: + Longest register to pin delay is 6.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LCCOMB_X1_Y12_N22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.441 ns) + CELL(2.778 ns) 6.219 ns c\[2\] 2 PIN PIN_AC12 0 " "Info: 2: + IC(3.441 ns) + CELL(2.778 ns) = 6.219 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'c\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { count[0] c[2] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.778 ns ( 44.67 % ) " "Info: Total cell delay = 2.778 ns ( 44.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.441 ns ( 55.33 % ) " "Info: Total interconnect delay = 3.441 ns ( 55.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { count[0] c[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.219 ns" { count[0] {} c[2] {} } { 0.000ns 3.441ns } { 0.000ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { b[0] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { b[0] {} b[0]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.697ns 0.251ns } { 0.000ns 0.842ns 0.420ns 0.271ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { count[0] c[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.219 ns" { count[0] {} c[2] {} } { 0.000ns 3.441ns } { 0.000ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "count\[0\] b\[3\] b\[0\] -3.919 ns register " "Info: th for register \"count\[0\]\" (data pin = \"b\[3\]\", clock pin = \"b\[0\]\") is -3.919 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "b\[0\] destination 2.481 ns + Longest register " "Info: + Longest clock path from clock \"b\[0\]\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns b\[0\] 1 CLK PIN_U3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 2; CLK Node = 'b\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.420 ns) 1.959 ns count\[1\]~2 2 COMB LCCOMB_X1_Y12_N16 1 " "Info: 2: + IC(0.697 ns) + CELL(0.420 ns) = 1.959 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count\[1\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { b[0] count[1]~2 } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 2.481 ns count\[0\] 3 REG LCCOMB_X1_Y12_N22 4 " "Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.481 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { count[1]~2 count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.533 ns ( 61.79 % ) " "Info: Total cell delay = 1.533 ns ( 61.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.948 ns ( 38.21 % ) " "Info: Total interconnect delay = 0.948 ns ( 38.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { b[0] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { b[0] {} b[0]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.697ns 0.251ns } { 0.000ns 0.842ns 0.420ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.400 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns b\[3\] 1 CLK PIN_V2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; CLK Node = 'b\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.477 ns) + CELL(0.150 ns) 5.479 ns count\[0\]~0 2 COMB LCCOMB_X1_Y12_N20 1 " "Info: 2: + IC(4.477 ns) + CELL(0.150 ns) = 5.479 ns; Loc. = LCCOMB_X1_Y12_N20; Fanout = 1; COMB Node = 'count\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.627 ns" { b[3] count[0]~0 } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 6.004 ns count\[0\]~1 3 COMB LCCOMB_X1_Y12_N0 1 " "Info: 3: + IC(0.254 ns) + CELL(0.271 ns) = 6.004 ns; Loc. = LCCOMB_X1_Y12_N0; Fanout = 1; COMB Node = 'count\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { count[0]~0 count[0]~1 } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 6.400 ns count\[0\] 4 REG LCCOMB_X1_Y12_N22 4 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 6.400 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { count[0]~1 count[0] } "NODE_NAME" } } { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.423 ns ( 22.23 % ) " "Info: Total cell delay = 1.423 ns ( 22.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.977 ns ( 77.77 % ) " "Info: Total interconnect delay = 4.977 ns ( 77.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { b[3] count[0]~0 count[0]~1 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { b[3] {} b[3]~combout {} count[0]~0 {} count[0]~1 {} count[0] {} } { 0.000ns 0.000ns 4.477ns 0.254ns 0.246ns } { 0.000ns 0.852ns 0.150ns 0.271ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { b[0] count[1]~2 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { b[0] {} b[0]~combout {} count[1]~2 {} count[0] {} } { 0.000ns 0.000ns 0.697ns 0.251ns } { 0.000ns 0.842ns 0.420ns 0.271ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { b[3] count[0]~0 count[0]~1 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { b[3] {} b[3]~combout {} count[0]~0 {} count[0]~1 {} count[0] {} } { 0.000ns 0.000ns 4.477ns 0.254ns 0.246ns } { 0.000ns 0.852ns 0.150ns 0.271ns 0.150ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 16:31:25 2019 " "Info: Processing ended: Tue Apr 09 16:31:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
