
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.014060                       # Number of seconds simulated
sim_ticks                                 14059642500                       # Number of ticks simulated
final_tick                                14059642500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  80471                       # Simulator instruction rate (inst/s)
host_op_rate                                   127976                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43190219                       # Simulator tick rate (ticks/s)
host_mem_usage                                4381368                       # Number of bytes of host memory used
host_seconds                                   325.53                       # Real time elapsed on the host
sim_insts                                    26195477                       # Number of instructions simulated
sim_ops                                      41659843                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14059642500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          124352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          813952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             938304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       124352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        124352                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            12718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               14661                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            8844606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           57892795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              66737401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       8844606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8844606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           8844606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          57892795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             66737401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       14661                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14661                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 938304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  938304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   14059521000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14661                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.202940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.470690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.615255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2281     46.57%     46.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1486     30.34%     76.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          517     10.56%     87.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          275      5.61%     93.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           29      0.59%     93.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           31      0.63%     94.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      0.39%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      0.33%     95.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          244      4.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4898                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    261642750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               536536500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   73305000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17846.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36596.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        66.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     66.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9750                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     958974.22                       # Average gap between requests
system.mem_ctrls.pageHitRate                    66.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 16950360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8986560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                49166040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         450531120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            178448190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             12028320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1822921560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       435581280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2053354980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             5027968410                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            357.617088                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          13637190500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     10343500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     190712000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   8505026000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1134283500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     221343750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3997933750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 18114180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9601350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                55513500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         438852960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            186463530                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             11236320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1795808370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       409568160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2077398480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             5002556850                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            355.809677                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          13621290250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8947000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     185742000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   8616709500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1066447250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     243663250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   3938133500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  14059642500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                10910157                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10910157                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            850937                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8038573                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  678411                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              11244                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         8038573                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            5363222                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          2675351                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       279083                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14059642500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     6747426                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2881150                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          8920                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          7628                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  14059642500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14059642500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     6670400                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           523                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     14059642500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         28119286                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            7098024                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       63791888                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    10910157                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            6041633                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      20022437                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1703528                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          1                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  618                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2062                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          385                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   6670035                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                233375                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       2                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           27975303                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.654752                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.584377                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 11887120     42.49%     42.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1047953      3.75%     46.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   813085      2.91%     49.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   709652      2.54%     51.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   641812      2.29%     53.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1127778      4.03%     58.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1660166      5.93%     63.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1429312      5.11%     69.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  8658425     30.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             27975303                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.387996                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.268617                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  5423417                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               7952332                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  12434955                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1312835                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 851764                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               96014776                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 851764                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  6275002                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 5551909                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2485                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  12673253                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2620890                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               91583037                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2233                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 724237                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 130038                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1464778                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           128094264                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             217134513                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        134203548                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            644418                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              59594319                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 68499945                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                111                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            113                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4073813                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              7754749                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3866664                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1395340                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1279159                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   83421800                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 574                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  70443241                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            462634                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        41762530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     51724643                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            510                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      27975303                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.518051                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.588633                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11322816     40.47%     40.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1938519      6.93%     47.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2076545      7.42%     54.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2054126      7.34%     62.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3050677     10.90%     73.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2225437      7.96%     81.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2988024     10.68%     91.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1622055      5.80%     97.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              697104      2.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        27975303                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1143399     98.51%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   524      0.05%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   9591      0.83%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   258      0.02%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              5973      0.51%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              993      0.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1205286      1.71%      1.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              58530852     83.09%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4240      0.01%     84.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 33959      0.05%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              185249      0.26%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  20      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              7359727     10.45%     95.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3001752      4.26%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           86781      0.12%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35375      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               70443241                       # Type of FU issued
system.cpu.iq.rate                           2.505158                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1160738                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016478                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          169682850                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         124738515                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     66755269                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              802307                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             447135                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       373045                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               69995204                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  403489                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                  70905875                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads          1148568                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads       321631                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3710108                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        18574                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          848                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1956921                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          150                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2297                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 851764                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5005012                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                487099                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            83422374                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             18332                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               7754749                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              3866664                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                232                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   4967                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                473984                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            848                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         394617                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       670071                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1064688                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              67643294                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               6534008                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2192033                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      9413887                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6327345                       # Number of branches executed
system.cpu.iew.exec_stores                    2879879                       # Number of stores executed
system.cpu.iew.exec_rate                     2.405584                       # Inst execution rate
system.cpu.iew.wb_sent                       67281645                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      66951670                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  51835601                       # num instructions producing a value
system.cpu.iew.wb_consumers                  84136645                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.380988                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.616088                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        41762870                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            851232                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                531                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts       109320                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples     22210383                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.875692                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.401761                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8741586     39.36%     39.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4841943     21.80%     61.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2506347     11.28%     72.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1840210      8.29%     80.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1312041      5.91%     86.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       686561      3.09%     89.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       197774      0.89%     90.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       254405      1.15%     91.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1829516      8.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     22210383                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             26195477                       # Number of instructions committed
system.cpu.commit.committedOps               41659843                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5954384                       # Number of memory references committed
system.cpu.commit.loads                       4044641                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.branches                    4161881                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     368345                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  40925339                       # Number of committed integer instructions.
system.cpu.commit.function_calls               376547                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       465853      1.12%      1.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         35024348     84.07%     85.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3980      0.01%     85.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            30943      0.07%     85.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         180335      0.43%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3979105      9.55%     95.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1875781      4.50%     99.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        65536      0.16%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        33962      0.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          41659843                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1829516                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    103803580                       # The number of ROB reads
system.cpu.rob.rob_writes                   172665278                       # The number of ROB writes
system.cpu.timesIdled                            1339                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          143983                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    26195477                       # Number of Instructions Simulated
system.cpu.committedOps                      41659843                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.073441                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.073441                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.931584                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.931584                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 92132362                       # number of integer regfile reads
system.cpu.int_regfile_writes                57268516                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    616721                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   341135                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  31695903                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 34485044                       # number of cc regfile writes
system.cpu.misc_regfile_reads                23812059                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14059642500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             61366                       # number of replacements
system.cpu.dcache.tags.tagsinuse           991.050589                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7328480                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             61366                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            119.422482                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   991.050589                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.967823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.967823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          800                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15703600                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15703600                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14059642500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      5772828                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5772828                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1883691                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1883691                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       7656519                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7656519                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      7656519                       # number of overall hits
system.cpu.dcache.overall_hits::total         7656519                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       136848                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        136848                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        27238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27238                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       164086                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         164086                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       164086                       # number of overall misses
system.cpu.dcache.overall_misses::total        164086                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1475703500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1475703500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1295251495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1295251495                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2770954995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2770954995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2770954995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2770954995                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      5909676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5909676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1910929                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1910929                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      7820605                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7820605                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      7820605                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7820605                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.023157                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023157                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.014254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014254                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.020981                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020981                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.020981                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020981                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 10783.522594                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10783.522594                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47553.105771                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47553.105771                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 16887.211554                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16887.211554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 16887.211554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16887.211554                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5476                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           79                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               358                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.296089                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.875000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        61068                       # number of writebacks
system.cpu.dcache.writebacks::total             61068                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       101688                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       101688                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       101696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       101696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       101696                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       101696                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        35160                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        35160                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        27230                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        27230                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        62390                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        62390                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        62390                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        62390                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    450437500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    450437500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1267881495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1267881495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1718318995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1718318995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1718318995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1718318995                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005950                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005950                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.014250                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014250                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007978                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007978                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007978                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007978                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12811.077929                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12811.077929                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 46561.935182                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46561.935182                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 27541.577096                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27541.577096                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 27541.577096                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27541.577096                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  14059642500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  14059642500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14059642500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              2469                       # number of replacements
system.cpu.icache.tags.tagsinuse           501.951874                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5088524                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2469                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2060.965573                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   501.951874                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.980375                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980375                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13343040                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13343040                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14059642500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      6666280                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6666280                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       6666280                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6666280                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      6666280                       # number of overall hits
system.cpu.icache.overall_hits::total         6666280                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         3751                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3751                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         3751                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3751                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         3751                       # number of overall misses
system.cpu.icache.overall_misses::total          3751                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    257516495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    257516495                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    257516495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    257516495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    257516495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    257516495                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      6670031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6670031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      6670031                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6670031                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      6670031                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6670031                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000562                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000562                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000562                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000562                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000562                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000562                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68652.757931                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68652.757931                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68652.757931                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68652.757931                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68652.757931                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68652.757931                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4368                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                62                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.451613                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         2469                       # number of writebacks
system.cpu.icache.writebacks::total              2469                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          772                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          772                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          772                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          772                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          772                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          772                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2979                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2979                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2979                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2979                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2979                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2979                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    200667996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    200667996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    200667996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    200667996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    200667996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    200667996                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000447                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000447                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000447                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000447                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 67360.858006                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67360.858006                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 67360.858006                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67360.858006                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 67360.858006                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67360.858006                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  14059642500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  14059642500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  14059642500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  6771.895406                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1494.746496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5277.148911                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.045616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.161046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.206662                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         14661                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3230                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7412                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3905                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.447418                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1048229                       # Number of tag accesses
system.l2.tags.data_accesses                  1048229                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  14059642500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        61068                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            61068                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         2463                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2463                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              14814                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14814                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1034                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1034                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          34858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             34858                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1034                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 49672                       # number of demand (read+write) hits
system.l2.demand_hits::total                    50706                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1034                       # number of overall hits
system.l2.overall_hits::cpu.data                49672                       # number of overall hits
system.l2.overall_hits::total                   50706                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            12416                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12416                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1945                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1945                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          302                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             302                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1945                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               12718                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14663                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1945                       # number of overall misses
system.l2.overall_misses::cpu.data              12718                       # number of overall misses
system.l2.overall_misses::total                 14663                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1070274500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1070274500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    185227500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    185227500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     29926500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     29926500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     185227500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1100201000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1285428500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    185227500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1100201000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1285428500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        61068                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        61068                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         2463                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2463                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          27230                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             27230                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2979                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2979                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        35160                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         35160                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2979                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             62390                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                65369                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2979                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            62390                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               65369                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.455968                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.455968                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.652904                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.652904                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.008589                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.008589                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.652904                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.203847                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.224311                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.652904                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.203847                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.224311                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86201.232281                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86201.232281                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 95232.647815                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95232.647815                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 99094.370861                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99094.370861                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 95232.647815                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 86507.391099                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87664.768465                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 95232.647815                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 86507.391099                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87664.768465                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data        12416                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12416                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1944                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1944                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          302                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          302                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          12718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14662                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         12718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14662                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    946114500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    946114500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    165780000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    165780000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     26906500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     26906500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    165780000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    973021000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1138801000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    165780000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    973021000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1138801000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.455968                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.455968                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.652568                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.652568                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.008589                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.008589                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.652568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.203847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.224296                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.652568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.203847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.224296                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76201.232281                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76201.232281                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 85277.777778                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85277.777778                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89094.370861                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89094.370861                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 85277.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 76507.391099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77670.235984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 85277.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 76507.391099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77670.235984                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         14661                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  14059642500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2245                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12416                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12416                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2245                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        29322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        29322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       938304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       938304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  938304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14661                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14661    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14661                       # Request fanout histogram
system.membus.reqLayer2.occupancy            17716000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           78531750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       129204                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        63835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  14059642500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             38138                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        61068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2469                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             298                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            27230                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           27230                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2979                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        35160                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       186146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                194572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       348608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7901312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8249920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            65369                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000122                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011062                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  65361     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              65369                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          128139000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4471990                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          93585499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
