#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Mar 28 15:11:13 2023
# Process ID: 540395
# Current directory: /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog
# Command line: vivado -mode batch -source run_vivado.tcl
# Log file: /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/vivado.log
# Journal file: /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/vivado.jou
# Running On: yavin, OS: Linux, CPU Frequency: 4600.171 MHz, CPU Physical cores: 8, Host memory: 67273 MB
#-----------------------------------------------------------
source run_vivado.tcl
# source ./settings.tcl
## set top_module mul_fixed_top
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg400
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "50.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:mul_fixed_top:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project mul_fixed_xilinx
# dict set report_options hls_solution mul_fixed_xilinx_solution
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {mul_fixed_top_flow_control_loop_pipe_sequential_init mul_fixed_top_mul_32ns_32ns_64_1_1 mul_fixed_top_mul_32ns_25s_57_1_1 mul_fixed_top_mul_25s_25s_50_1_1 mul_fixed_top_ref_tmp1_i_RAM_AUTO_1R1W}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Wrote  : </home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2023-03-28 15:11:27 CEST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Mar 28 15:11:27 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Tue Mar 28 15:11:27 2023] Launched synth_1...
Run output will be captured here: /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/runme.log
[Tue Mar 28 15:11:27 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 37975
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 573761
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2449.145 ; gain = 364.766 ; free physical = 37258 ; free virtual = 52455
Synthesis current peak Physical Memory [PSS] (MB): peak = 1767.169; parent = 1595.355; children = 171.813
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3451.926; parent = 2452.117; children = 999.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/.Xil/Vivado-573210-yavin/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/.Xil/Vivado-573210-yavin/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2520.082 ; gain = 435.703 ; free physical = 37446 ; free virtual = 52535
Synthesis current peak Physical Memory [PSS] (MB): peak = 1767.169; parent = 1595.355; children = 171.813
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3519.895; parent = 2520.086; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2534.926 ; gain = 450.547 ; free physical = 37446 ; free virtual = 52535
Synthesis current peak Physical Memory [PSS] (MB): peak = 1767.169; parent = 1595.355; children = 171.813
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3534.738; parent = 2534.930; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2534.926 ; gain = 450.547 ; free physical = 37447 ; free virtual = 52535
Synthesis current peak Physical Memory [PSS] (MB): peak = 1767.169; parent = 1595.355; children = 171.813
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3534.738; parent = 2534.930; children = 999.809
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.926 ; gain = 0.000 ; free physical = 37441 ; free virtual = 52529
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/mul_fixed_top.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/mul_fixed_top.xdc]
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.863 ; gain = 0.000 ; free physical = 37354 ; free virtual = 52443
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2607.863 ; gain = 0.000 ; free physical = 37354 ; free virtual = 52443
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39476 ; free virtual = 54557
Synthesis current peak Physical Memory [PSS] (MB): peak = 1767.169; parent = 1595.355; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39476 ; free virtual = 54557
Synthesis current peak Physical Memory [PSS] (MB): peak = 1767.169; parent = 1595.355; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39479 ; free virtual = 54560
Synthesis current peak Physical Memory [PSS] (MB): peak = 1767.169; parent = 1595.355; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39478 ; free virtual = 54560
Synthesis current peak Physical Memory [PSS] (MB): peak = 1767.169; parent = 1595.355; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39342 ; free virtual = 54430
Synthesis current peak Physical Memory [PSS] (MB): peak = 1772.511; parent = 1595.355; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39218 ; free virtual = 54314
Synthesis current peak Physical Memory [PSS] (MB): peak = 1892.218; parent = 1704.940; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39218 ; free virtual = 54314
Synthesis current peak Physical Memory [PSS] (MB): peak = 1892.522; parent = 1705.245; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39216 ; free virtual = 54312
Synthesis current peak Physical Memory [PSS] (MB): peak = 1893.194; parent = 1705.917; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39217 ; free virtual = 54313
Synthesis current peak Physical Memory [PSS] (MB): peak = 1893.409; parent = 1706.132; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39217 ; free virtual = 54313
Synthesis current peak Physical Memory [PSS] (MB): peak = 1893.425; parent = 1706.147; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39217 ; free virtual = 54313
Synthesis current peak Physical Memory [PSS] (MB): peak = 1893.440; parent = 1706.163; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39217 ; free virtual = 54313
Synthesis current peak Physical Memory [PSS] (MB): peak = 1893.534; parent = 1706.257; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39217 ; free virtual = 54313
Synthesis current peak Physical Memory [PSS] (MB): peak = 1893.534; parent = 1706.257; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39217 ; free virtual = 54313
Synthesis current peak Physical Memory [PSS] (MB): peak = 1893.534; parent = 1706.257; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39217 ; free virtual = 54313
Synthesis current peak Physical Memory [PSS] (MB): peak = 1893.565; parent = 1706.288; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2607.863 ; gain = 450.547 ; free physical = 39271 ; free virtual = 54368
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39271 ; free virtual = 54368
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.863 ; gain = 0.000 ; free physical = 39267 ; free virtual = 54363
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.863 ; gain = 0.000 ; free physical = 39308 ; free virtual = 54405
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 56353e34
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2607.863 ; gain = 858.078 ; free physical = 39514 ; free virtual = 54616
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 15:14:37 2023...
[Tue Mar 28 15:14:47 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:03:03 ; elapsed = 00:03:20 . Memory (MB): peak = 2088.324 ; gain = 0.000 ; free physical = 43479 ; free virtual = 58572
TIMESTAMP: HLS-REPORT: synthesis open_run: 2023-03-28 15:14:47 CEST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2276.129 ; gain = 0.000 ; free physical = 43274 ; free virtual = 58354
INFO: [Netlist 29-17] Analyzing 7684 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/mul_fixed_top.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/mul_fixed_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.328 ; gain = 0.000 ; free physical = 43130 ; free virtual = 58226
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2427.328 ; gain = 339.004 ; free physical = 43130 ; free virtual = 58226
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2023-03-28 15:14:55 CEST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/mul_fixed_top_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/mul_fixed_top_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/mul_fixed_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3059.176 ; gain = 631.848 ; free physical = 42606 ; free virtual = 57701
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/mul_fixed_top_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/mul_fixed_top_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/mul_fixed_top_failfast_synth.rpt
 -I- design metrics completed in 2 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 2 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 2 seconds
#  +------------------------------------------------------------------------------------------+
#  | Design Summary                                                                           |
#  | design_1                                                                                 |
#  | xc7z020clg400-1                                                                          |
#  +-----------------------------------------------------------+-----------+---------+--------+
#  | Criteria                                                  | Guideline | Actual  | Status |
#  +-----------------------------------------------------------+-----------+---------+--------+
#  | LUT                                                       | 70%       | 55.42%  | OK     |
#  | FD                                                        | 50%       | 3.47%   | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%   | OK     |
#  | MUXF7                                                     | 15%       | 0.00%   | OK     |
#  | LUT Combining                                             | 20%       | 42.73%  | REVIEW |
#  | DSP                                                       | 80%       | 100.00% | REVIEW |
#  | RAMB/FIFO                                                 | 80%       | 0.71%   | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 50.35%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0       | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0       | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0       | OK     |
#  | Control Sets                                              | 998       | 17      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0       | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0       | OK     |
#  +-----------------------------------------------------------+-----------+---------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0       | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0       | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0       | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0       | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0       | OK     |
#  +-----------------------------------------------------------+-----------+---------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0       | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0       | OK     |
#  +-----------------------------------------------------------+-----------+---------+--------+
 -I- Generated file /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/report/mul_fixed_top_failfast_synth.rpt
 -I- Number of criteria to review: 2
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 9 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2023-03-28 15:15:13 CEST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2023-03-28 15:15:13 CEST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2023-03-28 15:15:13 CEST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2023-03-28 15:15:13 CEST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2023-03-28 15:15:13 CEST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2023-03-28 15:15:13 CEST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2023-03-28 15:15:13 CEST
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 29485 3695 220 2 0 0 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 29485 AVAIL_FF 106400 FF 3695 AVAIL_DSP 220 DSP 220 AVAIL_BRAM 280 BRAM 2 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 0 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/report/verilog/mul_fixed_top_export.rpt


Implementation tool: Xilinx Vivado v.2022.2
Project:             mul_fixed_xilinx
Solution:            mul_fixed_xilinx_solution
Device target:       xc7z020-clg400-1
Report date:         Tue Mar 28 15:15:13 CEST 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          29485
FF:            3695
DSP:            220
BRAM:             2
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     50.000
CP achieved post-synthesis:      25.875
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2023-03-28 15:15:13 CEST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Tue Mar 28 15:15:15 2023] Launched impl_1...
Run output will be captured here: /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/runme.log
[Tue Mar 28 15:15:15 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 37975
Command: open_checkpoint /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2132.438 ; gain = 0.000 ; free physical = 41213 ; free virtual = 56334
INFO: [Netlist 29-17] Analyzing 7684 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2878.957 ; gain = 0.000 ; free physical = 40579 ; free virtual = 55677
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 731a9a0a
----- Checksum: PlaceDB: 00000000 ShapeSum: 731a9a0a RouteDB: 00000000 
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2878.957 ; gain = 1214.004 ; free physical = 40579 ; free virtual = 55677
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2988.582 ; gain = 103.688 ; free physical = 40567 ; free virtual = 55666

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: d9d9d89b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2988.582 ; gain = 0.000 ; free physical = 40419 ; free virtual = 55668

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d9d9d89b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3193.520 ; gain = 0.000 ; free physical = 40468 ; free virtual = 55564
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d4371958

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3193.520 ; gain = 0.000 ; free physical = 40468 ; free virtual = 55563
INFO: [Opt 31-389] Phase Constant propagation created 3832 cells and removed 7198 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16c456cd0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3193.520 ; gain = 0.000 ; free physical = 40463 ; free virtual = 55558
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16c456cd0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3193.520 ; gain = 0.000 ; free physical = 40461 ; free virtual = 55557
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16c456cd0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3193.520 ; gain = 0.000 ; free physical = 40461 ; free virtual = 55557
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16c456cd0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3193.520 ; gain = 0.000 ; free physical = 40461 ; free virtual = 55557
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |            3832  |            7198  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3217.531 ; gain = 0.000 ; free physical = 40449 ; free virtual = 55544
Ending Logic Optimization Task | Checksum: e85fe3c2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3217.531 ; gain = 24.012 ; free physical = 40449 ; free virtual = 55544

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: e85fe3c2

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40389 ; free virtual = 55484
Ending Power Optimization Task | Checksum: e85fe3c2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3526.773 ; gain = 309.242 ; free physical = 40428 ; free virtual = 55524

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e85fe3c2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40428 ; free virtual = 55524

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40428 ; free virtual = 55524
Ending Netlist Obfuscation Task | Checksum: e85fe3c2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40428 ; free virtual = 55524
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3526.773 ; gain = 641.879 ; free physical = 40427 ; free virtual = 55523
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40307 ; free virtual = 55431
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 95df04aa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40307 ; free virtual = 55431
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40307 ; free virtual = 55431

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e92f82e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40291 ; free virtual = 55415

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11cac6c55

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40273 ; free virtual = 55386

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11cac6c55

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40273 ; free virtual = 55386
Phase 1 Placer Initialization | Checksum: 11cac6c55

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40271 ; free virtual = 55384

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a61c3ab8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40246 ; free virtual = 55359

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19f46ffeb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40242 ; free virtual = 55355

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19f46ffeb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40241 ; free virtual = 55354

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 24c55fd70

Time (s): cpu = 00:00:53 ; elapsed = 00:00:18 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40208 ; free virtual = 55331

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 883 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 428 nets or LUTs. Breaked 0 LUT, combined 428 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40203 ; free virtual = 55326

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            428  |                   428  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            428  |                   428  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 17125985b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:21 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40240 ; free virtual = 55348
Phase 2.4 Global Placement Core | Checksum: f25fa6ba

Time (s): cpu = 00:01:01 ; elapsed = 00:00:22 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40218 ; free virtual = 55325
Phase 2 Global Placement | Checksum: f25fa6ba

Time (s): cpu = 00:01:01 ; elapsed = 00:00:22 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40223 ; free virtual = 55330

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 103089552

Time (s): cpu = 00:01:05 ; elapsed = 00:00:23 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40219 ; free virtual = 55325

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 9a7b9716

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40203 ; free virtual = 55310

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: dc76e121

Time (s): cpu = 00:01:18 ; elapsed = 00:00:29 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40203 ; free virtual = 55309

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fdd645d3

Time (s): cpu = 00:01:18 ; elapsed = 00:00:30 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40202 ; free virtual = 55309

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b00a205c

Time (s): cpu = 00:01:21 ; elapsed = 00:00:32 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40192 ; free virtual = 55298

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 165ecad44

Time (s): cpu = 00:01:23 ; elapsed = 00:00:34 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40186 ; free virtual = 55290

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13b4bca7e

Time (s): cpu = 00:01:23 ; elapsed = 00:00:34 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40186 ; free virtual = 55290
Phase 3 Detail Placement | Checksum: 13b4bca7e

Time (s): cpu = 00:01:23 ; elapsed = 00:00:34 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40186 ; free virtual = 55292

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14cc2a82b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=16.024 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: fe5f63be

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40169 ; free virtual = 55275
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1356162d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40169 ; free virtual = 55275
Phase 4.1.1.1 BUFG Insertion | Checksum: 14cc2a82b

Time (s): cpu = 00:01:36 ; elapsed = 00:00:38 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40152 ; free virtual = 55258

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=16.024. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f5e6d3b6

Time (s): cpu = 00:01:36 ; elapsed = 00:00:38 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40169 ; free virtual = 55275

Time (s): cpu = 00:01:36 ; elapsed = 00:00:38 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40169 ; free virtual = 55275
Phase 4.1 Post Commit Optimization | Checksum: f5e6d3b6

Time (s): cpu = 00:01:36 ; elapsed = 00:00:38 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40169 ; free virtual = 55275

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f5e6d3b6

Time (s): cpu = 00:01:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40170 ; free virtual = 55276

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f5e6d3b6

Time (s): cpu = 00:01:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40171 ; free virtual = 55277
Phase 4.3 Placer Reporting | Checksum: f5e6d3b6

Time (s): cpu = 00:01:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40171 ; free virtual = 55277

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40171 ; free virtual = 55277

Time (s): cpu = 00:01:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40171 ; free virtual = 55277
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17ce296e2

Time (s): cpu = 00:01:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40171 ; free virtual = 55277
Ending Placer Task | Checksum: 169dc46e4

Time (s): cpu = 00:01:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40171 ; free virtual = 55277
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40221 ; free virtual = 55327
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40118 ; free virtual = 55306
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40147 ; free virtual = 55286
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40161 ; free virtual = 55300
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40129 ; free virtual = 55267
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3526.773 ; gain = 0.000 ; free physical = 40083 ; free virtual = 55276
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a0e42385 ConstDB: 0 ShapeSum: c8f8235f RouteDB: 0
WARNING: [Route 35-198] Port "b[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "a[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[176]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[176]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[174]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[174]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[173]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[173]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[172]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[172]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[171]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[171]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[170]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[170]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[169]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[169]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[168]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[168]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[167]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[167]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[166]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[166]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[165]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[165]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[164]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[164]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[162]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[162]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[161]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[161]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[160]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[160]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: f5d4ba95 NumContArr: ffdab135 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1f5af6bca

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3572.758 ; gain = 23.543 ; free physical = 39993 ; free virtual = 55135

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1f5af6bca

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3582.758 ; gain = 33.543 ; free physical = 39956 ; free virtual = 55097

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f5af6bca

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3582.758 ; gain = 33.543 ; free physical = 39956 ; free virtual = 55097
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 10a9464e0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3620.141 ; gain = 70.926 ; free physical = 39907 ; free virtual = 55054
INFO: [Route 35-416] Intermediate Timing Summary | WNS=16.364 | TNS=0.000  | WHS=0.140  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 58060
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 58060
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 11fad5653

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 3646.141 ; gain = 96.926 ; free physical = 39936 ; free virtual = 55084

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 11fad5653

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 3646.141 ; gain = 96.926 ; free physical = 39936 ; free virtual = 55084
Phase 3 Initial Routing | Checksum: 18572ae29

Time (s): cpu = 00:00:50 ; elapsed = 00:00:23 . Memory (MB): peak = 3673.141 ; gain = 123.926 ; free physical = 39920 ; free virtual = 55059

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3932
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.637 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 219d91a26

Time (s): cpu = 00:01:10 ; elapsed = 00:00:35 . Memory (MB): peak = 3673.141 ; gain = 123.926 ; free physical = 39935 ; free virtual = 55068
Phase 4 Rip-up And Reroute | Checksum: 219d91a26

Time (s): cpu = 00:01:10 ; elapsed = 00:00:35 . Memory (MB): peak = 3673.141 ; gain = 123.926 ; free physical = 39935 ; free virtual = 55068

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 219d91a26

Time (s): cpu = 00:01:10 ; elapsed = 00:00:35 . Memory (MB): peak = 3673.141 ; gain = 123.926 ; free physical = 39935 ; free virtual = 55069

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 219d91a26

Time (s): cpu = 00:01:10 ; elapsed = 00:00:35 . Memory (MB): peak = 3673.141 ; gain = 123.926 ; free physical = 39929 ; free virtual = 55063
Phase 5 Delay and Skew Optimization | Checksum: 219d91a26

Time (s): cpu = 00:01:10 ; elapsed = 00:00:35 . Memory (MB): peak = 3673.141 ; gain = 123.926 ; free physical = 39937 ; free virtual = 55071

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f4ac706d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:36 . Memory (MB): peak = 3673.141 ; gain = 123.926 ; free physical = 39937 ; free virtual = 55071
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.637 | TNS=0.000  | WHS=0.128  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f4ac706d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:37 . Memory (MB): peak = 3673.141 ; gain = 123.926 ; free physical = 39937 ; free virtual = 55071
Phase 6 Post Hold Fix | Checksum: 1f4ac706d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:37 . Memory (MB): peak = 3673.141 ; gain = 123.926 ; free physical = 39937 ; free virtual = 55071

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.1748 %
  Global Horizontal Routing Utilization  = 18.7164 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 277b4ef69

Time (s): cpu = 00:01:13 ; elapsed = 00:00:37 . Memory (MB): peak = 3673.141 ; gain = 123.926 ; free physical = 39934 ; free virtual = 55068

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 277b4ef69

Time (s): cpu = 00:01:13 ; elapsed = 00:00:37 . Memory (MB): peak = 3673.141 ; gain = 123.926 ; free physical = 39933 ; free virtual = 55067

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24b543997

Time (s): cpu = 00:01:16 ; elapsed = 00:00:39 . Memory (MB): peak = 3689.148 ; gain = 139.934 ; free physical = 39917 ; free virtual = 55052

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.637 | TNS=0.000  | WHS=0.128  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 24b543997

Time (s): cpu = 00:01:18 ; elapsed = 00:00:40 . Memory (MB): peak = 3689.148 ; gain = 139.934 ; free physical = 39784 ; free virtual = 55052
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:18 ; elapsed = 00:00:40 . Memory (MB): peak = 3689.148 ; gain = 139.934 ; free physical = 39910 ; free virtual = 55108

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:41 . Memory (MB): peak = 3689.148 ; gain = 162.375 ; free physical = 39905 ; free virtual = 55108
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3689.148 ; gain = 0.000 ; free physical = 39887 ; free virtual = 55098
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3697.152 ; gain = 8.004 ; free physical = 39934 ; free virtual = 55087
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 15:17:39 2023...
[Tue Mar 28 15:17:50 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.96 ; elapsed = 00:02:35 . Memory (MB): peak = 3620.113 ; gain = 0.000 ; free physical = 42360 ; free virtual = 57533
TIMESTAMP: HLS-REPORT: implementation open_run: 2023-03-28 15:17:50 CEST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3620.113 ; gain = 0.000 ; free physical = 42292 ; free virtual = 57477
INFO: [Netlist 29-17] Analyzing 6529 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3721.129 ; gain = 58.070 ; free physical = 41994 ; free virtual = 57162
Restored from archive | CPU: 3.140000 secs | Memory: 59.499161 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3721.129 ; gain = 58.070 ; free physical = 41994 ; free virtual = 57162
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3721.129 ; gain = 0.000 ; free physical = 41990 ; free virtual = 57158
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3721.129 ; gain = 101.016 ; free physical = 41990 ; free virtual = 57158
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2023-03-28 15:17:57 CEST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/mul_fixed_top_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/mul_fixed_top_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/mul_fixed_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_route_status -file ./report/mul_fixed_top_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/mul_fixed_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/mul_fixed_top_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/mul_fixed_top_failfast_routed.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 1 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 2 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +------------------------------------------------------------------------------------------+
#  | Design Summary                                                                           |
#  | impl_1                                                                                   |
#  | xc7z020clg400-1                                                                          |
#  +-----------------------------------------------------------+-----------+---------+--------+
#  | Criteria                                                  | Guideline | Actual  | Status |
#  +-----------------------------------------------------------+-----------+---------+--------+
#  | LUT                                                       | 70%       | 52.34%  | OK     |
#  | FD                                                        | 50%       | 3.47%   | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%   | OK     |
#  | MUXF7                                                     | 15%       | 0.00%   | OK     |
#  | LUT Combining                                             | 20%       | 27.92%  | REVIEW |
#  | DSP                                                       | 80%       | 100.00% | REVIEW |
#  | RAMB/FIFO                                                 | 80%       | 0.71%   | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 50.35%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0       | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0       | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0       | OK     |
#  | Control Sets                                              | 998       | 17      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0       | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0       | OK     |
#  +-----------------------------------------------------------+-----------+---------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0       | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0       | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0       | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0       | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0       | OK     |
#  +-----------------------------------------------------------+-----------+---------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0       | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0       | OK     |
#  +-----------------------------------------------------------+-----------+---------+--------+
 -I- Generated file /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/report/mul_fixed_top_failfast_routed.rpt
 -I- Number of criteria to review: 2
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 8 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2023-03-28 15:18:10 CEST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2023-03-28 15:18:10 CEST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2023-03-28 15:18:10 CEST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2023-03-28 15:18:10 CEST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2023-03-28 15:18:10 CEST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2023-03-28 15:18:10 CEST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2023-03-28 15:18:10 CEST
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 9207 27844 3695 220 2 0 0 0 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_SLICE 13300 SLICE 9207 AVAIL_LUT 53200 LUT 27844 AVAIL_FF 106400 FF 3695 AVAIL_DSP 220 DSP 220 AVAIL_BRAM 280 BRAM 2 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 0 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/report/verilog/mul_fixed_top_export.rpt


Implementation tool: Xilinx Vivado v.2022.2
Project:             mul_fixed_xilinx
Solution:            mul_fixed_xilinx_solution
Device target:       xc7z020-clg400-1
Report date:         Tue Mar 28 15:18:10 CEST 2023

#=== Post-Implementation Resource usage ===
SLICE:         9207
LUT:          27844
FF:            3695
DSP:            220
BRAM:             2
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     50.000
CP achieved post-synthesis:      25.875
CP achieved post-implementation: 36.363
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2023-03-28 15:18:10 CEST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=13.637159, worst hold slack (WHS)=0.133716, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2023-03-28 15:18:10 CEST
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 15:18:10 2023...
