*----------------------------------------------------------------------------------------
*	Innovus 20.11-s130_1 (64bit) 08/05/2020 15:53 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2025-Nov-03 11:14:46 (2025-Nov-03 10:14:46 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: filter_core
*
*	Liberty Libraries used: 
*	        MyAnView: /home/isa31_2025_2026/LABS/LAB1/innovus/design/filter_core_half_fmax_ckg.dat/libs/mmmc/NangateOpenCellLibrary_typical_ecsm.lib
*
*	Power Domain used: 
*              Rail:        VDD      Voltage:        1.1 
*
*       Power View : MyAnView
*
*       User-Defined Activity : N.A.
*
*	Switching Activity File used: 
*	        ../vcd/filter_core_half_fmax_ckg_syn_innovus.vcd
*                    Vcd Window used(Start Time, Stop Time):   
*                     Vcd Scale Factor: 1 
* *                    Design annotation coverage: 0/2931 = 0% 
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: N.A.
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile reports/power_half_fmax_ckg_innovus_1.txt -sort total
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        0.96910096 	   56.1562%
Total Switching Power:       0.65810855 	   38.1352%
Total Leakage Power:         0.09851592 	    5.7087%
Total Power:                 1.72572544 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3022     0.07565     0.01852      0.3963       22.97 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                     0.5939      0.5061     0.07861       1.179       68.29 
Clock (Combinational)           0.006373     0.01956   7.997e-05     0.02601       1.507 
Clock (Sequential)               0.06669     0.05682    0.001308      0.1248       7.233 
-----------------------------------------------------------------------------------------
Total                             0.9691      0.6581     0.09852       1.726         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1     0.9691      0.6581     0.09852       1.726         100 


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
MY_CLK                           0.07307     0.07638    0.001388      0.1508        8.74 
-----------------------------------------------------------------------------------------
Total (excluding duplicates)     0.07307     0.07638    0.001388      0.1508        8.74 
-----------------------------------------------------------------------------------------
Clock: MY_CLK
Clock Period: 0.004353 usec 
Clock Toggle Rate:   459.4498 Mhz 
Clock Static Probability:  0.5000



-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*                Highest Average Power:       CTS_ccl_a_buf_00011 (CLKBUF_X2):         0.008243 
*                Highest Leakage Power:            REG_0_Q_reg_0_ (DFFR_X1):        9.129e-05 
*          Total Cap:      1.45976e-11 F
*          Total instances in design:  2264
*          Total instances in design with no power:     0
*          Total instances in design with no activity:     0
*          Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

