<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<text>SmartTime Version 11.8.2.4</text>
<text>Microsemi Corporation - Microsemi Libero Software Release Libero SoC v11.8 SP2 (Version 11.8.2.4)
Date: Sat Jan 27 17:21:39 2018 </text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>SF2_MSS_sys</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S025</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 85 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
</table>
<text></text>
<text></text>
<section>
<name>Coverage Summary</name>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>         1674</cell>
 <cell>           16</cell>
 <cell>         1690</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          947</cell>
 <cell>            6</cell>
 <cell>          953</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           37</cell>
 <cell>           37</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         2621</cell>
 <cell>           59</cell>
 <cell>         2680</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>         1674</cell>
 <cell>           16</cell>
 <cell>         1690</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          947</cell>
 <cell>            6</cell>
 <cell>          953</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           37</cell>
 <cell>           37</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         2621</cell>
 <cell>           59</cell>
 <cell>         2680</cell>
</row>
</table>
<section>
<name>Clock domain: </name>
<text>SF2_MSS_sys_sb_0/CCC_0/GL0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>         1620</cell>
 <cell>           13</cell>
 <cell>         1633</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          912</cell>
 <cell>            6</cell>
 <cell>          918</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           24</cell>
 <cell>           24</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         2532</cell>
 <cell>           43</cell>
 <cell>         2575</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>         1620</cell>
 <cell>           13</cell>
 <cell>         1633</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          912</cell>
 <cell>            6</cell>
 <cell>          918</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           24</cell>
 <cell>           24</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         2532</cell>
 <cell>           43</cell>
 <cell>         2575</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>GPIO_IN[0]</item>
 <item>GPIO_IN[10]</item>
 <item>GPIO_IN[11]</item>
 <item>GPIO_IN[1]</item>
 <item>GPIO_IN[2]</item>
 <item>GPIO_IN[3]</item>
 <item>GPIO_IN[4]</item>
 <item>GPIO_IN[5]</item>
 <item>GPIO_IN[6]</item>
 <item>GPIO_IN[7]</item>
 <item>GPIO_IN[8]</item>
 <item>GPIO_IN[9]</item>
 <item>RX</item>
 <item>SCL[0]</item>
 <item>SDA[0]</item>
 <item>SPISDI0</item>
 <item>SPISDI1</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>GPIO_IN[0]</item>
 <item>GPIO_IN[10]</item>
 <item>GPIO_IN[11]</item>
 <item>GPIO_IN[1]</item>
 <item>GPIO_IN[2]</item>
 <item>GPIO_IN[3]</item>
 <item>GPIO_IN[4]</item>
 <item>GPIO_IN[5]</item>
 <item>GPIO_IN[6]</item>
 <item>GPIO_IN[7]</item>
 <item>GPIO_IN[8]</item>
 <item>GPIO_IN[9]</item>
 <item>RX</item>
 <item>SCL[0]</item>
 <item>SDA[0]</item>
 <item>SPISDI0</item>
 <item>SPISDI1</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>GPIO_OUT[0]</item>
 <item>GPIO_OUT[10]</item>
 <item>GPIO_OUT[11]</item>
 <item>GPIO_OUT[1]</item>
 <item>GPIO_OUT[2]</item>
 <item>GPIO_OUT[3]</item>
 <item>GPIO_OUT[4]</item>
 <item>GPIO_OUT[5]</item>
 <item>GPIO_OUT[6]</item>
 <item>GPIO_OUT[7]</item>
 <item>GPIO_OUT[8]</item>
 <item>GPIO_OUT[9]</item>
 <item>PWM[0]</item>
 <item>PWM[1]</item>
 <item>PWM[2]</item>
 <item>SCL[0]</item>
 <item>SDA[0]</item>
 <item>SPISCLK0</item>
 <item>SPISCLK1</item>
 <item>SPISDO0</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>GPIO_OUT[0]</item>
 <item>GPIO_OUT[10]</item>
 <item>GPIO_OUT[11]</item>
 <item>GPIO_OUT[1]</item>
 <item>GPIO_OUT[2]</item>
 <item>GPIO_OUT[3]</item>
 <item>GPIO_OUT[4]</item>
 <item>GPIO_OUT[5]</item>
 <item>GPIO_OUT[6]</item>
 <item>GPIO_OUT[7]</item>
 <item>GPIO_OUT[8]</item>
 <item>GPIO_OUT[9]</item>
 <item>PWM[0]</item>
 <item>PWM[1]</item>
 <item>PWM[2]</item>
 <item>SCL[0]</item>
 <item>SDA[0]</item>
 <item>SPISCLK0</item>
 <item>SPISCLK1</item>
 <item>SPISDO0</item>
</list>
<text></text>
<text></text>
<text> - Setup uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[10]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[11]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[3]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[4]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[5]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[6]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[7]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[8]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[9]:D</item>
</list>
<text></text>
<text> - Recovery uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn</item>
 <item>SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn</item>
 <item>SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn</item>
 <item>SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn</item>
 <item>SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn</item>
 <item>SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn</item>
</list>
<text></text>
<text> - Hold uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[10]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[11]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[3]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[4]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[5]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[6]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[7]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[8]:D</item>
 <item>SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[9]:D</item>
</list>
<text></text>
<text> - Removal uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn</item>
 <item>SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn</item>
 <item>SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn</item>
 <item>SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn</item>
 <item>SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn</item>
 <item>SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>SF2_MSS_sys_sb_0/CCC_0/GL1</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>           54</cell>
 <cell>            0</cell>
 <cell>           54</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           35</cell>
 <cell>            0</cell>
 <cell>           35</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            3</cell>
 <cell>            3</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>           89</cell>
 <cell>            3</cell>
 <cell>           92</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>           54</cell>
 <cell>            0</cell>
 <cell>           54</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           35</cell>
 <cell>            0</cell>
 <cell>           35</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            3</cell>
 <cell>            3</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>           89</cell>
 <cell>            3</cell>
 <cell>           92</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>PWM[0]</item>
 <item>PWM[1]</item>
 <item>PWM[2]</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>PWM[0]</item>
 <item>PWM[1]</item>
 <item>PWM[2]</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>ADC_CLK</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>ADC_CLK</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>SPI_0_CLK_F2M</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>SPI_0_DI_F2M</item>
 <item>SPI_0_SS0_F2M</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>SPI_0_DI_F2M</item>
 <item>SPI_0_SS0_F2M</item>
</list>
<text></text>
<text></text>
<text></text>
<text> - Setup uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDI_F2H_SCP</item>
 <item>SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_F2H_SCP</item>
</list>
<text></text>
<text> - Hold uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDI_F2H_SCP</item>
 <item>SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_F2H_SCP</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>gated-clocks</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            9</cell>
 <cell>            9</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>           10</cell>
 <cell>           10</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            9</cell>
 <cell>            9</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>           10</cell>
 <cell>           10</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text></text>
<text> - Setup uncconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:D</item>
</list>
<text></text>
<text> - Hold uncconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Input to Output</name>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
</section>
</doc>
