Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Feb 21 15:08:08 2018
| Host         : DPS-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RAT_wrapper_timing_summary_routed.rpt -rpx RAT_wrapper_timing_summary_routed.rpx
| Design       : RAT_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: s_clk_sig_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 159 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.963        0.000                      0                   64        0.209        0.000                      0                   64        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.963        0.000                      0                   64        0.209        0.000                      0                   64        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 1.076ns (19.772%)  route 4.366ns (80.228%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.566     5.087    CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.680     6.223    div_cnt_reg_n_0_[16]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.749    div_cnt[0]_i_9_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.873 f  div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.278    div_cnt[0]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.402 f  div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.942     8.344    div_cnt[0]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.468 f  div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.969     9.437    div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.561 r  div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.969    10.529    s_clk_sig
    SLICE_X36Y50         FDRE                                         r  div_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.436    14.777    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  div_cnt_reg[21]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 1.076ns (19.772%)  route 4.366ns (80.228%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.566     5.087    CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.680     6.223    div_cnt_reg_n_0_[16]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.749    div_cnt[0]_i_9_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.873 f  div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.278    div_cnt[0]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.402 f  div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.942     8.344    div_cnt[0]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.468 f  div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.969     9.437    div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.561 r  div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.969    10.529    s_clk_sig
    SLICE_X36Y50         FDRE                                         r  div_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.436    14.777    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  div_cnt_reg[22]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 1.076ns (19.772%)  route 4.366ns (80.228%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.566     5.087    CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.680     6.223    div_cnt_reg_n_0_[16]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.749    div_cnt[0]_i_9_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.873 f  div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.278    div_cnt[0]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.402 f  div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.942     8.344    div_cnt[0]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.468 f  div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.969     9.437    div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.561 r  div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.969    10.529    s_clk_sig
    SLICE_X36Y50         FDRE                                         r  div_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.436    14.777    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  div_cnt_reg[23]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 1.076ns (19.772%)  route 4.366ns (80.228%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.566     5.087    CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.680     6.223    div_cnt_reg_n_0_[16]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.749    div_cnt[0]_i_9_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.873 f  div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.278    div_cnt[0]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.402 f  div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.942     8.344    div_cnt[0]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.468 f  div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.969     9.437    div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.561 r  div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.969    10.529    s_clk_sig
    SLICE_X36Y50         FDRE                                         r  div_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.436    14.777    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  div_cnt_reg[24]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 1.076ns (19.804%)  route 4.357ns (80.196%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.566     5.087    CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.680     6.223    div_cnt_reg_n_0_[16]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.749    div_cnt[0]_i_9_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.873 f  div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.278    div_cnt[0]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.402 f  div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.942     8.344    div_cnt[0]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.468 f  div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.969     9.437    div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.561 r  div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.960    10.520    s_clk_sig
    SLICE_X36Y52         FDRE                                         r  div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.436    14.777    CLK_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  div_cnt_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.429    14.492    div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 1.076ns (19.804%)  route 4.357ns (80.196%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.566     5.087    CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.680     6.223    div_cnt_reg_n_0_[16]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.749    div_cnt[0]_i_9_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.873 f  div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.278    div_cnt[0]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.402 f  div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.942     8.344    div_cnt[0]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.468 f  div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.969     9.437    div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.561 r  div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.960    10.520    s_clk_sig
    SLICE_X36Y52         FDRE                                         r  div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.436    14.777    CLK_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  div_cnt_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.429    14.492    div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 1.076ns (19.804%)  route 4.357ns (80.196%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.566     5.087    CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.680     6.223    div_cnt_reg_n_0_[16]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.749    div_cnt[0]_i_9_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.873 f  div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.278    div_cnt[0]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.402 f  div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.942     8.344    div_cnt[0]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.468 f  div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.969     9.437    div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.561 r  div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.960    10.520    s_clk_sig
    SLICE_X36Y52         FDRE                                         r  div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.436    14.777    CLK_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  div_cnt_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.429    14.492    div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 1.076ns (19.867%)  route 4.340ns (80.133%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.566     5.087    CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.680     6.223    div_cnt_reg_n_0_[16]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.749    div_cnt[0]_i_9_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.873 f  div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.278    div_cnt[0]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.402 f  div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.942     8.344    div_cnt[0]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.468 f  div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.969     9.437    div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.561 r  div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.943    10.503    s_clk_sig
    SLICE_X36Y51         FDRE                                         r  div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.436    14.777    CLK_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  div_cnt_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 1.076ns (19.867%)  route 4.340ns (80.133%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.566     5.087    CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.680     6.223    div_cnt_reg_n_0_[16]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.749    div_cnt[0]_i_9_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.873 f  div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.278    div_cnt[0]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.402 f  div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.942     8.344    div_cnt[0]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.468 f  div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.969     9.437    div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.561 r  div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.943    10.503    s_clk_sig
    SLICE_X36Y51         FDRE                                         r  div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.436    14.777    CLK_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  div_cnt_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 1.076ns (19.867%)  route 4.340ns (80.133%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.566     5.087    CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.680     6.223    div_cnt_reg_n_0_[16]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.749    div_cnt[0]_i_9_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.873 f  div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.278    div_cnt[0]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.402 f  div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.942     8.344    div_cnt[0]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.468 f  div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.969     9.437    div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.561 r  div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.943    10.503    s_clk_sig
    SLICE_X36Y51         FDRE                                         r  div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.436    14.777    CLK_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  div_cnt_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  3.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.392ns (67.438%)  route 0.189ns (32.562%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.447    CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.189     1.777    div_cnt_reg_n_0_[17]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.974 r  div_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    div_cnt_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.028 r  div_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.028    div_cnt_reg[24]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  div_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     1.958    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  div_cnt_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.403ns (68.043%)  route 0.189ns (31.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.447    CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.189     1.777    div_cnt_reg_n_0_[17]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.974 r  div_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    div_cnt_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.039 r  div_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.039    div_cnt_reg[24]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     1.958    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  div_cnt_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.428ns (69.337%)  route 0.189ns (30.663%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.447    CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.189     1.777    div_cnt_reg_n_0_[17]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.974 r  div_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    div_cnt_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.064 r  div_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.064    div_cnt_reg[24]_i_1_n_6
    SLICE_X36Y50         FDRE                                         r  div_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     1.958    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  div_cnt_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.428ns (69.337%)  route 0.189ns (30.663%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.447    CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.189     1.777    div_cnt_reg_n_0_[17]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.974 r  div_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    div_cnt_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.064 r  div_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.064    div_cnt_reg[24]_i_1_n_4
    SLICE_X36Y50         FDRE                                         r  div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     1.958    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  div_cnt_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.431ns (69.486%)  route 0.189ns (30.514%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.447    CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.189     1.777    div_cnt_reg_n_0_[17]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.974 r  div_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    div_cnt_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.013 r  div_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.013    div_cnt_reg[24]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.067 r  div_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.067    div_cnt_reg[28]_i_1_n_7
    SLICE_X36Y51         FDRE                                         r  div_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     1.958    CLK_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  div_cnt_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.442ns (70.017%)  route 0.189ns (29.983%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.447    CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.189     1.777    div_cnt_reg_n_0_[17]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.974 r  div_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    div_cnt_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.013 r  div_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.013    div_cnt_reg[24]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.078 r  div_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.078    div_cnt_reg[28]_i_1_n_5
    SLICE_X36Y51         FDRE                                         r  div_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     1.958    CLK_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  div_cnt_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.467ns (71.160%)  route 0.189ns (28.840%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.447    CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.189     1.777    div_cnt_reg_n_0_[17]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.974 r  div_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    div_cnt_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.013 r  div_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.013    div_cnt_reg[24]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.103 r  div_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.103    div_cnt_reg[28]_i_1_n_6
    SLICE_X36Y51         FDRE                                         r  div_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     1.958    CLK_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  div_cnt_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.467ns (71.160%)  route 0.189ns (28.840%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.447    CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.189     1.777    div_cnt_reg_n_0_[17]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.974 r  div_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    div_cnt_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.013 r  div_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.013    div_cnt_reg[24]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.103 r  div_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.103    div_cnt_reg[28]_i_1_n_4
    SLICE_X36Y51         FDRE                                         r  div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     1.958    CLK_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  div_cnt_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.470ns (71.291%)  route 0.189ns (28.709%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.447    CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.189     1.777    div_cnt_reg_n_0_[17]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.974 r  div_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    div_cnt_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.013 r  div_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.013    div_cnt_reg[24]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.052 r  div_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.052    div_cnt_reg[28]_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.106 r  div_cnt_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.106    div_cnt_reg[31]_i_2_n_7
    SLICE_X36Y52         FDRE                                         r  div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     1.958    CLK_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  div_cnt_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.105     1.819    div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.288ns (69.231%)  route 0.128ns (30.769%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.563     1.446    CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  div_cnt_reg[0]/Q
                         net (fo=4, routed)           0.128     1.715    div_cnt_reg_n_0_[0]
    SLICE_X36Y45         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.862 r  div_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.862    div_cnt_reg[4]_i_1_n_7
    SLICE_X36Y45         FDRE                                         r  div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.832     1.959    CLK_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  div_cnt_reg[1]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.567    div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   div_cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   div_cnt_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   div_cnt_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   div_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   div_cnt_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   div_cnt_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   div_cnt_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   div_cnt_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   div_cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   div_cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   div_cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   div_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   div_cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   div_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   div_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   div_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   div_cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   div_cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   div_cnt_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   div_cnt_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   div_cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   div_cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   div_cnt_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   div_cnt_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     r_LEDS_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     r_LEDS_reg[1]/C



