<profile>

<section name = "Vitis HLS Report for 'producer3'" level="0">
<item name = "Date">Wed May  4 09:44:11 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">systolic_arrays</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_13_1_VITIS_LOOP_15_2">?, ?, 13, 2, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 491, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 330, 100, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 189, -</column>
<column name="Register">-, -, 876, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32ns_32ns_62_2_1_U2">mul_32ns_32ns_62_2_1, 0, 0, 165, 50, 0</column>
<column name="mul_32ns_32ns_64_2_1_U1">mul_32ns_32ns_64_2_1, 0, 0, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln13_1_fu_319_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln13_2_fu_266_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln13_fu_242_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln15_fu_307_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln174_1_fu_338_p2">+, 0, 0, 70, 63, 63</column>
<column name="add_ln174_fu_284_p2">+, 0, 0, 70, 63, 63</column>
<column name="ap_block_state11_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_pp0_stage1_iter5">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln13_fu_248_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln15_fu_253_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_pp0_stage0_iter6">or, 0, 0, 2, 1, 1</column>
<column name="select_ln13_1_fu_272_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln13_fu_258_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="DESTINO_out_blk_n">9, 2, 1, 2</column>
<column name="ORIGEN_out_blk_n">9, 2, 1, 2</column>
<column name="aa_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter6">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_phi_fu_204_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_182_p4">9, 2, 64, 128</column>
<column name="ap_phi_mux_j_phi_fu_193_p4">9, 2, 32, 64</column>
<column name="bb1_blk_n">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="i_reg_200">9, 2, 32, 64</column>
<column name="indvar_flatten_reg_178">9, 2, 64, 128</column>
<column name="j_reg_189">9, 2, 32, 64</column>
<column name="m_axi_gmem_ARADDR">14, 3, 64, 192</column>
<column name="output_out_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ORIGEN_cast_i_i_reg_379">32, 0, 62, 30</column>
<column name="add_ln13_reg_389">64, 0, 64, 0</column>
<column name="add_ln15_reg_425">32, 0, 32, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="gmem_addr_1_read_reg_446">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_435">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_441">32, 0, 32, 0</column>
<column name="gmem_addr_read_reg_441_pp0_iter5_reg">32, 0, 32, 0</column>
<column name="gmem_addr_reg_414">64, 0, 64, 0</column>
<column name="i_cast_i_i_reg_409">32, 0, 63, 31</column>
<column name="i_cast_i_i_reg_409_pp0_iter1_reg">32, 0, 63, 31</column>
<column name="i_reg_200">32, 0, 32, 0</column>
<column name="icmp_ln13_reg_394">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_178">64, 0, 64, 0</column>
<column name="j_reg_189">32, 0, 32, 0</column>
<column name="mul_ln11_reg_384">64, 0, 64, 0</column>
<column name="mul_ln13_reg_430">62, 0, 62, 0</column>
<column name="select_ln13_1_reg_403">32, 0, 32, 0</column>
<column name="select_ln13_reg_398">32, 0, 32, 0</column>
<column name="sext_ln13_reg_374">63, 0, 63, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="icmp_ln13_reg_394">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, producer3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, producer3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, producer3, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, producer3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, producer3, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, producer3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, producer3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, producer3, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, producer3, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, producer3, return value</column>
<column name="aa_din">out, 32, ap_fifo, aa, pointer</column>
<column name="aa_full_n">in, 1, ap_fifo, aa, pointer</column>
<column name="aa_write">out, 1, ap_fifo, aa, pointer</column>
<column name="bb1_din">out, 32, ap_fifo, bb1, pointer</column>
<column name="bb1_full_n">in, 1, ap_fifo, bb1, pointer</column>
<column name="bb1_write">out, 1, ap_fifo, bb1, pointer</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="activacion">in, 64, ap_none, activacion, scalar</column>
<column name="weight">in, 64, ap_none, weight, scalar</column>
<column name="DESTINO">in, 32, ap_none, DESTINO, scalar</column>
<column name="ORIGEN">in, 32, ap_none, ORIGEN, scalar</column>
<column name="output_r">in, 64, ap_none, output_r, scalar</column>
<column name="DESTINO_out_din">out, 32, ap_fifo, DESTINO_out, pointer</column>
<column name="DESTINO_out_full_n">in, 1, ap_fifo, DESTINO_out, pointer</column>
<column name="DESTINO_out_write">out, 1, ap_fifo, DESTINO_out, pointer</column>
<column name="ORIGEN_out_din">out, 32, ap_fifo, ORIGEN_out, pointer</column>
<column name="ORIGEN_out_full_n">in, 1, ap_fifo, ORIGEN_out, pointer</column>
<column name="ORIGEN_out_write">out, 1, ap_fifo, ORIGEN_out, pointer</column>
<column name="output_out_din">out, 64, ap_fifo, output_out, pointer</column>
<column name="output_out_full_n">in, 1, ap_fifo, output_out, pointer</column>
<column name="output_out_write">out, 1, ap_fifo, output_out, pointer</column>
</table>
</item>
</section>
</profile>
