





[10/02/23 21:03:00 PDT] SUBMITTED






[10/02/23 21:07:25 PDT] STARTED






[10/02/23 21:07:27 PDT] PROJECT GIT INFO
Repository: https:/repositories.efabless.com/cmadornes/UNIC-CASS_precheck_CAFEINA.git | Branch: main | Commit: b1a5330128a9ac845c408dc33700b073772873b5






[10/02/23 21:07:27 PDT] EXTRACTING FILES
Extracting compressed files in: UNIC-CASS_precheck_CAFEINA.git






[10/02/23 21:07:27 PDT] PROJECT TYPE INFO
analog






[10/02/23 21:07:27 PDT] PROJECT GDS INFO
user_analog_project_wrapper: c3bbd321d8e134e18ebb015ae4cd1d8fad84e162






[10/02/23 21:07:27 PDT] TOOLS INFO
KLayout: v0.28.5 | Magic: v8.3.392






[10/02/23 21:07:27 PDT] PDKS INFO
SKY130A: 49d3c73c2cd8ea42cdae5056440baef0f72e7e42 | Open PDKs: 12df12e2e74145e31c5a13de02f9a1e176b56e67






[10/02/23 21:07:27 PDT] START
Precheck Started, the full log 'precheck.log' will be located in '/mnt/users_data/jobs/cmadornes/UNIC-CASS_precheck_CAFEINA/bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b/logs'






[10/02/23 21:07:27 PDT] PRECHECK SEQUENCE
Precheck will run the following checks: [Makefile, Consistency, GPIO-Defines, XOR, Magic DRC, Klayout FEOL, Klayout BEOL, Klayout Offgrid, Klayout Metal Minimum Clear Area Density, Klayout Pin Label Purposes Overlapping Drawing, Klayout ZeroArea]






[10/02/23 21:07:27 PDT] STEP UPDATE
Executing Check 1 of 11: Makefile






[10/02/23 21:07:27 PDT] MAKEFILE CHECK PASSED
Makefile valid.






[10/02/23 21:07:28 PDT] STEP UPDATE
Executing Check 2 of 11: Consistency






[10/02/23 21:07:33 PDT] NETLIST CONSISTENCY CHECK PASSED
user_analog_project_wrapper netlist passed all consistency checks.






[10/02/23 21:07:34 PDT] CONSISTENCY CHECK PASSED
The user netlist and the top netlist are valid.






[10/02/23 21:07:34 PDT] STEP UPDATE
Executing Check 3 of 11: GPIO-Defines






[10/02/23 21:07:35 PDT] GPIO-DEFINES CHECK PASSED
The user verilog/rtl/user_defines.v is valid.






[10/02/23 21:07:35 PDT] STEP UPDATE
Executing Check 4 of 11: XOR






[10/02/23 21:07:39 PDT] XOR CHECK UPDATE
Total XOR differences: 0, for more details view /mnt/users_data/jobs/cmadornes/UNIC-CASS_precheck_CAFEINA/bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b/outputs/user_analog_project_wrapper.xor.gds






[10/02/23 21:07:39 PDT] XOR CHECK PASSED
The GDS file has no XOR violations.






[10/02/23 21:07:39 PDT] STEP UPDATE
Executing Check 5 of 11: Magic DRC






[10/02/23 21:07:39 PDT] MAGIC DRC CHECK PASSED
The GDS file, user_analog_project_wrapper.gds, has no DRC violations.






[10/02/23 21:07:39 PDT] STEP UPDATE
Executing Check 6 of 11: Klayout FEOL






[10/02/23 21:07:41 PDT] KLAYOUT FEOL CHECK PASSED
The GDS file, user_analog_project_wrapper.gds, has no DRC violations.






[10/02/23 21:07:41 PDT] STEP UPDATE
Executing Check 7 of 11: Klayout BEOL






[10/02/23 21:07:47 PDT] KLAYOUT BEOL CHECK PASSED
The GDS file, user_analog_project_wrapper.gds, has no DRC violations.






[10/02/23 21:07:47 PDT] STEP UPDATE
Executing Check 8 of 11: Klayout Offgrid






[10/02/23 21:07:50 PDT] KLAYOUT OFFGRID CHECK PASSED
The GDS file, user_analog_project_wrapper.gds, has no DRC violations.






[10/02/23 21:07:50 PDT] STEP UPDATE
Executing Check 9 of 11: Klayout Metal Minimum Clear Area Density






[10/02/23 21:07:51 PDT] KLAYOUT METAL MINIMUM CLEAR AREA DENSITY CHECK PASSED
The GDS file, user_analog_project_wrapper.gds, has no DRC violations.






[10/02/23 21:07:51 PDT] STEP UPDATE
Executing Check 10 of 11: Klayout Pin Label Purposes Overlapping Drawing






[10/02/23 21:07:52 PDT] KLAYOUT PIN LABEL PURPOSES OVERLAPPING DRAWING CHECK PASSED
The GDS file, user_analog_project_wrapper.gds, has no DRC violations.






[10/02/23 21:07:53 PDT] STEP UPDATE
Executing Check 11 of 11: Klayout ZeroArea






[10/02/23 21:07:54 PDT] KLAYOUT ZEROAREA CHECK PASSED
The GDS file, user_analog_project_wrapper.gds, has no DRC violations.






[10/02/23 21:07:54 PDT] FINISH
Executing Finished, the full log 'precheck.log' can be found in '/mnt/users_data/jobs/cmadornes/UNIC-CASS_precheck_CAFEINA/bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b/logs'






[10/02/23 21:07:54 PDT] SUCCESS
All Checks Passed !!!






[10/02/23 21:07:54 PDT] SUCCEEDED
STDOUT: Loading Job # bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b ...
STDOUT: Commercial Shuttle MPW Precheck | Starting Job # bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b ...
STDOUT: {{Project Git Info}} Repository: https:/repositories.efabless.com/cmadornes/UNIC-CASS_precheck_CAFEINA.git | Branch: main | Commit: b1a5330128a9ac845c408dc33700b073772873b5
STDOUT: {{EXTRACTING FILES}} Extracting compressed files in: UNIC-CASS_precheck_CAFEINA.git
STDOUT: {{Project Type Info}} analog
STDOUT: {{Project GDS Info}} user_analog_project_wrapper: c3bbd321d8e134e18ebb015ae4cd1d8fad84e162
STDOUT: {{Tools Info}} KLayout: v0.28.5 | Magic: v8.3.392
STDOUT: {{PDKs Info}} SKY130A: 49d3c73c2cd8ea42cdae5056440baef0f72e7e42 | Open PDKs: 12df12e2e74145e31c5a13de02f9a1e176b56e67
STDOUT: {{START}} Precheck Started, the full log 'precheck.log' will be located in '/mnt/users_data/jobs/cmadornes/UNIC-CASS_precheck_CAFEINA/bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b/logs'
STDOUT: {{PRECHECK SEQUENCE}} Precheck will run the following checks: [Makefile, Consistency, GPIO-Defines, XOR, Magic DRC, Klayout FEOL, Klayout BEOL, Klayout Offgrid, Klayout Metal Minimum Clear Area Density, Klayout Pin Label Purposes Overlapping Drawing, Klayout ZeroArea]
STDOUT: {{STEP UPDATE}} Executing Check 1 of 11: Makefile
STDOUT: {{MAKEFILE CHECK PASSED}} Makefile valid.
STDOUT: {{STEP UPDATE}} Executing Check 2 of 11: Consistency
STDOUT: PORTS CHECK PASSED: Netlist user_analog_project_wrapper ports match the golden wrapper ports
STDOUT: COMPLEXITY CHECK PASSED: Netlist user_analog_project_wrapper contains at least 1 instances (11 instances).
STDOUT: MODELING CHECK PASSED: Netlist user_analog_project_wrapper is structural.
STDOUT: LAYOUT CHECK PASSED: The GDS layout for user_analog_project_wrapper matches the provided structural netlist.
STDOUT: {{NETLIST CONSISTENCY CHECK PASSED}} user_analog_project_wrapper netlist passed all consistency checks.
STDOUT: {{CONSISTENCY CHECK PASSED}} The user netlist and the top netlist are valid.
STDOUT: {{STEP UPDATE}} Executing Check 3 of 11: GPIO-Defines
STDOUT: GPIO-DEFINES: Checking verilog/rtl/user_defines.v, parsing files: ['/opt/checks/gpio_defines_check/verilog_assets/gpio_modes_base.v', 'UNIC-CASS_precheck_CAFEINA.git/verilog/rtl/user_defines.v', '/opt/checks/gpio_defines_check/verilog_assets/gpio_modes_observe.v']
STDOUT: GPIO-DEFINES report path: /mnt/users_data/jobs/cmadornes/UNIC-CASS_precheck_CAFEINA/bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b/outputs/reports/gpio_defines.report
STDOUT: {{GPIO-DEFINES CHECK PASSED}} The user verilog/rtl/user_defines.v is valid.
STDOUT: {{STEP UPDATE}} Executing Check 4 of 11: XOR
STDOUT: {{XOR CHECK UPDATE}} Total XOR differences: 0, for more details view /mnt/users_data/jobs/cmadornes/UNIC-CASS_precheck_CAFEINA/bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b/outputs/user_analog_project_wrapper.xor.gds
STDOUT: {{XOR CHECK PASSED}} The GDS file has no XOR violations.
STDOUT: {{STEP UPDATE}} Executing Check 5 of 11: Magic DRC
STDOUT: Found 0 violations
STDOUT: 0 DRC violations
STDOUT: {{MAGIC DRC CHECK PASSED}} The GDS file, user_analog_project_wrapper.gds, has no DRC violations.
STDOUT: {{STEP UPDATE}} Executing Check 6 of 11: Klayout FEOL
STDOUT: in CUSTOM klayout_gds_drc_check
STDOUT: run: klayout -b -r /opt/checks/tech-files/sky130A_mr.drc -rd input=UNIC-CASS_precheck_CAFEINA.git/gds/user_analog_project_wrapper.gds -rd topcell=user_analog_project_wrapper -rd report=/mnt/users_data/jobs/cmadornes/UNIC-CASS_precheck_CAFEINA/bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b/outputs/reports/klayout_feol_check.xml -rd feol=true >& /mnt/users_data/jobs/cmadornes/UNIC-CASS_precheck_CAFEINA/bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b/logs/klayout_feol_check.log
STDOUT: No DRC Violations found
STDOUT: {{Klayout FEOL CHECK PASSED}} The GDS file, user_analog_project_wrapper.gds, has no DRC violations.
STDOUT: {{STEP UPDATE}} Executing Check 7 of 11: Klayout BEOL
STDOUT: in CUSTOM klayout_gds_drc_check
STDOUT: run: klayout -b -r /opt/checks/tech-files/sky130A_mr.drc -rd input=UNIC-CASS_precheck_CAFEINA.git/gds/user_analog_project_wrapper.gds -rd topcell=user_analog_project_wrapper -rd report=/mnt/users_data/jobs/cmadornes/UNIC-CASS_precheck_CAFEINA/bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b/outputs/reports/klayout_beol_check.xml -rd beol=true >& /mnt/users_data/jobs/cmadornes/UNIC-CASS_precheck_CAFEINA/bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b/logs/klayout_beol_check.log
STDOUT: No DRC Violations found
STDOUT: {{Klayout BEOL CHECK PASSED}} The GDS file, user_analog_project_wrapper.gds, has no DRC violations.
STDOUT: {{STEP UPDATE}} Executing Check 8 of 11: Klayout Offgrid
STDOUT: in CUSTOM klayout_gds_drc_check
STDOUT: run: klayout -b -r /opt/checks/tech-files/sky130A_mr.drc -rd input=UNIC-CASS_precheck_CAFEINA.git/gds/user_analog_project_wrapper.gds -rd topcell=user_analog_project_wrapper -rd report=/mnt/users_data/jobs/cmadornes/UNIC-CASS_precheck_CAFEINA/bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b/outputs/reports/klayout_offgrid_check.xml -rd offgrid=true >& /mnt/users_data/jobs/cmadornes/UNIC-CASS_precheck_CAFEINA/bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b/logs/klayout_offgrid_check.log
STDOUT: No DRC Violations found
STDOUT: {{Klayout Offgrid CHECK PASSED}} The GDS file, user_analog_project_wrapper.gds, has no DRC violations.
STDOUT: {{STEP UPDATE}} Executing Check 9 of 11: Klayout Metal Minimum Clear Area Density
STDOUT: in CUSTOM klayout_gds_drc_check
STDOUT: run: klayout -b -r /opt/checks/drc_checks/klayout/met_min_ca_density.lydrc -rd input=UNIC-CASS_precheck_CAFEINA.git/gds/user_analog_project_wrapper.gds -rd topcell=user_analog_project_wrapper -rd report=/mnt/users_data/jobs/cmadornes/UNIC-CASS_precheck_CAFEINA/bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b/outputs/reports/klayout_met_min_ca_density_check.xml >& /mnt/users_data/jobs/cmadornes/UNIC-CASS_precheck_CAFEINA/bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b/logs/klayout_met_min_ca_density_check.log
STDOUT: No DRC Violations found
STDOUT: {{Klayout Metal Minimum Clear Area Density CHECK PASSED}} The GDS file, user_analog_project_wrapper.gds, has no DRC violations.
STDOUT: {{STEP UPDATE}} Executing Check 10 of 11: Klayout Pin Label Purposes Overlapping Drawing
STDOUT: in CUSTOM klayout_gds_drc_check
STDOUT: run: klayout -b -r /opt/checks/drc_checks/klayout/pin_label_purposes_overlapping_drawing.rb.drc -rd input=UNIC-CASS_precheck_CAFEINA.git/gds/user_analog_project_wrapper.gds -rd topcell=user_analog_project_wrapper -rd report=/mnt/users_data/jobs/cmadornes/UNIC-CASS_precheck_CAFEINA/bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b/outputs/reports/klayout_pin_label_purposes_overlapping_drawing_check.xml -rd top_cell_name=user_analog_project_wrapper >& /mnt/users_data/jobs/cmadornes/UNIC-CASS_precheck_CAFEINA/bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b/logs/klayout_pin_label_purposes_overlapping_drawing_check.log
STDOUT: No DRC Violations found
STDOUT: {{Klayout Pin Label Purposes Overlapping Drawing CHECK PASSED}} The GDS file, user_analog_project_wrapper.gds, has no DRC violations.
STDOUT: {{STEP UPDATE}} Executing Check 11 of 11: Klayout ZeroArea
STDOUT: in CUSTOM klayout_gds_drc_check
STDOUT: run: klayout -b -r /opt/checks/drc_checks/klayout/zeroarea.rb.drc -rd input=UNIC-CASS_precheck_CAFEINA.git/gds/user_analog_project_wrapper.gds -rd topcell=user_analog_project_wrapper -rd report=/mnt/users_data/jobs/cmadornes/UNIC-CASS_precheck_CAFEINA/bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b/outputs/reports/klayout_zeroarea_check.xml -rd cleaned_output=/mnt/users_data/jobs/cmadornes/UNIC-CASS_precheck_CAFEINA/bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b/outputs/user_analog_project_wrapper_no_zero_areas.gds >& /mnt/users_data/jobs/cmadornes/UNIC-CASS_precheck_CAFEINA/bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b/logs/klayout_zeroarea_check.log
STDOUT: No DRC Violations found
STDOUT: {{Klayout ZeroArea CHECK PASSED}} The GDS file, user_analog_project_wrapper.gds, has no DRC violations.
STDOUT: {{FINISH}} Executing Finished, the full log 'precheck.log' can be found in '/mnt/users_data/jobs/cmadornes/UNIC-CASS_precheck_CAFEINA/bc9a9df3-4b7a-4ef4-b0ff-c2c94963a41b/logs'
STDOUT: {{SUCCESS}} All Checks Passed !!!
STDERR: Generating LALR tables
STDERR: WARNING: 183 shift/reduce conflicts
