{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764204930956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764204930956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 26 21:55:30 2025 " "Processing started: Wed Nov 26 21:55:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764204930956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764204930956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Genius -c Genius " "Command: quartus_map --read_settings_files=on --write_settings_files=off Genius -c Genius" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764204930956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764204931238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764204931238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Aluno/Documents/Genius/TopLevel.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764204936718 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Aluno/Documents/Genius/TopLevel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764204936718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764204936718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-rtl " "Found design unit 1: Controller-rtl" {  } { { "Controller.vhdl" "" { Text "C:/Users/Aluno/Documents/Genius/Controller.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764204936718 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhdl" "" { Text "C:/Users/Aluno/Documents/Genius/Controller.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764204936718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764204936718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_3bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_3bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_3bits-rtl " "Found design unit 1: LFSR_3bits-rtl" {  } { { "LFSR_3bits.vhd" "" { Text "C:/Users/Aluno/Documents/Genius/LFSR_3bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764204936718 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_3bits " "Found entity 1: LFSR_3bits" {  } { { "LFSR_3bits.vhd" "" { Text "C:/Users/Aluno/Documents/Genius/LFSR_3bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764204936718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764204936718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reorder_vector.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reorder_vector.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reorder_Vector-rtl " "Found design unit 1: Reorder_Vector-rtl" {  } { { "Reorder_Vector.vhdl" "" { Text "C:/Users/Aluno/Documents/Genius/Reorder_Vector.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764204936718 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reorder_Vector " "Found entity 1: Reorder_Vector" {  } { { "Reorder_Vector.vhdl" "" { Text "C:/Users/Aluno/Documents/Genius/Reorder_Vector.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764204936718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764204936718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seed_generator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file seed_generator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seed_generator-rtl " "Found design unit 1: Seed_generator-rtl" {  } { { "Seed_generator.vhdl" "" { Text "C:/Users/Aluno/Documents/Genius/Seed_generator.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764204936718 ""} { "Info" "ISGN_ENTITY_NAME" "1 Seed_generator " "Found entity 1: Seed_generator" {  } { { "Seed_generator.vhdl" "" { Text "C:/Users/Aluno/Documents/Genius/Seed_generator.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764204936718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764204936718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequence_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequence_design-rtl " "Found design unit 1: Sequence_design-rtl" {  } { { "Sequence_design.vhd" "" { Text "C:/Users/Aluno/Documents/Genius/Sequence_design.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764204936718 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sequence_design " "Found entity 1: Sequence_design" {  } { { "Sequence_design.vhd" "" { Text "C:/Users/Aluno/Documents/Genius/Sequence_design.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764204936718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764204936718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "show_random_vector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file show_random_vector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Show_random_vector-rtl " "Found design unit 1: Show_random_vector-rtl" {  } { { "Show_random_vector.vhd" "" { Text "C:/Users/Aluno/Documents/Genius/Show_random_vector.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764204936718 ""} { "Info" "ISGN_ENTITY_NAME" "1 Show_random_vector " "Found entity 1: Show_random_vector" {  } { { "Show_random_vector.vhd" "" { Text "C:/Users/Aluno/Documents/Genius/Show_random_vector.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764204936718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764204936718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Types " "Found design unit 1: Types" {  } { { "Types.vhd" "" { Text "C:/Users/Aluno/Documents/Genius/Types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764204936726 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Types-body " "Found design unit 2: Types-body" {  } { { "Types.vhd" "" { Text "C:/Users/Aluno/Documents/Genius/Types.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764204936726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764204936726 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764204936748 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "show_done_sig TopLevel.vhd(26) " "Verilog HDL or VHDL warning at TopLevel.vhd(26): object \"show_done_sig\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Aluno/Documents/Genius/TopLevel.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764204936748 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Show_random_vector Show_random_vector:u_system " "Elaborating entity \"Show_random_vector\" for hierarchy \"Show_random_vector:u_system\"" {  } { { "TopLevel.vhd" "u_system" { Text "C:/Users/Aluno/Documents/Genius/TopLevel.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764204936758 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Aluno/Documents/Genius/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764204937040 "|TopLevel|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Aluno/Documents/Genius/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764204937040 "|TopLevel|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Aluno/Documents/Genius/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764204937040 "|TopLevel|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Aluno/Documents/Genius/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764204937040 "|TopLevel|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Aluno/Documents/Genius/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764204937040 "|TopLevel|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Aluno/Documents/Genius/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764204937040 "|TopLevel|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764204937040 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764204937081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764204937348 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764204937348 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764204937364 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764204937364 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764204937364 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764204937364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764204937380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 26 21:55:37 2025 " "Processing ended: Wed Nov 26 21:55:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764204937380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764204937380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764204937380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764204937380 ""}
