# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Control_Unit_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Matheus/Desktop/processor_mips_8bits/Control_Unit/Control_Unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:19 on Mar 18,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Matheus/Desktop/processor_mips_8bits/Control_Unit/Control_Unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Control_Unit
# -- Compiling architecture Behavioral of Control_Unit
# End time: 00:53:19 on Mar 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Matheus/Desktop/processor_mips_8bits/Control_Unit/Control_Unit_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:19 on Mar 18,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Matheus/Desktop/processor_mips_8bits/Control_Unit/Control_Unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Control_Unit_tb
# -- Compiling architecture behavior of Control_Unit_tb
# End time: 00:53:19 on Mar 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  Control_Unit_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" Control_Unit_tb 
# Start time: 00:53:19 on Mar 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.control_unit_tb(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.control_unit(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 30 us
# ** Note: Operation: ADD, RegWrite=1, ALUSrc=0
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/uut
# ** Note: Operation: SUB, RegWrite=1, ALUSrc=0
#    Time: 10 ns  Iteration: 1  Instance: /control_unit_tb/uut
# ** Note: Operation: LW, RegWrite=1, ALUSrc=1, MemRead=1, MemtoReg=1
#    Time: 20 ns  Iteration: 1  Instance: /control_unit_tb/uut
# ** Note: Operation: SW, ALUSrc=1, MemWrite=1
#    Time: 30 ns  Iteration: 1  Instance: /control_unit_tb/uut
# ** Note: Operation: BEQ, ALUOp=01, BranchFlag=1
#    Time: 40 ns  Iteration: 1  Instance: /control_unit_tb/uut
# ** Note: Operation: JUMP, JumpFlag=1
#    Time: 50 ns  Iteration: 1  Instance: /control_unit_tb/uut
# ** Note: Operation: ADDI, RegWrite=1, ALUSrc=1
#    Time: 60 ns  Iteration: 1  Instance: /control_unit_tb/uut
# ** Note: Operation: UNKNOWN
#    Time: 70 ns  Iteration: 1  Instance: /control_unit_tb/uut
# End time: 00:54:06 on Mar 18,2025, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
