<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>hw_cmpss.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_cb014abec909cd1f2f747a8fabc06ef7.html">a0221343</a></li><li class="navelem"><a class="el" href="dir_68d51b26df0948e389e8c3ede5e4cf3d.html">c2000ware_dev</a></li><li class="navelem"><a class="el" href="dir_5941e6303d8c20d86135ae6396d87598.html">c2000ware</a></li><li class="navelem"><a class="el" href="dir_2e729ad448dd2645239094b36b6c71f7.html">repos</a></li><li class="navelem"><a class="el" href="dir_eecdfc121e85ff7acfcd64df3cbe7ba3.html">driverlib_repo</a></li><li class="navelem"><a class="el" href="dir_760da502b132e7442314098681d5fad0.html">src</a></li><li class="navelem"><a class="el" href="dir_31934bde8701934b41159377b07b6b48.html">f2837xs</a></li><li class="navelem"><a class="el" href="dir_dbc43b3a0c3902340373c4587d4dd455.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_cmpss.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__cmpss_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// FILE:    hw_cmpss.h</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// TITLE:   Definitions for the CMPSS registers.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// $TI Release:  $</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// $Release Date:  $</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// $Copyright:  $</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef HW_CMPSS_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HW_CMPSS_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// The following are defines for the CMPSS register offsets</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#ab0ce67ad701a43d46147ca5639031150">   21</a></span>&#160;<span class="preprocessor">#define CMPSS_O_COMPCTL           0x0U         // CMPSS Comparator Control</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a2882c81d92e5f6e8d9bfcd7c4d73a61e">   23</a></span>&#160;<span class="preprocessor">#define CMPSS_O_COMPHYSCTL        0x1U         // CMPSS Comparator Hysteresis</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Control Register</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#afee4c910e1e19d42111f01806b63b943">   25</a></span>&#160;<span class="preprocessor">#define CMPSS_O_COMPSTS           0x2U         // CMPSS Comparator Status</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a116be92b55cf0825bacc14389395ca02">   27</a></span>&#160;<span class="preprocessor">#define CMPSS_O_COMPSTSCLR        0x3U         // CMPSS Comparator Status Clear</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a840cbea1f55119ea98d4b599d4eb19aa">   29</a></span>&#160;<span class="preprocessor">#define CMPSS_O_COMPDACCTL        0x4U         // CMPSS DAC Control Register</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a279f28f35450db4227e67a7029d53a54">   30</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_O_DACHVALS          0x6U         // CMPSS High DAC Value Shadow</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a5dc9866b664b6693dab5075b2d3142db">   32</a></span>&#160;<span class="preprocessor">#define CMPSS_O_DACHVALA          0x7U         // CMPSS High DAC Value Active</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a97cdd10a2a7d05612733288bafb3d692">   34</a></span>&#160;<span class="preprocessor">#define CMPSS_O_RAMPMAXREFA       0x8U         // CMPSS Ramp Max Reference</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Active Register</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#ace39d5f6648ef3554c306fe2d68019fa">   36</a></span>&#160;<span class="preprocessor">#define CMPSS_O_RAMPMAXREFS       0xAU         // CMPSS Ramp Max Reference</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Shadow Register</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#aeea16fb6ef90d5a1296dfe194b9ef133">   38</a></span>&#160;<span class="preprocessor">#define CMPSS_O_RAMPDECVALA       0xCU         // CMPSS Ramp Decrement Value</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Active Register</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#ac7297ce5c4225a2186db097384922c9f">   40</a></span>&#160;<span class="preprocessor">#define CMPSS_O_RAMPDECVALS       0xEU         // CMPSS Ramp Decrement Value</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Shadow Register</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a85f640e62bbfe4daba1748fcb711cdad">   42</a></span>&#160;<span class="preprocessor">#define CMPSS_O_RAMPSTS           0x10U        // CMPSS Ramp Status Register</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a5fb059d3018f750520460a5c1958bb51">   43</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_O_DACLVALS          0x12U        // CMPSS Low DAC Value Shadow</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#ae11c28b25bff37afb4ee7d0803037037">   45</a></span>&#160;<span class="preprocessor">#define CMPSS_O_DACLVALA          0x13U        // CMPSS Low DAC Value Active</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#aa5bbbff9e7ce393fbd57c2f0c35ef157">   47</a></span>&#160;<span class="preprocessor">#define CMPSS_O_RAMPDLYA          0x14U        // CMPSS Ramp Delay Active</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#aed6590a1fe9b5b4b97556778779cba21">   49</a></span>&#160;<span class="preprocessor">#define CMPSS_O_RAMPDLYS          0x15U        // CMPSS Ramp Delay Shadow</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a1d8846486f8c8b273a10166669266264">   51</a></span>&#160;<span class="preprocessor">#define CMPSS_O_CTRIPLFILCTL      0x16U        // CTRIPL Filter Control</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#ab6a3eaea9c619ed6fc08eae9f86fa5b4">   53</a></span>&#160;<span class="preprocessor">#define CMPSS_O_CTRIPLFILCLKCTL   0x17U        // CTRIPL Filter Clock Control</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a087b29f46f2fe3fc1cd71223e8db634a">   55</a></span>&#160;<span class="preprocessor">#define CMPSS_O_CTRIPHFILCTL      0x18U        // CTRIPH Filter Control</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a75fbf8f113301beb02dfb8de4948fbe2">   57</a></span>&#160;<span class="preprocessor">#define CMPSS_O_CTRIPHFILCLKCTL   0x19U        // CTRIPH Filter Clock Control</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a95c93ce3a1bc126e9c23e9931553b182">   59</a></span>&#160;<span class="preprocessor">#define CMPSS_O_COMPLOCK          0x1AU        // CMPSS Lock Register</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMPCTL register</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#afff4d13b4c0ee63b5e3daf9ac8f48f7b">   66</a></span>&#160;<span class="preprocessor">#define CMPSS_COMPCTL_COMPHSOURCE  0x1U         // High Comparator Source Select</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a230f1e5928ad724661a7480fa6d44cac">   67</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPCTL_COMPHINV    0x2U         // High Comparator Invert Select</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a4f958774abae9227bce14a8c9f166abc">   68</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPCTL_CTRIPHSEL_S  2U</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#ac445d9ea3c768b9510793ff2b038f952">   69</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPCTL_CTRIPHSEL_M  0xCU         // High Comparator Trip Select</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#aa1a7267ea29c4b52c3a818c8c7f0c7b4">   70</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPCTL_CTRIPOUTHSEL_S  4U</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a1475187746673477d8e40d3de2d4d791">   71</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPCTL_CTRIPOUTHSEL_M  0x30U        // High Comparator Trip Output</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Select</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a9f1b320064043ac25ad1b5baf3fcdefc">   73</a></span>&#160;<span class="preprocessor">#define CMPSS_COMPCTL_ASYNCHEN    0x40U        // High Comparator Asynchronous</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Path Enable</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a3ae0979ffee9d0786306d815f6db5e76">   75</a></span>&#160;<span class="preprocessor">#define CMPSS_COMPCTL_COMPLSOURCE  0x100U       // Low Comparator Source Select</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a2681c1fd50a35629c404a54b819f4c69">   76</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPCTL_COMPLINV    0x200U       // Low Comparator Invert Select</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#af2c3caee679c434285d70d1be17f5ff3">   77</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPCTL_CTRIPLSEL_S  10U</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a09f8668a72ddd53490dfe42deead94e9">   78</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPCTL_CTRIPLSEL_M  0xC00U       // Low Comparator Trip Select</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a0d851b35bdfecf307d3c29644d347d4c">   79</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPCTL_CTRIPOUTLSEL_S  12U</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a46412f8b86381dd5f0fce1a9b1dd196f">   80</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPCTL_CTRIPOUTLSEL_M  0x3000U      // Low Comparator Trip Output</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Select</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a9620a666ba9b28afc2532b708f364779">   82</a></span>&#160;<span class="preprocessor">#define CMPSS_COMPCTL_ASYNCLEN    0x4000U      // Low Comparator Asynchronous</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Path Enable</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a9f86ed2ff34f8467d09c1d90f9abd53b">   84</a></span>&#160;<span class="preprocessor">#define CMPSS_COMPCTL_COMPDACE    0x8000U      // Comparator/DAC Enable</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMPHYSCTL register</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#ad1e241425206ce9ecacbc928b285e297">   91</a></span>&#160;<span class="preprocessor">#define CMPSS_COMPHYSCTL_COMPHYS_S  0U</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a8d744e4ef7610a27cb0df90d80eed56a">   92</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPHYSCTL_COMPHYS_M  0x7U         // Comparator Hysteresis Trim</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMPSTS register</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#ac2a9a66df93345f1e9a2a5cebbd9e528">   99</a></span>&#160;<span class="preprocessor">#define CMPSS_COMPSTS_COMPHSTS    0x1U         // High Comparator Status</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a00b68d6bc94bf3d611567d3a8d8a50fb">  100</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPSTS_COMPHLATCH  0x2U         // High Comparator Latched</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Status</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a9b62e265df40ba336a2726d0e631de04">  102</a></span>&#160;<span class="preprocessor">#define CMPSS_COMPSTS_COMPLSTS    0x100U       // Low Comparator Status</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#abf25ed4cb60ee9c5bcf77c0f3d3707df">  103</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPSTS_COMPLLATCH  0x200U       // Low Comparator Latched Status</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMPSTSCLR register</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a97b46d7e92e0da62e7a3fdef655e4eda">  110</a></span>&#160;<span class="preprocessor">#define CMPSS_COMPSTSCLR_HLATCHCLR  0x2U         // High Comparator Latched</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Status Clear</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a3b32d67eeb3f69a64a947e69afbb7e9c">  112</a></span>&#160;<span class="preprocessor">#define CMPSS_COMPSTSCLR_HSYNCCLREN  0x4U         // High Comparator PWMSYNC Clear</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Enable</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a15b60147a3055599056770572f077235">  114</a></span>&#160;<span class="preprocessor">#define CMPSS_COMPSTSCLR_LLATCHCLR  0x200U       // Low Comparator Latched Status</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Clear</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a08ede482a1a0421451b58cf6ef6e2372">  116</a></span>&#160;<span class="preprocessor">#define CMPSS_COMPSTSCLR_LSYNCCLREN  0x400U       // Low Comparator PWMSYNC Clear</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Enable</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMPDACCTL register</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#af37f59d9ae9d595b2030aa45f6c51e37">  124</a></span>&#160;<span class="preprocessor">#define CMPSS_COMPDACCTL_DACSOURCE  0x1U         // DAC Source Control</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a87896bc11167c86c3ba98591342265ae">  125</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPDACCTL_RAMPSOURCE_S  1U</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a0fff990e3b7f8ae0d6ddff11dc775eb5">  126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPDACCTL_RAMPSOURCE_M  0x1EU        // Ramp Generator Source Control</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a8e62d8314fe5e8918fb3c09901a14fce">  127</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPDACCTL_SELREF   0x20U        // DAC Reference Select</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#ad18ccb43938afc2595011fb89ecbeaa8">  128</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPDACCTL_RAMPLOADSEL  0x40U        // Ramp Load Select</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a99a5c7b04d9ba46599c5a47c129ee09a">  129</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPDACCTL_SWLOADSEL  0x80U        // Software Load Select</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#ab2ce7a23db7d3e780bf5128b20ef70c2">  130</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPDACCTL_FREESOFT_S  14U</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a4acb0e843fbef247969e555458fb707d">  131</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPDACCTL_FREESOFT_M  0xC000U      // Free/Soft Emulation Bits</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">// The following are defines for the bit fields in the DACHVALS register</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a433acbfd501b2538588c9a7c08c79e3a">  138</a></span>&#160;<span class="preprocessor">#define CMPSS_DACHVALS_DACVAL_S   0U</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a70e0a15ff120f174c8544e17089b2721">  139</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_DACHVALS_DACVAL_M   0xFFFU       // DAC Value Control</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">// The following are defines for the bit fields in the DACHVALA register</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#ad54ebd93164ce4e1a74f252c03aa524b">  146</a></span>&#160;<span class="preprocessor">#define CMPSS_DACHVALA_DACVAL_S   0U</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a68ad673e3ce5b65768148de147301268">  147</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_DACHVALA_DACVAL_M   0xFFFU       // DAC Value Control</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">// The following are defines for the bit fields in the DACLVALS register</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#ac372d0add7b5c39f86b02da178954d15">  154</a></span>&#160;<span class="preprocessor">#define CMPSS_DACLVALS_DACVAL_S   0U</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a63aca569617684144480d514899b7678">  155</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_DACLVALS_DACVAL_M   0xFFFU       // DAC Value Control</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">// The following are defines for the bit fields in the DACLVALA register</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a7f5ee5efe8637882bdafd7bb0f97d364">  162</a></span>&#160;<span class="preprocessor">#define CMPSS_DACLVALA_DACVAL_S   0U</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a1b09bed9b493b2ff0248bb8210d8a52f">  163</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_DACLVALA_DACVAL_M   0xFFFU       // DAC Value Control</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">// The following are defines for the bit fields in the RAMPDLYA register</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#ae8ad7134a2ae9ee6f39a24591e0be3a0">  170</a></span>&#160;<span class="preprocessor">#define CMPSS_RAMPDLYA_DELAY_S    0U</span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a1c2399cdd0b92eb38716a6c68584d185">  171</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_RAMPDLYA_DELAY_M    0x1FFFU      // Ramp Delay Value</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">// The following are defines for the bit fields in the RAMPDLYS register</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#af44e8748e3f8afb82de22f1141c85627">  178</a></span>&#160;<span class="preprocessor">#define CMPSS_RAMPDLYS_DELAY_S    0U</span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#ab3fadc3010a05c7d1482017457d43274">  179</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_RAMPDLYS_DELAY_M    0x1FFFU      // Ramp Delay Value</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">// The following are defines for the bit fields in the CTRIPLFILCTL register</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a4af06fdf5ef036fa6c75c319a582cdf9">  186</a></span>&#160;<span class="preprocessor">#define CMPSS_CTRIPLFILCTL_SAMPWIN_S  4U</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#afd4110d6a9c4fd19c21a0e61d991ca9a">  187</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_CTRIPLFILCTL_SAMPWIN_M  0x1F0U       // Sample Window</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#ad1e3c761c2a4a16aea88e45c515a31f0">  188</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_CTRIPLFILCTL_THRESH_S  9U</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a1c2200de5898f8477f1c93c7421a9da9">  189</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_CTRIPLFILCTL_THRESH_M  0x3E00U      // Majority Voting Threshold</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a503e3ebdc5e9bbec851604a9929ea7eb">  190</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_CTRIPLFILCTL_FILINIT  0x8000U      // Filter Initialization Bit</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">// The following are defines for the bit fields in the CTRIPLFILCLKCTL register</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#aa8353a4790e81cd209749699727a8655">  197</a></span>&#160;<span class="preprocessor">#define CMPSS_CTRIPLFILCLKCTL_CLKPRESCALE_S  0U</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a103264444e8a4def947888380d953ef2">  198</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_CTRIPLFILCLKCTL_CLKPRESCALE_M  0x3FFU       // Sample Clock Prescale</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">// The following are defines for the bit fields in the CTRIPHFILCTL register</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#ab9cc5f5785abdb0456f78eb82c4c1afd">  205</a></span>&#160;<span class="preprocessor">#define CMPSS_CTRIPHFILCTL_SAMPWIN_S  4U</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a86e7787ad86a4e7d040bc441bb585f50">  206</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_CTRIPHFILCTL_SAMPWIN_M  0x1F0U       // Sample Window</span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#acb37786bf479f239bbd001dd73301adc">  207</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_CTRIPHFILCTL_THRESH_S  9U</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#aa43ea935f20db600635aa98945591104">  208</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_CTRIPHFILCTL_THRESH_M  0x3E00U      // Majority Voting Threshold</span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#acf4e1855f5697b9b9b3ba2f5f235b39c">  209</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_CTRIPHFILCTL_FILINIT  0x8000U      // Filter Initialization Bit</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">// The following are defines for the bit fields in the CTRIPHFILCLKCTL register</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a63615871499c19b68c83b35a457c516d">  216</a></span>&#160;<span class="preprocessor">#define CMPSS_CTRIPHFILCLKCTL_CLKPRESCALE_S  0U</span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#ab42684ceb023ff7cbad86a63d0f5aacc">  217</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_CTRIPHFILCLKCTL_CLKPRESCALE_M  0x3FFU       // Sample Clock Prescale</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMPLOCK register</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a547dc39a827ef799b0fea39224d51050">  224</a></span>&#160;<span class="preprocessor">#define CMPSS_COMPLOCK_COMPCTL    0x1U         // COMPCTL Lock</span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a1a2ea5fc54b6ae5672567b970e8960d2">  225</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPLOCK_COMPHYSCTL  0x2U         // COMPHYSCTL Lock</span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#ad013fa4767f3ad3a95d2b01cb46fce66">  226</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPLOCK_DACCTL     0x4U         // DACCTL Lock</span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="code" href="hw__cmpss_8h.html#a4c225154b1ca5de6b409787ac623e19e">  227</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS_COMPLOCK_CTRIP      0x8U         // CTRIP Lock</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1" /><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
