Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 29 03:07:40 2021
| Host         : Stevensayhello-PC running 64-bit major release  (build 9200)
| Command      : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
| Design       : top
| Device       : xcku040-ffva1156-2-i
| Speed File   : -2
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 195
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| PDRC-153  | Warning  | Gated clock check | 194        |
| RTSTAT-10 | Warning  | No routable loads | 1          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[0]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[0]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[0]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[10]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[10]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[10]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[11]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[11]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[11]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[12]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[12]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[12]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[13]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[13]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[13]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[14]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[14]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[14]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[15]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[15]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[15]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[16]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[16]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[16]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[17]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[17]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[17]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[18]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[18]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[18]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[19]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[19]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[19]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[1]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[1]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[1]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[20]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[20]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[20]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[21]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[21]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[21]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[22]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[22]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[22]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[23]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[23]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[23]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[24]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[24]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[24]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[25]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[25]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[25]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[26]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[26]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[26]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[27]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[27]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[27]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[28]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[28]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[28]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[29]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[29]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[29]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[2]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[2]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[2]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[30]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[30]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[30]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[31]_i_4_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[31]_i_4/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[31]_i_4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[3]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[3]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[3]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[4]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[4]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[4]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[5]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[5]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[5]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[6]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[6]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[6]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[7]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[7]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[7]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[8]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[8]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[8]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_ADRS[9]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_ADRS[9]_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_ADRS[9]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[0]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[0]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[10]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[10]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[10]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[11]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[11]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[11]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[12]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[12]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[12]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[13]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[13]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[13]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[14]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[14]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[14]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[15]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[15]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[16]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[16]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[16]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[17]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[17]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[17]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[18]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[18]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[18]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[19]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[19]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[19]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[1]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[1]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[20]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[20]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[20]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[21]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[21]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[21]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[22]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[22]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[23]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[23]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[23]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[24]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[24]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[24]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[25]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[25]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[25]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[26]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[26]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[26]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[27]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[27]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[27]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[28]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[28]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[28]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[29]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[29]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[29]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[2]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[2]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[30]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[30]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[30]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[31]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[31]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[3]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[3]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[4]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[4]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[5]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[5]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[6]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[6]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[7]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[7]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[8]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[8]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[8]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_LEN[9]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_LEN[9]_i_2/O, cell ddr4_test_inst/nolabel_line268/RD_LEN[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#65 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/RD_START_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/RD_START_i_3/O, cell ddr4_test_inst/nolabel_line268/RD_START_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#66 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[0]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[0]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[0]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#67 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[10]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[10]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[10]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#68 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[11]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[11]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[11]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#69 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[12]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[12]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[12]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#70 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[13]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[13]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[13]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#71 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[14]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[14]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[14]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#72 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[15]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[15]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[15]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#73 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[16]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[16]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[16]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#74 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[17]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[17]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[17]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#75 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[18]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[18]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[18]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#76 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[19]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[19]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[19]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#77 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[1]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[1]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[1]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#78 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[20]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[20]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[20]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#79 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[21]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[21]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[21]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#80 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[22]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[22]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[22]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#81 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[23]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[23]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[23]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#82 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[24]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[24]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[24]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#83 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[25]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[25]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[25]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#84 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[26]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[26]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[26]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#85 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[27]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[27]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[27]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#86 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[28]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[28]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[28]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#87 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[29]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[29]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[29]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#88 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[2]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[2]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[2]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#89 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[30]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[30]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[30]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#90 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[31]_i_4_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[31]_i_4/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[31]_i_4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#91 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[3]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[3]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[3]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#92 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[4]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[4]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[4]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#93 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[5]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[5]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[5]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#94 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[6]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[6]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[6]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#95 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[7]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[7]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[7]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#96 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[8]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[8]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[8]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#97 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_ADRS[9]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_ADRS[9]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_ADRS[9]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#98 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[0]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[0]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[0]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#99 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[10]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[10]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[10]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#100 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[11]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[11]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[11]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#101 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[12]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[12]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[12]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#102 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[13]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[13]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[13]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#103 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[14]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[14]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[14]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#104 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[15]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[15]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[15]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#105 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[16]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[16]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[16]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#106 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[17]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[17]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[17]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#107 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[18]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[18]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[18]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#108 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[19]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[19]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[19]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#109 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[1]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[1]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[1]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#110 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[20]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[20]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[20]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#111 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[21]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[21]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[21]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#112 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[22]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[22]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[22]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#113 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[23]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[23]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[23]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#114 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[24]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[24]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[24]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#115 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[25]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[25]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[25]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#116 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[26]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[26]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[26]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#117 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[27]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[27]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[27]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#118 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[28]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[28]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[28]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#119 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[29]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[29]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[29]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#120 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[2]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[2]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[2]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#121 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[30]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[30]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[30]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#122 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[31]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[31]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[31]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#123 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[32]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[32]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[32]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#124 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[33]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[33]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[33]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#125 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[34]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[34]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[34]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#126 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[35]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[35]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[35]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#127 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[36]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[36]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[36]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#128 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[37]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[37]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[37]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#129 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[38]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[38]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[38]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#130 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[39]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[39]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[39]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#131 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[3]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[3]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[3]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#132 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[40]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[40]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[40]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#133 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[41]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[41]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[41]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#134 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[42]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[42]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[42]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#135 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[43]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[43]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[43]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#136 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[44]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[44]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[44]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#137 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[45]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[45]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[45]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#138 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[46]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[46]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[46]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#139 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[47]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[47]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[47]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#140 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[48]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[48]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[48]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#141 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[49]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[49]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[49]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#142 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[4]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[4]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[4]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#143 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[50]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[50]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[50]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#144 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[51]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[51]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[51]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#145 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[52]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[52]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[52]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#146 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[53]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[53]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[53]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#147 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[54]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[54]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[54]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#148 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[55]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[55]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[55]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#149 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[56]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[56]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[56]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#150 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[57]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[57]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[57]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#151 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[58]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[58]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[58]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#152 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[59]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[59]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[59]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#153 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[5]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[5]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[5]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#154 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[60]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[60]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[60]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#155 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[61]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[61]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[61]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#156 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[62]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[62]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[62]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#157 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[63]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[63]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[63]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#158 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[6]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[6]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[6]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#159 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[7]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[7]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[7]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#160 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[8]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[8]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[8]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#161 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[9]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[9]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[9]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#162 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[0]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[0]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#163 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[10]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[10]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[10]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#164 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[11]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[11]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[11]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#165 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[12]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[12]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[12]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#166 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[13]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[13]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[13]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#167 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[14]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[14]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[14]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#168 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[15]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[15]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#169 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[16]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[16]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[16]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#170 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[17]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[17]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[17]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#171 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[18]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[18]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[18]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#172 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[19]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[19]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[19]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#173 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[1]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[1]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#174 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[20]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[20]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[20]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#175 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[21]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[21]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[21]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#176 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[22]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[22]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#177 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[23]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[23]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[23]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#178 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[24]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[24]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[24]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#179 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[25]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[25]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[25]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#180 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[26]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[26]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[26]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#181 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[27]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[27]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[27]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#182 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[28]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[28]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[28]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#183 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[29]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[29]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[29]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#184 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[2]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[2]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#185 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[30]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[30]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[30]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#186 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[31]_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[31]_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[31]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#187 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[3]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[3]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#188 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[4]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[4]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#189 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[5]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[5]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#190 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[6]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[6]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#191 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[7]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[7]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#192 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[8]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[8]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[8]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#193 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_LEN[9]_i_2_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_LEN[9]_i_2/O, cell ddr4_test_inst/nolabel_line268/WR_LEN[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#194 Warning
Gated clock check  
Net ddr4_test_inst/nolabel_line268/WR_START_i_3_n_0 is a gated clock net sourced by a combinational pin ddr4_test_inst/nolabel_line268/WR_START_i_3/O, cell ddr4_test_inst/nolabel_line268/WR_START_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
143 net(s) have no routable loads. The problem bus(es) and/or net(s) are fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/ENA_dly_D, ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg[1], ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1], ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg[1], ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg[1], ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg[1], ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg[1], ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg[1], ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg[1] (the first 15 of 141 listed).
Related violations: <none>


