// Generated by CIRCT unknown git version
module fm_dispatch(	// file.cleaned.mlir:2:3
  input         clk_core,	// file.cleaned.mlir:2:29
                rst_x,	// file.cleaned.mlir:2:48
                i_req,	// file.cleaned.mlir:2:64
                i_wr,	// file.cleaned.mlir:2:80
  input  [23:0] i_adrs,	// file.cleaned.mlir:2:95
  input  [3:0]  i_be,	// file.cleaned.mlir:2:113
  input  [31:0] i_wd,	// file.cleaned.mlir:2:128
  input         i_ack_sys,	// file.cleaned.mlir:2:144
                i_ack_3d,	// file.cleaned.mlir:2:164
                i_rstr_sys,	// file.cleaned.mlir:2:183
                i_rstr_3d,	// file.cleaned.mlir:2:204
  input  [31:0] i_rd_sys,	// file.cleaned.mlir:2:224
                i_rd_3d,	// file.cleaned.mlir:2:244
  input  [7:0]  i_wb_dat,	// file.cleaned.mlir:2:263
  input         i_wb_ack,	// file.cleaned.mlir:2:282
  output        o_ack,	// file.cleaned.mlir:2:302
                o_rstr,	// file.cleaned.mlir:2:318
  output [31:0] o_rd,	// file.cleaned.mlir:2:335
  output        o_req_sys,	// file.cleaned.mlir:2:351
                o_req_3d,	// file.cleaned.mlir:2:371
                o_wr,	// file.cleaned.mlir:2:390
  output [21:0] o_adrs,	// file.cleaned.mlir:2:405
  output [3:0]  o_be,	// file.cleaned.mlir:2:423
  output [31:0] o_wd,	// file.cleaned.mlir:2:438
  output [2:0]  o_wb_adr,	// file.cleaned.mlir:2:454
  output [7:0]  o_wb_dat,	// file.cleaned.mlir:2:473
  output        o_wb_we,	// file.cleaned.mlir:2:492
                o_wb_stb,	// file.cleaned.mlir:2:510
                o_wb_cyc	// file.cleaned.mlir:2:529
);

  wire _GEN;	// file.cleaned.mlir:28:11
  wire w_sys_hit = i_adrs[9:8] == 2'h0;	// file.cleaned.mlir:6:14, :8:10, :9:10
  wire w_i2c_hit = i_adrs[9:8] == 2'h1;	// file.cleaned.mlir:5:14, :8:10, :10:10
  wire _GEN_0 = i_req & w_i2c_hit;	// file.cleaned.mlir:10:10, :26:11
  assign _GEN = _GEN_0 & ~i_wr & i_wb_ack;	// file.cleaned.mlir:26:11, :27:11, :28:11
  assign o_ack = w_sys_hit & i_ack_sys | w_i2c_hit & i_wb_ack | i_adrs[9] & i_ack_3d;	// file.cleaned.mlir:9:10, :10:10, :11:10, :12:10, :13:10, :14:10, :15:10, :29:5
  assign o_rstr = i_rstr_sys | i_rstr_3d | _GEN;	// file.cleaned.mlir:16:10, :28:11, :29:5
  assign o_rd =
    i_rstr_sys ? i_rd_sys : i_rstr_3d ? i_rd_3d : _GEN ? {24'h0, i_wb_dat} : 32'h0;	// file.cleaned.mlir:3:15, :7:15, :17:10, :18:11, :19:11, :20:11, :28:11, :29:5
  assign o_req_sys = i_req & w_sys_hit;	// file.cleaned.mlir:9:10, :21:11, :29:5
  assign o_req_3d = i_req & i_adrs[9];	// file.cleaned.mlir:11:10, :22:11, :29:5
  assign o_wr = i_wr;	// file.cleaned.mlir:29:5
  assign o_adrs = i_adrs[21:0];	// file.cleaned.mlir:23:11, :29:5
  assign o_be = i_be;	// file.cleaned.mlir:29:5
  assign o_wd = i_wd;	// file.cleaned.mlir:29:5
  assign o_wb_adr = i_adrs[4:2];	// file.cleaned.mlir:24:11, :29:5
  assign o_wb_dat = i_wd[7:0];	// file.cleaned.mlir:25:11, :29:5
  assign o_wb_we = i_wr;	// file.cleaned.mlir:29:5
  assign o_wb_stb = _GEN_0;	// file.cleaned.mlir:26:11, :29:5
  assign o_wb_cyc = _GEN_0;	// file.cleaned.mlir:26:11, :29:5
endmodule

