<HTML>
<HEAD>
<TITLE>Lattice TCL Log</TITLE>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="pn241118021052"></A><B><U><big>pn241118021052</big></U></B>
#Start recording tcl command: 11/18/2024 01:19:25
#Project Location: C:/Users/hheathwood/Desktop/Project/FPGA_Design; Project name: FPGA_Design
prj_create -name "FPGA_Design" -impl "impl_1" -dev iCE40UP5K-SG48I -performance "High-Performance_1.2V" -synthesis "lse"
prj_save 
prj_add_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/top.sv"
prj_add_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/control_FSM.sv"
prj_add_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/sendFSM.sv"
prj_add_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/SPI_FSM.sv"
prj_remove_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/sendFSM.sv"
prj_add_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/send_FSM.sv"
prj_add_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/SPI_sync_FSM.sv"
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
prj_remove_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/top.sv" "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/control_FSM.sv" "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/SPI_FSM.sv" "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/send_FSM.sv" "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/SPI_sync_FSM.sv"
prj_add_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/control_FSM.sv" "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/send_FSM.sv" "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/sendFSM.sv" "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/SPI_FSM.sv" "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/SPI_sync_FSM.sv" "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/top.sv"
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
#Stop recording: 11/18/2024 02:10:52



<A name="pn241125022502"></A><B><U><big>pn241125022502</big></U></B>
#Start recording tcl command: 11/19/2024 15:12:18
#Project Location: C:/Users/hheathwood/Desktop/Project/FPGA_Design; Project name: FPGA_Design
prj_open "C:/Users/hheathwood/Desktop/Project/FPGA_Design/FPGA_Design.rdf"
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
#Stop recording: 11/25/2024 02:25:02



<A name="pn241126125746"></A><B><U><big>pn241126125746</big></U></B>
#Start recording tcl command: 11/26/2024 12:47:52
#Project Location: C:/Users/hheathwood/Desktop/Project/FPGA_Design; Project name: FPGA_Design
prj_open "C:/Users/hheathwood/Desktop/Project/FPGA_Design/FPGA_Design.rdf"
prj_run Synthesis -impl impl_1
#Stop recording: 11/26/2024 12:57:46



<A name="pn241201031011"></A><B><U><big>pn241201031011</big></U></B>
#Start recording tcl command: 11/30/2024 23:16:35
#Project Location: C:/Users/hheathwood/Desktop/Project/FPGA_Design; Project name: FPGA_Design
prj_open "C:/Users/hheathwood/Desktop/Project/FPGA_Design/FPGA_Design.rdf"
prj_disable_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/sendFSM.sv"
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
#Stop recording: 12/1/2024 03:10:11



<A name="pn241201190850"></A><B><U><big>pn241201190850</big></U></B>
#Start recording tcl command: 12/1/2024 17:42:30
#Project Location: C:/Users/hheathwood/Desktop/Project/FPGA_Design; Project name: FPGA_Design
prj_open "C:/Users/hheathwood/Desktop/Project/FPGA_Design/FPGA_Design.rdf"
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
#Stop recording: 12/1/2024 19:08:50



<A name="pn241203032134"></A><B><U><big>pn241203032134</big></U></B>
#Start recording tcl command: 12/2/2024 21:34:17
#Project Location: C:/Users/hheathwood/Desktop/Project/FPGA_Design; Project name: FPGA_Design
prj_open "C:/Users/hheathwood/Desktop/Project/FPGA_Design/FPGA_Design.rdf"
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_add_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/project_pins.pdc"
prj_enable_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/project_pins.pdc"
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
prj_remove_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/sendFSM.sv"
#Stop recording: 12/3/2024 03:21:34



<A name="pn241204013812"></A><B><U><big>pn241204013812</big></U></B>
#Start recording tcl command: 12/3/2024 17:04:33
#Project Location: C:/Users/hheathwood/Desktop/Project/FPGA_Design; Project name: FPGA_Design
prj_open "C:/Users/hheathwood/Desktop/Project/FPGA_Design/FPGA_Design.rdf"
prj_run Synthesis -impl impl_1
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
#Stop recording: 12/4/2024 01:38:12



</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#pn241118021052>pn241118021052</A></LI>
<LI><A href=#pn241125022502>pn241125022502</A></LI>
<LI><A href=#pn241126125746>pn241126125746</A></LI>
<LI><A href=#pn241201031011>pn241201031011</A></LI>
<LI><A href=#pn241201190850>pn241201190850</A></LI>
<LI><A href=#pn241203032134>pn241203032134</A></LI>
<LI><A href=#pn241204013812>pn241204013812</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

