Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sun Dec 25 15:36:09 2022
| Host             : DESKTOP-FD2K84H running 64-bit major release  (build 9200)
| Command          : report_power -file riscv_pipelined_top_power_routed.rpt -pb riscv_pipelined_top_power_summary_routed.pb -rpx riscv_pipelined_top_power_routed.rpx
| Design           : riscv_pipelined_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 135.445 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 134.648                           |
| Device Static (W)        | 0.797                             |
| Effective TJA (C/W)      | 4.6                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    51.058 |    17504 |       --- |             --- |
|   LUT as Logic |    48.573 |     5000 |     63400 |            7.89 |
|   F7/F8 Muxes  |     1.787 |     2023 |     63400 |            3.19 |
|   Register     |     0.385 |    10022 |    126800 |            7.90 |
|   CARRY4       |     0.289 |       63 |     15850 |            0.40 |
|   BUFG         |     0.024 |        8 |        32 |           25.00 |
|   Others       |     0.000 |       19 |       --- |             --- |
| Signals        |    83.343 |    13340 |       --- |             --- |
| Block RAM      |     0.235 |      0.5 |       135 |            0.37 |
| I/O            |     0.012 |       19 |       210 |            9.05 |
| Static Power   |     0.797 |          |           |                 |
| Total          |   135.445 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   135.194 |     134.631 |      0.563 |
| Vccaux    |       1.800 |     0.093 |       0.000 |      0.093 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.034 |       0.016 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| riscv_pipelined_top      |   134.648 |
|   i_adder                |     0.150 |
|   i_clock_div            |     0.102 |
|   i_csr_regs             |     0.790 |
|     i_csr_ops            |     0.052 |
|   i_data_mem             |    18.924 |
|   i_imm_generator        |    <0.001 |
|   i_lsu                  |    10.583 |
|   i_mux_branch_pc        |     3.369 |
|   i_mux_csr              |     0.608 |
|   i_mux_forward_a        |     2.824 |
|   i_mux_forward_b        |     2.931 |
|   i_mux_i_type           |     4.747 |
|   i_mux_wb               |     3.770 |
|   i_pc                   |     0.244 |
|   i_pipeline_reg_1       |    27.906 |
|   i_pipeline_reg_2       |    46.375 |
|   i_reg_file             |     9.699 |
|   i_ssd                  |     0.101 |
|   xpm_memory_spram_inst  |     0.416 |
|     xpm_memory_base_inst |     0.416 |
+--------------------------+-----------+


