vhdl work "E:\Facultate\1.2\Proiectare Logica\Lab\bilet_21\bilet_21.vhd"
