// Seed: 517813002
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic [-1 : 1] id_13 = id_4 == -1 * id_7 + id_9;
endmodule
module module_1 #(
    parameter id_8 = 32'd51,
    parameter id_9 = 32'd49
) (
    output supply1 id_0
    , id_13,
    input wire id_1,
    input tri1 id_2
    , id_14,
    output tri1 id_3,
    output uwire id_4,
    output tri id_5,
    output supply1 id_6,
    input wor id_7,
    input wor _id_8,
    input tri1 _id_9,
    input wand id_10,
    input tri id_11
);
  logic [id_8 : id_9  +  id_9] id_15 = id_7;
  parameter id_16 = -1'b0;
  module_0 modCall_1 (
      id_16,
      id_13,
      id_13,
      id_13,
      id_14,
      id_15,
      id_14,
      id_14,
      id_13,
      id_15,
      id_13,
      id_16
  );
  logic id_17;
  ;
endmodule
