#Fabric Core Inserter Project File
#Generated by Fabric Inserter (version 2022.2-SP4.2 build 132111) at Wed Sep 13 16:29:53 2023
Project.type=inserter
Project.device.designInputFile=E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_lcd/prj/synthesize/ov5640_lcd_syn.adf
Project.device.ScanChain=1
Project.device.UserJtag=0
Project.Architecture=1 1 1 
Project.unit.dimension=1
Project.unit<0>.clockChannel=u_ddr3_ctrl_top/ui_clk
Project.unit<0>.clockEdge=Rising
Project.unit<0>.ramType=1
Project.unit<0>.dataDepth=16384
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.enablePowerOnInitData=false
Project.unit<0>.enableStorageQualification=false
Project.unit<0>.triggerSequencerLevels=1
Project.unit<0>.enableMultiWindow=false
Project.unit<0>.triggerPortCount=1
Project.unit<0>.triggerChannel<0><0>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/raddr_rst_h
Project.unit<0>.triggerChannel<0><1>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/raddr_rst_h_cnt[0]
Project.unit<0>.triggerChannel<0><2>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/raddr_rst_h_cnt[1]
Project.unit<0>.triggerChannel<0><3>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/raddr_rst_h_cnt[2]
Project.unit<0>.triggerChannel<0><4>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/raddr_rst_h_cnt[3]
Project.unit<0>.triggerChannel<0><5>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/raddr_rst_h_cnt[4]
Project.unit<0>.triggerChannel<0><6>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/raddr_rst_h_cnt[5]
Project.unit<0>.triggerChannel<0><7>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/raddr_rst_h_cnt[6]
Project.unit<0>.triggerChannel<0><8>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/raddr_rst_h_cnt[7]
Project.unit<0>.triggerChannel<0><9>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/raddr_rst_h_cnt[8]
Project.unit<0>.triggerChannel<0><10>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/raddr_rst_h_cnt[9]
Project.unit<0>.triggerChannel<0><11>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/raddr_rst_h_cnt[10]
Project.unit<0>.triggerChannel<0><12>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/state_cnt[0]
Project.unit<0>.triggerChannel<0><13>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/state_cnt[1]
Project.unit<0>.triggerChannel<0><14>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/state_cnt[2]
Project.unit<0>.triggerChannel<0><15>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/state_cnt[3]
Project.unit<0>.triggerChannel<0><16>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_load_d0
Project.unit<0>.triggerChannel<0><17>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_load_d1
Project.unit<0>.triggerChannel<0><18>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0
Project.unit<0>.triggerChannel<0><19>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d1
Project.unit<0>.triggerChannel<0><20>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_end
Project.unit<0>.triggerChannel<0><21>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_end
Project.unit<0>.triggerChannel<0><22>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/waddr_page
Project.unit<0>.triggerChannel<0><23>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/raddr_page
Project.unit<0>.triggerChannel<0><24>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_rst
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCountWidth<0>=0
Project.unit<0>.triggerMatchType<0>=1
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortWidth<0>=25
Project.unit<0>.triggerBus<0><1><11>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/raddr_rst_h_cnt
Project.unit<0>.triggerBus<0><12><15>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/state_cnt
Project.unit<0>.busInserter<0><1/2/3/4/5/6/7/8/9/10/11>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/raddr_rst_h_cnt
Project.unit<0>.busInserter<1><12/13/14/15>=u_ddr3_ctrl_top/u_ddr3_rw_ctrl/state_cnt
