{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 15741, "design__instance__area": 149915, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 186, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 224, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 20, "power__internal__total": 0.0160200335085392, "power__switching__total": 0.007519756443798542, "power__leakage__total": 1.6030364236030437e-07, "power__total": 0.023539949208498, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.3418416479973408, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.32881717723789605, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.31270287244680617, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.5929694680888034, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.312703, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 4.78215, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 448, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 224, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 53, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.39355494976851296, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.37505197231681014, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.5728486735998616, "timing__setup__ws__corner:nom_ss_100C_1v60": -1.7172725949543248, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -44.598637156789806, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -1.7172725949543248, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.876548, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 0.452258, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 106, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 224, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 17, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3143928817382629, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3041942617233171, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10884560227879944, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.29851633121462, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.108846, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 6.491575, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 471, "design__max_fanout_violation__count": 224, "design__max_cap_violation__count": 66, "clock__skew__worst_hold": -0.306134598558331, "clock__skew__worst_setup": 0.2973080477071729, "timing__hold__ws": 0.10540635329584702, "timing__setup__ws": -2.1316184976039723, "timing__hold__tns": 0, "timing__setup__tns": -57.541876892028256, "timing__hold__wns": 0, "timing__setup__wns": -2.1316184976039723, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.105406, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 97, "timing__setup_r2r__ws": -0.200966, "timing__setup_r2r_vio__count": 1, "design__die__bbox": "0.0 0.0 467.655 478.375", "design__core__bbox": "5.52 10.88 461.84 465.12", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 78, "design__die__area": 223714, "design__core__area": 207279, "design__instance__count__stdcell": 15741, "design__instance__area__stdcell": 149915, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.723253, "design__instance__utilization__stdcell": 0.723253, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 11547024, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 334713, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2304, "antenna__violating__nets": 47, "antenna__violating__pins": 53, "route__antenna_violation__count": 47, "route__net": 12639, "route__net__special": 2, "route__drc_errors__iter:1": 9399, "route__wirelength__iter:1": 438839, "route__drc_errors__iter:2": 2672, "route__wirelength__iter:2": 433465, "route__drc_errors__iter:3": 2561, "route__wirelength__iter:3": 431666, "route__drc_errors__iter:4": 447, "route__wirelength__iter:4": 431090, "route__drc_errors__iter:5": 87, "route__wirelength__iter:5": 431026, "route__drc_errors__iter:6": 11, "route__wirelength__iter:6": 431040, "route__drc_errors__iter:7": 0, "route__wirelength__iter:7": 431043, "route__drc_errors": 0, "route__wirelength": 431043, "route__vias": 87397, "route__vias__singlecut": 87397, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1089.57, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 197, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 197, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 197, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 160, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 224, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 5, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.33017897683841557, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.3188317200497069, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31037340243065575, "timing__setup__ws__corner:min_tt_025C_1v80": 2.8387524245883764, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.310373, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 5.212786, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 197, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 405, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 224, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 28, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.37602197420085864, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.35990719756496997, "timing__hold__ws__corner:min_ss_100C_1v60": 0.6611911205692247, "timing__setup__ws__corner:min_ss_100C_1v60": -1.295035226822456, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -32.188666865248564, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -1.295035226822456, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.865096, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 1.238598, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 197, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 79, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 224, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 4, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.306134598558331, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2973080477071729, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10540635329584702, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.466694696098088, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.105406, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 6.77704, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 197, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 244, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 224, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 30, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.3549342864524254, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3397084654174955, "timing__hold__ws__corner:max_tt_025C_1v80": 0.31508141432203285, "timing__setup__ws__corner:max_tt_025C_1v80": 2.3470137608817123, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.315081, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 4.410912, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 197, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 471, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 224, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 66, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.41149126937242086, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3902602518274549, "timing__hold__ws__corner:max_ss_100C_1v60": 0.48606675615804645, "timing__setup__ws__corner:max_ss_100C_1v60": -2.1316184976039723, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -57.541876892028256, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -2.1316184976039723, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.887211, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 33, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -0.200966, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 1, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 197, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 141, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 224, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 26, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3246343008520185, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.312658380257836, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11067846952199013, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.1156386130693905, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.110678, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 6.237817, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 197, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 197, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79814, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79968, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00186153, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00152936, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000309509, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00152936, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000318, "ir__drop__worst": 0.00186, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}