{"vcs1":{"timestamp_begin":1731566153.423167067, "rt":2.52, "ut":0.91, "st":0.22}}
{"vcselab":{"timestamp_begin":1731566156.017691781, "rt":1.38, "ut":0.29, "st":0.09}}
{"link":{"timestamp_begin":1731566157.469808926, "rt":0.36, "ut":0.13, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731566152.834855791}
{"VCS_COMP_START_TIME": 1731566152.834855791}
{"VCS_COMP_END_TIME": 1731566163.384717591}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 332400}}
{"stitch_vcselab": {"peak_mem": 231548}}
