<dec f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='158' type='CodeGenOpt::Level llvm::TargetPassConfig::getOptLevel() const'/>
<use f='llvm/llvm/lib/CodeGen/MachineBlockPlacement.cpp' l='3331' u='c' c='_ZN12_GLOBAL__N_121MachineBlockPlacement20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='297' u='c' c='_ZN12_GLOBAL__N_115PostRAScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<def f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='588' ll='590' type='CodeGenOpt::Level llvm::TargetPassConfig::getOptLevel() const'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='806' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='858' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='861' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='896' u='c' c='_ZN4llvm16TargetPassConfig27addPassesToHandleExceptionsEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='903' u='c' c='_ZN4llvm16TargetPassConfig27addPassesToHandleExceptionsEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='925' u='c' c='_ZN4llvm16TargetPassConfig17addCodeGenPrepareEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1083' u='c' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1115' u='c' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1126' u='c' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1141' u='c' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1156' u='c' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1179' u='c' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1253' u='c' c='_ZNK4llvm16TargetPassConfig19getOptimizeRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='544' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='549' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='556' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig15addIRTranslatorEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='561' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig23addPreLegalizeMachineIREv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='571' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig19addPreRegBankSelectEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='588' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig26addGlobalInstructionSelectEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='819' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig20addEarlyCSEOrGVNPassEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='920' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='953' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='975' u='c' c='_ZN12_GLOBAL__N_114R600PassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1087' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig15addIRTranslatorEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1092' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig23addPreLegalizeMachineIREv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1103' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig19addPreRegBankSelectEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1173' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1191' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='423' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='436' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig17addCodeGenPrepareEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='470' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='475' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig15addIRTranslatorEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='495' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='509' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='521' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='539' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='557' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/AVR/AVRTargetMachine.cpp' l='102' u='c' c='_ZN4llvm12_GLOBAL__N_113AVRPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/BPF/BPFTargetMachine.cpp' l='173' u='c' c='_ZN12_GLOBAL__N_113BPFPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='333' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='365' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='370' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='403' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='418' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='430' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='436' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430TargetMachine.cpp' l='78' u='c' c='_ZN12_GLOBAL__N_116MSP430PassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='270' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='271' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='319' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig15addIRTranslatorEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='241' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig20addEarlyCSEOrGVNPassEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='296' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='304' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='323' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='335' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='350' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='448' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='451' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='468' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='482' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig25addMachineSSAOptimizationEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='491' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig25addMachineSSAOptimizationEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='502' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='520' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='525' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='533' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVTargetMachine.cpp' l='162' u='c' c='_ZN12_GLOBAL__N_115RISCVPassConfig15addIRTranslatorEv'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='233' u='c' c='_ZN12_GLOBAL__N_117SystemZPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='242' u='c' c='_ZN12_GLOBAL__N_117SystemZPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='244' u='c' c='_ZN12_GLOBAL__N_117SystemZPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='266' u='c' c='_ZN12_GLOBAL__N_117SystemZPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='271' u='c' c='_ZN12_GLOBAL__N_117SystemZPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='279' u='c' c='_ZN12_GLOBAL__N_117SystemZPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='305' u='c' c='_ZN12_GLOBAL__N_117SystemZPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='312' u='c' c='_ZN12_GLOBAL__N_117SystemZPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='373' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='403' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='458' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='496' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='440' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='444' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='452' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig15addIRTranslatorEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='488' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='500' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='516' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='523' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='532' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreTargetMachine.cpp' l='97' u='c' c='_ZN12_GLOBAL__N_115XCorePassConfig15addInstSelectorEv'/>
