
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tfmtodit_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010d8 <.init>:
  4010d8:	stp	x29, x30, [sp, #-16]!
  4010dc:	mov	x29, sp
  4010e0:	bl	401430 <feof@plt+0x60>
  4010e4:	ldp	x29, x30, [sp], #16
  4010e8:	ret

Disassembly of section .plt:

00000000004010f0 <_Znam@plt-0x20>:
  4010f0:	stp	x16, x30, [sp, #-16]!
  4010f4:	adrp	x16, 416000 <_ZdlPvm@@Base+0x113ac>
  4010f8:	ldr	x17, [x16, #4088]
  4010fc:	add	x16, x16, #0xff8
  401100:	br	x17
  401104:	nop
  401108:	nop
  40110c:	nop

0000000000401110 <_Znam@plt>:
  401110:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401114:	ldr	x17, [x16]
  401118:	add	x16, x16, #0x0
  40111c:	br	x17

0000000000401120 <fputs@plt>:
  401120:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401124:	ldr	x17, [x16, #8]
  401128:	add	x16, x16, #0x8
  40112c:	br	x17

0000000000401130 <fread@plt>:
  401130:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401134:	ldr	x17, [x16, #16]
  401138:	add	x16, x16, #0x10
  40113c:	br	x17

0000000000401140 <puts@plt>:
  401140:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401144:	ldr	x17, [x16, #24]
  401148:	add	x16, x16, #0x18
  40114c:	br	x17

0000000000401150 <ungetc@plt>:
  401150:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401154:	ldr	x17, [x16, #32]
  401158:	add	x16, x16, #0x20
  40115c:	br	x17

0000000000401160 <strlen@plt>:
  401160:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401164:	ldr	x17, [x16, #40]
  401168:	add	x16, x16, #0x28
  40116c:	br	x17

0000000000401170 <fprintf@plt>:
  401170:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401174:	ldr	x17, [x16, #48]
  401178:	add	x16, x16, #0x30
  40117c:	br	x17

0000000000401180 <putc@plt>:
  401180:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401184:	ldr	x17, [x16, #56]
  401188:	add	x16, x16, #0x38
  40118c:	br	x17

0000000000401190 <fclose@plt>:
  401190:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401194:	ldr	x17, [x16, #64]
  401198:	add	x16, x16, #0x40
  40119c:	br	x17

00000000004011a0 <memcmp@plt>:
  4011a0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4011a4:	ldr	x17, [x16, #72]
  4011a8:	add	x16, x16, #0x48
  4011ac:	br	x17

00000000004011b0 <strtol@plt>:
  4011b0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4011b4:	ldr	x17, [x16, #80]
  4011b8:	add	x16, x16, #0x50
  4011bc:	br	x17

00000000004011c0 <free@plt>:
  4011c0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4011c4:	ldr	x17, [x16, #88]
  4011c8:	add	x16, x16, #0x58
  4011cc:	br	x17

00000000004011d0 <strchr@plt>:
  4011d0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4011d4:	ldr	x17, [x16, #96]
  4011d8:	add	x16, x16, #0x60
  4011dc:	br	x17

00000000004011e0 <_exit@plt>:
  4011e0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4011e4:	ldr	x17, [x16, #104]
  4011e8:	add	x16, x16, #0x68
  4011ec:	br	x17

00000000004011f0 <freopen@plt>:
  4011f0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4011f4:	ldr	x17, [x16, #112]
  4011f8:	add	x16, x16, #0x70
  4011fc:	br	x17

0000000000401200 <strerror@plt>:
  401200:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401204:	ldr	x17, [x16, #120]
  401208:	add	x16, x16, #0x78
  40120c:	br	x17

0000000000401210 <strcpy@plt>:
  401210:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401214:	ldr	x17, [x16, #128]
  401218:	add	x16, x16, #0x80
  40121c:	br	x17

0000000000401220 <strtok@plt>:
  401220:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401224:	ldr	x17, [x16, #136]
  401228:	add	x16, x16, #0x88
  40122c:	br	x17

0000000000401230 <atan2@plt>:
  401230:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401234:	ldr	x17, [x16, #144]
  401238:	add	x16, x16, #0x90
  40123c:	br	x17

0000000000401240 <__libc_start_main@plt>:
  401240:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401244:	ldr	x17, [x16, #152]
  401248:	add	x16, x16, #0x98
  40124c:	br	x17

0000000000401250 <getc@plt>:
  401250:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401254:	ldr	x17, [x16, #160]
  401258:	add	x16, x16, #0xa0
  40125c:	br	x17

0000000000401260 <strncmp@plt>:
  401260:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401264:	ldr	x17, [x16, #168]
  401268:	add	x16, x16, #0xa8
  40126c:	br	x17

0000000000401270 <fputc@plt>:
  401270:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401274:	ldr	x17, [x16, #176]
  401278:	add	x16, x16, #0xb0
  40127c:	br	x17

0000000000401280 <__ctype_b_loc@plt>:
  401280:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401284:	ldr	x17, [x16, #184]
  401288:	add	x16, x16, #0xb8
  40128c:	br	x17

0000000000401290 <__isoc99_sscanf@plt>:
  401290:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401294:	ldr	x17, [x16, #192]
  401298:	add	x16, x16, #0xc0
  40129c:	br	x17

00000000004012a0 <fflush@plt>:
  4012a0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4012a4:	ldr	x17, [x16, #200]
  4012a8:	add	x16, x16, #0xc8
  4012ac:	br	x17

00000000004012b0 <strrchr@plt>:
  4012b0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4012b4:	ldr	x17, [x16, #208]
  4012b8:	add	x16, x16, #0xd0
  4012bc:	br	x17

00000000004012c0 <_ZdaPv@plt>:
  4012c0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4012c4:	ldr	x17, [x16, #216]
  4012c8:	add	x16, x16, #0xd8
  4012cc:	br	x17

00000000004012d0 <__errno_location@plt>:
  4012d0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4012d4:	ldr	x17, [x16, #224]
  4012d8:	add	x16, x16, #0xe0
  4012dc:	br	x17

00000000004012e0 <fopen@plt>:
  4012e0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4012e4:	ldr	x17, [x16, #232]
  4012e8:	add	x16, x16, #0xe8
  4012ec:	br	x17

00000000004012f0 <__cxa_throw_bad_array_new_length@plt>:
  4012f0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4012f4:	ldr	x17, [x16, #240]
  4012f8:	add	x16, x16, #0xf0
  4012fc:	br	x17

0000000000401300 <strcmp@plt>:
  401300:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401304:	ldr	x17, [x16, #248]
  401308:	add	x16, x16, #0xf8
  40130c:	br	x17

0000000000401310 <fgets@plt>:
  401310:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401314:	ldr	x17, [x16, #256]
  401318:	add	x16, x16, #0x100
  40131c:	br	x17

0000000000401320 <write@plt>:
  401320:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401324:	ldr	x17, [x16, #264]
  401328:	add	x16, x16, #0x108
  40132c:	br	x17

0000000000401330 <malloc@plt>:
  401330:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401334:	ldr	x17, [x16, #272]
  401338:	add	x16, x16, #0x110
  40133c:	br	x17

0000000000401340 <abort@plt>:
  401340:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401344:	ldr	x17, [x16, #280]
  401348:	add	x16, x16, #0x118
  40134c:	br	x17

0000000000401350 <getenv@plt>:
  401350:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401354:	ldr	x17, [x16, #288]
  401358:	add	x16, x16, #0x120
  40135c:	br	x17

0000000000401360 <__gxx_personality_v0@plt>:
  401360:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401364:	ldr	x17, [x16, #296]
  401368:	add	x16, x16, #0x128
  40136c:	br	x17

0000000000401370 <exit@plt>:
  401370:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401374:	ldr	x17, [x16, #304]
  401378:	add	x16, x16, #0x130
  40137c:	br	x17

0000000000401380 <fwrite@plt>:
  401380:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401384:	ldr	x17, [x16, #312]
  401388:	add	x16, x16, #0x138
  40138c:	br	x17

0000000000401390 <_Unwind_Resume@plt>:
  401390:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401394:	ldr	x17, [x16, #320]
  401398:	add	x16, x16, #0x140
  40139c:	br	x17

00000000004013a0 <ferror@plt>:
  4013a0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4013a4:	ldr	x17, [x16, #328]
  4013a8:	add	x16, x16, #0x148
  4013ac:	br	x17

00000000004013b0 <__gmon_start__@plt>:
  4013b0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4013b4:	ldr	x17, [x16, #336]
  4013b8:	add	x16, x16, #0x150
  4013bc:	br	x17

00000000004013c0 <printf@plt>:
  4013c0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4013c4:	ldr	x17, [x16, #344]
  4013c8:	add	x16, x16, #0x158
  4013cc:	br	x17

00000000004013d0 <feof@plt>:
  4013d0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4013d4:	ldr	x17, [x16, #352]
  4013d8:	add	x16, x16, #0x160
  4013dc:	br	x17

Disassembly of section .text:

00000000004013e0 <_Znwm@@Base-0x3804>:
  4013e0:	mov	x29, #0x0                   	// #0
  4013e4:	mov	x30, #0x0                   	// #0
  4013e8:	mov	x5, x0
  4013ec:	ldr	x1, [sp]
  4013f0:	add	x2, sp, #0x8
  4013f4:	mov	x6, sp
  4013f8:	movz	x0, #0x0, lsl #48
  4013fc:	movk	x0, #0x0, lsl #32
  401400:	movk	x0, #0x40, lsl #16
  401404:	movk	x0, #0x2b44
  401408:	movz	x3, #0x0, lsl #48
  40140c:	movk	x3, #0x0, lsl #32
  401410:	movk	x3, #0x40, lsl #16
  401414:	movk	x3, #0x4cb8
  401418:	movz	x4, #0x0, lsl #48
  40141c:	movk	x4, #0x0, lsl #32
  401420:	movk	x4, #0x40, lsl #16
  401424:	movk	x4, #0x4d38
  401428:	bl	401240 <__libc_start_main@plt>
  40142c:	bl	401340 <abort@plt>
  401430:	adrp	x0, 416000 <_ZdlPvm@@Base+0x113ac>
  401434:	ldr	x0, [x0, #4064]
  401438:	cbz	x0, 401440 <feof@plt+0x70>
  40143c:	b	4013b0 <__gmon_start__@plt>
  401440:	ret
  401444:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  401448:	add	x0, x0, #0x278
  40144c:	adrp	x1, 417000 <_ZdlPvm@@Base+0x123ac>
  401450:	add	x1, x1, #0x278
  401454:	cmp	x0, x1
  401458:	b.eq	40148c <feof@plt+0xbc>  // b.none
  40145c:	stp	x29, x30, [sp, #-32]!
  401460:	mov	x29, sp
  401464:	adrp	x0, 404000 <feof@plt+0x2c30>
  401468:	ldr	x0, [x0, #3416]
  40146c:	str	x0, [sp, #24]
  401470:	mov	x1, x0
  401474:	cbz	x1, 401484 <feof@plt+0xb4>
  401478:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  40147c:	add	x0, x0, #0x278
  401480:	blr	x1
  401484:	ldp	x29, x30, [sp], #32
  401488:	ret
  40148c:	ret
  401490:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  401494:	add	x0, x0, #0x278
  401498:	adrp	x1, 417000 <_ZdlPvm@@Base+0x123ac>
  40149c:	add	x1, x1, #0x278
  4014a0:	sub	x0, x0, x1
  4014a4:	lsr	x1, x0, #63
  4014a8:	add	x0, x1, x0, asr #3
  4014ac:	cmp	xzr, x0, asr #1
  4014b0:	b.eq	4014e8 <feof@plt+0x118>  // b.none
  4014b4:	stp	x29, x30, [sp, #-32]!
  4014b8:	mov	x29, sp
  4014bc:	asr	x1, x0, #1
  4014c0:	adrp	x0, 404000 <feof@plt+0x2c30>
  4014c4:	ldr	x0, [x0, #3424]
  4014c8:	str	x0, [sp, #24]
  4014cc:	mov	x2, x0
  4014d0:	cbz	x2, 4014e0 <feof@plt+0x110>
  4014d4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  4014d8:	add	x0, x0, #0x278
  4014dc:	blr	x2
  4014e0:	ldp	x29, x30, [sp], #32
  4014e4:	ret
  4014e8:	ret
  4014ec:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  4014f0:	ldrb	w0, [x0, #648]
  4014f4:	cbnz	w0, 401518 <feof@plt+0x148>
  4014f8:	stp	x29, x30, [sp, #-16]!
  4014fc:	mov	x29, sp
  401500:	bl	401444 <feof@plt+0x74>
  401504:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  401508:	mov	w1, #0x1                   	// #1
  40150c:	strb	w1, [x0, #648]
  401510:	ldp	x29, x30, [sp], #16
  401514:	ret
  401518:	ret
  40151c:	stp	x29, x30, [sp, #-16]!
  401520:	mov	x29, sp
  401524:	bl	401490 <feof@plt+0xc0>
  401528:	ldp	x29, x30, [sp], #16
  40152c:	ret
  401530:	stp	x29, x30, [sp, #-16]!
  401534:	mov	x29, sp
  401538:	adrp	x1, 417000 <_ZdlPvm@@Base+0x123ac>
  40153c:	ldr	x2, [x1, #3640]
  401540:	adrp	x1, 404000 <feof@plt+0x2c30>
  401544:	add	x1, x1, #0xd68
  401548:	bl	401170 <fprintf@plt>
  40154c:	ldp	x29, x30, [sp], #16
  401550:	ret
  401554:	str	x1, [x0]
  401558:	ldr	w1, [x1]
  40155c:	str	w1, [x0, #8]
  401560:	mov	w1, #0xffffffff            	// #-1
  401564:	str	w1, [x0, #12]
  401568:	ret
  40156c:	ldr	w9, [x0, #8]
  401570:	ldr	x8, [x0]
  401574:	ldr	w4, [x8, #4]
  401578:	cmp	w9, w4
  40157c:	b.gt	4016c4 <feof@plt+0x2f4>
  401580:	mov	w11, #0xffffffff            	// #-1
  401584:	b	40165c <feof@plt+0x28c>
  401588:	ldr	w1, [x0, #8]
  40158c:	add	w1, w1, #0x1
  401590:	str	w1, [x0, #8]
  401594:	mov	w1, #0xffffffff            	// #-1
  401598:	str	w1, [x0, #12]
  40159c:	mov	w0, #0x1                   	// #1
  4015a0:	b	4016c0 <feof@plt+0x2f0>
  4015a4:	cmp	w4, #0x7f
  4015a8:	b.gt	401644 <feof@plt+0x274>
  4015ac:	add	w4, w4, #0x1
  4015b0:	add	w4, w4, w7
  4015b4:	str	w4, [x0, #12]
  4015b8:	ldr	w7, [x0, #12]
  4015bc:	sbfiz	x5, x7, #2, #32
  4015c0:	ldr	x6, [x8, #88]
  4015c4:	add	x10, x6, x5
  4015c8:	ldrb	w4, [x6, x5]
  4015cc:	cmp	w4, #0x80
  4015d0:	b.gt	4015a4 <feof@plt+0x1d4>
  4015d4:	ldrsb	w5, [x10, #2]
  4015d8:	tbz	w5, #31, 4015a4 <feof@plt+0x1d4>
  4015dc:	strb	w9, [x1]
  4015e0:	ldr	x5, [x0]
  4015e4:	ldrsw	x1, [x0, #12]
  4015e8:	ldr	x5, [x5, #88]
  4015ec:	add	x1, x5, x1, lsl #2
  4015f0:	ldrb	w1, [x1, #1]
  4015f4:	strb	w1, [x2]
  4015f8:	ldr	x5, [x0]
  4015fc:	ldrsw	x2, [x0, #12]
  401600:	ldr	x1, [x5, #88]
  401604:	add	x2, x1, x2, lsl #2
  401608:	ldrb	w1, [x2, #2]
  40160c:	sub	w1, w1, #0x80
  401610:	ldrb	w2, [x2, #3]
  401614:	add	w1, w2, w1, lsl #8
  401618:	ldr	x2, [x5, #96]
  40161c:	ldr	w1, [x2, w1, sxtw #2]
  401620:	str	w1, [x3]
  401624:	cmp	w4, #0x80
  401628:	b.eq	401588 <feof@plt+0x1b8>  // b.none
  40162c:	add	w4, w4, #0x1
  401630:	ldr	w1, [x0, #12]
  401634:	add	w4, w1, w4
  401638:	str	w4, [x0, #12]
  40163c:	mov	w0, #0x1                   	// #1
  401640:	b	4016c0 <feof@plt+0x2f0>
  401644:	str	w11, [x0, #12]
  401648:	add	w9, w9, #0x1
  40164c:	str	w9, [x0, #8]
  401650:	ldr	w4, [x8, #4]
  401654:	cmp	w4, w9
  401658:	b.lt	4016bc <feof@plt+0x2ec>  // b.tstop
  40165c:	ldr	w4, [x8]
  401660:	sub	w4, w9, w4
  401664:	sbfiz	x5, x4, #1, #32
  401668:	add	x4, x5, w4, sxtw
  40166c:	ldr	x5, [x8, #48]
  401670:	add	x4, x5, x4, lsl #1
  401674:	ldrb	w5, [x4, #4]
  401678:	cmp	w5, #0x1
  40167c:	b.ne	401648 <feof@plt+0x278>  // b.any
  401680:	ldr	w5, [x0, #12]
  401684:	tbz	w5, #31, 4015b8 <feof@plt+0x1e8>
  401688:	ldrb	w4, [x4, #5]
  40168c:	str	w4, [x0, #12]
  401690:	ubfiz	x4, x4, #2, #8
  401694:	ldr	x5, [x8, #88]
  401698:	add	x6, x5, x4
  40169c:	ldrb	w4, [x5, x4]
  4016a0:	cmp	w4, #0x80
  4016a4:	b.ls	4015b8 <feof@plt+0x1e8>  // b.plast
  4016a8:	ldrb	w4, [x6, #2]
  4016ac:	ldrb	w5, [x6, #3]
  4016b0:	add	w4, w5, w4, lsl #8
  4016b4:	str	w4, [x0, #12]
  4016b8:	b	4015b8 <feof@plt+0x1e8>
  4016bc:	mov	w0, #0x0                   	// #0
  4016c0:	ret
  4016c4:	mov	w0, #0x0                   	// #0
  4016c8:	b	4016c0 <feof@plt+0x2f0>
  4016cc:	str	xzr, [x0, #48]
  4016d0:	str	xzr, [x0, #56]
  4016d4:	str	xzr, [x0, #64]
  4016d8:	str	xzr, [x0, #72]
  4016dc:	str	xzr, [x0, #80]
  4016e0:	str	xzr, [x0, #88]
  4016e4:	str	xzr, [x0, #96]
  4016e8:	str	xzr, [x0, #104]
  4016ec:	ret
  4016f0:	mov	x2, x0
  4016f4:	ldr	w3, [x0]
  4016f8:	mov	w0, #0x0                   	// #0
  4016fc:	cmp	w3, w1
  401700:	b.gt	401734 <feof@plt+0x364>
  401704:	ldr	w4, [x2, #4]
  401708:	mov	w0, #0x0                   	// #0
  40170c:	cmp	w4, w1
  401710:	b.lt	401734 <feof@plt+0x364>  // b.tstop
  401714:	sub	w1, w1, w3
  401718:	ldr	x0, [x2, #48]
  40171c:	sbfiz	x2, x1, #1, #32
  401720:	add	x1, x2, w1, sxtw
  401724:	lsl	x1, x1, #1
  401728:	ldrb	w0, [x0, x1]
  40172c:	cmp	w0, #0x0
  401730:	cset	w0, ne  // ne = any
  401734:	ret
  401738:	stp	x29, x30, [sp, #-48]!
  40173c:	mov	x29, sp
  401740:	stp	x19, x20, [sp, #16]
  401744:	stp	x21, x22, [sp, #32]
  401748:	mov	x22, x0
  40174c:	and	w19, w1, #0xff
  401750:	and	w21, w2, #0xff
  401754:	mov	x20, x3
  401758:	mov	w1, w19
  40175c:	bl	4016f0 <feof@plt+0x320>
  401760:	cbz	w0, 40178c <feof@plt+0x3bc>
  401764:	ldr	w0, [x22]
  401768:	sub	w19, w19, w0
  40176c:	sbfiz	x0, x19, #1, #32
  401770:	add	x19, x0, w19, sxtw
  401774:	ldr	x0, [x22, #48]
  401778:	add	x19, x0, x19, lsl #1
  40177c:	ldrb	w1, [x19, #4]
  401780:	mov	w0, #0x0                   	// #0
  401784:	cmp	w1, #0x1
  401788:	b.eq	40179c <feof@plt+0x3cc>  // b.none
  40178c:	ldp	x19, x20, [sp, #16]
  401790:	ldp	x21, x22, [sp, #32]
  401794:	ldp	x29, x30, [sp], #48
  401798:	ret
  40179c:	ldrb	w1, [x19, #5]
  4017a0:	ldr	x3, [x22, #88]
  4017a4:	ubfiz	x0, x1, #2, #8
  4017a8:	add	x2, x3, x0
  4017ac:	ldrb	w0, [x3, x0]
  4017b0:	cmp	w0, #0x80
  4017b4:	b.ls	4017c4 <feof@plt+0x3f4>  // b.plast
  4017b8:	ldrb	w1, [x2, #2]
  4017bc:	ldrb	w0, [x2, #3]
  4017c0:	add	w1, w0, w1, lsl #8
  4017c4:	sbfiz	x0, x1, #2, #32
  4017c8:	add	x2, x3, x0
  4017cc:	ldrb	w0, [x3, x0]
  4017d0:	cmp	w0, #0x80
  4017d4:	b.le	401804 <feof@plt+0x434>
  4017d8:	mov	w0, #0x0                   	// #0
  4017dc:	b	40178c <feof@plt+0x3bc>
  4017e0:	cmp	w0, #0x80
  4017e4:	b.eq	401830 <feof@plt+0x460>  // b.none
  4017e8:	add	w0, w0, #0x1
  4017ec:	add	w1, w1, w0
  4017f0:	sbfiz	x0, x1, #2, #32
  4017f4:	add	x2, x3, x0
  4017f8:	ldrb	w0, [x3, x0]
  4017fc:	cmp	w0, #0x80
  401800:	b.gt	401828 <feof@plt+0x458>
  401804:	ldrb	w4, [x2, #2]
  401808:	cbnz	w4, 4017e0 <feof@plt+0x410>
  40180c:	ldrb	w4, [x2, #1]
  401810:	cmp	w4, w21
  401814:	b.ne	4017e0 <feof@plt+0x410>  // b.any
  401818:	ldrb	w0, [x2, #3]
  40181c:	strb	w0, [x20]
  401820:	mov	w0, #0x1                   	// #1
  401824:	b	40178c <feof@plt+0x3bc>
  401828:	mov	w0, #0x0                   	// #0
  40182c:	b	40178c <feof@plt+0x3bc>
  401830:	mov	w0, #0x0                   	// #0
  401834:	b	40178c <feof@plt+0x3bc>
  401838:	ldr	w2, [x0]
  40183c:	sub	w1, w1, w2
  401840:	ldr	x2, [x0, #48]
  401844:	sbfiz	x3, x1, #1, #32
  401848:	add	x1, x3, w1, sxtw
  40184c:	lsl	x1, x1, #1
  401850:	ldrb	w1, [x2, x1]
  401854:	ldr	x0, [x0, #56]
  401858:	ldr	w0, [x0, x1, lsl #2]
  40185c:	ret
  401860:	ldr	w2, [x0]
  401864:	sub	w1, w1, w2
  401868:	ldr	x2, [x0, #48]
  40186c:	sbfiz	x3, x1, #1, #32
  401870:	add	x1, x3, w1, sxtw
  401874:	add	x1, x2, x1, lsl #1
  401878:	ldrb	w1, [x1, #1]
  40187c:	ldr	x0, [x0, #64]
  401880:	ldr	w0, [x0, x1, lsl #2]
  401884:	ret
  401888:	ldr	w2, [x0]
  40188c:	sub	w1, w1, w2
  401890:	ldr	x2, [x0, #48]
  401894:	sbfiz	x3, x1, #1, #32
  401898:	add	x1, x3, w1, sxtw
  40189c:	add	x1, x2, x1, lsl #1
  4018a0:	ldrb	w1, [x1, #2]
  4018a4:	ldr	x0, [x0, #72]
  4018a8:	ldr	w0, [x0, x1, lsl #2]
  4018ac:	ret
  4018b0:	ldr	w2, [x0]
  4018b4:	sub	w1, w1, w2
  4018b8:	ldr	x2, [x0, #48]
  4018bc:	sbfiz	x3, x1, #1, #32
  4018c0:	add	x1, x3, w1, sxtw
  4018c4:	add	x1, x2, x1, lsl #1
  4018c8:	ldrb	w1, [x1, #3]
  4018cc:	ldr	x0, [x0, #80]
  4018d0:	ldr	w0, [x0, x1, lsl #2]
  4018d4:	ret
  4018d8:	mov	x3, x0
  4018dc:	mov	w0, #0x0                   	// #0
  4018e0:	cmp	w1, #0x0
  4018e4:	b.le	40190c <feof@plt+0x53c>
  4018e8:	ldr	w4, [x3, #32]
  4018ec:	mov	w0, #0x0                   	// #0
  4018f0:	cmp	w4, w1
  4018f4:	b.lt	40190c <feof@plt+0x53c>  // b.tstop
  4018f8:	ldr	x0, [x3, #104]
  4018fc:	add	x1, x0, w1, sxtw #2
  401900:	ldur	w0, [x1, #-4]
  401904:	str	w0, [x2]
  401908:	mov	w0, #0x1                   	// #1
  40190c:	ret
  401910:	ldr	w0, [x0, #36]
  401914:	ret
  401918:	ldr	w0, [x0, #40]
  40191c:	ret
  401920:	stp	x29, x30, [sp, #-32]!
  401924:	mov	x29, sp
  401928:	str	x19, [sp, #16]
  40192c:	mov	x19, x0
  401930:	ldr	x0, [x0, #48]
  401934:	cbz	x0, 40193c <feof@plt+0x56c>
  401938:	bl	4012c0 <_ZdaPv@plt>
  40193c:	ldr	x0, [x19, #56]
  401940:	cbz	x0, 401948 <feof@plt+0x578>
  401944:	bl	4012c0 <_ZdaPv@plt>
  401948:	ldr	x0, [x19, #64]
  40194c:	cbz	x0, 401954 <feof@plt+0x584>
  401950:	bl	4012c0 <_ZdaPv@plt>
  401954:	ldr	x0, [x19, #72]
  401958:	cbz	x0, 401960 <feof@plt+0x590>
  40195c:	bl	4012c0 <_ZdaPv@plt>
  401960:	ldr	x0, [x19, #80]
  401964:	cbz	x0, 40196c <feof@plt+0x59c>
  401968:	bl	4012c0 <_ZdaPv@plt>
  40196c:	ldr	x0, [x19, #88]
  401970:	cbz	x0, 401978 <feof@plt+0x5a8>
  401974:	bl	4012c0 <_ZdaPv@plt>
  401978:	ldr	x0, [x19, #96]
  40197c:	cbz	x0, 401984 <feof@plt+0x5b4>
  401980:	bl	4012c0 <_ZdaPv@plt>
  401984:	ldr	x0, [x19, #104]
  401988:	cbz	x0, 401990 <feof@plt+0x5c0>
  40198c:	bl	4012c0 <_ZdaPv@plt>
  401990:	ldr	x19, [sp, #16]
  401994:	ldp	x29, x30, [sp], #32
  401998:	ret
  40199c:	ldr	x1, [x0]
  4019a0:	add	x2, x1, #0x1
  4019a4:	str	x2, [x0]
  4019a8:	mov	x2, x1
  4019ac:	ldrb	w3, [x2], #2
  4019b0:	str	x2, [x0]
  4019b4:	ldrb	w0, [x1, #1]
  4019b8:	orr	w0, w0, w3, lsl #8
  4019bc:	ret
  4019c0:	ldr	x1, [x0]
  4019c4:	add	x2, x1, #0x1
  4019c8:	str	x2, [x0]
  4019cc:	mov	x3, x1
  4019d0:	ldrb	w2, [x3], #2
  4019d4:	str	x3, [x0]
  4019d8:	ldrb	w3, [x1, #1]
  4019dc:	lsl	w3, w3, #16
  4019e0:	orr	w2, w3, w2, lsl #24
  4019e4:	add	x3, x1, #0x3
  4019e8:	str	x3, [x0]
  4019ec:	ldrb	w3, [x1, #2]
  4019f0:	add	x4, x1, #0x4
  4019f4:	str	x4, [x0]
  4019f8:	ldrb	w0, [x1, #3]
  4019fc:	orr	w0, w0, w3, lsl #8
  401a00:	orr	w0, w0, w2
  401a04:	ret
  401a08:	stp	x29, x30, [sp, #-224]!
  401a0c:	mov	x29, sp
  401a10:	stp	x19, x20, [sp, #16]
  401a14:	stp	x21, x22, [sp, #32]
  401a18:	mov	x19, x0
  401a1c:	mov	x21, x1
  401a20:	bl	4012d0 <__errno_location@plt>
  401a24:	mov	x22, x0
  401a28:	str	wzr, [x0]
  401a2c:	adrp	x1, 404000 <feof@plt+0x2c30>
  401a30:	add	x1, x1, #0xdb0
  401a34:	mov	x0, x21
  401a38:	bl	4012e0 <fopen@plt>
  401a3c:	cbz	x0, 401af0 <feof@plt+0x720>
  401a40:	stp	x23, x24, [sp, #48]
  401a44:	mov	x20, x0
  401a48:	bl	401250 <getc@plt>
  401a4c:	mov	w24, w0
  401a50:	mov	x0, x20
  401a54:	bl	401250 <getc@plt>
  401a58:	cmn	w24, #0x1
  401a5c:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  401a60:	b.eq	401b34 <feof@plt+0x764>  // b.none
  401a64:	str	x25, [sp, #64]
  401a68:	add	w24, w0, w24, lsl #8
  401a6c:	lsl	w23, w24, #2
  401a70:	sub	w25, w23, #0x2
  401a74:	sxtw	x25, w25
  401a78:	mov	x0, x25
  401a7c:	bl	401110 <_Znam@plt>
  401a80:	mov	x22, x0
  401a84:	mov	x3, x20
  401a88:	mov	x2, x25
  401a8c:	mov	x1, #0x1                   	// #1
  401a90:	bl	401130 <fread@plt>
  401a94:	cmp	x25, x0
  401a98:	b.eq	401ba8 <feof@plt+0x7d8>  // b.none
  401a9c:	mov	x0, x20
  401aa0:	bl	4013d0 <feof@plt>
  401aa4:	cbz	w0, 401b7c <feof@plt+0x7ac>
  401aa8:	mov	x1, x21
  401aac:	add	x0, sp, #0x90
  401ab0:	bl	40375c <feof@plt+0x238c>
  401ab4:	adrp	x2, 417000 <_ZdlPvm@@Base+0x123ac>
  401ab8:	add	x2, x2, #0xda8
  401abc:	mov	x3, x2
  401ac0:	add	x1, sp, #0x90
  401ac4:	adrp	x0, 404000 <feof@plt+0x2c30>
  401ac8:	add	x0, x0, #0xdd0
  401acc:	bl	403c10 <feof@plt+0x2840>
  401ad0:	mov	x0, x22
  401ad4:	bl	4012c0 <_ZdaPv@plt>
  401ad8:	mov	x0, x20
  401adc:	bl	401190 <fclose@plt>
  401ae0:	mov	w0, #0x0                   	// #0
  401ae4:	ldp	x23, x24, [sp, #48]
  401ae8:	ldr	x25, [sp, #64]
  401aec:	b	401b6c <feof@plt+0x79c>
  401af0:	mov	x1, x21
  401af4:	add	x0, sp, #0x60
  401af8:	bl	40375c <feof@plt+0x238c>
  401afc:	ldr	w0, [x22]
  401b00:	bl	401200 <strerror@plt>
  401b04:	mov	x1, x0
  401b08:	add	x0, sp, #0x70
  401b0c:	bl	40375c <feof@plt+0x238c>
  401b10:	adrp	x3, 417000 <_ZdlPvm@@Base+0x123ac>
  401b14:	add	x3, x3, #0xda8
  401b18:	add	x2, sp, #0x70
  401b1c:	add	x1, sp, #0x60
  401b20:	adrp	x0, 404000 <feof@plt+0x2c30>
  401b24:	add	x0, x0, #0xdb8
  401b28:	bl	403c10 <feof@plt+0x2840>
  401b2c:	mov	w0, #0x0                   	// #0
  401b30:	b	401b6c <feof@plt+0x79c>
  401b34:	mov	x0, x20
  401b38:	bl	401190 <fclose@plt>
  401b3c:	mov	x1, x21
  401b40:	add	x0, sp, #0x80
  401b44:	bl	40375c <feof@plt+0x238c>
  401b48:	adrp	x2, 417000 <_ZdlPvm@@Base+0x123ac>
  401b4c:	add	x2, x2, #0xda8
  401b50:	mov	x3, x2
  401b54:	add	x1, sp, #0x80
  401b58:	adrp	x0, 404000 <feof@plt+0x2c30>
  401b5c:	add	x0, x0, #0xdd0
  401b60:	bl	403c10 <feof@plt+0x2840>
  401b64:	mov	w0, #0x0                   	// #0
  401b68:	ldp	x23, x24, [sp, #48]
  401b6c:	ldp	x19, x20, [sp, #16]
  401b70:	ldp	x21, x22, [sp, #32]
  401b74:	ldp	x29, x30, [sp], #224
  401b78:	ret
  401b7c:	mov	x1, x21
  401b80:	add	x0, sp, #0xa0
  401b84:	bl	40375c <feof@plt+0x238c>
  401b88:	adrp	x2, 417000 <_ZdlPvm@@Base+0x123ac>
  401b8c:	add	x2, x2, #0xda8
  401b90:	mov	x3, x2
  401b94:	add	x1, sp, #0xa0
  401b98:	adrp	x0, 404000 <feof@plt+0x2c30>
  401b9c:	add	x0, x0, #0xdf0
  401ba0:	bl	403c10 <feof@plt+0x2840>
  401ba4:	b	401ad0 <feof@plt+0x700>
  401ba8:	mov	x0, x20
  401bac:	bl	401190 <fclose@plt>
  401bb0:	cmp	w24, #0x5
  401bb4:	b.le	40206c <feof@plt+0xc9c>
  401bb8:	str	x22, [sp, #88]
  401bbc:	add	x0, sp, #0x58
  401bc0:	bl	40199c <feof@plt+0x5cc>
  401bc4:	mov	w25, w0
  401bc8:	add	x0, sp, #0x58
  401bcc:	bl	40199c <feof@plt+0x5cc>
  401bd0:	str	w0, [x19]
  401bd4:	add	x0, sp, #0x58
  401bd8:	bl	40199c <feof@plt+0x5cc>
  401bdc:	str	w0, [x19, #4]
  401be0:	add	x0, sp, #0x58
  401be4:	bl	40199c <feof@plt+0x5cc>
  401be8:	str	w0, [x19, #8]
  401bec:	add	x0, sp, #0x58
  401bf0:	bl	40199c <feof@plt+0x5cc>
  401bf4:	str	w0, [x19, #12]
  401bf8:	add	x0, sp, #0x58
  401bfc:	bl	40199c <feof@plt+0x5cc>
  401c00:	str	w0, [x19, #16]
  401c04:	add	x0, sp, #0x58
  401c08:	bl	40199c <feof@plt+0x5cc>
  401c0c:	str	w0, [x19, #20]
  401c10:	add	x0, sp, #0x58
  401c14:	bl	40199c <feof@plt+0x5cc>
  401c18:	str	w0, [x19, #24]
  401c1c:	add	x0, sp, #0x58
  401c20:	bl	40199c <feof@plt+0x5cc>
  401c24:	str	w0, [x19, #28]
  401c28:	add	x0, sp, #0x58
  401c2c:	bl	40199c <feof@plt+0x5cc>
  401c30:	mov	w20, w0
  401c34:	add	x0, sp, #0x58
  401c38:	bl	40199c <feof@plt+0x5cc>
  401c3c:	str	w0, [x19, #32]
  401c40:	ldr	w2, [x19, #4]
  401c44:	ldr	w1, [x19]
  401c48:	sub	w2, w2, w1
  401c4c:	add	w2, w2, #0x1
  401c50:	add	w1, w25, #0x6
  401c54:	add	w1, w1, w2
  401c58:	ldr	w3, [x19, #8]
  401c5c:	add	w1, w1, w3
  401c60:	ldr	w3, [x19, #12]
  401c64:	add	w1, w1, w3
  401c68:	ldr	w3, [x19, #16]
  401c6c:	add	w1, w1, w3
  401c70:	ldr	w3, [x19, #20]
  401c74:	add	w1, w1, w3
  401c78:	ldr	w3, [x19, #24]
  401c7c:	add	w1, w1, w3
  401c80:	ldr	w3, [x19, #28]
  401c84:	add	w1, w1, w3
  401c88:	add	w1, w1, w20
  401c8c:	add	w1, w1, w0
  401c90:	cmp	w1, w24
  401c94:	b.ne	4020ac <feof@plt+0xcdc>  // b.any
  401c98:	cmp	w25, #0x1
  401c9c:	b.le	4020ec <feof@plt+0xd1c>
  401ca0:	sxtw	x0, w2
  401ca4:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  401ca8:	movk	x1, #0x1555, lsl #48
  401cac:	cmp	x1, w2, sxtw
  401cb0:	b.ls	40212c <feof@plt+0xd5c>  // b.plast
  401cb4:	add	x0, x0, x0, lsl #1
  401cb8:	lsl	x0, x0, #1
  401cbc:	bl	401110 <_Znam@plt>
  401cc0:	str	x0, [x19, #48]
  401cc4:	ldrsw	x0, [x19, #8]
  401cc8:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  401ccc:	cmp	x0, x1
  401cd0:	b.hi	402130 <feof@plt+0xd60>  // b.pmore
  401cd4:	lsl	x0, x0, #2
  401cd8:	bl	401110 <_Znam@plt>
  401cdc:	str	x0, [x19, #56]
  401ce0:	ldrsw	x0, [x19, #12]
  401ce4:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  401ce8:	cmp	x0, x1
  401cec:	b.hi	402134 <feof@plt+0xd64>  // b.pmore
  401cf0:	lsl	x0, x0, #2
  401cf4:	bl	401110 <_Znam@plt>
  401cf8:	str	x0, [x19, #64]
  401cfc:	ldrsw	x0, [x19, #16]
  401d00:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  401d04:	cmp	x0, x1
  401d08:	b.hi	402138 <feof@plt+0xd68>  // b.pmore
  401d0c:	lsl	x0, x0, #2
  401d10:	bl	401110 <_Znam@plt>
  401d14:	str	x0, [x19, #72]
  401d18:	ldrsw	x0, [x19, #20]
  401d1c:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  401d20:	cmp	x0, x1
  401d24:	b.hi	40213c <feof@plt+0xd6c>  // b.pmore
  401d28:	lsl	x0, x0, #2
  401d2c:	bl	401110 <_Znam@plt>
  401d30:	str	x0, [x19, #80]
  401d34:	ldrsw	x0, [x19, #24]
  401d38:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  401d3c:	cmp	x0, x1
  401d40:	b.hi	402140 <feof@plt+0xd70>  // b.pmore
  401d44:	lsl	x0, x0, #2
  401d48:	bl	401110 <_Znam@plt>
  401d4c:	str	x0, [x19, #88]
  401d50:	ldrsw	x0, [x19, #28]
  401d54:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  401d58:	cmp	x0, x1
  401d5c:	b.hi	402144 <feof@plt+0xd74>  // b.pmore
  401d60:	lsl	x0, x0, #2
  401d64:	bl	401110 <_Znam@plt>
  401d68:	str	x0, [x19, #96]
  401d6c:	ldrsw	x0, [x19, #32]
  401d70:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  401d74:	cmp	x0, x1
  401d78:	b.hi	402148 <feof@plt+0xd78>  // b.pmore
  401d7c:	lsl	x0, x0, #2
  401d80:	bl	401110 <_Znam@plt>
  401d84:	str	x0, [x19, #104]
  401d88:	add	x0, sp, #0x58
  401d8c:	bl	4019c0 <feof@plt+0x5f0>
  401d90:	str	w0, [x19, #36]
  401d94:	add	x0, sp, #0x58
  401d98:	bl	4019c0 <feof@plt+0x5f0>
  401d9c:	str	w0, [x19, #40]
  401da0:	sub	w0, w25, #0x2
  401da4:	lsl	w0, w0, #2
  401da8:	ldr	x1, [sp, #88]
  401dac:	add	x0, x1, w0, sxtw
  401db0:	str	x0, [sp, #88]
  401db4:	ldr	w1, [x19, #4]
  401db8:	ldr	w0, [x19]
  401dbc:	cmp	w1, w0
  401dc0:	b.mi	401e7c <feof@plt+0xaac>  // b.first
  401dc4:	mov	x1, #0x0                   	// #0
  401dc8:	mov	w3, #0x0                   	// #0
  401dcc:	ldr	x0, [sp, #88]
  401dd0:	add	x2, x0, #0x1
  401dd4:	str	x2, [sp, #88]
  401dd8:	ldrb	w2, [x0]
  401ddc:	ldr	x0, [x19, #48]
  401de0:	strb	w2, [x0, x1]
  401de4:	ldr	x0, [sp, #88]
  401de8:	add	x2, x0, #0x1
  401dec:	str	x2, [sp, #88]
  401df0:	ldrb	w2, [x0]
  401df4:	ldr	x0, [x19, #48]
  401df8:	add	x0, x0, x1
  401dfc:	and	w4, w2, #0xf
  401e00:	strb	w4, [x0, #2]
  401e04:	ldr	x0, [x19, #48]
  401e08:	add	x0, x0, x1
  401e0c:	asr	w2, w2, #4
  401e10:	strb	w2, [x0, #1]
  401e14:	ldr	x0, [sp, #88]
  401e18:	add	x2, x0, #0x1
  401e1c:	str	x2, [sp, #88]
  401e20:	ldrb	w2, [x0]
  401e24:	ldr	x0, [x19, #48]
  401e28:	add	x0, x0, x1
  401e2c:	asr	w4, w2, #2
  401e30:	strb	w4, [x0, #3]
  401e34:	ldr	x0, [x19, #48]
  401e38:	add	x0, x0, x1
  401e3c:	and	w2, w2, #0x3
  401e40:	strb	w2, [x0, #4]
  401e44:	ldr	x0, [sp, #88]
  401e48:	add	x2, x0, #0x1
  401e4c:	str	x2, [sp, #88]
  401e50:	ldrb	w2, [x0]
  401e54:	ldr	x0, [x19, #48]
  401e58:	add	x0, x0, x1
  401e5c:	strb	w2, [x0, #5]
  401e60:	add	w3, w3, #0x1
  401e64:	add	x1, x1, #0x6
  401e68:	ldr	w0, [x19, #4]
  401e6c:	ldr	w2, [x19]
  401e70:	sub	w0, w0, w2
  401e74:	cmp	w0, w3
  401e78:	b.ge	401dcc <feof@plt+0x9fc>  // b.tcont
  401e7c:	ldr	w0, [x19, #8]
  401e80:	cmp	w0, #0x0
  401e84:	b.le	401eac <feof@plt+0xadc>
  401e88:	mov	x21, #0x0                   	// #0
  401e8c:	ldr	x24, [x19, #56]
  401e90:	add	x0, sp, #0x58
  401e94:	bl	4019c0 <feof@plt+0x5f0>
  401e98:	str	w0, [x24, x21, lsl #2]
  401e9c:	add	x21, x21, #0x1
  401ea0:	ldr	w0, [x19, #8]
  401ea4:	cmp	w0, w21
  401ea8:	b.gt	401e8c <feof@plt+0xabc>
  401eac:	ldr	w0, [x19, #12]
  401eb0:	cmp	w0, #0x0
  401eb4:	b.le	401edc <feof@plt+0xb0c>
  401eb8:	mov	x21, #0x0                   	// #0
  401ebc:	ldr	x24, [x19, #64]
  401ec0:	add	x0, sp, #0x58
  401ec4:	bl	4019c0 <feof@plt+0x5f0>
  401ec8:	str	w0, [x24, x21, lsl #2]
  401ecc:	add	x21, x21, #0x1
  401ed0:	ldr	w0, [x19, #12]
  401ed4:	cmp	w0, w21
  401ed8:	b.gt	401ebc <feof@plt+0xaec>
  401edc:	ldr	w0, [x19, #16]
  401ee0:	cmp	w0, #0x0
  401ee4:	b.le	401f0c <feof@plt+0xb3c>
  401ee8:	mov	x21, #0x0                   	// #0
  401eec:	ldr	x24, [x19, #72]
  401ef0:	add	x0, sp, #0x58
  401ef4:	bl	4019c0 <feof@plt+0x5f0>
  401ef8:	str	w0, [x24, x21, lsl #2]
  401efc:	add	x21, x21, #0x1
  401f00:	ldr	w0, [x19, #16]
  401f04:	cmp	w0, w21
  401f08:	b.gt	401eec <feof@plt+0xb1c>
  401f0c:	ldr	w0, [x19, #20]
  401f10:	cmp	w0, #0x0
  401f14:	b.le	401f3c <feof@plt+0xb6c>
  401f18:	mov	x21, #0x0                   	// #0
  401f1c:	ldr	x24, [x19, #80]
  401f20:	add	x0, sp, #0x58
  401f24:	bl	4019c0 <feof@plt+0x5f0>
  401f28:	str	w0, [x24, x21, lsl #2]
  401f2c:	add	x21, x21, #0x1
  401f30:	ldr	w0, [x19, #20]
  401f34:	cmp	w0, w21
  401f38:	b.gt	401f1c <feof@plt+0xb4c>
  401f3c:	ldr	w0, [x19, #24]
  401f40:	cmp	w0, #0x0
  401f44:	b.le	401fcc <feof@plt+0xbfc>
  401f48:	mov	x0, #0x0                   	// #0
  401f4c:	ldr	x2, [sp, #88]
  401f50:	add	x1, x2, #0x1
  401f54:	str	x1, [sp, #88]
  401f58:	lsl	x1, x0, #2
  401f5c:	ldrb	w3, [x2]
  401f60:	ldr	x2, [x19, #88]
  401f64:	strb	w3, [x2, x1]
  401f68:	ldr	x2, [sp, #88]
  401f6c:	add	x3, x2, #0x1
  401f70:	str	x3, [sp, #88]
  401f74:	ldrb	w3, [x2]
  401f78:	ldr	x2, [x19, #88]
  401f7c:	add	x2, x2, x1
  401f80:	strb	w3, [x2, #1]
  401f84:	ldr	x2, [sp, #88]
  401f88:	add	x3, x2, #0x1
  401f8c:	str	x3, [sp, #88]
  401f90:	ldrb	w3, [x2]
  401f94:	ldr	x2, [x19, #88]
  401f98:	add	x2, x2, x1
  401f9c:	strb	w3, [x2, #2]
  401fa0:	ldr	x2, [sp, #88]
  401fa4:	add	x3, x2, #0x1
  401fa8:	str	x3, [sp, #88]
  401fac:	ldrb	w3, [x2]
  401fb0:	ldr	x2, [x19, #88]
  401fb4:	add	x1, x2, x1
  401fb8:	strb	w3, [x1, #3]
  401fbc:	add	x0, x0, #0x1
  401fc0:	ldr	w1, [x19, #24]
  401fc4:	cmp	w1, w0
  401fc8:	b.gt	401f4c <feof@plt+0xb7c>
  401fcc:	ldr	w0, [x19, #28]
  401fd0:	cmp	w0, #0x0
  401fd4:	b.le	401ffc <feof@plt+0xc2c>
  401fd8:	mov	x21, #0x0                   	// #0
  401fdc:	ldr	x24, [x19, #96]
  401fe0:	add	x0, sp, #0x58
  401fe4:	bl	4019c0 <feof@plt+0x5f0>
  401fe8:	str	w0, [x24, x21, lsl #2]
  401fec:	add	x21, x21, #0x1
  401ff0:	ldr	w0, [x19, #28]
  401ff4:	cmp	w0, w21
  401ff8:	b.gt	401fdc <feof@plt+0xc0c>
  401ffc:	lsl	w20, w20, #2
  402000:	ldr	x0, [sp, #88]
  402004:	add	x20, x0, w20, sxtw
  402008:	str	x20, [sp, #88]
  40200c:	ldr	w0, [x19, #32]
  402010:	cmp	w0, #0x0
  402014:	b.le	40203c <feof@plt+0xc6c>
  402018:	mov	x20, #0x0                   	// #0
  40201c:	ldr	x21, [x19, #104]
  402020:	add	x0, sp, #0x58
  402024:	bl	4019c0 <feof@plt+0x5f0>
  402028:	str	w0, [x21, x20, lsl #2]
  40202c:	add	x20, x20, #0x1
  402030:	ldr	w0, [x19, #32]
  402034:	cmp	w0, w20
  402038:	b.gt	40201c <feof@plt+0xc4c>
  40203c:	sxtw	x0, w23
  402040:	sub	x0, x0, #0x2
  402044:	add	x0, x22, x0
  402048:	ldr	x1, [sp, #88]
  40204c:	cmp	x1, x0
  402050:	b.ne	40214c <feof@plt+0xd7c>  // b.any
  402054:	mov	x0, x22
  402058:	bl	4012c0 <_ZdaPv@plt>
  40205c:	mov	w0, #0x1                   	// #1
  402060:	ldp	x23, x24, [sp, #48]
  402064:	ldr	x25, [sp, #64]
  402068:	b	401b6c <feof@plt+0x79c>
  40206c:	mov	x1, x21
  402070:	add	x0, sp, #0xb0
  402074:	bl	40375c <feof@plt+0x238c>
  402078:	adrp	x2, 417000 <_ZdlPvm@@Base+0x123ac>
  40207c:	add	x2, x2, #0xda8
  402080:	mov	x3, x2
  402084:	add	x1, sp, #0xb0
  402088:	adrp	x0, 404000 <feof@plt+0x2c30>
  40208c:	add	x0, x0, #0xe08
  402090:	bl	403c10 <feof@plt+0x2840>
  402094:	mov	x0, x22
  402098:	bl	4012c0 <_ZdaPv@plt>
  40209c:	mov	w0, #0x0                   	// #0
  4020a0:	ldp	x23, x24, [sp, #48]
  4020a4:	ldr	x25, [sp, #64]
  4020a8:	b	401b6c <feof@plt+0x79c>
  4020ac:	mov	x1, x21
  4020b0:	add	x0, sp, #0xc0
  4020b4:	bl	40375c <feof@plt+0x238c>
  4020b8:	adrp	x2, 417000 <_ZdlPvm@@Base+0x123ac>
  4020bc:	add	x2, x2, #0xda8
  4020c0:	mov	x3, x2
  4020c4:	add	x1, sp, #0xc0
  4020c8:	adrp	x0, 404000 <feof@plt+0x2c30>
  4020cc:	add	x0, x0, #0xe30
  4020d0:	bl	403c10 <feof@plt+0x2840>
  4020d4:	mov	x0, x22
  4020d8:	bl	4012c0 <_ZdaPv@plt>
  4020dc:	mov	w0, #0x0                   	// #0
  4020e0:	ldp	x23, x24, [sp, #48]
  4020e4:	ldr	x25, [sp, #64]
  4020e8:	b	401b6c <feof@plt+0x79c>
  4020ec:	mov	x1, x21
  4020f0:	add	x0, sp, #0xd0
  4020f4:	bl	40375c <feof@plt+0x238c>
  4020f8:	adrp	x2, 417000 <_ZdlPvm@@Base+0x123ac>
  4020fc:	add	x2, x2, #0xda8
  402100:	mov	x3, x2
  402104:	add	x1, sp, #0xd0
  402108:	adrp	x0, 404000 <feof@plt+0x2c30>
  40210c:	add	x0, x0, #0xe58
  402110:	bl	403c10 <feof@plt+0x2840>
  402114:	mov	x0, x22
  402118:	bl	4012c0 <_ZdaPv@plt>
  40211c:	mov	w0, #0x0                   	// #0
  402120:	ldp	x23, x24, [sp, #48]
  402124:	ldr	x25, [sp, #64]
  402128:	b	401b6c <feof@plt+0x79c>
  40212c:	bl	4012f0 <__cxa_throw_bad_array_new_length@plt>
  402130:	bl	4012f0 <__cxa_throw_bad_array_new_length@plt>
  402134:	bl	4012f0 <__cxa_throw_bad_array_new_length@plt>
  402138:	bl	4012f0 <__cxa_throw_bad_array_new_length@plt>
  40213c:	bl	4012f0 <__cxa_throw_bad_array_new_length@plt>
  402140:	bl	4012f0 <__cxa_throw_bad_array_new_length@plt>
  402144:	bl	4012f0 <__cxa_throw_bad_array_new_length@plt>
  402148:	bl	4012f0 <__cxa_throw_bad_array_new_length@plt>
  40214c:	adrp	x1, 404000 <feof@plt+0x2c30>
  402150:	add	x1, x1, #0xe80
  402154:	mov	w0, #0x172                 	// #370
  402158:	bl	403338 <feof@plt+0x1f68>
  40215c:	b	402054 <feof@plt+0xc84>
  402160:	add	x1, x0, #0x400
  402164:	str	wzr, [x0, #1024]
  402168:	str	wzr, [x0], #4
  40216c:	cmp	x0, x1
  402170:	b.ne	402164 <feof@plt+0xd94>  // b.any
  402174:	ret
  402178:	stp	x29, x30, [sp, #-32]!
  40217c:	mov	x29, sp
  402180:	stp	x19, x20, [sp, #16]
  402184:	mov	x19, x0
  402188:	mov	x20, x1
  40218c:	mov	x0, x1
  402190:	bl	401250 <getc@plt>
  402194:	sub	w1, w0, #0x100
  402198:	cmp	w0, #0x80
  40219c:	csel	w0, w0, w1, lt  // lt = tstop
  4021a0:	lsl	w0, w0, #8
  4021a4:	str	w0, [x19]
  4021a8:	mov	x0, x20
  4021ac:	bl	401250 <getc@plt>
  4021b0:	ldr	w1, [x19]
  4021b4:	orr	w0, w0, w1
  4021b8:	lsl	w0, w0, #8
  4021bc:	str	w0, [x19]
  4021c0:	mov	x0, x20
  4021c4:	bl	401250 <getc@plt>
  4021c8:	ldr	w1, [x19]
  4021cc:	orr	w0, w0, w1
  4021d0:	lsl	w0, w0, #8
  4021d4:	str	w0, [x19]
  4021d8:	mov	x0, x20
  4021dc:	bl	401250 <getc@plt>
  4021e0:	ldr	w1, [x19]
  4021e4:	orr	w1, w1, w0
  4021e8:	str	w1, [x19]
  4021ec:	mov	x0, x20
  4021f0:	bl	4013a0 <ferror@plt>
  4021f4:	cbz	w0, 402208 <feof@plt+0xe38>
  4021f8:	mov	w0, #0x0                   	// #0
  4021fc:	ldp	x19, x20, [sp, #16]
  402200:	ldp	x29, x30, [sp], #32
  402204:	ret
  402208:	mov	x0, x20
  40220c:	bl	4013d0 <feof@plt>
  402210:	cmp	w0, #0x0
  402214:	cset	w0, eq  // eq = none
  402218:	b	4021fc <feof@plt+0xe2c>
  40221c:	stp	x29, x30, [sp, #-32]!
  402220:	mov	x29, sp
  402224:	stp	x19, x20, [sp, #16]
  402228:	mov	x19, x0
  40222c:	mov	x20, x1
  402230:	mov	x0, x1
  402234:	bl	401250 <getc@plt>
  402238:	lsl	w0, w0, #8
  40223c:	str	w0, [x19]
  402240:	mov	x0, x20
  402244:	bl	401250 <getc@plt>
  402248:	ldr	w1, [x19]
  40224c:	orr	w0, w0, w1
  402250:	lsl	w0, w0, #8
  402254:	str	w0, [x19]
  402258:	mov	x0, x20
  40225c:	bl	401250 <getc@plt>
  402260:	ldr	w1, [x19]
  402264:	orr	w1, w1, w0
  402268:	str	w1, [x19]
  40226c:	mov	x0, x20
  402270:	bl	4013a0 <ferror@plt>
  402274:	cbz	w0, 402288 <feof@plt+0xeb8>
  402278:	mov	w0, #0x0                   	// #0
  40227c:	ldp	x19, x20, [sp, #16]
  402280:	ldp	x29, x30, [sp], #32
  402284:	ret
  402288:	mov	x0, x20
  40228c:	bl	4013d0 <feof@plt>
  402290:	cmp	w0, #0x0
  402294:	cset	w0, eq  // eq = none
  402298:	b	40227c <feof@plt+0xeac>
  40229c:	stp	x29, x30, [sp, #-32]!
  4022a0:	mov	x29, sp
  4022a4:	stp	x19, x20, [sp, #16]
  4022a8:	mov	x20, x0
  4022ac:	mov	x19, x1
  4022b0:	mov	x0, x1
  4022b4:	bl	401250 <getc@plt>
  4022b8:	lsl	w0, w0, #8
  4022bc:	str	w0, [x20]
  4022c0:	mov	x0, x19
  4022c4:	bl	401250 <getc@plt>
  4022c8:	ldr	w1, [x20]
  4022cc:	orr	w1, w1, w0
  4022d0:	str	w1, [x20]
  4022d4:	mov	x0, x19
  4022d8:	bl	4013a0 <ferror@plt>
  4022dc:	cbz	w0, 4022f0 <feof@plt+0xf20>
  4022e0:	mov	w0, #0x0                   	// #0
  4022e4:	ldp	x19, x20, [sp, #16]
  4022e8:	ldp	x29, x30, [sp], #32
  4022ec:	ret
  4022f0:	mov	x0, x19
  4022f4:	bl	4013d0 <feof@plt>
  4022f8:	cmp	w0, #0x0
  4022fc:	cset	w0, eq  // eq = none
  402300:	b	4022e4 <feof@plt+0xf14>
  402304:	stp	x29, x30, [sp, #-32]!
  402308:	mov	x29, sp
  40230c:	stp	x19, x20, [sp, #16]
  402310:	mov	w19, w0
  402314:	mov	x20, x1
  402318:	subs	w19, w19, #0x1
  40231c:	b.mi	402338 <feof@plt+0xf68>  // b.first
  402320:	mov	x0, x20
  402324:	bl	401250 <getc@plt>
  402328:	cmn	w0, #0x1
  40232c:	b.ne	402318 <feof@plt+0xf48>  // b.any
  402330:	mov	w0, #0x0                   	// #0
  402334:	b	40233c <feof@plt+0xf6c>
  402338:	mov	w0, #0x1                   	// #1
  40233c:	ldp	x19, x20, [sp, #16]
  402340:	ldp	x29, x30, [sp], #32
  402344:	ret
  402348:	stp	x29, x30, [sp, #-400]!
  40234c:	mov	x29, sp
  402350:	stp	x19, x20, [sp, #16]
  402354:	stp	x21, x22, [sp, #32]
  402358:	mov	x22, x0
  40235c:	mov	x21, x1
  402360:	str	wzr, [sp, #348]
  402364:	str	wzr, [sp, #344]
  402368:	bl	4012d0 <__errno_location@plt>
  40236c:	mov	x20, x0
  402370:	str	wzr, [x0]
  402374:	adrp	x1, 404000 <feof@plt+0x2c30>
  402378:	add	x1, x1, #0xdb0
  40237c:	mov	x0, x21
  402380:	bl	4012e0 <fopen@plt>
  402384:	cbz	x0, 4023dc <feof@plt+0x100c>
  402388:	mov	x19, x0
  40238c:	bl	401250 <getc@plt>
  402390:	cmp	w0, #0xf7
  402394:	b.ne	4023a8 <feof@plt+0xfd8>  // b.any
  402398:	mov	x0, x19
  40239c:	bl	401250 <getc@plt>
  4023a0:	cmp	w0, #0x83
  4023a4:	b.eq	402420 <feof@plt+0x1050>  // b.none
  4023a8:	adrp	x1, 417000 <_ZdlPvm@@Base+0x123ac>
  4023ac:	add	x1, x1, #0xda8
  4023b0:	mov	x3, x1
  4023b4:	mov	x2, x1
  4023b8:	adrp	x0, 404000 <feof@plt+0x2c30>
  4023bc:	add	x0, x0, #0xea0
  4023c0:	bl	403c10 <feof@plt+0x2840>
  4023c4:	mov	w20, #0x0                   	// #0
  4023c8:	mov	w0, w20
  4023cc:	ldp	x19, x20, [sp, #16]
  4023d0:	ldp	x21, x22, [sp, #32]
  4023d4:	ldp	x29, x30, [sp], #400
  4023d8:	ret
  4023dc:	mov	x1, x21
  4023e0:	add	x0, sp, #0x160
  4023e4:	bl	40375c <feof@plt+0x238c>
  4023e8:	ldr	w0, [x20]
  4023ec:	bl	401200 <strerror@plt>
  4023f0:	mov	x1, x0
  4023f4:	add	x0, sp, #0x170
  4023f8:	bl	40375c <feof@plt+0x238c>
  4023fc:	adrp	x3, 417000 <_ZdlPvm@@Base+0x123ac>
  402400:	add	x3, x3, #0xda8
  402404:	add	x2, sp, #0x170
  402408:	add	x1, sp, #0x160
  40240c:	adrp	x0, 404000 <feof@plt+0x2c30>
  402410:	add	x0, x0, #0xdb8
  402414:	bl	403c10 <feof@plt+0x2840>
  402418:	mov	w20, #0x0                   	// #0
  40241c:	b	4023c8 <feof@plt+0xff8>
  402420:	mov	x0, x19
  402424:	bl	401250 <getc@plt>
  402428:	str	w0, [sp, #340]
  40242c:	cmn	w0, #0x1
  402430:	b.eq	4027cc <feof@plt+0x13fc>  // b.none
  402434:	mov	x1, x19
  402438:	bl	402304 <feof@plt+0xf34>
  40243c:	cbz	w0, 4027cc <feof@plt+0x13fc>
  402440:	stp	x23, x24, [sp, #48]
  402444:	stp	x25, x26, [sp, #64]
  402448:	mov	w23, #0x0                   	// #0
  40244c:	mov	w20, #0x0                   	// #0
  402450:	adrp	x21, 417000 <_ZdlPvm@@Base+0x123ac>
  402454:	add	x21, x21, #0xda8
  402458:	adrp	x24, 404000 <feof@plt+0x2c30>
  40245c:	add	x24, x24, #0xec0
  402460:	b	402530 <feof@plt+0x1160>
  402464:	cmp	w1, #0x42
  402468:	b.eq	40261c <feof@plt+0x124c>  // b.none
  40246c:	b.le	4024bc <feof@plt+0x10ec>
  402470:	cmp	w1, #0x43
  402474:	b.ne	4024f4 <feof@plt+0x1124>  // b.any
  402478:	mov	x1, x19
  40247c:	add	x0, sp, #0x50
  402480:	bl	402178 <feof@plt+0xda8>
  402484:	cbz	w0, 4027f0 <feof@plt+0x1420>
  402488:	cbz	w23, 4024a4 <feof@plt+0x10d4>
  40248c:	ldrb	w0, [sp, #80]
  402490:	add	x1, x22, x0, lsl #2
  402494:	ldr	w2, [sp, #348]
  402498:	str	w2, [x22, x0, lsl #2]
  40249c:	ldr	w0, [sp, #344]
  4024a0:	str	w0, [x1, #1024]
  4024a4:	mov	x1, x19
  4024a8:	mov	w0, #0x14                  	// #20
  4024ac:	bl	402304 <feof@plt+0xf34>
  4024b0:	cbz	w0, 4027fc <feof@plt+0x142c>
  4024b4:	mov	w23, #0x0                   	// #0
  4024b8:	b	402530 <feof@plt+0x1160>
  4024bc:	cmp	w1, #0x40
  4024c0:	b.eq	402600 <feof@plt+0x1230>  // b.none
  4024c4:	cmp	w1, #0x41
  4024c8:	b.ne	4024f4 <feof@plt+0x1124>  // b.any
  4024cc:	mov	x1, x19
  4024d0:	mov	w0, #0x2                   	// #2
  4024d4:	bl	402304 <feof@plt+0xf34>
  4024d8:	cbnz	w0, 402530 <feof@plt+0x1160>
  4024dc:	ldp	x23, x24, [sp, #48]
  4024e0:	ldp	x25, x26, [sp, #64]
  4024e4:	b	4027cc <feof@plt+0x13fc>
  4024e8:	sub	w0, w1, #0x45
  4024ec:	cmp	w0, #0x1
  4024f0:	b.ls	402530 <feof@plt+0x1160>  // b.plast
  4024f4:	add	x0, sp, #0x180
  4024f8:	bl	403784 <feof@plt+0x23b4>
  4024fc:	mov	x3, x21
  402500:	mov	x2, x21
  402504:	add	x1, sp, #0x180
  402508:	mov	x0, x24
  40250c:	bl	403c60 <feof@plt+0x2890>
  402510:	b	402530 <feof@plt+0x1160>
  402514:	cmp	w1, #0xf1
  402518:	b.eq	402740 <feof@plt+0x1370>  // b.none
  40251c:	b.le	402590 <feof@plt+0x11c0>
  402520:	cmp	w1, #0xf3
  402524:	b.eq	40276c <feof@plt+0x139c>  // b.none
  402528:	cmp	w1, #0xf4
  40252c:	b.ne	4025cc <feof@plt+0x11fc>  // b.any
  402530:	mov	x0, x19
  402534:	bl	401250 <getc@plt>
  402538:	mov	w1, w0
  40253c:	cmn	w0, #0x1
  402540:	b.eq	4027c4 <feof@plt+0x13f4>  // b.none
  402544:	cmp	w0, #0xf8
  402548:	b.eq	402788 <feof@plt+0x13b8>  // b.none
  40254c:	sub	w0, w0, #0x4a
  402550:	cmp	w0, #0xa4
  402554:	mov	w0, #0x3f                  	// #63
  402558:	ccmp	w1, w0, #0x0, hi  // hi = pmore
  40255c:	b.ls	402530 <feof@plt+0x1160>  // b.plast
  402560:	cmp	w1, #0x49
  402564:	b.eq	40261c <feof@plt+0x124c>  // b.none
  402568:	b.gt	402514 <feof@plt+0x1144>
  40256c:	cmp	w1, #0x44
  402570:	b.eq	402638 <feof@plt+0x1268>  // b.none
  402574:	b.le	402464 <feof@plt+0x1094>
  402578:	cmp	w1, #0x47
  40257c:	b.eq	402600 <feof@plt+0x1230>  // b.none
  402580:	b.le	4024e8 <feof@plt+0x1118>
  402584:	cmp	w1, #0x48
  402588:	b.eq	4024cc <feof@plt+0x10fc>  // b.none
  40258c:	b	4024f4 <feof@plt+0x1124>
  402590:	cmp	w1, #0xef
  402594:	b.eq	402678 <feof@plt+0x12a8>  // b.none
  402598:	cmp	w1, #0xf0
  40259c:	b.ne	4024f4 <feof@plt+0x1124>  // b.any
  4025a0:	mov	x1, x19
  4025a4:	add	x0, sp, #0x154
  4025a8:	bl	40229c <feof@plt+0xecc>
  4025ac:	cbz	w0, 402850 <feof@plt+0x1480>
  4025b0:	mov	x1, x19
  4025b4:	ldr	w0, [sp, #340]
  4025b8:	bl	402304 <feof@plt+0xf34>
  4025bc:	cbnz	w0, 402530 <feof@plt+0x1160>
  4025c0:	ldp	x23, x24, [sp, #48]
  4025c4:	ldp	x25, x26, [sp, #64]
  4025c8:	b	4027cc <feof@plt+0x13fc>
  4025cc:	cmp	w1, #0xf2
  4025d0:	b.ne	4024f4 <feof@plt+0x1124>  // b.any
  4025d4:	mov	x1, x19
  4025d8:	add	x0, sp, #0x154
  4025dc:	bl	402178 <feof@plt+0xda8>
  4025e0:	cbz	w0, 402868 <feof@plt+0x1498>
  4025e4:	mov	x1, x19
  4025e8:	ldr	w0, [sp, #340]
  4025ec:	bl	402304 <feof@plt+0xf34>
  4025f0:	cbnz	w0, 402530 <feof@plt+0x1160>
  4025f4:	ldp	x23, x24, [sp, #48]
  4025f8:	ldp	x25, x26, [sp, #64]
  4025fc:	b	4027cc <feof@plt+0x13fc>
  402600:	mov	x1, x19
  402604:	mov	w0, #0x1                   	// #1
  402608:	bl	402304 <feof@plt+0xf34>
  40260c:	cbnz	w0, 402530 <feof@plt+0x1160>
  402610:	ldp	x23, x24, [sp, #48]
  402614:	ldp	x25, x26, [sp, #64]
  402618:	b	4027cc <feof@plt+0x13fc>
  40261c:	mov	x1, x19
  402620:	mov	w0, #0x3                   	// #3
  402624:	bl	402304 <feof@plt+0xf34>
  402628:	cbnz	w0, 402530 <feof@plt+0x1160>
  40262c:	ldp	x23, x24, [sp, #48]
  402630:	ldp	x25, x26, [sp, #64]
  402634:	b	4027cc <feof@plt+0x13fc>
  402638:	mov	x0, x19
  40263c:	bl	401250 <getc@plt>
  402640:	cmn	w0, #0x1
  402644:	b.eq	402808 <feof@plt+0x1438>  // b.none
  402648:	cbz	w23, 402660 <feof@plt+0x1290>
  40264c:	add	x1, x22, w0, sxtw #2
  402650:	ldr	w2, [sp, #348]
  402654:	str	w2, [x22, w0, sxtw #2]
  402658:	ldr	w0, [sp, #344]
  40265c:	str	w0, [x1, #1024]
  402660:	mov	x1, x19
  402664:	mov	w0, #0x4                   	// #4
  402668:	bl	402304 <feof@plt+0xf34>
  40266c:	cbz	w0, 402814 <feof@plt+0x1444>
  402670:	mov	w23, #0x0                   	// #0
  402674:	b	402530 <feof@plt+0x1160>
  402678:	mov	x0, x19
  40267c:	bl	401250 <getc@plt>
  402680:	mov	w25, w0
  402684:	cmn	w0, #0x1
  402688:	b.eq	402820 <feof@plt+0x1450>  // b.none
  40268c:	sxtw	x26, w0
  402690:	mov	x3, x19
  402694:	mov	x2, x26
  402698:	mov	x1, #0x1                   	// #1
  40269c:	add	x0, sp, #0x50
  4026a0:	bl	401130 <fread@plt>
  4026a4:	cmp	x26, x0
  4026a8:	b.ne	40282c <feof@plt+0x145c>  // b.any
  4026ac:	cmp	w25, #0xa
  4026b0:	b.ne	402530 <feof@plt+0x1160>  // b.any
  4026b4:	mov	x2, #0xa                   	// #10
  4026b8:	adrp	x1, 404000 <feof@plt+0x2c30>
  4026bc:	add	x1, x1, #0xeb0
  4026c0:	add	x0, sp, #0x50
  4026c4:	bl	4011a0 <memcmp@plt>
  4026c8:	cbnz	w0, 402530 <feof@plt+0x1160>
  4026cc:	mov	x0, x19
  4026d0:	bl	401250 <getc@plt>
  4026d4:	cmp	w0, #0xf3
  4026d8:	b.eq	4026f0 <feof@plt+0x1320>  // b.none
  4026dc:	cmn	w0, #0x1
  4026e0:	b.eq	402530 <feof@plt+0x1160>  // b.none
  4026e4:	mov	x1, x19
  4026e8:	bl	401150 <ungetc@plt>
  4026ec:	b	402530 <feof@plt+0x1160>
  4026f0:	mov	x1, x19
  4026f4:	add	x0, sp, #0x15c
  4026f8:	bl	402178 <feof@plt+0xda8>
  4026fc:	cbz	w0, 402838 <feof@plt+0x1468>
  402700:	mov	x0, x19
  402704:	bl	401250 <getc@plt>
  402708:	cmp	w0, #0xf3
  40270c:	b.eq	402724 <feof@plt+0x1354>  // b.none
  402710:	cmn	w0, #0x1
  402714:	b.eq	402530 <feof@plt+0x1160>  // b.none
  402718:	mov	x1, x19
  40271c:	bl	401150 <ungetc@plt>
  402720:	b	402530 <feof@plt+0x1160>
  402724:	mov	x1, x19
  402728:	add	x0, sp, #0x158
  40272c:	bl	402178 <feof@plt+0xda8>
  402730:	cbz	w0, 402844 <feof@plt+0x1474>
  402734:	mov	w23, #0x1                   	// #1
  402738:	mov	w20, w23
  40273c:	b	402530 <feof@plt+0x1160>
  402740:	mov	x1, x19
  402744:	add	x0, sp, #0x154
  402748:	bl	40221c <feof@plt+0xe4c>
  40274c:	cbz	w0, 40285c <feof@plt+0x148c>
  402750:	mov	x1, x19
  402754:	ldr	w0, [sp, #340]
  402758:	bl	402304 <feof@plt+0xf34>
  40275c:	cbnz	w0, 402530 <feof@plt+0x1160>
  402760:	ldp	x23, x24, [sp, #48]
  402764:	ldp	x25, x26, [sp, #64]
  402768:	b	4027cc <feof@plt+0x13fc>
  40276c:	mov	x1, x19
  402770:	mov	w0, #0x4                   	// #4
  402774:	bl	402304 <feof@plt+0xf34>
  402778:	cbnz	w0, 402530 <feof@plt+0x1160>
  40277c:	ldp	x23, x24, [sp, #48]
  402780:	ldp	x25, x26, [sp, #64]
  402784:	b	4027cc <feof@plt+0x13fc>
  402788:	cbz	w20, 402798 <feof@plt+0x13c8>
  40278c:	ldp	x23, x24, [sp, #48]
  402790:	ldp	x25, x26, [sp, #64]
  402794:	b	4023c8 <feof@plt+0xff8>
  402798:	adrp	x1, 417000 <_ZdlPvm@@Base+0x123ac>
  40279c:	add	x1, x1, #0xda8
  4027a0:	mov	x3, x1
  4027a4:	mov	x2, x1
  4027a8:	adrp	x0, 404000 <feof@plt+0x2c30>
  4027ac:	add	x0, x0, #0xee0
  4027b0:	bl	403c38 <feof@plt+0x2868>
  4027b4:	mov	w20, #0x1                   	// #1
  4027b8:	ldp	x23, x24, [sp, #48]
  4027bc:	ldp	x25, x26, [sp, #64]
  4027c0:	b	4023c8 <feof@plt+0xff8>
  4027c4:	ldp	x23, x24, [sp, #48]
  4027c8:	ldp	x25, x26, [sp, #64]
  4027cc:	adrp	x1, 417000 <_ZdlPvm@@Base+0x123ac>
  4027d0:	add	x1, x1, #0xda8
  4027d4:	mov	x3, x1
  4027d8:	mov	x2, x1
  4027dc:	adrp	x0, 404000 <feof@plt+0x2c30>
  4027e0:	add	x0, x0, #0xf08
  4027e4:	bl	403c10 <feof@plt+0x2840>
  4027e8:	mov	w20, #0x0                   	// #0
  4027ec:	b	4023c8 <feof@plt+0xff8>
  4027f0:	ldp	x23, x24, [sp, #48]
  4027f4:	ldp	x25, x26, [sp, #64]
  4027f8:	b	4027cc <feof@plt+0x13fc>
  4027fc:	ldp	x23, x24, [sp, #48]
  402800:	ldp	x25, x26, [sp, #64]
  402804:	b	4027cc <feof@plt+0x13fc>
  402808:	ldp	x23, x24, [sp, #48]
  40280c:	ldp	x25, x26, [sp, #64]
  402810:	b	4027cc <feof@plt+0x13fc>
  402814:	ldp	x23, x24, [sp, #48]
  402818:	ldp	x25, x26, [sp, #64]
  40281c:	b	4027cc <feof@plt+0x13fc>
  402820:	ldp	x23, x24, [sp, #48]
  402824:	ldp	x25, x26, [sp, #64]
  402828:	b	4027cc <feof@plt+0x13fc>
  40282c:	ldp	x23, x24, [sp, #48]
  402830:	ldp	x25, x26, [sp, #64]
  402834:	b	4027cc <feof@plt+0x13fc>
  402838:	ldp	x23, x24, [sp, #48]
  40283c:	ldp	x25, x26, [sp, #64]
  402840:	b	4027cc <feof@plt+0x13fc>
  402844:	ldp	x23, x24, [sp, #48]
  402848:	ldp	x25, x26, [sp, #64]
  40284c:	b	4027cc <feof@plt+0x13fc>
  402850:	ldp	x23, x24, [sp, #48]
  402854:	ldp	x25, x26, [sp, #64]
  402858:	b	4027cc <feof@plt+0x13fc>
  40285c:	ldp	x23, x24, [sp, #48]
  402860:	ldp	x25, x26, [sp, #64]
  402864:	b	4027cc <feof@plt+0x13fc>
  402868:	ldp	x23, x24, [sp, #48]
  40286c:	ldp	x25, x26, [sp, #64]
  402870:	b	4027cc <feof@plt+0x13fc>
  402874:	stp	x29, x30, [sp, #-32]!
  402878:	mov	x29, sp
  40287c:	stp	x19, x20, [sp, #16]
  402880:	mov	x19, x0
  402884:	mov	x0, x1
  402888:	mov	x20, x2
  40288c:	bl	404c70 <_ZdlPvm@@Base+0x1c>
  402890:	str	x0, [x19]
  402894:	str	x20, [x19, #8]
  402898:	ldp	x19, x20, [sp, #16]
  40289c:	ldp	x29, x30, [sp], #32
  4028a0:	ret
  4028a4:	sub	sp, sp, #0x2f0
  4028a8:	stp	x29, x30, [sp]
  4028ac:	mov	x29, sp
  4028b0:	stp	x19, x20, [sp, #16]
  4028b4:	stp	x21, x22, [sp, #32]
  4028b8:	stp	x23, x24, [sp, #48]
  4028bc:	mov	x24, x0
  4028c0:	mov	x21, x1
  4028c4:	bl	4012d0 <__errno_location@plt>
  4028c8:	mov	x19, x0
  4028cc:	str	wzr, [x0]
  4028d0:	adrp	x1, 404000 <feof@plt+0x2c30>
  4028d4:	add	x1, x1, #0xdb0
  4028d8:	mov	x0, x24
  4028dc:	bl	4012e0 <fopen@plt>
  4028e0:	mov	x23, x0
  4028e4:	mov	x2, x21
  4028e8:	add	x1, x21, #0x800
  4028ec:	cbz	x0, 4029a4 <feof@plt+0x15d4>
  4028f0:	stp	x25, x26, [sp, #64]
  4028f4:	stp	x27, x28, [sp, #80]
  4028f8:	str	xzr, [x2], #8
  4028fc:	cmp	x2, x1
  402900:	b.ne	4028f8 <feof@plt+0x1528>  // b.any
  402904:	mov	w25, #0x0                   	// #0
  402908:	adrp	x19, 417000 <_ZdlPvm@@Base+0x123ac>
  40290c:	add	x19, x19, #0x6a0
  402910:	adrp	x22, 404000 <feof@plt+0x2c30>
  402914:	add	x22, x22, #0xf20
  402918:	mov	x2, x23
  40291c:	mov	w1, #0x200                 	// #512
  402920:	add	x0, sp, #0x70
  402924:	bl	401310 <fgets@plt>
  402928:	cbz	x0, 402b00 <feof@plt+0x1730>
  40292c:	add	w25, w25, #0x1
  402930:	ldrb	w2, [sp, #112]
  402934:	ldrb	w0, [x19, w2, sxtw]
  402938:	cbz	w0, 4029e8 <feof@plt+0x1618>
  40293c:	add	x0, sp, #0x70
  402940:	ldrb	w2, [x0, #1]!
  402944:	ldrb	w3, [x19, w2, sxtw]
  402948:	cbnz	w3, 402940 <feof@plt+0x1570>
  40294c:	cmp	w2, #0x23
  402950:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402954:	b.eq	402918 <feof@plt+0x1548>  // b.none
  402958:	mov	x1, x22
  40295c:	bl	401220 <strtok@plt>
  402960:	cbz	x0, 402918 <feof@plt+0x1548>
  402964:	add	x2, sp, #0x6c
  402968:	adrp	x1, 404000 <feof@plt+0x2c30>
  40296c:	add	x1, x1, #0xf28
  402970:	bl	401290 <__isoc99_sscanf@plt>
  402974:	cmp	w0, #0x1
  402978:	b.ne	4029f0 <feof@plt+0x1620>  // b.any
  40297c:	ldr	w0, [sp, #108]
  402980:	cmp	w0, #0xff
  402984:	b.hi	402a3c <feof@plt+0x166c>  // b.pmore
  402988:	mov	x1, x22
  40298c:	mov	x0, #0x0                   	// #0
  402990:	bl	401220 <strtok@plt>
  402994:	mov	x26, x0
  402998:	cbz	x0, 402a7c <feof@plt+0x16ac>
  40299c:	mov	x27, #0x10                  	// #16
  4029a0:	b	402ae0 <feof@plt+0x1710>
  4029a4:	mov	x1, x24
  4029a8:	add	x0, sp, #0x270
  4029ac:	bl	40375c <feof@plt+0x238c>
  4029b0:	ldr	w0, [x19]
  4029b4:	bl	401200 <strerror@plt>
  4029b8:	mov	x1, x0
  4029bc:	add	x0, sp, #0x280
  4029c0:	bl	40375c <feof@plt+0x238c>
  4029c4:	adrp	x3, 417000 <_ZdlPvm@@Base+0x123ac>
  4029c8:	add	x3, x3, #0xda8
  4029cc:	add	x2, sp, #0x280
  4029d0:	add	x1, sp, #0x270
  4029d4:	adrp	x0, 404000 <feof@plt+0x2c30>
  4029d8:	add	x0, x0, #0xdb8
  4029dc:	bl	403c10 <feof@plt+0x2840>
  4029e0:	mov	w0, #0x0                   	// #0
  4029e4:	b	402b14 <feof@plt+0x1744>
  4029e8:	add	x0, sp, #0x70
  4029ec:	b	40294c <feof@plt+0x157c>
  4029f0:	mov	x1, x24
  4029f4:	add	x0, sp, #0x290
  4029f8:	bl	40375c <feof@plt+0x238c>
  4029fc:	mov	w1, w25
  402a00:	add	x0, sp, #0x2a0
  402a04:	bl	403784 <feof@plt+0x23b4>
  402a08:	adrp	x3, 417000 <_ZdlPvm@@Base+0x123ac>
  402a0c:	add	x3, x3, #0xda8
  402a10:	add	x2, sp, #0x2a0
  402a14:	add	x1, sp, #0x290
  402a18:	adrp	x0, 404000 <feof@plt+0x2c30>
  402a1c:	add	x0, x0, #0xf30
  402a20:	bl	403c10 <feof@plt+0x2840>
  402a24:	mov	x0, x23
  402a28:	bl	401190 <fclose@plt>
  402a2c:	mov	w0, #0x0                   	// #0
  402a30:	ldp	x25, x26, [sp, #64]
  402a34:	ldp	x27, x28, [sp, #80]
  402a38:	b	402b14 <feof@plt+0x1744>
  402a3c:	mov	x1, x24
  402a40:	add	x0, sp, #0x2b0
  402a44:	bl	40375c <feof@plt+0x238c>
  402a48:	mov	w1, w25
  402a4c:	add	x0, sp, #0x2c0
  402a50:	bl	403784 <feof@plt+0x23b4>
  402a54:	adrp	x3, 417000 <_ZdlPvm@@Base+0x123ac>
  402a58:	add	x3, x3, #0xda8
  402a5c:	add	x2, sp, #0x2c0
  402a60:	add	x1, sp, #0x2b0
  402a64:	adrp	x0, 404000 <feof@plt+0x2c30>
  402a68:	add	x0, x0, #0xf48
  402a6c:	bl	403c10 <feof@plt+0x2840>
  402a70:	mov	x0, x23
  402a74:	bl	401190 <fclose@plt>
  402a78:	b	402a2c <feof@plt+0x165c>
  402a7c:	mov	x1, x24
  402a80:	add	x0, sp, #0x2d0
  402a84:	bl	40375c <feof@plt+0x238c>
  402a88:	mov	w1, w25
  402a8c:	add	x0, sp, #0x2e0
  402a90:	bl	403784 <feof@plt+0x23b4>
  402a94:	adrp	x3, 417000 <_ZdlPvm@@Base+0x123ac>
  402a98:	add	x3, x3, #0xda8
  402a9c:	add	x2, sp, #0x2e0
  402aa0:	add	x1, sp, #0x2d0
  402aa4:	adrp	x0, 404000 <feof@plt+0x2c30>
  402aa8:	add	x0, x0, #0xf68
  402aac:	bl	403c10 <feof@plt+0x2840>
  402ab0:	mov	x0, x23
  402ab4:	bl	401190 <fclose@plt>
  402ab8:	b	402a2c <feof@plt+0x165c>
  402abc:	str	x0, [x20]
  402ac0:	str	x28, [x20, #8]
  402ac4:	ldrsw	x0, [sp, #108]
  402ac8:	str	x20, [x21, x0, lsl #3]
  402acc:	mov	x1, x22
  402ad0:	mov	x0, #0x0                   	// #0
  402ad4:	bl	401220 <strtok@plt>
  402ad8:	mov	x26, x0
  402adc:	cbz	x0, 402918 <feof@plt+0x1548>
  402ae0:	mov	x0, x27
  402ae4:	bl	404be4 <_Znwm@@Base>
  402ae8:	mov	x20, x0
  402aec:	ldrsw	x0, [sp, #108]
  402af0:	ldr	x28, [x21, x0, lsl #3]
  402af4:	mov	x0, x26
  402af8:	bl	404c70 <_ZdlPvm@@Base+0x1c>
  402afc:	b	402abc <feof@plt+0x16ec>
  402b00:	mov	x0, x23
  402b04:	bl	401190 <fclose@plt>
  402b08:	mov	w0, #0x1                   	// #1
  402b0c:	ldp	x25, x26, [sp, #64]
  402b10:	ldp	x27, x28, [sp, #80]
  402b14:	ldp	x19, x20, [sp, #16]
  402b18:	ldp	x21, x22, [sp, #32]
  402b1c:	ldp	x23, x24, [sp, #48]
  402b20:	ldp	x29, x30, [sp]
  402b24:	add	sp, sp, #0x2f0
  402b28:	ret
  402b2c:	mov	x19, x0
  402b30:	mov	x1, #0x10                  	// #16
  402b34:	mov	x0, x20
  402b38:	bl	404c54 <_ZdlPvm@@Base>
  402b3c:	mov	x0, x19
  402b40:	bl	401390 <_Unwind_Resume@plt>
  402b44:	mov	x12, #0x1150                	// #4432
  402b48:	sub	sp, sp, x12
  402b4c:	stp	x29, x30, [sp]
  402b50:	mov	x29, sp
  402b54:	stp	x19, x20, [sp, #16]
  402b58:	stp	x21, x22, [sp, #32]
  402b5c:	stp	x23, x24, [sp, #48]
  402b60:	stp	x25, x26, [sp, #64]
  402b64:	stp	x27, x28, [sp, #80]
  402b68:	mov	w22, w0
  402b6c:	mov	x20, x1
  402b70:	ldr	x1, [x1]
  402b74:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  402b78:	str	x1, [x0, #3640]
  402b7c:	mov	x19, #0x0                   	// #0
  402b80:	mov	w27, #0xffffffff            	// #-1
  402b84:	mov	w21, #0x0                   	// #0
  402b88:	adrp	x24, 405000 <_ZdlPvm@@Base+0x3ac>
  402b8c:	add	x24, x24, #0x140
  402b90:	adrp	x23, 404000 <feof@plt+0x2c30>
  402b94:	add	x23, x23, #0xf80
  402b98:	adrp	x25, 417000 <_ZdlPvm@@Base+0x123ac>
  402b9c:	add	x25, x25, #0xda8
  402ba0:	b	402bbc <feof@plt+0x17ec>
  402ba4:	cmp	w0, #0x3f
  402ba8:	b.eq	402ca4 <feof@plt+0x18d4>  // b.none
  402bac:	cmp	w0, #0x67
  402bb0:	adrp	x1, 417000 <_ZdlPvm@@Base+0x123ac>
  402bb4:	ldr	x1, [x1, #3648]
  402bb8:	csel	x19, x1, x19, eq  // eq = none
  402bbc:	mov	x4, #0x0                   	// #0
  402bc0:	mov	x3, x24
  402bc4:	mov	x2, x23
  402bc8:	mov	x1, x20
  402bcc:	mov	w0, w22
  402bd0:	bl	404a64 <feof@plt+0x3694>
  402bd4:	cmn	w0, #0x1
  402bd8:	b.eq	402cb8 <feof@plt+0x18e8>  // b.none
  402bdc:	cmp	w0, #0x6b
  402be0:	b.eq	402c18 <feof@plt+0x1848>  // b.none
  402be4:	b.le	402ba4 <feof@plt+0x17d4>
  402be8:	cmp	w0, #0x76
  402bec:	b.eq	402c88 <feof@plt+0x18b8>  // b.none
  402bf0:	cmp	w0, #0x100
  402bf4:	b.ne	402c0c <feof@plt+0x183c>  // b.any
  402bf8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  402bfc:	ldr	x0, [x0, #632]
  402c00:	bl	401530 <feof@plt+0x160>
  402c04:	mov	w0, #0x0                   	// #0
  402c08:	bl	401370 <exit@plt>
  402c0c:	cmp	w0, #0x73
  402c10:	csinc	w21, w21, wzr, ne  // ne = any
  402c14:	b	402bbc <feof@plt+0x17ec>
  402c18:	mov	w2, #0x0                   	// #0
  402c1c:	add	x1, sp, #0xc0
  402c20:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  402c24:	ldr	x0, [x0, #3648]
  402c28:	bl	4011b0 <strtol@plt>
  402c2c:	cbnz	x0, 402c54 <feof@plt+0x1884>
  402c30:	ldr	x1, [sp, #192]
  402c34:	adrp	x2, 417000 <_ZdlPvm@@Base+0x123ac>
  402c38:	ldr	x2, [x2, #3648]
  402c3c:	cmp	x1, x2
  402c40:	b.eq	402c60 <feof@plt+0x1890>  // b.none
  402c44:	ldrb	w1, [x1]
  402c48:	cbnz	w1, 402c60 <feof@plt+0x1890>
  402c4c:	mov	w27, w0
  402c50:	b	402bbc <feof@plt+0x17ec>
  402c54:	ldr	x1, [sp, #192]
  402c58:	ldrb	w1, [x1]
  402c5c:	cbz	w1, 402c7c <feof@plt+0x18ac>
  402c60:	mov	x3, x25
  402c64:	mov	x2, x25
  402c68:	mov	x1, x25
  402c6c:	adrp	x0, 404000 <feof@plt+0x2c30>
  402c70:	add	x0, x0, #0xf88
  402c74:	bl	403c10 <feof@plt+0x2840>
  402c78:	b	402bbc <feof@plt+0x17ec>
  402c7c:	cmp	x0, #0xff
  402c80:	b.hi	402c60 <feof@plt+0x1890>  // b.pmore
  402c84:	b	402c4c <feof@plt+0x187c>
  402c88:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  402c8c:	ldr	x1, [x0, #608]
  402c90:	adrp	x0, 404000 <feof@plt+0x2c30>
  402c94:	add	x0, x0, #0xfa0
  402c98:	bl	4013c0 <printf@plt>
  402c9c:	mov	w0, #0x0                   	// #0
  402ca0:	bl	401370 <exit@plt>
  402ca4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  402ca8:	ldr	x0, [x0, #640]
  402cac:	bl	401530 <feof@plt+0x160>
  402cb0:	mov	w0, #0x1                   	// #1
  402cb4:	bl	401370 <exit@plt>
  402cb8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  402cbc:	ldr	w0, [x0, #592]
  402cc0:	sub	w22, w22, w0
  402cc4:	cmp	w22, #0x3
  402cc8:	b.ne	402d1c <feof@plt+0x194c>  // b.any
  402ccc:	add	x0, sp, #0x930
  402cd0:	bl	402160 <feof@plt+0xd90>
  402cd4:	cbz	x19, 402ce8 <feof@plt+0x1918>
  402cd8:	mov	x1, x19
  402cdc:	add	x0, sp, #0x930
  402ce0:	bl	402348 <feof@plt+0xf78>
  402ce4:	cbz	w0, 403300 <feof@plt+0x1f30>
  402ce8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  402cec:	ldrsw	x0, [x0, #592]
  402cf0:	lsl	x0, x0, #3
  402cf4:	ldr	x23, [x20, x0]
  402cf8:	add	x0, x20, x0
  402cfc:	ldr	x19, [x0, #8]
  402d00:	ldr	x22, [x0, #16]
  402d04:	add	x0, sp, #0x8c0
  402d08:	bl	4016cc <feof@plt+0x2fc>
  402d0c:	mov	x1, x23
  402d10:	add	x0, sp, #0x8c0
  402d14:	bl	401a08 <feof@plt+0x638>
  402d18:	b	402d30 <feof@plt+0x1960>
  402d1c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  402d20:	ldr	x0, [x0, #640]
  402d24:	bl	401530 <feof@plt+0x160>
  402d28:	mov	w0, #0x1                   	// #1
  402d2c:	bl	401370 <exit@plt>
  402d30:	cbnz	w0, 402d68 <feof@plt+0x1998>
  402d34:	mov	w26, #0x1                   	// #1
  402d38:	add	x0, sp, #0x8c0
  402d3c:	bl	401920 <feof@plt+0x550>
  402d40:	mov	w0, w26
  402d44:	ldp	x19, x20, [sp, #16]
  402d48:	ldp	x21, x22, [sp, #32]
  402d4c:	ldp	x23, x24, [sp, #48]
  402d50:	ldp	x25, x26, [sp, #64]
  402d54:	ldp	x27, x28, [sp, #80]
  402d58:	ldp	x29, x30, [sp]
  402d5c:	mov	x12, #0x1150                	// #4432
  402d60:	add	sp, sp, x12
  402d64:	ret
  402d68:	add	x1, sp, #0xc0
  402d6c:	mov	x0, x19
  402d70:	bl	4028a4 <feof@plt+0x14d4>
  402d74:	cbnz	w0, 402d80 <feof@plt+0x19b0>
  402d78:	mov	w26, #0x1                   	// #1
  402d7c:	b	402d38 <feof@plt+0x1968>
  402d80:	bl	4012d0 <__errno_location@plt>
  402d84:	mov	x19, x0
  402d88:	str	wzr, [x0]
  402d8c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  402d90:	ldr	x2, [x0, #632]
  402d94:	adrp	x1, 404000 <feof@plt+0x2c30>
  402d98:	add	x1, x1, #0xfc8
  402d9c:	mov	x0, x22
  402da0:	bl	4011f0 <freopen@plt>
  402da4:	cbz	x0, 402dbc <feof@plt+0x19ec>
  402da8:	mov	x1, x22
  402dac:	adrp	x0, 405000 <_ZdlPvm@@Base+0x3ac>
  402db0:	add	x0, x0, #0x10
  402db4:	bl	4013c0 <printf@plt>
  402db8:	b	402e10 <feof@plt+0x1a40>
  402dbc:	mov	x1, x22
  402dc0:	add	x0, sp, #0x1, lsl #12
  402dc4:	add	x0, x0, #0x130
  402dc8:	bl	40375c <feof@plt+0x238c>
  402dcc:	ldr	w0, [x19]
  402dd0:	bl	401200 <strerror@plt>
  402dd4:	mov	x1, x0
  402dd8:	add	x0, sp, #0x1, lsl #12
  402ddc:	add	x0, x0, #0x140
  402de0:	bl	40375c <feof@plt+0x238c>
  402de4:	adrp	x3, 417000 <_ZdlPvm@@Base+0x123ac>
  402de8:	add	x3, x3, #0xda8
  402dec:	add	x2, sp, #0x1, lsl #12
  402df0:	add	x2, x2, #0x140
  402df4:	add	x1, sp, #0x1, lsl #12
  402df8:	add	x1, x1, #0x130
  402dfc:	adrp	x0, 404000 <feof@plt+0x2c30>
  402e00:	add	x0, x0, #0xfd0
  402e04:	bl	403c10 <feof@plt+0x2840>
  402e08:	mov	w26, #0x1                   	// #1
  402e0c:	b	402d38 <feof@plt+0x1968>
  402e10:	cbz	w21, 402e30 <feof@plt+0x1a60>
  402e14:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  402e18:	ldr	x3, [x0, #632]
  402e1c:	mov	x2, #0x8                   	// #8
  402e20:	mov	x1, #0x1                   	// #1
  402e24:	adrp	x0, 404000 <feof@plt+0x2c30>
  402e28:	add	x0, x0, #0xff0
  402e2c:	bl	401380 <fwrite@plt>
  402e30:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  402e34:	ldrsw	x0, [x0, #592]
  402e38:	ldr	x0, [x20, x0, lsl #3]
  402e3c:	bl	404c70 <_ZdlPvm@@Base+0x1c>
  402e40:	mov	x20, x0
  402e44:	bl	401160 <strlen@plt>
  402e48:	cmp	w0, #0x4
  402e4c:	b.le	402e70 <feof@plt+0x1aa0>
  402e50:	sxtw	x0, w0
  402e54:	sub	x19, x0, #0x4
  402e58:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  402e5c:	add	x1, x1, #0x0
  402e60:	add	x0, x20, x19
  402e64:	bl	401300 <strcmp@plt>
  402e68:	cbnz	w0, 402e70 <feof@plt+0x1aa0>
  402e6c:	strb	wzr, [x20, x19]
  402e70:	mov	w1, #0x2f                  	// #47
  402e74:	mov	x0, x20
  402e78:	bl	4012b0 <strrchr@plt>
  402e7c:	cbz	x0, 402e84 <feof@plt+0x1ab4>
  402e80:	add	x20, x0, #0x1
  402e84:	mov	x1, x20
  402e88:	adrp	x0, 405000 <_ZdlPvm@@Base+0x3ac>
  402e8c:	add	x0, x0, #0x8
  402e90:	bl	4013c0 <printf@plt>
  402e94:	add	x2, sp, #0x7c
  402e98:	mov	w1, #0x2                   	// #2
  402e9c:	add	x0, sp, #0x8c0
  402ea0:	bl	4018d8 <feof@plt+0x508>
  402ea4:	cbz	w0, 402eb4 <feof@plt+0x1ae4>
  402ea8:	ldr	w1, [sp, #124]
  402eac:	cmp	w1, #0x0
  402eb0:	b.gt	402ef8 <feof@plt+0x1b28>
  402eb4:	add	x2, sp, #0x7c
  402eb8:	mov	w1, #0x1                   	// #1
  402ebc:	add	x0, sp, #0x8c0
  402ec0:	bl	4018d8 <feof@plt+0x508>
  402ec4:	cbz	w0, 402ed0 <feof@plt+0x1b00>
  402ec8:	ldr	w0, [sp, #124]
  402ecc:	cbnz	w0, 402f08 <feof@plt+0x1b38>
  402ed0:	add	x2, sp, #0x80
  402ed4:	mov	w1, #0x5                   	// #5
  402ed8:	add	x0, sp, #0x8c0
  402edc:	bl	4018d8 <feof@plt+0x508>
  402ee0:	cbnz	w0, 402ee8 <feof@plt+0x1b18>
  402ee4:	str	wzr, [sp, #128]
  402ee8:	add	x26, sp, #0xc0
  402eec:	mov	w23, #0x0                   	// #0
  402ef0:	adrp	x28, 417000 <_ZdlPvm@@Base+0x123ac>
  402ef4:	b	402f9c <feof@plt+0x1bcc>
  402ef8:	adrp	x0, 405000 <_ZdlPvm@@Base+0x3ac>
  402efc:	add	x0, x0, #0x20
  402f00:	bl	4013c0 <printf@plt>
  402f04:	b	402eb4 <feof@plt+0x1ae4>
  402f08:	scvtf	d0, w0
  402f0c:	mov	x0, #0x3eb0000000000000    	// #4517110426252607488
  402f10:	fmov	d2, x0
  402f14:	fmov	d1, #1.000000000000000000e+00
  402f18:	fmul	d0, d0, d2
  402f1c:	bl	401230 <atan2@plt>
  402f20:	mov	x0, #0x800000000000        	// #140737488355328
  402f24:	movk	x0, #0x4066, lsl #48
  402f28:	fmov	d1, x0
  402f2c:	fmul	d0, d0, d1
  402f30:	adrp	x0, 405000 <_ZdlPvm@@Base+0x3ac>
  402f34:	ldr	d1, [x0, #312]
  402f38:	fdiv	d0, d0, d1
  402f3c:	adrp	x0, 405000 <_ZdlPvm@@Base+0x3ac>
  402f40:	add	x0, x0, #0x30
  402f44:	bl	4013c0 <printf@plt>
  402f48:	b	402ed0 <feof@plt+0x1b00>
  402f4c:	ldr	x19, [x19, #8]
  402f50:	cbz	x19, 402f6c <feof@plt+0x1b9c>
  402f54:	ldr	x1, [x19]
  402f58:	mov	x0, x20
  402f5c:	bl	401300 <strcmp@plt>
  402f60:	cbnz	w0, 402f4c <feof@plt+0x1b7c>
  402f64:	str	w23, [x22, #8]
  402f68:	b	402f4c <feof@plt+0x1b7c>
  402f6c:	add	x21, x21, #0x10
  402f70:	cmp	x21, x25
  402f74:	b.eq	402f8c <feof@plt+0x1bbc>  // b.none
  402f78:	cbz	x24, 402f6c <feof@plt+0x1b9c>
  402f7c:	mov	x22, x21
  402f80:	ldr	x20, [x21]
  402f84:	mov	x19, x24
  402f88:	b	402f54 <feof@plt+0x1b84>
  402f8c:	add	w23, w23, #0x1
  402f90:	add	x26, x26, #0x8
  402f94:	cmp	w23, #0x100
  402f98:	b.eq	402fac <feof@plt+0x1bdc>  // b.none
  402f9c:	ldr	x24, [x26]
  402fa0:	add	x21, x28, #0x178
  402fa4:	add	x25, x21, #0x80
  402fa8:	b	402f78 <feof@plt+0x1ba8>
  402fac:	adrp	x19, 417000 <_ZdlPvm@@Base+0x123ac>
  402fb0:	add	x19, x19, #0x178
  402fb4:	add	x19, x19, #0x80
  402fb8:	mov	w22, #0x5                   	// #5
  402fbc:	mov	w21, #0x0                   	// #0
  402fc0:	adrp	x20, 417000 <_ZdlPvm@@Base+0x123ac>
  402fc4:	add	x20, x20, #0x178
  402fc8:	adrp	x23, 405000 <_ZdlPvm@@Base+0x3ac>
  402fcc:	add	x23, x23, #0x50
  402fd0:	b	402ff0 <feof@plt+0x1c20>
  402fd4:	ldr	x1, [x24, #8]
  402fd8:	mov	x0, x23
  402fdc:	bl	4013c0 <printf@plt>
  402fe0:	mov	w21, #0x1                   	// #1
  402fe4:	add	x19, x19, #0x10
  402fe8:	subs	w22, w22, #0x1
  402fec:	b.eq	403068 <feof@plt+0x1c98>  // b.none
  402ff0:	mov	x24, x19
  402ff4:	ldrb	w0, [x19]
  402ff8:	add	x0, x20, x0, lsl #4
  402ffc:	ldr	w1, [x0, #8]
  403000:	ldrb	w0, [x19, #1]
  403004:	add	x0, x20, x0, lsl #4
  403008:	ldr	w2, [x0, #8]
  40300c:	ldrb	w0, [x19, #2]
  403010:	add	x0, x20, x0, lsl #4
  403014:	ldr	w25, [x0, #8]
  403018:	cmp	w1, #0x0
  40301c:	ccmp	w2, #0x0, #0x1, ge  // ge = tcont
  403020:	ccmp	w25, #0x0, #0x1, ge  // ge = tcont
  403024:	b.lt	402fe4 <feof@plt+0x1c14>  // b.tstop
  403028:	add	x3, sp, #0xa8
  40302c:	add	x0, sp, #0x8c0
  403030:	bl	401738 <feof@plt+0x368>
  403034:	cbz	w0, 402fe4 <feof@plt+0x1c14>
  403038:	ldrb	w0, [sp, #168]
  40303c:	cmp	w0, w25
  403040:	b.ne	402fe4 <feof@plt+0x1c14>  // b.any
  403044:	cbnz	w21, 402fd4 <feof@plt+0x1c04>
  403048:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  40304c:	ldr	x3, [x0, #632]
  403050:	mov	x2, #0x9                   	// #9
  403054:	mov	x1, #0x1                   	// #1
  403058:	adrp	x0, 405000 <_ZdlPvm@@Base+0x3ac>
  40305c:	add	x0, x0, #0x40
  403060:	bl	401380 <fwrite@plt>
  403064:	b	402fd4 <feof@plt+0x1c04>
  403068:	cbz	w21, 403088 <feof@plt+0x1cb8>
  40306c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  403070:	ldr	x3, [x0, #632]
  403074:	mov	x2, #0x3                   	// #3
  403078:	mov	x1, #0x1                   	// #1
  40307c:	adrp	x0, 405000 <_ZdlPvm@@Base+0x3ac>
  403080:	add	x0, x0, #0x58
  403084:	bl	401380 <fwrite@plt>
  403088:	ldr	w1, [sp, #2276]
  40308c:	adrp	x0, 405000 <_ZdlPvm@@Base+0x3ac>
  403090:	add	x0, x0, #0x60
  403094:	bl	4013c0 <printf@plt>
  403098:	ldr	w1, [sp, #2280]
  40309c:	adrp	x0, 405000 <_ZdlPvm@@Base+0x3ac>
  4030a0:	add	x0, x0, #0x70
  4030a4:	bl	4013c0 <printf@plt>
  4030a8:	add	x0, sp, #0x8c0
  4030ac:	str	x0, [sp, #136]
  4030b0:	ldr	w0, [sp, #2240]
  4030b4:	str	w0, [sp, #144]
  4030b8:	mov	w0, #0xffffffff            	// #-1
  4030bc:	str	w0, [sp, #148]
  4030c0:	mov	w20, #0x0                   	// #0
  4030c4:	adrp	x22, 405000 <_ZdlPvm@@Base+0x3ac>
  4030c8:	add	x22, x22, #0x90
  4030cc:	add	x3, sp, #0x84
  4030d0:	add	x2, sp, #0x7b
  4030d4:	add	x1, sp, #0x7a
  4030d8:	add	x0, sp, #0x88
  4030dc:	bl	40156c <feof@plt+0x19c>
  4030e0:	mov	w26, w0
  4030e4:	cbz	w0, 40315c <feof@plt+0x1d8c>
  4030e8:	ldrb	w0, [sp, #123]
  4030ec:	cmp	w0, w27
  4030f0:	b.eq	4030cc <feof@plt+0x1cfc>  // b.none
  4030f4:	add	x1, sp, #0xc0
  4030f8:	ldr	x25, [x1, w0, sxtw #3]
  4030fc:	ldrb	w0, [sp, #122]
  403100:	ldr	x21, [x1, x0, lsl #3]
  403104:	adrp	x24, 405000 <_ZdlPvm@@Base+0x3ac>
  403108:	add	x24, x24, #0x80
  40310c:	b	403148 <feof@plt+0x1d78>
  403110:	ldr	w3, [sp, #132]
  403114:	ldr	x2, [x19]
  403118:	ldr	x1, [x21]
  40311c:	mov	x0, x22
  403120:	bl	4013c0 <printf@plt>
  403124:	ldr	x19, [x19, #8]
  403128:	mov	w20, w23
  40312c:	cbz	x19, 403140 <feof@plt+0x1d70>
  403130:	cbnz	w20, 403110 <feof@plt+0x1d40>
  403134:	mov	x0, x24
  403138:	bl	401140 <puts@plt>
  40313c:	b	403110 <feof@plt+0x1d40>
  403140:	mov	w20, #0x1                   	// #1
  403144:	ldr	x21, [x21, #8]
  403148:	cbz	x21, 4030cc <feof@plt+0x1cfc>
  40314c:	cbz	x25, 403144 <feof@plt+0x1d74>
  403150:	mov	x19, x25
  403154:	mov	w23, #0x1                   	// #1
  403158:	b	403130 <feof@plt+0x1d60>
  40315c:	adrp	x0, 405000 <_ZdlPvm@@Base+0x3ac>
  403160:	add	x0, x0, #0xa0
  403164:	bl	401140 <puts@plt>
  403168:	adrp	x0, 405000 <_ZdlPvm@@Base+0x3ac>
  40316c:	add	x0, x0, #0xa8
  403170:	bl	404c70 <_ZdlPvm@@Base+0x1c>
  403174:	str	x0, [sp, #152]
  403178:	str	xzr, [sp, #160]
  40317c:	mov	x19, #0x0                   	// #0
  403180:	add	x28, sp, #0x930
  403184:	adrp	x0, 405000 <_ZdlPvm@@Base+0x3ac>
  403188:	add	x0, x0, #0xb0
  40318c:	str	x0, [sp, #104]
  403190:	b	403268 <feof@plt+0x1e98>
  403194:	add	x27, sp, #0x98
  403198:	b	40328c <feof@plt+0x1ebc>
  40319c:	add	x0, sp, #0xa8
  4031a0:	mov	w20, #0x5                   	// #5
  4031a4:	ldr	w1, [x0, #20]
  4031a8:	cbnz	w1, 4031ec <feof@plt+0x1e1c>
  4031ac:	sub	x0, x0, #0x4
  4031b0:	subs	w20, w20, #0x1
  4031b4:	b.ne	4031a4 <feof@plt+0x1dd4>  // b.any
  4031b8:	mov	w0, #0x1                   	// #1
  4031bc:	str	w0, [sp, #132]
  4031c0:	cmp	w25, #0x0
  4031c4:	cset	w1, gt
  4031c8:	ldr	w0, [sp, #128]
  4031cc:	cmp	w24, w0
  4031d0:	b.le	4031d8 <feof@plt+0x1e08>
  4031d4:	add	w1, w1, #0x2
  4031d8:	mov	w2, w23
  4031dc:	adrp	x0, 405000 <_ZdlPvm@@Base+0x3ac>
  4031e0:	add	x0, x0, #0xc0
  4031e4:	bl	4013c0 <printf@plt>
  4031e8:	b	403230 <feof@plt+0x1e60>
  4031ec:	mov	w0, #0x1                   	// #1
  4031f0:	str	w0, [sp, #132]
  4031f4:	cmp	w20, #0x0
  4031f8:	b.le	4031c0 <feof@plt+0x1df0>
  4031fc:	add	x22, sp, #0xa8
  403200:	adrp	x21, 405000 <_ZdlPvm@@Base+0x3ac>
  403204:	add	x21, x21, #0xb8
  403208:	b	403220 <feof@plt+0x1e50>
  40320c:	ldr	w0, [sp, #132]
  403210:	add	w0, w0, #0x1
  403214:	str	w0, [sp, #132]
  403218:	cmp	w0, w20
  40321c:	b.gt	4031c0 <feof@plt+0x1df0>
  403220:	ldr	w1, [x22, w0, sxtw #2]
  403224:	mov	x0, x21
  403228:	bl	4013c0 <printf@plt>
  40322c:	b	40320c <feof@plt+0x1e3c>
  403230:	ldr	x20, [x27, #8]
  403234:	cbz	x20, 40325c <feof@plt+0x1e8c>
  403238:	adrp	x21, 405000 <_ZdlPvm@@Base+0x3ac>
  40323c:	add	x21, x21, #0xd0
  403240:	b	40324c <feof@plt+0x1e7c>
  403244:	ldr	x20, [x20, #8]
  403248:	cbz	x20, 40325c <feof@plt+0x1e8c>
  40324c:	ldr	x1, [x20]
  403250:	mov	x0, x21
  403254:	bl	4013c0 <printf@plt>
  403258:	b	403244 <feof@plt+0x1e74>
  40325c:	add	x19, x19, #0x1
  403260:	cmp	x19, #0x100
  403264:	b.eq	402d38 <feof@plt+0x1968>  // b.none
  403268:	mov	w23, w19
  40326c:	mov	w20, w19
  403270:	mov	w1, w19
  403274:	add	x0, sp, #0x8c0
  403278:	bl	4016f0 <feof@plt+0x320>
  40327c:	cbz	w0, 40325c <feof@plt+0x1e8c>
  403280:	add	x0, sp, #0xc0
  403284:	ldr	x27, [x0, x19, lsl #3]
  403288:	cbz	x27, 403194 <feof@plt+0x1dc4>
  40328c:	mov	w1, w20
  403290:	add	x0, sp, #0x8c0
  403294:	bl	401838 <feof@plt+0x468>
  403298:	mov	w21, w0
  40329c:	str	w0, [sp, #168]
  4032a0:	mov	w1, w20
  4032a4:	add	x0, sp, #0x8c0
  4032a8:	bl	401860 <feof@plt+0x490>
  4032ac:	mov	w24, w0
  4032b0:	str	w0, [sp, #172]
  4032b4:	mov	w1, w20
  4032b8:	add	x0, sp, #0x8c0
  4032bc:	bl	401888 <feof@plt+0x4b8>
  4032c0:	mov	w25, w0
  4032c4:	str	w0, [sp, #176]
  4032c8:	mov	w1, w20
  4032cc:	add	x0, sp, #0x8c0
  4032d0:	bl	4018b0 <feof@plt+0x4e0>
  4032d4:	str	w0, [sp, #180]
  4032d8:	ldr	w0, [x28, x19, lsl #2]
  4032dc:	str	w0, [sp, #184]
  4032e0:	add	x0, x28, x19, lsl #2
  4032e4:	ldr	w0, [x0, #1024]
  4032e8:	str	w0, [sp, #188]
  4032ec:	mov	w2, w21
  4032f0:	ldr	x1, [x27]
  4032f4:	ldr	x0, [sp, #104]
  4032f8:	bl	4013c0 <printf@plt>
  4032fc:	b	40319c <feof@plt+0x1dcc>
  403300:	mov	w26, #0x1                   	// #1
  403304:	b	402d40 <feof@plt+0x1970>
  403308:	mov	x19, x0
  40330c:	add	x0, sp, #0x8c0
  403310:	bl	401920 <feof@plt+0x550>
  403314:	mov	x0, x19
  403318:	bl	401390 <_Unwind_Resume@plt>
  40331c:	stp	x29, x30, [sp, #-16]!
  403320:	mov	x29, sp
  403324:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  403328:	add	x0, x0, #0x290
  40332c:	bl	403468 <feof@plt+0x2098>
  403330:	ldp	x29, x30, [sp], #16
  403334:	ret
  403338:	stp	x29, x30, [sp, #-48]!
  40333c:	mov	x29, sp
  403340:	stp	x19, x20, [sp, #16]
  403344:	str	x21, [sp, #32]
  403348:	mov	w19, w0
  40334c:	mov	x20, x1
  403350:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  403354:	ldr	x2, [x0, #3640]
  403358:	cbz	x2, 403370 <feof@plt+0x1fa0>
  40335c:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  403360:	add	x1, x1, #0x1a0
  403364:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  403368:	ldr	x0, [x0, #640]
  40336c:	bl	401170 <fprintf@plt>
  403370:	adrp	x21, 417000 <_ZdlPvm@@Base+0x123ac>
  403374:	mov	x3, x20
  403378:	mov	w2, w19
  40337c:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  403380:	add	x1, x1, #0x1a8
  403384:	ldr	x0, [x21, #640]
  403388:	bl	401170 <fprintf@plt>
  40338c:	ldr	x0, [x21, #640]
  403390:	bl	4012a0 <fflush@plt>
  403394:	bl	401340 <abort@plt>
  403398:	add	x1, x0, #0x100
  40339c:	strb	wzr, [x0], #1
  4033a0:	cmp	x0, x1
  4033a4:	b.ne	40339c <feof@plt+0x1fcc>  // b.any
  4033a8:	ret
  4033ac:	stp	x29, x30, [sp, #-16]!
  4033b0:	mov	x29, sp
  4033b4:	bl	403398 <feof@plt+0x1fc8>
  4033b8:	ldp	x29, x30, [sp], #16
  4033bc:	ret
  4033c0:	stp	x29, x30, [sp, #-32]!
  4033c4:	mov	x29, sp
  4033c8:	stp	x19, x20, [sp, #16]
  4033cc:	mov	x20, x0
  4033d0:	mov	x19, x1
  4033d4:	bl	403398 <feof@plt+0x1fc8>
  4033d8:	ldrb	w2, [x19]
  4033dc:	cbz	w2, 4033f0 <feof@plt+0x2020>
  4033e0:	mov	w0, #0x1                   	// #1
  4033e4:	strb	w0, [x20, w2, sxtw]
  4033e8:	ldrb	w2, [x19, #1]!
  4033ec:	cbnz	w2, 4033e4 <feof@plt+0x2014>
  4033f0:	ldp	x19, x20, [sp, #16]
  4033f4:	ldp	x29, x30, [sp], #32
  4033f8:	ret
  4033fc:	stp	x29, x30, [sp, #-32]!
  403400:	mov	x29, sp
  403404:	stp	x19, x20, [sp, #16]
  403408:	mov	x20, x0
  40340c:	mov	x19, x1
  403410:	bl	403398 <feof@plt+0x1fc8>
  403414:	ldrb	w2, [x19]
  403418:	cbz	w2, 40342c <feof@plt+0x205c>
  40341c:	mov	w0, #0x1                   	// #1
  403420:	strb	w0, [x20, w2, sxtw]
  403424:	ldrb	w2, [x19, #1]!
  403428:	cbnz	w2, 403420 <feof@plt+0x2050>
  40342c:	ldp	x19, x20, [sp, #16]
  403430:	ldp	x29, x30, [sp], #32
  403434:	ret
  403438:	ret
  40343c:	mov	x2, #0x0                   	// #0
  403440:	mov	w4, #0x1                   	// #1
  403444:	b	403454 <feof@plt+0x2084>
  403448:	add	x2, x2, #0x1
  40344c:	cmp	x2, #0x100
  403450:	b.eq	403464 <feof@plt+0x2094>  // b.none
  403454:	ldrb	w3, [x1, x2]
  403458:	cbz	w3, 403448 <feof@plt+0x2078>
  40345c:	strb	w4, [x0, x2]
  403460:	b	403448 <feof@plt+0x2078>
  403464:	ret
  403468:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  40346c:	ldr	w0, [x0, #664]
  403470:	cbnz	w0, 403738 <feof@plt+0x2368>
  403474:	stp	x29, x30, [sp, #-144]!
  403478:	mov	x29, sp
  40347c:	stp	x19, x20, [sp, #16]
  403480:	stp	x21, x22, [sp, #32]
  403484:	stp	x23, x24, [sp, #48]
  403488:	stp	x25, x26, [sp, #64]
  40348c:	stp	x27, x28, [sp, #80]
  403490:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  403494:	mov	w1, #0x1                   	// #1
  403498:	str	w1, [x0, #664]
  40349c:	mov	x20, #0x0                   	// #0
  4034a0:	mov	x19, #0x0                   	// #0
  4034a4:	add	x0, x0, #0x298
  4034a8:	add	x28, x0, #0xa08
  4034ac:	add	x27, x0, #0x8
  4034b0:	add	x26, x0, #0x108
  4034b4:	add	x24, x0, #0x208
  4034b8:	add	x25, x0, #0x308
  4034bc:	add	x1, x0, #0x408
  4034c0:	str	x1, [sp, #120]
  4034c4:	add	x1, x0, #0x508
  4034c8:	str	x1, [sp, #96]
  4034cc:	add	x1, x0, #0x608
  4034d0:	str	x1, [sp, #128]
  4034d4:	add	x1, x0, #0x708
  4034d8:	str	x1, [sp, #104]
  4034dc:	add	x1, x0, #0x808
  4034e0:	str	x1, [sp, #136]
  4034e4:	add	x0, x0, #0x908
  4034e8:	str	x0, [sp, #112]
  4034ec:	mov	w23, #0x1                   	// #1
  4034f0:	b	4036f8 <feof@plt+0x2328>
  4034f4:	ldr	x0, [sp, #120]
  4034f8:	strb	wzr, [x19, x0]
  4034fc:	cbz	w22, 4035d4 <feof@plt+0x2204>
  403500:	b	4036bc <feof@plt+0x22ec>
  403504:	ldr	x0, [sp, #128]
  403508:	strb	wzr, [x19, x0]
  40350c:	cbz	w22, 403580 <feof@plt+0x21b0>
  403510:	b	4036cc <feof@plt+0x22fc>
  403514:	ldr	x0, [sp, #136]
  403518:	strb	wzr, [x19, x0]
  40351c:	cbz	w22, 403544 <feof@plt+0x2174>
  403520:	b	4036dc <feof@plt+0x230c>
  403524:	ldr	x0, [sp, #104]
  403528:	strb	w23, [x19, x0]
  40352c:	bl	401280 <__ctype_b_loc@plt>
  403530:	ldr	x0, [x0]
  403534:	ldrsh	w0, [x0, x20]
  403538:	tbz	w0, #31, 403514 <feof@plt+0x2144>
  40353c:	ldr	x0, [sp, #136]
  403540:	strb	w23, [x19, x0]
  403544:	bl	401280 <__ctype_b_loc@plt>
  403548:	ldr	x0, [x0]
  40354c:	ldrh	w0, [x0, x20]
  403550:	tbz	w0, #1, 4036dc <feof@plt+0x230c>
  403554:	ldr	x0, [sp, #112]
  403558:	strb	w23, [x19, x0]
  40355c:	b	4036f0 <feof@plt+0x2320>
  403560:	ldr	x0, [sp, #96]
  403564:	strb	w23, [x19, x0]
  403568:	bl	401280 <__ctype_b_loc@plt>
  40356c:	ldr	x0, [x0]
  403570:	ldrh	w0, [x0, x20]
  403574:	tbz	w0, #3, 403504 <feof@plt+0x2134>
  403578:	ldr	x0, [sp, #128]
  40357c:	strb	w23, [x19, x0]
  403580:	bl	401280 <__ctype_b_loc@plt>
  403584:	ldr	x0, [x0]
  403588:	ldrh	w0, [x0, x20]
  40358c:	tbnz	w0, #14, 403524 <feof@plt+0x2154>
  403590:	ldr	x0, [sp, #104]
  403594:	strb	wzr, [x19, x0]
  403598:	cbnz	w22, 4036d4 <feof@plt+0x2304>
  40359c:	bl	401280 <__ctype_b_loc@plt>
  4035a0:	ldr	x0, [x0]
  4035a4:	ldrsh	w0, [x0, x20]
  4035a8:	tbnz	w0, #31, 40353c <feof@plt+0x216c>
  4035ac:	ldr	x0, [sp, #136]
  4035b0:	strb	wzr, [x19, x0]
  4035b4:	b	403544 <feof@plt+0x2174>
  4035b8:	strb	w23, [x19, x25]
  4035bc:	bl	401280 <__ctype_b_loc@plt>
  4035c0:	ldr	x0, [x0]
  4035c4:	ldrh	w0, [x0, x20]
  4035c8:	tbz	w0, #13, 4034f4 <feof@plt+0x2124>
  4035cc:	ldr	x0, [sp, #120]
  4035d0:	strb	w23, [x19, x0]
  4035d4:	bl	401280 <__ctype_b_loc@plt>
  4035d8:	ldr	x0, [x0]
  4035dc:	ldrh	w0, [x0, x20]
  4035e0:	tbnz	w0, #2, 403560 <feof@plt+0x2190>
  4035e4:	ldr	x0, [sp, #96]
  4035e8:	strb	wzr, [x19, x0]
  4035ec:	cbnz	w22, 4036c4 <feof@plt+0x22f4>
  4035f0:	bl	401280 <__ctype_b_loc@plt>
  4035f4:	ldr	x0, [x0]
  4035f8:	ldrh	w0, [x0, x20]
  4035fc:	tbnz	w0, #3, 403578 <feof@plt+0x21a8>
  403600:	ldr	x0, [sp, #128]
  403604:	strb	wzr, [x19, x0]
  403608:	b	403580 <feof@plt+0x21b0>
  40360c:	strb	w23, [x19, x24]
  403610:	b	40366c <feof@plt+0x229c>
  403614:	strb	w23, [x19, x26]
  403618:	b	403658 <feof@plt+0x2288>
  40361c:	strb	w23, [x19, x27]
  403620:	b	403640 <feof@plt+0x2270>
  403624:	strb	w23, [x19, x28]
  403628:	bl	401280 <__ctype_b_loc@plt>
  40362c:	ldr	x0, [x0]
  403630:	ldrh	w0, [x0, x20]
  403634:	tbnz	w0, #8, 40361c <feof@plt+0x224c>
  403638:	strb	wzr, [x19, x27]
  40363c:	cbnz	w22, 4036a8 <feof@plt+0x22d8>
  403640:	bl	401280 <__ctype_b_loc@plt>
  403644:	ldr	x0, [x0]
  403648:	ldrh	w0, [x0, x20]
  40364c:	tbnz	w0, #9, 403614 <feof@plt+0x2244>
  403650:	strb	wzr, [x19, x26]
  403654:	cbnz	w22, 4036ac <feof@plt+0x22dc>
  403658:	sub	w0, w21, #0x30
  40365c:	cmp	w0, #0x9
  403660:	b.ls	40360c <feof@plt+0x223c>  // b.plast
  403664:	strb	wzr, [x19, x24]
  403668:	cbnz	w22, 4036b0 <feof@plt+0x22e0>
  40366c:	bl	401280 <__ctype_b_loc@plt>
  403670:	ldr	x0, [x0]
  403674:	ldrh	w0, [x0, x20]
  403678:	tbnz	w0, #12, 4035b8 <feof@plt+0x21e8>
  40367c:	strb	wzr, [x19, x25]
  403680:	cbnz	w22, 4036b4 <feof@plt+0x22e4>
  403684:	bl	401280 <__ctype_b_loc@plt>
  403688:	ldr	x0, [x0]
  40368c:	ldrh	w0, [x0, x20]
  403690:	tbnz	w0, #13, 4035cc <feof@plt+0x21fc>
  403694:	ldr	x0, [sp, #120]
  403698:	strb	wzr, [x19, x0]
  40369c:	b	4035d4 <feof@plt+0x2204>
  4036a0:	strb	wzr, [x19, x28]
  4036a4:	strb	wzr, [x19, x27]
  4036a8:	strb	wzr, [x19, x26]
  4036ac:	strb	wzr, [x19, x24]
  4036b0:	strb	wzr, [x19, x25]
  4036b4:	ldr	x0, [sp, #120]
  4036b8:	strb	wzr, [x19, x0]
  4036bc:	ldr	x0, [sp, #96]
  4036c0:	strb	wzr, [x19, x0]
  4036c4:	ldr	x0, [sp, #128]
  4036c8:	strb	wzr, [x19, x0]
  4036cc:	ldr	x0, [sp, #104]
  4036d0:	strb	wzr, [x19, x0]
  4036d4:	ldr	x0, [sp, #136]
  4036d8:	strb	wzr, [x19, x0]
  4036dc:	ldr	x0, [sp, #112]
  4036e0:	strb	wzr, [x19, x0]
  4036e4:	add	w21, w21, #0x1
  4036e8:	cmp	w21, #0xff
  4036ec:	b.gt	40371c <feof@plt+0x234c>
  4036f0:	add	x19, x19, #0x1
  4036f4:	add	x20, x20, #0x2
  4036f8:	mov	w21, w19
  4036fc:	ands	w22, w19, #0xffffff80
  403700:	b.ne	4036a0 <feof@plt+0x22d0>  // b.any
  403704:	bl	401280 <__ctype_b_loc@plt>
  403708:	ldr	x0, [x0]
  40370c:	ldrh	w0, [x0, x20]
  403710:	tbnz	w0, #10, 403624 <feof@plt+0x2254>
  403714:	strb	wzr, [x19, x28]
  403718:	b	403628 <feof@plt+0x2258>
  40371c:	ldp	x19, x20, [sp, #16]
  403720:	ldp	x21, x22, [sp, #32]
  403724:	ldp	x23, x24, [sp, #48]
  403728:	ldp	x25, x26, [sp, #64]
  40372c:	ldp	x27, x28, [sp, #80]
  403730:	ldp	x29, x30, [sp], #144
  403734:	ret
  403738:	ret
  40373c:	stp	x29, x30, [sp, #-16]!
  403740:	mov	x29, sp
  403744:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  403748:	add	x0, x0, #0x298
  40374c:	add	x0, x0, #0xb08
  403750:	bl	403468 <feof@plt+0x2098>
  403754:	ldp	x29, x30, [sp], #16
  403758:	ret
  40375c:	mov	w2, #0x1                   	// #1
  403760:	str	w2, [x0]
  403764:	adrp	x2, 405000 <_ZdlPvm@@Base+0x3ac>
  403768:	add	x2, x2, #0x1d8
  40376c:	cmp	x1, #0x0
  403770:	csel	x1, x2, x1, eq  // eq = none
  403774:	str	x1, [x0, #8]
  403778:	ret
  40377c:	str	wzr, [x0]
  403780:	ret
  403784:	mov	w2, #0x3                   	// #3
  403788:	str	w2, [x0]
  40378c:	str	w1, [x0, #8]
  403790:	ret
  403794:	mov	w2, #0x4                   	// #4
  403798:	str	w2, [x0]
  40379c:	str	w1, [x0, #8]
  4037a0:	ret
  4037a4:	mov	w2, #0x2                   	// #2
  4037a8:	str	w2, [x0]
  4037ac:	strb	w1, [x0, #8]
  4037b0:	ret
  4037b4:	mov	w2, #0x2                   	// #2
  4037b8:	str	w2, [x0]
  4037bc:	strb	w1, [x0, #8]
  4037c0:	ret
  4037c4:	mov	w1, #0x5                   	// #5
  4037c8:	str	w1, [x0]
  4037cc:	str	d0, [x0, #8]
  4037d0:	ret
  4037d4:	ldr	w0, [x0]
  4037d8:	cmp	w0, #0x0
  4037dc:	cset	w0, eq  // eq = none
  4037e0:	ret
  4037e4:	stp	x29, x30, [sp, #-16]!
  4037e8:	mov	x29, sp
  4037ec:	ldr	w1, [x0]
  4037f0:	cmp	w1, #0x3
  4037f4:	b.eq	40384c <feof@plt+0x247c>  // b.none
  4037f8:	b.ls	403828 <feof@plt+0x2458>  // b.plast
  4037fc:	cmp	w1, #0x4
  403800:	b.eq	403868 <feof@plt+0x2498>  // b.none
  403804:	cmp	w1, #0x5
  403808:	b.ne	403860 <feof@plt+0x2490>  // b.any
  40380c:	ldr	d0, [x0, #8]
  403810:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  403814:	add	x1, x1, #0x1e0
  403818:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  40381c:	ldr	x0, [x0, #640]
  403820:	bl	401170 <fprintf@plt>
  403824:	b	403860 <feof@plt+0x2490>
  403828:	cmp	w1, #0x1
  40382c:	b.eq	403880 <feof@plt+0x24b0>  // b.none
  403830:	cmp	w1, #0x2
  403834:	b.ne	403860 <feof@plt+0x2490>  // b.any
  403838:	adrp	x1, 417000 <_ZdlPvm@@Base+0x123ac>
  40383c:	ldr	x1, [x1, #640]
  403840:	ldrb	w0, [x0, #8]
  403844:	bl	401180 <putc@plt>
  403848:	b	403860 <feof@plt+0x2490>
  40384c:	ldr	w0, [x0, #8]
  403850:	bl	404adc <feof@plt+0x370c>
  403854:	adrp	x1, 417000 <_ZdlPvm@@Base+0x123ac>
  403858:	ldr	x1, [x1, #640]
  40385c:	bl	401120 <fputs@plt>
  403860:	ldp	x29, x30, [sp], #16
  403864:	ret
  403868:	ldr	w0, [x0, #8]
  40386c:	bl	404b70 <feof@plt+0x37a0>
  403870:	adrp	x1, 417000 <_ZdlPvm@@Base+0x123ac>
  403874:	ldr	x1, [x1, #640]
  403878:	bl	401120 <fputs@plt>
  40387c:	b	403860 <feof@plt+0x2490>
  403880:	adrp	x1, 417000 <_ZdlPvm@@Base+0x123ac>
  403884:	ldr	x1, [x1, #640]
  403888:	ldr	x0, [x0, #8]
  40388c:	bl	401120 <fputs@plt>
  403890:	b	403860 <feof@plt+0x2490>
  403894:	stp	x29, x30, [sp, #-96]!
  403898:	mov	x29, sp
  40389c:	stp	x19, x20, [sp, #16]
  4038a0:	stp	x21, x22, [sp, #32]
  4038a4:	stp	x23, x24, [sp, #48]
  4038a8:	mov	x20, x0
  4038ac:	mov	x22, x1
  4038b0:	mov	x23, x2
  4038b4:	mov	x24, x3
  4038b8:	cbz	x0, 4038e8 <feof@plt+0x2518>
  4038bc:	mov	x19, x20
  4038c0:	ldrb	w0, [x19], #1
  4038c4:	cbz	w0, 4039f4 <feof@plt+0x2624>
  4038c8:	stp	x25, x26, [sp, #64]
  4038cc:	str	x27, [sp, #80]
  4038d0:	adrp	x21, 417000 <_ZdlPvm@@Base+0x123ac>
  4038d4:	adrp	x25, 405000 <_ZdlPvm@@Base+0x3ac>
  4038d8:	add	x25, x25, #0x1e8
  4038dc:	mov	w27, #0x70                  	// #112
  4038e0:	mov	w26, #0x78                  	// #120
  4038e4:	b	4039a4 <feof@plt+0x25d4>
  4038e8:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  4038ec:	add	x1, x1, #0x1e8
  4038f0:	mov	w0, #0x62                  	// #98
  4038f4:	bl	403338 <feof@plt+0x1f68>
  4038f8:	b	4038bc <feof@plt+0x24ec>
  4038fc:	cmp	w0, #0x33
  403900:	b.ne	403978 <feof@plt+0x25a8>  // b.any
  403904:	ldr	w0, [x24]
  403908:	cbz	w0, 403968 <feof@plt+0x2598>
  40390c:	mov	x0, x24
  403910:	bl	4037e4 <feof@plt+0x2414>
  403914:	mov	x20, x19
  403918:	b	403998 <feof@plt+0x25c8>
  40391c:	ldr	x1, [x21, #640]
  403920:	mov	w0, #0x25                  	// #37
  403924:	bl	401270 <fputc@plt>
  403928:	mov	x20, x19
  40392c:	b	403998 <feof@plt+0x25c8>
  403930:	mov	x1, x25
  403934:	mov	w0, #0x6c                  	// #108
  403938:	bl	403338 <feof@plt+0x1f68>
  40393c:	b	4039dc <feof@plt+0x260c>
  403940:	ldr	w0, [x23]
  403944:	cbz	w0, 403958 <feof@plt+0x2588>
  403948:	mov	x0, x23
  40394c:	bl	4037e4 <feof@plt+0x2414>
  403950:	mov	x20, x19
  403954:	b	403998 <feof@plt+0x25c8>
  403958:	mov	x1, x25
  40395c:	mov	w0, w27
  403960:	bl	403338 <feof@plt+0x1f68>
  403964:	b	403948 <feof@plt+0x2578>
  403968:	mov	x1, x25
  40396c:	mov	w0, #0x74                  	// #116
  403970:	bl	403338 <feof@plt+0x1f68>
  403974:	b	40390c <feof@plt+0x253c>
  403978:	mov	x1, x25
  40397c:	mov	w0, w26
  403980:	bl	403338 <feof@plt+0x1f68>
  403984:	mov	x20, x19
  403988:	b	403998 <feof@plt+0x25c8>
  40398c:	ldr	x1, [x21, #640]
  403990:	bl	401180 <putc@plt>
  403994:	mov	x20, x19
  403998:	mov	x19, x20
  40399c:	ldrb	w0, [x19], #1
  4039a0:	cbz	w0, 4039ec <feof@plt+0x261c>
  4039a4:	cmp	w0, #0x25
  4039a8:	b.ne	40398c <feof@plt+0x25bc>  // b.any
  4039ac:	add	x19, x20, #0x2
  4039b0:	ldrb	w0, [x20, #1]
  4039b4:	cmp	w0, #0x32
  4039b8:	b.eq	403940 <feof@plt+0x2570>  // b.none
  4039bc:	cmp	w0, #0x32
  4039c0:	b.hi	4038fc <feof@plt+0x252c>  // b.pmore
  4039c4:	cmp	w0, #0x25
  4039c8:	b.eq	40391c <feof@plt+0x254c>  // b.none
  4039cc:	cmp	w0, #0x31
  4039d0:	b.ne	403978 <feof@plt+0x25a8>  // b.any
  4039d4:	ldr	w0, [x22]
  4039d8:	cbz	w0, 403930 <feof@plt+0x2560>
  4039dc:	mov	x0, x22
  4039e0:	bl	4037e4 <feof@plt+0x2414>
  4039e4:	mov	x20, x19
  4039e8:	b	403998 <feof@plt+0x25c8>
  4039ec:	ldp	x25, x26, [sp, #64]
  4039f0:	ldr	x27, [sp, #80]
  4039f4:	ldp	x19, x20, [sp, #16]
  4039f8:	ldp	x21, x22, [sp, #32]
  4039fc:	ldp	x23, x24, [sp, #48]
  403a00:	ldp	x29, x30, [sp], #96
  403a04:	ret
  403a08:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  403a0c:	str	wzr, [x0, #3496]
  403a10:	ret
  403a14:	stp	x29, x30, [sp, #-80]!
  403a18:	mov	x29, sp
  403a1c:	stp	x19, x20, [sp, #16]
  403a20:	stp	x21, x22, [sp, #32]
  403a24:	stp	x23, x24, [sp, #48]
  403a28:	stp	x25, x26, [sp, #64]
  403a2c:	mov	x19, x0
  403a30:	mov	x26, x1
  403a34:	mov	w21, w2
  403a38:	mov	w20, w3
  403a3c:	mov	x22, x4
  403a40:	mov	x23, x5
  403a44:	mov	x24, x6
  403a48:	mov	x25, x7
  403a4c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  403a50:	ldr	x2, [x0, #3640]
  403a54:	cbz	x2, 403b7c <feof@plt+0x27ac>
  403a58:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  403a5c:	add	x1, x1, #0x220
  403a60:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  403a64:	ldr	x0, [x0, #640]
  403a68:	bl	401170 <fprintf@plt>
  403a6c:	cmp	w21, #0x0
  403a70:	ccmp	x19, #0x0, #0x4, ge  // ge = tcont
  403a74:	b.eq	403abc <feof@plt+0x26ec>  // b.none
  403a78:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  403a7c:	add	x1, x1, #0x228
  403a80:	mov	x0, x19
  403a84:	bl	401300 <strcmp@plt>
  403a88:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  403a8c:	add	x1, x1, #0x208
  403a90:	cmp	w0, #0x0
  403a94:	csel	x19, x1, x19, eq  // eq = none
  403a98:	cbz	x26, 403b3c <feof@plt+0x276c>
  403a9c:	mov	w4, w21
  403aa0:	mov	x3, x26
  403aa4:	mov	x2, x19
  403aa8:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  403aac:	add	x1, x1, #0x230
  403ab0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  403ab4:	ldr	x0, [x0, #640]
  403ab8:	bl	401170 <fprintf@plt>
  403abc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  403ac0:	ldr	x1, [x0, #640]
  403ac4:	mov	w0, #0x20                  	// #32
  403ac8:	bl	401270 <fputc@plt>
  403acc:	cbz	w20, 403b5c <feof@plt+0x278c>
  403ad0:	cmp	w20, #0x2
  403ad4:	b.ne	403b8c <feof@plt+0x27bc>  // b.any
  403ad8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  403adc:	ldr	x3, [x0, #640]
  403ae0:	mov	x2, #0xc                   	// #12
  403ae4:	mov	x1, #0x1                   	// #1
  403ae8:	adrp	x0, 405000 <_ZdlPvm@@Base+0x3ac>
  403aec:	add	x0, x0, #0x248
  403af0:	bl	401380 <fwrite@plt>
  403af4:	adrp	x19, 417000 <_ZdlPvm@@Base+0x123ac>
  403af8:	ldr	x1, [x19, #640]
  403afc:	mov	w0, #0x20                  	// #32
  403b00:	bl	401270 <fputc@plt>
  403b04:	mov	x3, x25
  403b08:	mov	x2, x24
  403b0c:	mov	x1, x23
  403b10:	mov	x0, x22
  403b14:	bl	403894 <feof@plt+0x24c4>
  403b18:	ldr	x1, [x19, #640]
  403b1c:	mov	w0, #0xa                   	// #10
  403b20:	bl	401270 <fputc@plt>
  403b24:	ldr	x0, [x19, #640]
  403b28:	bl	4012a0 <fflush@plt>
  403b2c:	cmp	w20, #0x2
  403b30:	b.ne	403bb8 <feof@plt+0x27e8>  // b.any
  403b34:	bl	403d18 <feof@plt+0x2948>
  403b38:	b	403bb8 <feof@plt+0x27e8>
  403b3c:	mov	w3, w21
  403b40:	mov	x2, x19
  403b44:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  403b48:	add	x1, x1, #0x240
  403b4c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  403b50:	ldr	x0, [x0, #640]
  403b54:	bl	401170 <fprintf@plt>
  403b58:	b	403abc <feof@plt+0x26ec>
  403b5c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  403b60:	ldr	x3, [x0, #640]
  403b64:	mov	x2, #0x8                   	// #8
  403b68:	mov	x1, #0x1                   	// #1
  403b6c:	adrp	x0, 405000 <_ZdlPvm@@Base+0x3ac>
  403b70:	add	x0, x0, #0x258
  403b74:	bl	401380 <fwrite@plt>
  403b78:	b	403af4 <feof@plt+0x2724>
  403b7c:	cmp	w21, #0x0
  403b80:	ccmp	x19, #0x0, #0x4, ge  // ge = tcont
  403b84:	b.eq	403acc <feof@plt+0x26fc>  // b.none
  403b88:	b	403a78 <feof@plt+0x26a8>
  403b8c:	mov	x3, x25
  403b90:	mov	x2, x24
  403b94:	mov	x1, x23
  403b98:	mov	x0, x22
  403b9c:	bl	403894 <feof@plt+0x24c4>
  403ba0:	adrp	x19, 417000 <_ZdlPvm@@Base+0x123ac>
  403ba4:	ldr	x1, [x19, #640]
  403ba8:	mov	w0, #0xa                   	// #10
  403bac:	bl	401270 <fputc@plt>
  403bb0:	ldr	x0, [x19, #640]
  403bb4:	bl	4012a0 <fflush@plt>
  403bb8:	ldp	x19, x20, [sp, #16]
  403bbc:	ldp	x21, x22, [sp, #32]
  403bc0:	ldp	x23, x24, [sp, #48]
  403bc4:	ldp	x25, x26, [sp, #64]
  403bc8:	ldp	x29, x30, [sp], #80
  403bcc:	ret
  403bd0:	stp	x29, x30, [sp, #-16]!
  403bd4:	mov	x29, sp
  403bd8:	mov	x7, x4
  403bdc:	mov	x6, x3
  403be0:	mov	x5, x2
  403be4:	mov	x4, x1
  403be8:	mov	w3, w0
  403bec:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  403bf0:	ldr	w2, [x0, #3632]
  403bf4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  403bf8:	ldr	x1, [x0, #3512]
  403bfc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  403c00:	ldr	x0, [x0, #3520]
  403c04:	bl	403a14 <feof@plt+0x2644>
  403c08:	ldp	x29, x30, [sp], #16
  403c0c:	ret
  403c10:	stp	x29, x30, [sp, #-16]!
  403c14:	mov	x29, sp
  403c18:	mov	x4, x3
  403c1c:	mov	x3, x2
  403c20:	mov	x2, x1
  403c24:	mov	x1, x0
  403c28:	mov	w0, #0x1                   	// #1
  403c2c:	bl	403bd0 <feof@plt+0x2800>
  403c30:	ldp	x29, x30, [sp], #16
  403c34:	ret
  403c38:	stp	x29, x30, [sp, #-16]!
  403c3c:	mov	x29, sp
  403c40:	mov	x4, x3
  403c44:	mov	x3, x2
  403c48:	mov	x2, x1
  403c4c:	mov	x1, x0
  403c50:	mov	w0, #0x0                   	// #0
  403c54:	bl	403bd0 <feof@plt+0x2800>
  403c58:	ldp	x29, x30, [sp], #16
  403c5c:	ret
  403c60:	stp	x29, x30, [sp, #-16]!
  403c64:	mov	x29, sp
  403c68:	mov	x4, x3
  403c6c:	mov	x3, x2
  403c70:	mov	x2, x1
  403c74:	mov	x1, x0
  403c78:	mov	w0, #0x2                   	// #2
  403c7c:	bl	403bd0 <feof@plt+0x2800>
  403c80:	ldp	x29, x30, [sp], #16
  403c84:	ret
  403c88:	stp	x29, x30, [sp, #-16]!
  403c8c:	mov	x29, sp
  403c90:	mov	x7, x5
  403c94:	mov	x6, x4
  403c98:	mov	x5, x3
  403c9c:	mov	x4, x2
  403ca0:	mov	w3, #0x1                   	// #1
  403ca4:	mov	w2, w1
  403ca8:	mov	x1, #0x0                   	// #0
  403cac:	bl	403a14 <feof@plt+0x2644>
  403cb0:	ldp	x29, x30, [sp], #16
  403cb4:	ret
  403cb8:	stp	x29, x30, [sp, #-16]!
  403cbc:	mov	x29, sp
  403cc0:	mov	x7, x5
  403cc4:	mov	x6, x4
  403cc8:	mov	x5, x3
  403ccc:	mov	x4, x2
  403cd0:	mov	w3, #0x0                   	// #0
  403cd4:	mov	w2, w1
  403cd8:	mov	x1, #0x0                   	// #0
  403cdc:	bl	403a14 <feof@plt+0x2644>
  403ce0:	ldp	x29, x30, [sp], #16
  403ce4:	ret
  403ce8:	stp	x29, x30, [sp, #-16]!
  403cec:	mov	x29, sp
  403cf0:	mov	x7, x5
  403cf4:	mov	x6, x4
  403cf8:	mov	x5, x3
  403cfc:	mov	x4, x2
  403d00:	mov	w3, #0x2                   	// #2
  403d04:	mov	w2, w1
  403d08:	mov	x1, #0x0                   	// #0
  403d0c:	bl	403a14 <feof@plt+0x2644>
  403d10:	ldp	x29, x30, [sp], #16
  403d14:	ret
  403d18:	stp	x29, x30, [sp, #-16]!
  403d1c:	mov	x29, sp
  403d20:	mov	w0, #0x3                   	// #3
  403d24:	bl	401370 <exit@plt>
  403d28:	ldr	w8, [x1, #48]
  403d2c:	ldr	w9, [x1, #52]
  403d30:	ldr	w10, [x1]
  403d34:	cmp	w9, w10
  403d38:	ccmp	w8, w9, #0x0, lt  // lt = tstop
  403d3c:	b.ge	403dec <feof@plt+0x2a1c>  // b.tcont
  403d40:	add	x13, x0, #0x8
  403d44:	sxtw	x12, w9
  403d48:	b	403d98 <feof@plt+0x29c8>
  403d4c:	cmp	w7, #0x0
  403d50:	b.le	403d88 <feof@plt+0x29b8>
  403d54:	add	x4, x0, w8, sxtw #3
  403d58:	sxtw	x3, w7
  403d5c:	neg	x3, x3, lsl #3
  403d60:	add	x3, x3, w10, sxtw #3
  403d64:	add	x3, x0, x3
  403d68:	mov	x2, #0x0                   	// #0
  403d6c:	ldr	x5, [x4, x2, lsl #3]
  403d70:	ldr	x6, [x3, x2, lsl #3]
  403d74:	str	x6, [x4, x2, lsl #3]
  403d78:	str	x5, [x3, x2, lsl #3]
  403d7c:	add	x2, x2, #0x1
  403d80:	cmp	w7, w2
  403d84:	b.gt	403d6c <feof@plt+0x299c>
  403d88:	sub	w10, w10, w7
  403d8c:	cmp	w10, w9
  403d90:	ccmp	w9, w8, #0x4, gt
  403d94:	b.le	403dec <feof@plt+0x2a1c>
  403d98:	sub	w11, w10, w9
  403d9c:	sub	w7, w9, w8
  403da0:	cmp	w11, w7
  403da4:	b.gt	403d4c <feof@plt+0x297c>
  403da8:	cmp	w11, #0x0
  403dac:	b.le	403de4 <feof@plt+0x2a14>
  403db0:	sxtw	x3, w8
  403db4:	add	x2, x0, w8, sxtw #3
  403db8:	sub	w6, w11, #0x1
  403dbc:	add	x6, x6, x3
  403dc0:	add	x6, x13, x6, lsl #3
  403dc4:	sub	x3, x12, x3
  403dc8:	ldr	x4, [x2]
  403dcc:	ldr	x5, [x2, x3, lsl #3]
  403dd0:	str	x5, [x2]
  403dd4:	str	x4, [x2, x3, lsl #3]
  403dd8:	add	x2, x2, #0x8
  403ddc:	cmp	x2, x6
  403de0:	b.ne	403dc8 <feof@plt+0x29f8>  // b.any
  403de4:	add	w8, w8, w11
  403de8:	b	403d8c <feof@plt+0x29bc>
  403dec:	ldr	w3, [x1]
  403df0:	ldr	w0, [x1, #52]
  403df4:	sub	w2, w3, w0
  403df8:	ldr	w0, [x1, #48]
  403dfc:	add	w0, w0, w2
  403e00:	str	w0, [x1, #48]
  403e04:	str	w3, [x1, #52]
  403e08:	ret
  403e0c:	stp	x29, x30, [sp, #-192]!
  403e10:	mov	x29, sp
  403e14:	stp	x19, x20, [sp, #16]
  403e18:	stp	x27, x28, [sp, #80]
  403e1c:	mov	w20, w0
  403e20:	str	x3, [sp, #112]
  403e24:	str	x4, [sp, #136]
  403e28:	str	w5, [sp, #128]
  403e2c:	ldr	w28, [x7, #4]
  403e30:	ldrb	w0, [x2]
  403e34:	cmp	w0, #0x3a
  403e38:	csel	w28, w28, wzr, ne  // ne = any
  403e3c:	cmp	w20, #0x0
  403e40:	b.le	40496c <feof@plt+0x359c>
  403e44:	stp	x21, x22, [sp, #32]
  403e48:	stp	x23, x24, [sp, #48]
  403e4c:	mov	x22, x1
  403e50:	mov	x23, x2
  403e54:	mov	x19, x7
  403e58:	str	xzr, [x7, #16]
  403e5c:	ldr	w0, [x7]
  403e60:	cbz	w0, 403e70 <feof@plt+0x2aa0>
  403e64:	ldr	w0, [x7, #24]
  403e68:	cbz	w0, 403e78 <feof@plt+0x2aa8>
  403e6c:	b	403eb8 <feof@plt+0x2ae8>
  403e70:	mov	w0, #0x1                   	// #1
  403e74:	str	w0, [x7]
  403e78:	ldr	w0, [x19]
  403e7c:	str	w0, [x19, #52]
  403e80:	str	w0, [x19, #48]
  403e84:	str	xzr, [x19, #32]
  403e88:	mov	w0, #0x1                   	// #1
  403e8c:	cbz	w6, 403f78 <feof@plt+0x2ba8>
  403e90:	str	w0, [x19, #44]
  403e94:	ldrb	w1, [x23]
  403e98:	cmp	w1, #0x2d
  403e9c:	b.eq	403f90 <feof@plt+0x2bc0>  // b.none
  403ea0:	cmp	w1, #0x2b
  403ea4:	b.eq	403fa0 <feof@plt+0x2bd0>  // b.none
  403ea8:	eor	w0, w0, #0x1
  403eac:	str	w0, [x19, #40]
  403eb0:	mov	w0, #0x1                   	// #1
  403eb4:	str	w0, [x19, #24]
  403eb8:	ldr	x0, [x19, #32]
  403ebc:	cbz	x0, 403ec8 <feof@plt+0x2af8>
  403ec0:	ldrb	w0, [x0]
  403ec4:	cbnz	w0, 40406c <feof@plt+0x2c9c>
  403ec8:	ldr	w0, [x19]
  403ecc:	ldr	w1, [x19, #52]
  403ed0:	cmp	w1, w0
  403ed4:	b.le	403edc <feof@plt+0x2b0c>
  403ed8:	str	w0, [x19, #52]
  403edc:	ldr	w1, [x19, #48]
  403ee0:	cmp	w0, w1
  403ee4:	b.ge	403eec <feof@plt+0x2b1c>  // b.tcont
  403ee8:	str	w0, [x19, #48]
  403eec:	ldr	w1, [x19, #40]
  403ef0:	cmp	w1, #0x1
  403ef4:	b.eq	403fac <feof@plt+0x2bdc>  // b.none
  403ef8:	ldr	w21, [x19]
  403efc:	cmp	w21, w20
  403f00:	b.eq	403f54 <feof@plt+0x2b84>  // b.none
  403f04:	stp	x25, x26, [sp, #64]
  403f08:	sxtw	x25, w21
  403f0c:	ldr	x24, [x22, x25, lsl #3]
  403f10:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  403f14:	add	x1, x1, #0x278
  403f18:	mov	x0, x24
  403f1c:	bl	401300 <strcmp@plt>
  403f20:	cbnz	w0, 404998 <feof@plt+0x35c8>
  403f24:	add	w21, w21, #0x1
  403f28:	str	w21, [x19]
  403f2c:	ldr	w1, [x19, #48]
  403f30:	ldr	w0, [x19, #52]
  403f34:	cmp	w1, w0
  403f38:	ccmp	w21, w0, #0x4, ne  // ne = any
  403f3c:	b.ne	40402c <feof@plt+0x2c5c>  // b.any
  403f40:	cmp	w1, w0
  403f44:	b.eq	40403c <feof@plt+0x2c6c>  // b.none
  403f48:	str	w20, [x19, #52]
  403f4c:	str	w20, [x19]
  403f50:	ldp	x25, x26, [sp, #64]
  403f54:	ldr	w0, [x19, #48]
  403f58:	ldr	w1, [x19, #52]
  403f5c:	cmp	w0, w1
  403f60:	b.eq	404988 <feof@plt+0x35b8>  // b.none
  403f64:	str	w0, [x19]
  403f68:	mov	w0, #0xffffffff            	// #-1
  403f6c:	ldp	x21, x22, [sp, #32]
  403f70:	ldp	x23, x24, [sp, #48]
  403f74:	b	4049cc <feof@plt+0x35fc>
  403f78:	adrp	x0, 405000 <_ZdlPvm@@Base+0x3ac>
  403f7c:	add	x0, x0, #0x268
  403f80:	bl	401350 <getenv@plt>
  403f84:	cmp	x0, #0x0
  403f88:	cset	w0, ne  // ne = any
  403f8c:	b	403e90 <feof@plt+0x2ac0>
  403f90:	mov	w0, #0x2                   	// #2
  403f94:	str	w0, [x19, #40]
  403f98:	add	x23, x23, #0x1
  403f9c:	b	403eb0 <feof@plt+0x2ae0>
  403fa0:	str	wzr, [x19, #40]
  403fa4:	add	x23, x23, #0x1
  403fa8:	b	403eb0 <feof@plt+0x2ae0>
  403fac:	ldr	w1, [x19, #52]
  403fb0:	ldr	w2, [x19, #48]
  403fb4:	cmp	w2, w1
  403fb8:	ccmp	w0, w1, #0x4, ne  // ne = any
  403fbc:	b.ne	403fe0 <feof@plt+0x2c10>  // b.any
  403fc0:	cmp	w0, w1
  403fc4:	b.eq	403fcc <feof@plt+0x2bfc>  // b.none
  403fc8:	str	w0, [x19, #48]
  403fcc:	ldr	w1, [x19]
  403fd0:	cmp	w20, w1
  403fd4:	b.le	404024 <feof@plt+0x2c54>
  403fd8:	sxtw	x0, w1
  403fdc:	b	404004 <feof@plt+0x2c34>
  403fe0:	mov	x1, x19
  403fe4:	mov	x0, x22
  403fe8:	bl	403d28 <feof@plt+0x2958>
  403fec:	b	403fcc <feof@plt+0x2bfc>
  403ff0:	add	w1, w4, #0x1
  403ff4:	str	w1, [x19]
  403ff8:	add	x0, x0, #0x1
  403ffc:	cmp	w20, w0
  404000:	b.le	404024 <feof@plt+0x2c54>
  404004:	mov	w4, w0
  404008:	mov	w1, w0
  40400c:	ldr	x2, [x22, x0, lsl #3]
  404010:	ldrb	w3, [x2]
  404014:	cmp	w3, #0x2d
  404018:	b.ne	403ff0 <feof@plt+0x2c20>  // b.any
  40401c:	ldrb	w2, [x2, #1]
  404020:	cbz	w2, 403ff0 <feof@plt+0x2c20>
  404024:	str	w1, [x19, #52]
  404028:	b	403ef8 <feof@plt+0x2b28>
  40402c:	mov	x1, x19
  404030:	mov	x0, x22
  404034:	bl	403d28 <feof@plt+0x2958>
  404038:	b	403f48 <feof@plt+0x2b78>
  40403c:	str	w21, [x19, #48]
  404040:	b	403f48 <feof@plt+0x2b78>
  404044:	ldrb	w0, [x24, #1]
  404048:	cbz	w0, 4049a4 <feof@plt+0x35d4>
  40404c:	cmp	w0, #0x2d
  404050:	ldr	x0, [sp, #112]
  404054:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  404058:	cset	x0, ne  // ne = any
  40405c:	add	x0, x0, #0x1
  404060:	add	x24, x24, x0
  404064:	str	x24, [x19, #32]
  404068:	b	404070 <feof@plt+0x2ca0>
  40406c:	stp	x25, x26, [sp, #64]
  404070:	ldr	x0, [sp, #112]
  404074:	cbz	x0, 4040c4 <feof@plt+0x2cf4>
  404078:	ldr	w0, [x19]
  40407c:	str	w0, [sp, #156]
  404080:	sxtw	x1, w0
  404084:	str	x1, [sp, #176]
  404088:	sbfiz	x0, x0, #3, #32
  40408c:	str	x0, [sp, #168]
  404090:	ldr	x0, [x22, x1, lsl #3]
  404094:	str	x0, [sp, #160]
  404098:	ldrb	w1, [x0, #1]
  40409c:	str	w1, [sp, #184]
  4040a0:	cmp	w1, #0x2d
  4040a4:	b.eq	404130 <feof@plt+0x2d60>  // b.none
  4040a8:	ldr	w2, [sp, #128]
  4040ac:	cbz	w2, 4040c4 <feof@plt+0x2cf4>
  4040b0:	ldrb	w0, [x0, #2]
  4040b4:	cbnz	w0, 404130 <feof@plt+0x2d60>
  4040b8:	mov	x0, x23
  4040bc:	bl	4011d0 <strchr@plt>
  4040c0:	cbz	x0, 404130 <feof@plt+0x2d60>
  4040c4:	ldr	x24, [x19, #32]
  4040c8:	add	x25, x24, #0x1
  4040cc:	str	x25, [x19, #32]
  4040d0:	ldrb	w21, [x24]
  4040d4:	mov	w26, w21
  4040d8:	mov	w1, w21
  4040dc:	mov	x0, x23
  4040e0:	bl	4011d0 <strchr@plt>
  4040e4:	ldrb	w1, [x24, #1]
  4040e8:	cbnz	w1, 4040f8 <feof@plt+0x2d28>
  4040ec:	ldr	w1, [x19]
  4040f0:	add	w1, w1, #0x1
  4040f4:	str	w1, [x19]
  4040f8:	cmp	w21, #0x3a
  4040fc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404100:	b.eq	404528 <feof@plt+0x3158>  // b.none
  404104:	ldrb	w1, [x0]
  404108:	cmp	w1, #0x57
  40410c:	b.eq	404588 <feof@plt+0x31b8>  // b.none
  404110:	ldrb	w1, [x0, #1]
  404114:	cmp	w1, #0x3a
  404118:	b.eq	4048bc <feof@plt+0x34ec>  // b.none
  40411c:	mov	w0, w21
  404120:	ldp	x21, x22, [sp, #32]
  404124:	ldp	x23, x24, [sp, #48]
  404128:	ldp	x25, x26, [sp, #64]
  40412c:	b	4049cc <feof@plt+0x35fc>
  404130:	ldr	x26, [x19, #32]
  404134:	str	x26, [sp, #104]
  404138:	ldrb	w0, [x26]
  40413c:	str	w0, [sp, #188]
  404140:	cmp	w0, #0x3d
  404144:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404148:	b.eq	404188 <feof@plt+0x2db8>  // b.none
  40414c:	ldrb	w0, [x26, #1]!
  404150:	cmp	w0, #0x3d
  404154:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404158:	b.ne	40414c <feof@plt+0x2d7c>  // b.any
  40415c:	ldr	x24, [sp, #112]
  404160:	ldr	x21, [x24]
  404164:	cbz	x21, 404478 <feof@plt+0x30a8>
  404168:	mov	w25, #0x0                   	// #0
  40416c:	mov	w0, #0xffffffff            	// #-1
  404170:	str	w0, [sp, #152]
  404174:	str	wzr, [sp, #148]
  404178:	str	xzr, [sp, #120]
  40417c:	ldr	x0, [sp, #104]
  404180:	sub	x27, x26, x0
  404184:	b	4041f0 <feof@plt+0x2e20>
  404188:	ldr	x26, [sp, #104]
  40418c:	b	40415c <feof@plt+0x2d8c>
  404190:	ldr	x0, [sp, #120]
  404194:	ldr	x1, [x0, #16]
  404198:	ldr	x0, [x24, #16]
  40419c:	cmp	x1, x0
  4041a0:	b.eq	4041b0 <feof@plt+0x2de0>  // b.none
  4041a4:	mov	w0, #0x1                   	// #1
  4041a8:	str	w0, [sp, #148]
  4041ac:	b	4041e4 <feof@plt+0x2e14>
  4041b0:	ldr	x0, [sp, #120]
  4041b4:	ldr	w1, [x0, #24]
  4041b8:	ldr	w0, [x24, #24]
  4041bc:	cmp	w1, w0
  4041c0:	ldr	w0, [sp, #148]
  4041c4:	csinc	w0, w0, wzr, eq  // eq = none
  4041c8:	str	w0, [sp, #148]
  4041cc:	b	4041e4 <feof@plt+0x2e14>
  4041d0:	str	w25, [sp, #152]
  4041d4:	str	x24, [sp, #120]
  4041d8:	b	4041e4 <feof@plt+0x2e14>
  4041dc:	mov	w0, #0x1                   	// #1
  4041e0:	str	w0, [sp, #148]
  4041e4:	add	w25, w25, #0x1
  4041e8:	ldr	x21, [x24, #32]!
  4041ec:	cbz	x21, 404240 <feof@plt+0x2e70>
  4041f0:	mov	x2, x27
  4041f4:	ldr	x1, [sp, #104]
  4041f8:	mov	x0, x21
  4041fc:	bl	401260 <strncmp@plt>
  404200:	cbnz	w0, 4041e4 <feof@plt+0x2e14>
  404204:	mov	x0, x21
  404208:	bl	401160 <strlen@plt>
  40420c:	cmp	w27, w0
  404210:	b.eq	40431c <feof@plt+0x2f4c>  // b.none
  404214:	ldr	x0, [sp, #120]
  404218:	cbz	x0, 4041d0 <feof@plt+0x2e00>
  40421c:	ldr	w1, [sp, #128]
  404220:	cbnz	w1, 4041dc <feof@plt+0x2e0c>
  404224:	ldr	w1, [x0, #8]
  404228:	ldr	w0, [x24, #8]
  40422c:	cmp	w1, w0
  404230:	b.eq	404190 <feof@plt+0x2dc0>  // b.none
  404234:	mov	w0, #0x1                   	// #1
  404238:	str	w0, [sp, #148]
  40423c:	b	4041e4 <feof@plt+0x2e14>
  404240:	ldr	w0, [sp, #148]
  404244:	cbnz	w0, 4042c0 <feof@plt+0x2ef0>
  404248:	ldr	x2, [sp, #120]
  40424c:	cbz	x2, 404478 <feof@plt+0x30a8>
  404250:	ldr	w0, [sp, #156]
  404254:	add	w0, w0, #0x1
  404258:	str	w0, [x19]
  40425c:	ldrb	w1, [x26]
  404260:	cbz	w1, 4043bc <feof@plt+0x2fec>
  404264:	ldr	w0, [x2, #8]
  404268:	cbz	w0, 404328 <feof@plt+0x2f58>
  40426c:	add	x26, x26, #0x1
  404270:	str	x26, [x19, #16]
  404274:	ldr	x20, [sp, #104]
  404278:	mov	x0, x20
  40427c:	bl	401160 <strlen@plt>
  404280:	add	x0, x20, x0
  404284:	str	x0, [x19, #32]
  404288:	ldr	x0, [sp, #136]
  40428c:	cbz	x0, 404298 <feof@plt+0x2ec8>
  404290:	ldr	w1, [sp, #152]
  404294:	str	w1, [x0]
  404298:	ldr	x1, [sp, #120]
  40429c:	ldr	x0, [x1, #16]
  4042a0:	cbz	x0, 404460 <feof@plt+0x3090>
  4042a4:	ldr	w1, [x1, #24]
  4042a8:	str	w1, [x0]
  4042ac:	mov	w0, #0x0                   	// #0
  4042b0:	ldp	x21, x22, [sp, #32]
  4042b4:	ldp	x23, x24, [sp, #48]
  4042b8:	ldp	x25, x26, [sp, #64]
  4042bc:	b	4049cc <feof@plt+0x35fc>
  4042c0:	cbnz	w28, 4042fc <feof@plt+0x2f2c>
  4042c4:	ldr	x20, [x19, #32]
  4042c8:	mov	x0, x20
  4042cc:	bl	401160 <strlen@plt>
  4042d0:	add	x20, x20, x0
  4042d4:	str	x20, [x19, #32]
  4042d8:	ldr	w0, [x19]
  4042dc:	add	w0, w0, #0x1
  4042e0:	str	w0, [x19]
  4042e4:	str	wzr, [x19, #8]
  4042e8:	mov	w0, #0x3f                  	// #63
  4042ec:	ldp	x21, x22, [sp, #32]
  4042f0:	ldp	x23, x24, [sp, #48]
  4042f4:	ldp	x25, x26, [sp, #64]
  4042f8:	b	4049cc <feof@plt+0x35fc>
  4042fc:	ldr	x3, [sp, #160]
  404300:	ldr	x2, [x22]
  404304:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  404308:	add	x1, x1, #0x280
  40430c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  404310:	ldr	x0, [x0, #640]
  404314:	bl	401170 <fprintf@plt>
  404318:	b	4042c4 <feof@plt+0x2ef4>
  40431c:	str	w25, [sp, #152]
  404320:	str	x24, [sp, #120]
  404324:	b	404248 <feof@plt+0x2e78>
  404328:	cbz	w28, 404364 <feof@plt+0x2f94>
  40432c:	ldr	x0, [sp, #176]
  404330:	ldr	x0, [x22, x0, lsl #3]
  404334:	ldrb	w1, [x0, #1]
  404338:	cmp	w1, #0x2d
  40433c:	b.eq	404398 <feof@plt+0x2fc8>  // b.none
  404340:	ldr	x1, [sp, #120]
  404344:	ldr	x4, [x1]
  404348:	ldrb	w3, [x0]
  40434c:	ldr	x2, [x22]
  404350:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  404354:	add	x1, x1, #0x2d0
  404358:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  40435c:	ldr	x0, [x0, #640]
  404360:	bl	401170 <fprintf@plt>
  404364:	ldr	x20, [x19, #32]
  404368:	mov	x0, x20
  40436c:	bl	401160 <strlen@plt>
  404370:	add	x20, x20, x0
  404374:	str	x20, [x19, #32]
  404378:	ldr	x0, [sp, #120]
  40437c:	ldr	w0, [x0, #24]
  404380:	str	w0, [x19, #8]
  404384:	mov	w0, #0x3f                  	// #63
  404388:	ldp	x21, x22, [sp, #32]
  40438c:	ldp	x23, x24, [sp, #48]
  404390:	ldp	x25, x26, [sp, #64]
  404394:	b	4049cc <feof@plt+0x35fc>
  404398:	ldr	x0, [sp, #120]
  40439c:	ldr	x3, [x0]
  4043a0:	ldr	x2, [x22]
  4043a4:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  4043a8:	add	x1, x1, #0x2a0
  4043ac:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  4043b0:	ldr	x0, [x0, #640]
  4043b4:	bl	401170 <fprintf@plt>
  4043b8:	b	404364 <feof@plt+0x2f94>
  4043bc:	ldr	x1, [sp, #120]
  4043c0:	ldr	w1, [x1, #8]
  4043c4:	cmp	w1, #0x1
  4043c8:	b.ne	404274 <feof@plt+0x2ea4>  // b.any
  4043cc:	cmp	w0, w20
  4043d0:	b.ge	4043f4 <feof@plt+0x3024>  // b.tcont
  4043d4:	ldr	w0, [sp, #156]
  4043d8:	add	w0, w0, #0x2
  4043dc:	str	w0, [x19]
  4043e0:	ldr	x0, [sp, #168]
  4043e4:	add	x22, x22, x0
  4043e8:	ldr	x0, [x22, #8]
  4043ec:	str	x0, [x19, #16]
  4043f0:	b	404274 <feof@plt+0x2ea4>
  4043f4:	cbnz	w28, 40443c <feof@plt+0x306c>
  4043f8:	ldr	x20, [x19, #32]
  4043fc:	mov	x0, x20
  404400:	bl	401160 <strlen@plt>
  404404:	add	x20, x20, x0
  404408:	str	x20, [x19, #32]
  40440c:	ldr	x0, [sp, #120]
  404410:	ldr	w0, [x0, #24]
  404414:	str	w0, [x19, #8]
  404418:	ldrb	w0, [x23]
  40441c:	cmp	w0, #0x3a
  404420:	mov	w0, #0x3a                  	// #58
  404424:	mov	w21, #0x3f                  	// #63
  404428:	csel	w0, w0, w21, eq  // eq = none
  40442c:	ldp	x21, x22, [sp, #32]
  404430:	ldp	x23, x24, [sp, #48]
  404434:	ldp	x25, x26, [sp, #64]
  404438:	b	4049cc <feof@plt+0x35fc>
  40443c:	ldr	x0, [sp, #176]
  404440:	ldr	x3, [x22, x0, lsl #3]
  404444:	ldr	x2, [x22]
  404448:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  40444c:	add	x1, x1, #0x300
  404450:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  404454:	ldr	x0, [x0, #640]
  404458:	bl	401170 <fprintf@plt>
  40445c:	b	4043f8 <feof@plt+0x3028>
  404460:	ldr	x0, [sp, #120]
  404464:	ldr	w0, [x0, #24]
  404468:	ldp	x21, x22, [sp, #32]
  40446c:	ldp	x23, x24, [sp, #48]
  404470:	ldp	x25, x26, [sp, #64]
  404474:	b	4049cc <feof@plt+0x35fc>
  404478:	ldr	w0, [sp, #184]
  40447c:	cmp	w0, #0x2d
  404480:	ldr	w0, [sp, #128]
  404484:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404488:	b.eq	4044a4 <feof@plt+0x30d4>  // b.none
  40448c:	ldr	w1, [sp, #188]
  404490:	mov	x0, x23
  404494:	bl	4011d0 <strchr@plt>
  404498:	cbnz	x0, 4040c4 <feof@plt+0x2cf4>
  40449c:	cbnz	w28, 4044b4 <feof@plt+0x30e4>
  4044a0:	b	4044d8 <feof@plt+0x3108>
  4044a4:	cbz	w28, 4044d8 <feof@plt+0x3108>
  4044a8:	ldr	w0, [sp, #184]
  4044ac:	cmp	w0, #0x2d
  4044b0:	b.eq	404508 <feof@plt+0x3138>  // b.none
  4044b4:	ldr	x4, [sp, #104]
  4044b8:	ldr	x0, [sp, #160]
  4044bc:	ldrb	w3, [x0]
  4044c0:	ldr	x2, [x22]
  4044c4:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  4044c8:	add	x1, x1, #0x348
  4044cc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  4044d0:	ldr	x0, [x0, #640]
  4044d4:	bl	401170 <fprintf@plt>
  4044d8:	adrp	x0, 405000 <_ZdlPvm@@Base+0x3ac>
  4044dc:	add	x0, x0, #0x1d0
  4044e0:	str	x0, [x19, #32]
  4044e4:	ldr	w0, [x19]
  4044e8:	add	w0, w0, #0x1
  4044ec:	str	w0, [x19]
  4044f0:	str	wzr, [x19, #8]
  4044f4:	mov	w0, #0x3f                  	// #63
  4044f8:	ldp	x21, x22, [sp, #32]
  4044fc:	ldp	x23, x24, [sp, #48]
  404500:	ldp	x25, x26, [sp, #64]
  404504:	b	4049cc <feof@plt+0x35fc>
  404508:	ldr	x3, [sp, #104]
  40450c:	ldr	x2, [x22]
  404510:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  404514:	add	x1, x1, #0x328
  404518:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  40451c:	ldr	x0, [x0, #640]
  404520:	bl	401170 <fprintf@plt>
  404524:	b	4044d8 <feof@plt+0x3108>
  404528:	cbz	w28, 404550 <feof@plt+0x3180>
  40452c:	ldr	w0, [x19, #44]
  404530:	cbz	w0, 404568 <feof@plt+0x3198>
  404534:	mov	w3, w26
  404538:	ldr	x2, [x22]
  40453c:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  404540:	add	x1, x1, #0x368
  404544:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  404548:	ldr	x0, [x0, #640]
  40454c:	bl	401170 <fprintf@plt>
  404550:	str	w26, [x19, #8]
  404554:	mov	w0, #0x3f                  	// #63
  404558:	ldp	x21, x22, [sp, #32]
  40455c:	ldp	x23, x24, [sp, #48]
  404560:	ldp	x25, x26, [sp, #64]
  404564:	b	4049cc <feof@plt+0x35fc>
  404568:	mov	w3, w26
  40456c:	ldr	x2, [x22]
  404570:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  404574:	add	x1, x1, #0x388
  404578:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  40457c:	ldr	x0, [x0, #640]
  404580:	bl	401170 <fprintf@plt>
  404584:	b	404550 <feof@plt+0x3180>
  404588:	ldrb	w1, [x0, #1]
  40458c:	cmp	w1, #0x3b
  404590:	b.ne	404110 <feof@plt+0x2d40>  // b.any
  404594:	ldrb	w0, [x24, #1]
  404598:	cbz	w0, 404608 <feof@plt+0x3238>
  40459c:	str	x25, [x19, #16]
  4045a0:	ldr	w0, [x19]
  4045a4:	add	w0, w0, #0x1
  4045a8:	str	w0, [x19]
  4045ac:	ldr	x27, [x19, #16]
  4045b0:	str	x27, [x19, #32]
  4045b4:	ldrb	w24, [x27]
  4045b8:	cmp	w24, #0x3d
  4045bc:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  4045c0:	b.eq	404670 <feof@plt+0x32a0>  // b.none
  4045c4:	mov	x26, x27
  4045c8:	ldrb	w24, [x26, #1]!
  4045cc:	cmp	w24, #0x3d
  4045d0:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  4045d4:	b.ne	4045c8 <feof@plt+0x31f8>  // b.any
  4045d8:	ldr	x0, [sp, #112]
  4045dc:	ldr	x21, [x0]
  4045e0:	cbz	x21, 4048a4 <feof@plt+0x34d4>
  4045e4:	mov	w25, #0x0                   	// #0
  4045e8:	str	wzr, [sp, #152]
  4045ec:	str	wzr, [sp, #148]
  4045f0:	str	xzr, [sp, #120]
  4045f4:	sub	x0, x26, x27
  4045f8:	str	x0, [sp, #104]
  4045fc:	sub	w0, w26, w27
  404600:	str	x0, [sp, #128]
  404604:	b	404698 <feof@plt+0x32c8>
  404608:	ldr	w0, [x19]
  40460c:	cmp	w0, w20
  404610:	b.eq	404628 <feof@plt+0x3258>  // b.none
  404614:	add	w1, w0, #0x1
  404618:	str	w1, [x19]
  40461c:	ldr	x0, [x22, w0, sxtw #3]
  404620:	str	x0, [x19, #16]
  404624:	b	4045ac <feof@plt+0x31dc>
  404628:	cbnz	w28, 404650 <feof@plt+0x3280>
  40462c:	str	w26, [x19, #8]
  404630:	ldrb	w0, [x23]
  404634:	cmp	w0, #0x3a
  404638:	mov	w21, #0x3f                  	// #63
  40463c:	csel	w0, w0, w21, eq  // eq = none
  404640:	ldp	x21, x22, [sp, #32]
  404644:	ldp	x23, x24, [sp, #48]
  404648:	ldp	x25, x26, [sp, #64]
  40464c:	b	4049cc <feof@plt+0x35fc>
  404650:	mov	w3, w26
  404654:	ldr	x2, [x22]
  404658:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  40465c:	add	x1, x1, #0x3a8
  404660:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  404664:	ldr	x0, [x0, #640]
  404668:	bl	401170 <fprintf@plt>
  40466c:	b	40462c <feof@plt+0x325c>
  404670:	mov	x26, x27
  404674:	b	4045d8 <feof@plt+0x3208>
  404678:	str	w25, [sp, #152]
  40467c:	ldr	x0, [sp, #112]
  404680:	str	x0, [sp, #120]
  404684:	add	w25, w25, #0x1
  404688:	ldr	x0, [sp, #112]
  40468c:	ldr	x21, [x0, #32]!
  404690:	str	x0, [sp, #112]
  404694:	cbz	x21, 4046d4 <feof@plt+0x3304>
  404698:	ldr	x2, [sp, #104]
  40469c:	mov	x1, x27
  4046a0:	mov	x0, x21
  4046a4:	bl	401260 <strncmp@plt>
  4046a8:	cbnz	w0, 404684 <feof@plt+0x32b4>
  4046ac:	mov	x0, x21
  4046b0:	bl	401160 <strlen@plt>
  4046b4:	ldr	x1, [sp, #128]
  4046b8:	cmp	x1, x0
  4046bc:	b.eq	40479c <feof@plt+0x33cc>  // b.none
  4046c0:	ldr	x0, [sp, #120]
  4046c4:	cbz	x0, 404678 <feof@plt+0x32a8>
  4046c8:	mov	w0, #0x1                   	// #1
  4046cc:	str	w0, [sp, #148]
  4046d0:	b	404684 <feof@plt+0x32b4>
  4046d4:	ldr	w0, [sp, #148]
  4046d8:	cbnz	w0, 404740 <feof@plt+0x3370>
  4046dc:	ldr	x0, [sp, #120]
  4046e0:	cbz	x0, 4048a4 <feof@plt+0x34d4>
  4046e4:	cbz	w24, 4047fc <feof@plt+0x342c>
  4046e8:	ldr	w0, [x0, #8]
  4046ec:	cbz	w0, 4047ac <feof@plt+0x33dc>
  4046f0:	add	x26, x26, #0x1
  4046f4:	str	x26, [x19, #16]
  4046f8:	mov	x0, x27
  4046fc:	bl	401160 <strlen@plt>
  404700:	add	x27, x27, x0
  404704:	str	x27, [x19, #32]
  404708:	ldr	x0, [sp, #136]
  40470c:	cbz	x0, 404718 <feof@plt+0x3348>
  404710:	ldr	w1, [sp, #152]
  404714:	str	w1, [x0]
  404718:	ldr	x1, [sp, #120]
  40471c:	ldr	x0, [x1, #16]
  404720:	cbz	x0, 40488c <feof@plt+0x34bc>
  404724:	ldr	w1, [x1, #24]
  404728:	str	w1, [x0]
  40472c:	mov	w0, #0x0                   	// #0
  404730:	ldp	x21, x22, [sp, #32]
  404734:	ldp	x23, x24, [sp, #48]
  404738:	ldp	x25, x26, [sp, #64]
  40473c:	b	4049cc <feof@plt+0x35fc>
  404740:	cbnz	w28, 404778 <feof@plt+0x33a8>
  404744:	ldr	x20, [x19, #32]
  404748:	mov	x0, x20
  40474c:	bl	401160 <strlen@plt>
  404750:	add	x20, x20, x0
  404754:	str	x20, [x19, #32]
  404758:	ldr	w0, [x19]
  40475c:	add	w0, w0, #0x1
  404760:	str	w0, [x19]
  404764:	mov	w0, #0x3f                  	// #63
  404768:	ldp	x21, x22, [sp, #32]
  40476c:	ldp	x23, x24, [sp, #48]
  404770:	ldp	x25, x26, [sp, #64]
  404774:	b	4049cc <feof@plt+0x35fc>
  404778:	ldrsw	x0, [x19]
  40477c:	ldr	x3, [x22, x0, lsl #3]
  404780:	ldr	x2, [x22]
  404784:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  404788:	add	x1, x1, #0x3d0
  40478c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  404790:	ldr	x0, [x0, #640]
  404794:	bl	401170 <fprintf@plt>
  404798:	b	404744 <feof@plt+0x3374>
  40479c:	str	w25, [sp, #152]
  4047a0:	ldr	x0, [sp, #112]
  4047a4:	str	x0, [sp, #120]
  4047a8:	b	4046dc <feof@plt+0x330c>
  4047ac:	cbnz	w28, 4047d8 <feof@plt+0x3408>
  4047b0:	ldr	x20, [x19, #32]
  4047b4:	mov	x0, x20
  4047b8:	bl	401160 <strlen@plt>
  4047bc:	add	x20, x20, x0
  4047c0:	str	x20, [x19, #32]
  4047c4:	mov	w0, #0x3f                  	// #63
  4047c8:	ldp	x21, x22, [sp, #32]
  4047cc:	ldp	x23, x24, [sp, #48]
  4047d0:	ldp	x25, x26, [sp, #64]
  4047d4:	b	4049cc <feof@plt+0x35fc>
  4047d8:	ldr	x0, [sp, #120]
  4047dc:	ldr	x3, [x0]
  4047e0:	ldr	x2, [x22]
  4047e4:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  4047e8:	add	x1, x1, #0x3f8
  4047ec:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  4047f0:	ldr	x0, [x0, #640]
  4047f4:	bl	401170 <fprintf@plt>
  4047f8:	b	4047b0 <feof@plt+0x33e0>
  4047fc:	ldr	x0, [sp, #120]
  404800:	ldr	w0, [x0, #8]
  404804:	cmp	w0, #0x1
  404808:	b.ne	4046f8 <feof@plt+0x3328>  // b.any
  40480c:	ldr	w0, [x19]
  404810:	cmp	w0, w20
  404814:	b.ge	40482c <feof@plt+0x345c>  // b.tcont
  404818:	add	w1, w0, #0x1
  40481c:	str	w1, [x19]
  404820:	ldr	x0, [x22, w0, sxtw #3]
  404824:	str	x0, [x19, #16]
  404828:	b	4046f8 <feof@plt+0x3328>
  40482c:	cbnz	w28, 404868 <feof@plt+0x3498>
  404830:	ldr	x20, [x19, #32]
  404834:	mov	x0, x20
  404838:	bl	401160 <strlen@plt>
  40483c:	add	x20, x20, x0
  404840:	str	x20, [x19, #32]
  404844:	ldrb	w0, [x23]
  404848:	cmp	w0, #0x3a
  40484c:	mov	w0, #0x3a                  	// #58
  404850:	mov	w21, #0x3f                  	// #63
  404854:	csel	w0, w0, w21, eq  // eq = none
  404858:	ldp	x21, x22, [sp, #32]
  40485c:	ldp	x23, x24, [sp, #48]
  404860:	ldp	x25, x26, [sp, #64]
  404864:	b	4049cc <feof@plt+0x35fc>
  404868:	add	x0, x22, w0, sxtw #3
  40486c:	ldur	x3, [x0, #-8]
  404870:	ldr	x2, [x22]
  404874:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  404878:	add	x1, x1, #0x300
  40487c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  404880:	ldr	x0, [x0, #640]
  404884:	bl	401170 <fprintf@plt>
  404888:	b	404830 <feof@plt+0x3460>
  40488c:	ldr	x0, [sp, #120]
  404890:	ldr	w0, [x0, #24]
  404894:	ldp	x21, x22, [sp, #32]
  404898:	ldp	x23, x24, [sp, #48]
  40489c:	ldp	x25, x26, [sp, #64]
  4048a0:	b	4049cc <feof@plt+0x35fc>
  4048a4:	str	xzr, [x19, #32]
  4048a8:	mov	w0, #0x57                  	// #87
  4048ac:	ldp	x21, x22, [sp, #32]
  4048b0:	ldp	x23, x24, [sp, #48]
  4048b4:	ldp	x25, x26, [sp, #64]
  4048b8:	b	4049cc <feof@plt+0x35fc>
  4048bc:	ldrb	w0, [x0, #2]
  4048c0:	cmp	w0, #0x3a
  4048c4:	b.eq	4048e8 <feof@plt+0x3518>  // b.none
  4048c8:	ldrb	w0, [x24, #1]
  4048cc:	cbz	w0, 404910 <feof@plt+0x3540>
  4048d0:	str	x25, [x19, #16]
  4048d4:	ldr	w0, [x19]
  4048d8:	add	w0, w0, #0x1
  4048dc:	str	w0, [x19]
  4048e0:	str	xzr, [x19, #32]
  4048e4:	b	40411c <feof@plt+0x2d4c>
  4048e8:	ldrb	w0, [x24, #1]
  4048ec:	cbz	w0, 404908 <feof@plt+0x3538>
  4048f0:	str	x25, [x19, #16]
  4048f4:	ldr	w0, [x19]
  4048f8:	add	w0, w0, #0x1
  4048fc:	str	w0, [x19]
  404900:	str	xzr, [x19, #32]
  404904:	b	40411c <feof@plt+0x2d4c>
  404908:	str	xzr, [x19, #16]
  40490c:	b	404900 <feof@plt+0x3530>
  404910:	ldr	w0, [x19]
  404914:	cmp	w0, w20
  404918:	b.eq	404930 <feof@plt+0x3560>  // b.none
  40491c:	add	w1, w0, #0x1
  404920:	str	w1, [x19]
  404924:	ldr	x0, [x22, w0, sxtw #3]
  404928:	str	x0, [x19, #16]
  40492c:	b	4048e0 <feof@plt+0x3510>
  404930:	cbnz	w28, 40494c <feof@plt+0x357c>
  404934:	str	w26, [x19, #8]
  404938:	ldrb	w21, [x23]
  40493c:	cmp	w21, #0x3a
  404940:	mov	w0, #0x3f                  	// #63
  404944:	csel	w21, w21, w0, eq  // eq = none
  404948:	b	4048e0 <feof@plt+0x3510>
  40494c:	mov	w3, w26
  404950:	ldr	x2, [x22]
  404954:	adrp	x1, 405000 <_ZdlPvm@@Base+0x3ac>
  404958:	add	x1, x1, #0x3a8
  40495c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  404960:	ldr	x0, [x0, #640]
  404964:	bl	401170 <fprintf@plt>
  404968:	b	404934 <feof@plt+0x3564>
  40496c:	mov	w0, #0xffffffff            	// #-1
  404970:	b	4049cc <feof@plt+0x35fc>
  404974:	mov	w0, #0xffffffff            	// #-1
  404978:	ldp	x21, x22, [sp, #32]
  40497c:	ldp	x23, x24, [sp, #48]
  404980:	ldp	x25, x26, [sp, #64]
  404984:	b	4049cc <feof@plt+0x35fc>
  404988:	mov	w0, #0xffffffff            	// #-1
  40498c:	ldp	x21, x22, [sp, #32]
  404990:	ldp	x23, x24, [sp, #48]
  404994:	b	4049cc <feof@plt+0x35fc>
  404998:	ldrb	w0, [x24]
  40499c:	cmp	w0, #0x2d
  4049a0:	b.eq	404044 <feof@plt+0x2c74>  // b.none
  4049a4:	ldr	w0, [x19, #40]
  4049a8:	cbz	w0, 404974 <feof@plt+0x35a4>
  4049ac:	add	w21, w21, #0x1
  4049b0:	str	w21, [x19]
  4049b4:	ldr	x0, [x22, x25, lsl #3]
  4049b8:	str	x0, [x19, #16]
  4049bc:	mov	w0, #0x1                   	// #1
  4049c0:	ldp	x21, x22, [sp, #32]
  4049c4:	ldp	x23, x24, [sp, #48]
  4049c8:	ldp	x25, x26, [sp, #64]
  4049cc:	ldp	x19, x20, [sp, #16]
  4049d0:	ldp	x27, x28, [sp, #80]
  4049d4:	ldp	x29, x30, [sp], #192
  4049d8:	ret
  4049dc:	stp	x29, x30, [sp, #-48]!
  4049e0:	mov	x29, sp
  4049e4:	stp	x19, x20, [sp, #16]
  4049e8:	stp	x21, x22, [sp, #32]
  4049ec:	adrp	x21, 417000 <_ZdlPvm@@Base+0x123ac>
  4049f0:	add	x19, x21, #0xdc8
  4049f4:	adrp	x20, 417000 <_ZdlPvm@@Base+0x123ac>
  4049f8:	add	x22, x20, #0x250
  4049fc:	ldr	w7, [x20, #592]
  404a00:	str	w7, [x21, #3528]
  404a04:	ldr	w7, [x22, #4]
  404a08:	str	w7, [x19, #4]
  404a0c:	mov	x7, x19
  404a10:	bl	403e0c <feof@plt+0x2a3c>
  404a14:	ldr	w1, [x21, #3528]
  404a18:	str	w1, [x20, #592]
  404a1c:	ldr	x2, [x19, #16]
  404a20:	adrp	x1, 417000 <_ZdlPvm@@Base+0x123ac>
  404a24:	str	x2, [x1, #3648]
  404a28:	ldr	w1, [x19, #8]
  404a2c:	str	w1, [x22, #8]
  404a30:	ldp	x19, x20, [sp, #16]
  404a34:	ldp	x21, x22, [sp, #32]
  404a38:	ldp	x29, x30, [sp], #48
  404a3c:	ret
  404a40:	stp	x29, x30, [sp, #-16]!
  404a44:	mov	x29, sp
  404a48:	mov	w6, #0x1                   	// #1
  404a4c:	mov	w5, #0x0                   	// #0
  404a50:	mov	x4, #0x0                   	// #0
  404a54:	mov	x3, #0x0                   	// #0
  404a58:	bl	4049dc <feof@plt+0x360c>
  404a5c:	ldp	x29, x30, [sp], #16
  404a60:	ret
  404a64:	stp	x29, x30, [sp, #-16]!
  404a68:	mov	x29, sp
  404a6c:	mov	w6, #0x0                   	// #0
  404a70:	mov	w5, #0x0                   	// #0
  404a74:	bl	4049dc <feof@plt+0x360c>
  404a78:	ldp	x29, x30, [sp], #16
  404a7c:	ret
  404a80:	stp	x29, x30, [sp, #-16]!
  404a84:	mov	x29, sp
  404a88:	mov	x7, x5
  404a8c:	mov	w6, #0x0                   	// #0
  404a90:	mov	w5, #0x0                   	// #0
  404a94:	bl	403e0c <feof@plt+0x2a3c>
  404a98:	ldp	x29, x30, [sp], #16
  404a9c:	ret
  404aa0:	stp	x29, x30, [sp, #-16]!
  404aa4:	mov	x29, sp
  404aa8:	mov	w6, #0x0                   	// #0
  404aac:	mov	w5, #0x1                   	// #1
  404ab0:	bl	4049dc <feof@plt+0x360c>
  404ab4:	ldp	x29, x30, [sp], #16
  404ab8:	ret
  404abc:	stp	x29, x30, [sp, #-16]!
  404ac0:	mov	x29, sp
  404ac4:	mov	x7, x5
  404ac8:	mov	w6, #0x0                   	// #0
  404acc:	mov	w5, #0x1                   	// #1
  404ad0:	bl	403e0c <feof@plt+0x2a3c>
  404ad4:	ldp	x29, x30, [sp], #16
  404ad8:	ret
  404adc:	mov	w2, w0
  404ae0:	tbz	w0, #31, 404b34 <feof@plt+0x3764>
  404ae4:	adrp	x3, 417000 <_ZdlPvm@@Base+0x123ac>
  404ae8:	add	x3, x3, #0xe00
  404aec:	add	x3, x3, #0x14
  404af0:	mov	w6, #0x6667                	// #26215
  404af4:	movk	w6, #0x6666, lsl #16
  404af8:	mov	w5, #0x30                  	// #48
  404afc:	mov	x4, x3
  404b00:	smull	x1, w2, w6
  404b04:	asr	x1, x1, #34
  404b08:	sub	w1, w1, w2, asr #31
  404b0c:	add	w0, w1, w1, lsl #2
  404b10:	sub	w2, w2, w0, lsl #1
  404b14:	sub	w2, w5, w2
  404b18:	strb	w2, [x3, #-1]!
  404b1c:	mov	w2, w1
  404b20:	cbnz	w1, 404afc <feof@plt+0x372c>
  404b24:	sub	x0, x4, #0x2
  404b28:	mov	w1, #0x2d                  	// #45
  404b2c:	sturb	w1, [x3, #-1]
  404b30:	ret
  404b34:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  404b38:	add	x0, x0, #0xe00
  404b3c:	add	x0, x0, #0x14
  404b40:	mov	w4, #0x6667                	// #26215
  404b44:	movk	w4, #0x6666, lsl #16
  404b48:	smull	x1, w2, w4
  404b4c:	asr	x1, x1, #34
  404b50:	sub	w1, w1, w2, asr #31
  404b54:	add	w3, w1, w1, lsl #2
  404b58:	sub	w2, w2, w3, lsl #1
  404b5c:	add	w2, w2, #0x30
  404b60:	strb	w2, [x0, #-1]!
  404b64:	mov	w2, w1
  404b68:	cbnz	w1, 404b48 <feof@plt+0x3778>
  404b6c:	b	404b30 <feof@plt+0x3760>
  404b70:	mov	w3, w0
  404b74:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  404b78:	add	x0, x0, #0xe00
  404b7c:	add	x0, x0, #0x2c
  404b80:	mov	w4, #0xcccd                	// #52429
  404b84:	movk	w4, #0xcccc, lsl #16
  404b88:	umull	x1, w3, w4
  404b8c:	lsr	x1, x1, #35
  404b90:	add	w2, w1, w1, lsl #2
  404b94:	sub	w2, w3, w2, lsl #1
  404b98:	add	w2, w2, #0x30
  404b9c:	strb	w2, [x0, #-1]!
  404ba0:	mov	w2, w3
  404ba4:	mov	w3, w1
  404ba8:	cmp	w2, #0x9
  404bac:	b.hi	404b88 <feof@plt+0x37b8>  // b.pmore
  404bb0:	ret
  404bb4:	stp	x29, x30, [sp, #-32]!
  404bb8:	mov	x29, sp
  404bbc:	str	x19, [sp, #16]
  404bc0:	mov	x19, x0
  404bc4:	bl	401160 <strlen@plt>
  404bc8:	mov	x2, x0
  404bcc:	mov	x1, x19
  404bd0:	mov	w0, #0x2                   	// #2
  404bd4:	bl	401320 <write@plt>
  404bd8:	ldr	x19, [sp, #16]
  404bdc:	ldp	x29, x30, [sp], #32
  404be0:	ret

0000000000404be4 <_Znwm@@Base>:
  404be4:	stp	x29, x30, [sp, #-16]!
  404be8:	mov	x29, sp
  404bec:	cmp	x0, #0x0
  404bf0:	csinc	x0, x0, xzr, ne  // ne = any
  404bf4:	mov	w0, w0
  404bf8:	bl	401330 <malloc@plt>
  404bfc:	cbz	x0, 404c08 <_Znwm@@Base+0x24>
  404c00:	ldp	x29, x30, [sp], #16
  404c04:	ret
  404c08:	adrp	x0, 417000 <_ZdlPvm@@Base+0x123ac>
  404c0c:	ldr	x0, [x0, #3640]
  404c10:	cbz	x0, 404c24 <_Znwm@@Base+0x40>
  404c14:	bl	404bb4 <feof@plt+0x37e4>
  404c18:	adrp	x0, 405000 <_ZdlPvm@@Base+0x3ac>
  404c1c:	add	x0, x0, #0x428
  404c20:	bl	404bb4 <feof@plt+0x37e4>
  404c24:	adrp	x0, 405000 <_ZdlPvm@@Base+0x3ac>
  404c28:	add	x0, x0, #0x430
  404c2c:	bl	404bb4 <feof@plt+0x37e4>
  404c30:	mov	w0, #0xffffffff            	// #-1
  404c34:	bl	4011e0 <_exit@plt>

0000000000404c38 <_ZdlPv@@Base>:
  404c38:	cbz	x0, 404c50 <_ZdlPv@@Base+0x18>
  404c3c:	stp	x29, x30, [sp, #-16]!
  404c40:	mov	x29, sp
  404c44:	bl	4011c0 <free@plt>
  404c48:	ldp	x29, x30, [sp], #16
  404c4c:	ret
  404c50:	ret

0000000000404c54 <_ZdlPvm@@Base>:
  404c54:	cbz	x0, 404c6c <_ZdlPvm@@Base+0x18>
  404c58:	stp	x29, x30, [sp, #-16]!
  404c5c:	mov	x29, sp
  404c60:	bl	4011c0 <free@plt>
  404c64:	ldp	x29, x30, [sp], #16
  404c68:	ret
  404c6c:	ret
  404c70:	stp	x29, x30, [sp, #-32]!
  404c74:	mov	x29, sp
  404c78:	stp	x19, x20, [sp, #16]
  404c7c:	mov	x19, x0
  404c80:	cbz	x0, 404cac <_ZdlPvm@@Base+0x58>
  404c84:	bl	401160 <strlen@plt>
  404c88:	add	x0, x0, #0x1
  404c8c:	bl	401330 <malloc@plt>
  404c90:	mov	x20, x0
  404c94:	mov	x1, x19
  404c98:	bl	401210 <strcpy@plt>
  404c9c:	mov	x0, x20
  404ca0:	ldp	x19, x20, [sp, #16]
  404ca4:	ldp	x29, x30, [sp], #32
  404ca8:	ret
  404cac:	mov	x20, x0
  404cb0:	b	404c9c <_ZdlPvm@@Base+0x48>
  404cb4:	nop
  404cb8:	stp	x29, x30, [sp, #-64]!
  404cbc:	mov	x29, sp
  404cc0:	stp	x19, x20, [sp, #16]
  404cc4:	adrp	x20, 416000 <_ZdlPvm@@Base+0x113ac>
  404cc8:	add	x20, x20, #0xdc0
  404ccc:	stp	x21, x22, [sp, #32]
  404cd0:	adrp	x21, 416000 <_ZdlPvm@@Base+0x113ac>
  404cd4:	add	x21, x21, #0xda0
  404cd8:	sub	x20, x20, x21
  404cdc:	mov	w22, w0
  404ce0:	stp	x23, x24, [sp, #48]
  404ce4:	mov	x23, x1
  404ce8:	mov	x24, x2
  404cec:	bl	4010d8 <_Znam@plt-0x38>
  404cf0:	cmp	xzr, x20, asr #3
  404cf4:	b.eq	404d20 <_ZdlPvm@@Base+0xcc>  // b.none
  404cf8:	asr	x20, x20, #3
  404cfc:	mov	x19, #0x0                   	// #0
  404d00:	ldr	x3, [x21, x19, lsl #3]
  404d04:	mov	x2, x24
  404d08:	add	x19, x19, #0x1
  404d0c:	mov	x1, x23
  404d10:	mov	w0, w22
  404d14:	blr	x3
  404d18:	cmp	x20, x19
  404d1c:	b.ne	404d00 <_ZdlPvm@@Base+0xac>  // b.any
  404d20:	ldp	x19, x20, [sp, #16]
  404d24:	ldp	x21, x22, [sp, #32]
  404d28:	ldp	x23, x24, [sp, #48]
  404d2c:	ldp	x29, x30, [sp], #64
  404d30:	ret
  404d34:	nop
  404d38:	ret

Disassembly of section .fini:

0000000000404d3c <.fini>:
  404d3c:	stp	x29, x30, [sp, #-16]!
  404d40:	mov	x29, sp
  404d44:	ldp	x29, x30, [sp], #16
  404d48:	ret
