<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\impl\gwsynthesis\NBLogic.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\Logic.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.06</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Sep 13 16:19:30 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>624</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>229</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>2</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>100.000</td>
<td>10.000
<td>0.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>commOUT</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>commOUT_s2/F </td>
</tr>
<tr>
<td>tmp_3_0</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK13/tmp_s1/Q </td>
</tr>
<tr>
<td>tmp_3</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK20/tmp_s1/Q </td>
</tr>
<tr>
<td>NBMMU/nSetBANK0</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK0_s13/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK1</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1_s9/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK2</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK2_s9/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK3</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK3_s9/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK4</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK4_s9/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK5</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK5_s9/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK6_s9/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK7</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK7_s9/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
<td>10.000(MHz)</td>
<td>119.689(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of commOUT!</h4>
<h4>No timing paths to get frequency of tmp_3_0!</h4>
<h4>No timing paths to get frequency of tmp_3!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK0!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK1!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK2!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK3!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK4!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK5!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK6!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK7!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>commOUT</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>commOUT</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmp_3_0</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmp_3_0</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmp_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmp_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK0</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK0</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK1</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK7</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK7</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>10.487</td>
<td>n123_s2/I0</td>
<td>CLK13/tmp_s1/D</td>
<td>tmp_3_0:[F]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>10.000</td>
<td>-2.024</td>
<td>1.107</td>
</tr>
<tr>
<td>2</td>
<td>10.960</td>
<td>n113_s2/I0</td>
<td>CLK20/tmp_s1/D</td>
<td>tmp_3:[F]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>10.000</td>
<td>-2.024</td>
<td>0.634</td>
</tr>
<tr>
<td>3</td>
<td>91.645</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_0_s0/SET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>8.312</td>
</tr>
<tr>
<td>4</td>
<td>92.013</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/tmp_s1/CE</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>7.944</td>
</tr>
<tr>
<td>5</td>
<td>92.066</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_1_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>-0.015</td>
<td>7.905</td>
</tr>
<tr>
<td>6</td>
<td>92.066</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_2_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>-0.015</td>
<td>7.905</td>
</tr>
<tr>
<td>7</td>
<td>92.066</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_3_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>-0.015</td>
<td>7.905</td>
</tr>
<tr>
<td>8</td>
<td>92.066</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_4_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>-0.015</td>
<td>7.905</td>
</tr>
<tr>
<td>9</td>
<td>92.066</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_5_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>-0.015</td>
<td>7.905</td>
</tr>
<tr>
<td>10</td>
<td>92.432</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_6_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>-0.015</td>
<td>7.539</td>
</tr>
<tr>
<td>11</td>
<td>92.432</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_7_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>-0.015</td>
<td>7.539</td>
</tr>
<tr>
<td>12</td>
<td>92.432</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_8_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>-0.015</td>
<td>7.539</td>
</tr>
<tr>
<td>13</td>
<td>92.432</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_9_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>-0.015</td>
<td>7.539</td>
</tr>
<tr>
<td>14</td>
<td>92.432</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_10_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>-0.015</td>
<td>7.539</td>
</tr>
<tr>
<td>15</td>
<td>92.432</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_11_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>-0.015</td>
<td>7.539</td>
</tr>
<tr>
<td>16</td>
<td>92.432</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_12_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>-0.015</td>
<td>7.539</td>
</tr>
<tr>
<td>17</td>
<td>92.432</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_13_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>-0.015</td>
<td>7.539</td>
</tr>
<tr>
<td>18</td>
<td>92.432</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_14_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>-0.015</td>
<td>7.539</td>
</tr>
<tr>
<td>19</td>
<td>92.432</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_15_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>-0.015</td>
<td>7.539</td>
</tr>
<tr>
<td>20</td>
<td>92.432</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_16_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>-0.015</td>
<td>7.539</td>
</tr>
<tr>
<td>21</td>
<td>92.432</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_17_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>-0.015</td>
<td>7.539</td>
</tr>
<tr>
<td>22</td>
<td>92.509</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_18_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>-0.015</td>
<td>7.462</td>
</tr>
<tr>
<td>23</td>
<td>92.509</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_19_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>-0.015</td>
<td>7.462</td>
</tr>
<tr>
<td>24</td>
<td>92.509</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_20_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>-0.015</td>
<td>7.462</td>
</tr>
<tr>
<td>25</td>
<td>92.509</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_21_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>100.000</td>
<td>-0.015</td>
<td>7.462</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.101</td>
<td>n113_s2/I0</td>
<td>CLK20/tmp_s1/D</td>
<td>tmp_3:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>-1.445</td>
<td>0.374</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.749</td>
<td>n123_s2/I0</td>
<td>CLK13/tmp_s1/D</td>
<td>tmp_3_0:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>-1.445</td>
<td>0.726</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_0_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>CLK20/count_0_s0/Q</td>
<td>CLK20/count_0_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.730</td>
<td>CLK13/count_30_s0/Q</td>
<td>CLK13/count_30_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>6</td>
<td>0.730</td>
<td>CLK20/count_30_s0/Q</td>
<td>CLK20/count_30_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>7</td>
<td>0.730</td>
<td>CLK13/count_2_s0/Q</td>
<td>CLK13/count_2_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>8</td>
<td>0.730</td>
<td>CLK13/count_6_s0/Q</td>
<td>CLK13/count_6_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>9</td>
<td>0.730</td>
<td>CLK13/count_8_s0/Q</td>
<td>CLK13/count_8_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>10</td>
<td>0.730</td>
<td>CLK13/count_12_s0/Q</td>
<td>CLK13/count_12_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>11</td>
<td>0.730</td>
<td>CLK13/count_14_s0/Q</td>
<td>CLK13/count_14_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>CLK13/count_18_s0/Q</td>
<td>CLK13/count_18_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>CLK13/count_20_s0/Q</td>
<td>CLK13/count_20_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>CLK13/count_24_s0/Q</td>
<td>CLK13/count_24_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>CLK13/count_26_s0/Q</td>
<td>CLK13/count_26_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>CLK20/count_2_s0/Q</td>
<td>CLK20/count_2_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>CLK20/count_6_s0/Q</td>
<td>CLK20/count_6_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>CLK20/count_8_s0/Q</td>
<td>CLK20/count_8_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.730</td>
<td>CLK20/count_12_s0/Q</td>
<td>CLK20/count_12_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>20</td>
<td>0.730</td>
<td>CLK20/count_14_s0/Q</td>
<td>CLK20/count_14_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>21</td>
<td>0.730</td>
<td>CLK20/count_18_s0/Q</td>
<td>CLK20/count_18_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>22</td>
<td>0.730</td>
<td>CLK20/count_20_s0/Q</td>
<td>CLK20/count_20_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>23</td>
<td>0.730</td>
<td>CLK20/count_24_s0/Q</td>
<td>CLK20/count_24_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>24</td>
<td>0.730</td>
<td>CLK20/count_26_s0/Q</td>
<td>CLK20/count_26_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>25</td>
<td>0.853</td>
<td>CLK13/count_1_s0/Q</td>
<td>CLK13/count_1_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.618</td>
<td>n122_s3/I0</td>
<td>COPint_s1/PRESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>10.000</td>
<td>-1.816</td>
<td>3.125</td>
</tr>
<tr>
<td>2</td>
<td>8.634</td>
<td>n112_s0/I0</td>
<td>FRMint_s1/PRESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3:[F]</td>
<td>10.000</td>
<td>-1.833</td>
<td>3.125</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.215</td>
<td>n112_s4/I0</td>
<td>FRMint_s1/PRESET</td>
<td>commOUT:[F]</td>
<td>tmp_3:[F]</td>
<td>0.000</td>
<td>-1.335</td>
<td>1.595</td>
</tr>
<tr>
<td>2</td>
<td>0.936</td>
<td>n122_s3/I0</td>
<td>COPint_s1/PRESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[F]</td>
<td>tmp_3_0:[F]</td>
<td>0.000</td>
<td>-1.311</td>
<td>2.292</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.855</td>
<td>9.105</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_6_s1</td>
</tr>
<tr>
<td>2</td>
<td>7.855</td>
<td>9.105</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_5_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.855</td>
<td>9.105</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_4_s1</td>
</tr>
<tr>
<td>4</td>
<td>7.855</td>
<td>9.105</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_3_s1</td>
</tr>
<tr>
<td>5</td>
<td>7.855</td>
<td>9.105</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_7_s1</td>
</tr>
<tr>
<td>6</td>
<td>7.855</td>
<td>9.105</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_2_s1</td>
</tr>
<tr>
<td>7</td>
<td>7.855</td>
<td>9.105</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_1_s1</td>
</tr>
<tr>
<td>8</td>
<td>7.855</td>
<td>9.105</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_0_s1</td>
</tr>
<tr>
<td>9</td>
<td>7.864</td>
<td>9.114</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK4</td>
<td>NBMMU/Bankreg4/Q_3_s1</td>
</tr>
<tr>
<td>10</td>
<td>7.864</td>
<td>9.114</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK4</td>
<td>NBMMU/Bankreg4/Q_2_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>n123_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>90.000</td>
<td>90.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>90.008</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" font-weight:bold;">n123_s2/I0</td>
</tr>
<tr>
<td>91.107</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">n123_s2/F</td>
</tr>
<tr>
<td>91.107</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" font-weight:bold;">CLK13/tmp_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>CLK13/tmp_s1/CLK</td>
</tr>
<tr>
<td>101.994</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK13/tmp_s1</td>
</tr>
<tr>
<td>101.594</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>CLK13/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 99.260%; route: 0.000, 0.000%; tC2Q: 0.008, 0.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>90.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>n113_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>90.000</td>
<td>90.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>90.008</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">n113_s2/I0</td>
</tr>
<tr>
<td>90.634</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">n113_s2/F</td>
</tr>
<tr>
<td>90.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">CLK20/tmp_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>CLK20/tmp_s1/CLK</td>
</tr>
<tr>
<td>101.994</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK20/tmp_s1</td>
</tr>
<tr>
<td>101.594</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>CLK20/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 98.708%; route: 0.000, 0.000%; tC2Q: 0.008, 1.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>91.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.981</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>10.336</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>101.981</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 22.583%; route: 5.976, 71.903%; tC2Q: 0.458, 5.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.981</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.968</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" font-weight:bold;">CLK13/tmp_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>CLK13/tmp_s1/CLK</td>
</tr>
<tr>
<td>101.981</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>CLK13/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 23.628%; route: 5.609, 70.603%; tC2Q: 0.458, 5.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.929</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td style=" font-weight:bold;">CLK13/count_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.039</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td>CLK13/count_1_s0/CLK</td>
</tr>
<tr>
<td>101.995</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C2[0][B]</td>
<td>CLK13/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 23.743%; route: 5.570, 70.459%; tC2Q: 0.458, 5.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.929</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.039</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>CLK13/count_2_s0/CLK</td>
</tr>
<tr>
<td>101.995</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>CLK13/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 23.743%; route: 5.570, 70.459%; tC2Q: 0.458, 5.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.929</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" font-weight:bold;">CLK13/count_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.039</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td>CLK13/count_3_s0/CLK</td>
</tr>
<tr>
<td>101.995</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C2[1][B]</td>
<td>CLK13/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 23.743%; route: 5.570, 70.459%; tC2Q: 0.458, 5.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.929</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" font-weight:bold;">CLK13/count_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.039</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td>CLK13/count_4_s0/CLK</td>
</tr>
<tr>
<td>101.995</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C2[2][A]</td>
<td>CLK13/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 23.743%; route: 5.570, 70.459%; tC2Q: 0.458, 5.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.929</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[2][B]</td>
<td style=" font-weight:bold;">CLK13/count_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.039</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[2][B]</td>
<td>CLK13/count_5_s0/CLK</td>
</tr>
<tr>
<td>101.995</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C2[2][B]</td>
<td>CLK13/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 23.743%; route: 5.570, 70.459%; tC2Q: 0.458, 5.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.039</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>CLK13/count_6_s0/CLK</td>
</tr>
<tr>
<td>101.995</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>CLK13/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 24.896%; route: 5.204, 69.025%; tC2Q: 0.458, 6.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" font-weight:bold;">CLK13/count_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.039</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>CLK13/count_7_s0/CLK</td>
</tr>
<tr>
<td>101.995</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>CLK13/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 24.896%; route: 5.204, 69.025%; tC2Q: 0.458, 6.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.039</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>CLK13/count_8_s0/CLK</td>
</tr>
<tr>
<td>101.995</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>CLK13/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 24.896%; route: 5.204, 69.025%; tC2Q: 0.458, 6.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][B]</td>
<td style=" font-weight:bold;">CLK13/count_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.039</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][B]</td>
<td>CLK13/count_9_s0/CLK</td>
</tr>
<tr>
<td>101.995</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[1][B]</td>
<td>CLK13/count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 24.896%; route: 5.204, 69.025%; tC2Q: 0.458, 6.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][A]</td>
<td style=" font-weight:bold;">CLK13/count_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.039</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][A]</td>
<td>CLK13/count_10_s0/CLK</td>
</tr>
<tr>
<td>101.995</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[2][A]</td>
<td>CLK13/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 24.896%; route: 5.204, 69.025%; tC2Q: 0.458, 6.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][B]</td>
<td style=" font-weight:bold;">CLK13/count_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.039</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][B]</td>
<td>CLK13/count_11_s0/CLK</td>
</tr>
<tr>
<td>101.995</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[2][B]</td>
<td>CLK13/count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 24.896%; route: 5.204, 69.025%; tC2Q: 0.458, 6.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.039</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>CLK13/count_12_s0/CLK</td>
</tr>
<tr>
<td>101.995</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>CLK13/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 24.896%; route: 5.204, 69.025%; tC2Q: 0.458, 6.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td style=" font-weight:bold;">CLK13/count_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.039</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td>CLK13/count_13_s0/CLK</td>
</tr>
<tr>
<td>101.995</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[0][B]</td>
<td>CLK13/count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 24.896%; route: 5.204, 69.025%; tC2Q: 0.458, 6.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.039</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>CLK13/count_14_s0/CLK</td>
</tr>
<tr>
<td>101.995</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>CLK13/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 24.896%; route: 5.204, 69.025%; tC2Q: 0.458, 6.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td style=" font-weight:bold;">CLK13/count_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.039</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>CLK13/count_15_s0/CLK</td>
</tr>
<tr>
<td>101.995</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>CLK13/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 24.896%; route: 5.204, 69.025%; tC2Q: 0.458, 6.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td style=" font-weight:bold;">CLK13/count_16_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.039</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>CLK13/count_16_s0/CLK</td>
</tr>
<tr>
<td>101.995</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>CLK13/count_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 24.896%; route: 5.204, 69.025%; tC2Q: 0.458, 6.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][B]</td>
<td style=" font-weight:bold;">CLK13/count_17_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.039</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][B]</td>
<td>CLK13/count_17_s0/CLK</td>
</tr>
<tr>
<td>101.995</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[2][B]</td>
<td>CLK13/count_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 24.896%; route: 5.204, 69.025%; tC2Q: 0.458, 6.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.486</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.039</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>CLK13/count_18_s0/CLK</td>
</tr>
<tr>
<td>101.995</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>CLK13/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 25.153%; route: 5.127, 68.705%; tC2Q: 0.458, 6.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.486</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][B]</td>
<td style=" font-weight:bold;">CLK13/count_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.039</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][B]</td>
<td>CLK13/count_19_s0/CLK</td>
</tr>
<tr>
<td>101.995</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C5[0][B]</td>
<td>CLK13/count_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 25.153%; route: 5.127, 68.705%; tC2Q: 0.458, 6.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.486</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_20_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.039</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>CLK13/count_20_s0/CLK</td>
</tr>
<tr>
<td>101.995</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>CLK13/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 25.153%; route: 5.127, 68.705%; tC2Q: 0.458, 6.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>92.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>2.024</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>5.241</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>CLK13/n71_s8/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s8/F</td>
</tr>
<tr>
<td>6.688</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>CLK13/n71_s3/I1</td>
</tr>
<tr>
<td>7.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>8.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>8.760</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>9.486</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][B]</td>
<td style=" font-weight:bold;">CLK13/count_21_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>102.039</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][B]</td>
<td>CLK13/count_21_s0/CLK</td>
</tr>
<tr>
<td>101.995</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C5[1][B]</td>
<td>CLK13/count_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 25.153%; route: 5.127, 68.705%; tC2Q: 0.458, 6.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>100.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>n113_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>100.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">n113_s2/I0</td>
</tr>
<tr>
<td>100.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">n113_s2/F</td>
</tr>
<tr>
<td>100.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">CLK20/tmp_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>101.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>CLK20/tmp_s1/CLK</td>
</tr>
<tr>
<td>101.475</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK20/tmp_s1</td>
</tr>
<tr>
<td>101.475</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>CLK20/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>100.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>n123_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>100.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" font-weight:bold;">n123_s2/I0</td>
</tr>
<tr>
<td>100.726</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">n123_s2/F</td>
</tr>
<tr>
<td>100.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" font-weight:bold;">CLK13/tmp_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>101.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>CLK13/tmp_s1/CLK</td>
</tr>
<tr>
<td>101.475</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK13/tmp_s1</td>
</tr>
<tr>
<td>101.475</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>CLK13/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 99.675%; route: 0.000, 0.000%; tC2Q: 0.002, 0.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.779</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>1.781</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/n38_s2/I0</td>
</tr>
<tr>
<td>2.153</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n38_s2/F</td>
</tr>
<tr>
<td>2.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.445</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CLK13/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>CLK20/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.779</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_0_s0/Q</td>
</tr>
<tr>
<td>1.782</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>CLK20/n38_s2/I0</td>
</tr>
<tr>
<td>2.154</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n38_s2/F</td>
</tr>
<tr>
<td>2.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>CLK20/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.445</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>CLK20/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>CLK13/count_30_s0/CLK</td>
</tr>
<tr>
<td>1.779</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C7[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_30_s0/Q</td>
</tr>
<tr>
<td>1.781</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C7[0][A]</td>
<td>CLK13/n8_s/I1</td>
</tr>
<tr>
<td>2.175</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n8_s/SUM</td>
</tr>
<tr>
<td>2.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>CLK13/count_30_s0/CLK</td>
</tr>
<tr>
<td>1.445</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>CLK13/count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[0][A]</td>
<td>CLK20/count_30_s0/CLK</td>
</tr>
<tr>
<td>1.779</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C18[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_30_s0/Q</td>
</tr>
<tr>
<td>1.781</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C18[0][A]</td>
<td>CLK20/n8_s/I1</td>
</tr>
<tr>
<td>2.175</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C18[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n8_s/SUM</td>
</tr>
<tr>
<td>2.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[0][A]</td>
<td>CLK20/count_30_s0/CLK</td>
</tr>
<tr>
<td>1.445</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C18[0][A]</td>
<td>CLK20/count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>CLK13/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_2_s0/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>CLK13/n36_s/I1</td>
</tr>
<tr>
<td>2.187</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n36_s/SUM</td>
</tr>
<tr>
<td>2.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>CLK13/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>CLK13/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>CLK13/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_6_s0/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C3[0][A]</td>
<td>CLK13/n32_s/I1</td>
</tr>
<tr>
<td>2.187</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n32_s/SUM</td>
</tr>
<tr>
<td>2.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>CLK13/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>CLK13/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>CLK13/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_8_s0/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C3[1][A]</td>
<td>CLK13/n30_s/I1</td>
</tr>
<tr>
<td>2.187</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n30_s/SUM</td>
</tr>
<tr>
<td>2.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>CLK13/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>CLK13/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>CLK13/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_12_s0/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C4[0][A]</td>
<td>CLK13/n26_s/I1</td>
</tr>
<tr>
<td>2.187</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n26_s/SUM</td>
</tr>
<tr>
<td>2.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>CLK13/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>CLK13/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>CLK13/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_14_s0/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C4[1][A]</td>
<td>CLK13/n24_s/I1</td>
</tr>
<tr>
<td>2.187</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n24_s/SUM</td>
</tr>
<tr>
<td>2.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>CLK13/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>CLK13/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>CLK13/count_18_s0/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_18_s0/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C5[0][A]</td>
<td>CLK13/n20_s/I1</td>
</tr>
<tr>
<td>2.187</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n20_s/SUM</td>
</tr>
<tr>
<td>2.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>CLK13/count_18_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>CLK13/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>CLK13/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_20_s0/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C5[1][A]</td>
<td>CLK13/n18_s/I1</td>
</tr>
<tr>
<td>2.187</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n18_s/SUM</td>
</tr>
<tr>
<td>2.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>CLK13/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>CLK13/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>CLK13/count_24_s0/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C6[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_24_s0/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C6[0][A]</td>
<td>CLK13/n14_s/I1</td>
</tr>
<tr>
<td>2.187</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n14_s/SUM</td>
</tr>
<tr>
<td>2.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>CLK13/count_24_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>CLK13/count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>CLK13/count_26_s0/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_26_s0/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>CLK13/n12_s/I1</td>
</tr>
<tr>
<td>2.187</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n12_s/SUM</td>
</tr>
<tr>
<td>2.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>CLK13/count_26_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>CLK13/count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>CLK20/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_2_s0/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td>CLK20/n36_s/I1</td>
</tr>
<tr>
<td>2.187</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">CLK20/n36_s/SUM</td>
</tr>
<tr>
<td>2.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>CLK20/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>CLK20/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>CLK20/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_6_s0/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C14[0][A]</td>
<td>CLK20/n32_s/I1</td>
</tr>
<tr>
<td>2.187</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n32_s/SUM</td>
</tr>
<tr>
<td>2.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>CLK20/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>CLK20/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>CLK20/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C14[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_8_s0/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C14[1][A]</td>
<td>CLK20/n30_s/I1</td>
</tr>
<tr>
<td>2.187</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td style=" background: #97FFFF;">CLK20/n30_s/SUM</td>
</tr>
<tr>
<td>2.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>CLK20/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>CLK20/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>CLK20/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_12_s0/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C15[0][A]</td>
<td>CLK20/n26_s/I1</td>
</tr>
<tr>
<td>2.187</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n26_s/SUM</td>
</tr>
<tr>
<td>2.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>CLK20/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>CLK20/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>CLK20/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_14_s0/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C15[1][A]</td>
<td>CLK20/n24_s/I1</td>
</tr>
<tr>
<td>2.187</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" background: #97FFFF;">CLK20/n24_s/SUM</td>
</tr>
<tr>
<td>2.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>CLK20/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>CLK20/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>CLK20/count_18_s0/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_18_s0/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C16[0][A]</td>
<td>CLK20/n20_s/I1</td>
</tr>
<tr>
<td>2.187</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n20_s/SUM</td>
</tr>
<tr>
<td>2.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>CLK20/count_18_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>CLK20/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>CLK20/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C16[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_20_s0/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C16[1][A]</td>
<td>CLK20/n18_s/I1</td>
</tr>
<tr>
<td>2.187</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td style=" background: #97FFFF;">CLK20/n18_s/SUM</td>
</tr>
<tr>
<td>2.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>CLK20/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>CLK20/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>CLK20/count_24_s0/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C17[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_24_s0/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C17[0][A]</td>
<td>CLK20/n14_s/I1</td>
</tr>
<tr>
<td>2.187</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n14_s/SUM</td>
</tr>
<tr>
<td>2.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>CLK20/count_24_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>CLK20/count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>CLK20/count_26_s0/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C17[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_26_s0/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C17[1][A]</td>
<td>CLK20/n12_s/I1</td>
</tr>
<tr>
<td>2.187</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td style=" background: #97FFFF;">CLK20/n12_s/SUM</td>
</tr>
<tr>
<td>2.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>CLK20/count_26_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>CLK20/count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td>CLK13/count_1_s0/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C2[0][B]</td>
<td style=" font-weight:bold;">CLK13/count_1_s0/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C2[0][B]</td>
<td>CLK13/n37_s/I0</td>
</tr>
<tr>
<td>2.310</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td style=" background: #97FFFF;">CLK13/n37_s/SUM</td>
</tr>
<tr>
<td>2.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td style=" font-weight:bold;">CLK13/count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td>CLK13/count_1_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[0][B]</td>
<td>CLK13/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>n122_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>COPint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.689</td>
<td>1.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td style=" font-weight:bold;">n122_s3/I0</td>
</tr>
<tr>
<td>2.788</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">n122_s3/F</td>
</tr>
<tr>
<td>3.125</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">COPint_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>11.816</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>COPint_s1/CLK</td>
</tr>
<tr>
<td>11.786</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>COPint_s1</td>
</tr>
<tr>
<td>11.743</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>COPint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.816</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 35.170%; route: 0.336, 10.762%; tC2Q: 1.689, 54.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.759</td>
</tr>
<tr>
<td class="label">From</td>
<td>n112_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FRMint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.689</td>
<td>1.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td style=" font-weight:bold;">n112_s0/I0</td>
</tr>
<tr>
<td>2.788</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">n112_s0/F</td>
</tr>
<tr>
<td>3.125</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">FRMint_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>11.833</td>
<td>1.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>FRMint_s1/CLK</td>
</tr>
<tr>
<td>11.803</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>FRMint_s1</td>
</tr>
<tr>
<td>11.759</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>FRMint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.833</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 35.170%; route: 0.336, 10.762%; tC2Q: 1.689, 54.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.833, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>n112_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>FRMint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>commOUT:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>commOUT</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R5C10[2][B]</td>
<td>commOUT_s2/F</td>
</tr>
<tr>
<td>10.009</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" font-weight:bold;">n112_s4/I0</td>
</tr>
<tr>
<td>10.741</td>
<td>0.732</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">n112_s4/F</td>
</tr>
<tr>
<td>10.973</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>n112_s0/I1</td>
</tr>
<tr>
<td>11.358</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">n112_s0/F</td>
</tr>
<tr>
<td>11.595</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">FRMint_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>11.335</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>FRMint_s1/CLK</td>
</tr>
<tr>
<td>11.365</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>FRMint_s1</td>
</tr>
<tr>
<td>11.380</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>FRMint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.335</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.117, 70.033%; route: 0.469, 29.418%; tC2Q: 0.009, 0.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.335, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>n122_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>COPint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>69</td>
<td>R12C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>51.331</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td style=" font-weight:bold;">n122_s3/I0</td>
</tr>
<tr>
<td>52.055</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">n122_s3/F</td>
</tr>
<tr>
<td>52.292</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">COPint_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>51.311</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>COPint_s1/CLK</td>
</tr>
<tr>
<td>51.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>COPint_s1</td>
</tr>
<tr>
<td>51.356</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>COPint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 31.587%; route: 0.237, 10.331%; tC2Q: 1.331, 58.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.855</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.105</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>12.195</td>
<td>2.195</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>21.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_6_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.855</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.105</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>12.195</td>
<td>2.195</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>21.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_5_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.855</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.105</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>12.195</td>
<td>2.195</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>21.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_4_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.855</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.105</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>12.195</td>
<td>2.195</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>21.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_3_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.855</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.105</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>12.195</td>
<td>2.195</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>21.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_7_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.855</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.105</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>12.195</td>
<td>2.195</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>21.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_2_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.855</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.105</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>12.195</td>
<td>2.195</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>21.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_1_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.855</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.105</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>12.195</td>
<td>2.195</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>21.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_0_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.864</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.114</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg4/Q_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK4_s9/F</td>
</tr>
<tr>
<td>11.881</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg4/Q_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK4_s9/F</td>
</tr>
<tr>
<td>20.995</td>
<td>0.995</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg4/Q_3_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.864</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.114</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg4/Q_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK4_s9/F</td>
</tr>
<tr>
<td>11.881</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg4/Q_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK4_s9/F</td>
</tr>
<tr>
<td>20.995</td>
<td>0.995</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg4/Q_2_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>69</td>
<td>cpuclkO_d</td>
<td>8.618</td>
<td>2.179</td>
</tr>
<tr>
<td>33</td>
<td>n71_3</td>
<td>92.821</td>
<td>2.274</td>
</tr>
<tr>
<td>33</td>
<td>n71_3</td>
<td>91.645</td>
<td>2.295</td>
</tr>
<tr>
<td>10</td>
<td>commOUT</td>
<td>9.348</td>
<td>2.484</td>
</tr>
<tr>
<td>3</td>
<td>count[0]</td>
<td>93.662</td>
<td>0.422</td>
</tr>
<tr>
<td>3</td>
<td>count[0]</td>
<td>91.645</td>
<td>3.090</td>
</tr>
<tr>
<td>2</td>
<td>count[31]</td>
<td>94.107</td>
<td>0.345</td>
</tr>
<tr>
<td>2</td>
<td>count[27]</td>
<td>94.884</td>
<td>0.420</td>
</tr>
<tr>
<td>2</td>
<td>count[29]</td>
<td>95.572</td>
<td>0.345</td>
</tr>
<tr>
<td>2</td>
<td>count[30]</td>
<td>93.677</td>
<td>0.339</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C18</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
