
[
  { "event": "simulation_start", "pipelining": "enabled" },
  { "cycle": 1 },
    { "instruction": 0, "stage": "WriteBack", "message": "Reg x0 = 0" },
    { "instruction": 0, "stage": "Memory", "message": "No mem-op" },
    { "instruction": 0, "stage": "Execute", "message": "ALU=, result=0" },
    { "instruction": 0, "stage": "Decode", "message": "rs1=x0(0), rs2=x0(0), rd=x0" },
    { "instruction": 1, "stage": "Fetch", "message": "PC = 0x00000000, IR = 0x10000237" },
  { "cycle": 2 },
    { "instruction": 0, "stage": "WriteBack", "message": "Reg x0 = 0" },
    { "instruction": 0, "stage": "Memory", "message": "No mem-op" },
    { "instruction": 0, "stage": "Execute", "message": "ALU=, result=0" },
    { "instruction": 1, "stage": "Decode", "message": "rs1=x0(0), rs2=x0(0), rd=x4" },
    { "instruction": 2, "stage": "Fetch", "message": "PC = 0x00000004, IR = 0x00022503" },
  { "cycle": 3 },
    { "instruction": 0, "stage": "WriteBack", "message": "Reg x0 = 0" },
    { "instruction": 0, "stage": "Memory", "message": "No mem-op" },
    { "instruction": 1, "stage": "Execute", "message": "ALU=LUI, result=268435456" },
    { "instruction": 2, "stage": "Decode", "message": "rs1=x4(268435456), rs2=x0(0), rd=x10" },
    { "instruction": 3, "stage": "Fetch", "message": "PC = 0x00000008, IR = 0x00050613" },
  { "cycle": 4 },
    { "instruction": 0, "stage": "WriteBack", "message": "Reg x0 = 0" },
    { "instruction": 1, "stage": "Memory", "message": "No mem-op" },
    { "instruction": 2, "stage": "Execute", "message": "ALU=LW, result=268435456" },
    { "instruction": 0, "stage": "Decode", "message": "rs1=x0(0), rs2=x0(0), rd=x0" },
    { "instruction": 3, "stage": "Fetch", "message": "PC = 0x00000008, IR = 0x00050613" },
  { "cycle": 5 },
    { "instruction": 1, "stage": "WriteBack", "message": "Reg x4 = 268435456" },
    { "instruction": 2, "stage": "Memory", "message": "Load from 0x0x00000000 = 10" },
    { "instruction": 0, "stage": "Execute", "message": "ALU=, result=0" },
    { "instruction": 3, "stage": "Decode", "message": "rs1=x10(10), rs2=x0(0), rd=x12" },
    { "instruction": 4, "stage": "Fetch", "message": "PC = 0x0000000C, IR = 0x00420593" },
  { "cycle": 6 },
    { "instruction": 2, "stage": "WriteBack", "message": "Reg x10 = 10" },
    { "instruction": 0, "stage": "Memory", "message": "No mem-op" },
    { "instruction": 3, "stage": "Execute", "message": "ALU=ADDI, result=10" },
    { "instruction": 4, "stage": "Decode", "message": "rs1=x4(268435456), rs2=x4(268435456), rd=x11" },
    { "instruction": 5, "stage": "Fetch", "message": "PC = 0x00000010, IR = 0x00C000EF" },
  { "cycle": 7 }
]
