{
  "module_name": "extended.json",
  "hash_id": "005b03c2c987262dccb9810f1897dd2e210068d7c7ce43ac4fdaa4351b47730b",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/s390/cf_z196/extended.json",
  "human_readable_source": "[\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"128\",\n\t\t\"EventName\": \"L1D_L2_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1D L2 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data Cache directory where the returned cache line was sourced from the Level-2 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"129\",\n\t\t\"EventName\": \"L1I_L2_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1I L2 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction Cache directory where the returned cache line was sourced from the Level-2 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"130\",\n\t\t\"EventName\": \"DTLB1_MISSES\",\n\t\t\"BriefDescription\": \"DTLB1 Misses\",\n\t\t\"PublicDescription\": \"Level-1 Data TLB miss in progress. Incremented by one for every cycle a DTLB1 miss is in progress.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"131\",\n\t\t\"EventName\": \"ITLB1_MISSES\",\n\t\t\"BriefDescription\": \"ITLB1 Misses\",\n\t\t\"PublicDescription\": \"Level-1 Instruction TLB miss in progress. Incremented by one for every cycle a ITLB1 miss is in progress.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"133\",\n\t\t\"EventName\": \"L2C_STORES_SENT\",\n\t\t\"BriefDescription\": \"L2C Stores Sent\",\n\t\t\"PublicDescription\": \"Incremented by one for every store sent to Level-2 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"134\",\n\t\t\"EventName\": \"L1D_OFFBOOK_L3_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1D Off-Book L3 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data Cache directory where the returned cache line was sourced from an Off Book Level-3 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"135\",\n\t\t\"EventName\": \"L1D_ONBOOK_L4_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1D On-Book L4 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data Cache directory where the returned cache line was sourced from an On Book Level-4 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"136\",\n\t\t\"EventName\": \"L1I_ONBOOK_L4_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1I On-Book L4 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction Cache directory where the returned cache line was sourced from an On Book Level-4 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"137\",\n\t\t\"EventName\": \"L1D_RO_EXCL_WRITES\",\n\t\t\"BriefDescription\": \"L1D Read-only Exclusive Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data Cache where the line was originally in a Read-Only state in the cache but has been updated to be in the Exclusive state that allows stores to the cache line.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"138\",\n\t\t\"EventName\": \"L1D_OFFBOOK_L4_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1D Off-Book L4 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data Cache directory where the returned cache line was sourced from an Off Book Level-4 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"139\",\n\t\t\"EventName\": \"L1I_OFFBOOK_L4_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1I Off-Book L4 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction Cache directory where the returned cache line was sourced from an Off Book Level-4 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"140\",\n\t\t\"EventName\": \"DTLB1_HPAGE_WRITES\",\n\t\t\"BriefDescription\": \"DTLB1 One-Megabyte Page Writes\",\n\t\t\"PublicDescription\": \"A translation entry has been written to the Level-1 Data Translation Lookaside Buffer for a one-megabyte page.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"141\",\n\t\t\"EventName\": \"L1D_LMEM_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1D Local Memory Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data Cache where the installed cache line was sourced from memory that is attached to the same book as the Data cache (Local Memory).\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"142\",\n\t\t\"EventName\": \"L1I_LMEM_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1I Local Memory Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction Cache where the installed cache line was sourced from memory that is attached to the same book as the Instruction cache (Local Memory).\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"143\",\n\t\t\"EventName\": \"L1I_OFFBOOK_L3_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1I Off-Book L3 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction Cache directory where the returned cache line was sourced from an Off Book Level-3 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"144\",\n\t\t\"EventName\": \"DTLB1_WRITES\",\n\t\t\"BriefDescription\": \"DTLB1 Writes\",\n\t\t\"PublicDescription\": \"A translation entry has been written to the Level-1 Data Translation Lookaside Buffer (DTLB1).\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"145\",\n\t\t\"EventName\": \"ITLB1_WRITES\",\n\t\t\"BriefDescription\": \"ITLB1 Writes\",\n\t\t\"PublicDescription\": \"A translation entry has been written to the Level-1 Instruction Translation Lookaside Buffer (ITLB1).\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"146\",\n\t\t\"EventName\": \"TLB2_PTE_WRITES\",\n\t\t\"BriefDescription\": \"TLB2 PTE Writes\",\n\t\t\"PublicDescription\": \"A translation entry has been written to the Level-2 TLB Page Table Entry arrays.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"147\",\n\t\t\"EventName\": \"TLB2_CRSTE_HPAGE_WRITES\",\n\t\t\"BriefDescription\": \"TLB2 CRSTE One-Megabyte Page Writes\",\n\t\t\"PublicDescription\": \"A translation entry has been written to the Level-2 TLB Common Region Segment Table Entry arrays for a one-megabyte large page translation.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"148\",\n\t\t\"EventName\": \"TLB2_CRSTE_WRITES\",\n\t\t\"BriefDescription\": \"TLB2 CRSTE Writes\",\n\t\t\"PublicDescription\": \"A translation entry has been written to the Level-2 TLB Common Region Segment Table Entry arrays.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"150\",\n\t\t\"EventName\": \"L1D_ONCHIP_L3_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1D On-Chip L3 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data Cache directory where the returned cache line was sourced from an On Chip Level-3 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"152\",\n\t\t\"EventName\": \"L1D_OFFCHIP_L3_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1D Off-Chip L3 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data Cache directory where the returned cache line was sourced from an Off Chip/On Book Level-3 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"153\",\n\t\t\"EventName\": \"L1I_ONCHIP_L3_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1I On-Chip L3 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction Cache directory where the returned cache line was sourced from an On Chip Level-3 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"155\",\n\t\t\"EventName\": \"L1I_OFFCHIP_L3_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1I Off-Chip L3 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction Cache directory where the returned cache line was sourced from an Off Chip/On Book Level-3 cache.\"\n\t}\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}