<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>DRAMSimII: DRAMSimII::dramSystemConfiguration Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.4 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul>
</div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
    <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
    <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
  </ul>
</div>
<div class="nav">
<b>DRAMSimII</b>::<a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html">dramSystemConfiguration</a></div>
<h1>DRAMSimII::dramSystemConfiguration Class Reference</h1><!-- doxytag: class="DRAMSimII::dramSystemConfiguration" -->stores the system configuration options for a <a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html" title="represents a DRAM system, the memory controller(s) and associated channels">dramSystem</a>  
<a href="#_details">More...</a>
<p>
<code>#include &lt;dramSystemConfiguration.h&gt;</code>
<p>

<p>
<a href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration-members.html">List of all members.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9b9ae68924513af97ca2a7afb87a2b40"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::commandOrderingAlgorithm" ref="9b9ae68924513af97ca2a7afb87a2b40" args="" -->
command_ordering_algorithm_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#9b9ae68924513af97ca2a7afb87a2b40">commandOrderingAlgorithm</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">describes how to place commands into the per bank <a class="el" href="class_d_r_a_m_sim_i_i_1_1command.html" title="represents a DRAM command from the memory controller to the DRAMs">command</a> queues <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9ff01d9c1bea31840995608b4d76a7d1"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::transactionOrderingAlgorithm" ref="9ff01d9c1bea31840995608b4d76a7d1" args="" -->
transaction_ordering_algorithm_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#9ff01d9c1bea31840995608b4d76a7d1">transactionOrderingAlgorithm</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the algorithm that describes how to place transactions into the <a class="el" href="class_d_r_a_m_sim_i_i_1_1queue.html" title="the queue template class, a circular queue  push/pop are O(1) operations, while random...">queue</a> <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="4de4f549a8a15e525abb90f476d86767"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::configType" ref="4de4f549a8a15e525abb90f476d86767" args="" -->
system_configuration_type_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#4de4f549a8a15e525abb90f476d86767">configType</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">whether the system is standard or FBD <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="40ca3d40908f71b3aa3b47fbee2889bc"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::refreshTime" ref="40ca3d40908f71b3aa3b47fbee2889bc" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#40ca3d40908f71b3aa3b47fbee2889bc">refreshTime</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the frequency at which refresh commands are scheduled <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="0e59f29ed5e740d24df6a3b5abce5175"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::refreshPolicy" ref="0e59f29ed5e740d24df6a3b5abce5175" args="" -->
refresh_policy_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#0e59f29ed5e740d24df6a3b5abce5175">refreshPolicy</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">determines how refreshes are handled <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="011f65f4c37d888091e865930147f82a"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::columnSize" ref="011f65f4c37d888091e865930147f82a" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#011f65f4c37d888091e865930147f82a">columnSize</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the size of each column, in bytes <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="f63d95d61b2a3c2e1ccb495b6f0dc3d5"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::rowSize" ref="f63d95d61b2a3c2e1ccb495b6f0dc3d5" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#f63d95d61b2a3c2e1ccb495b6f0dc3d5">rowSize</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">bytes per row (across one rank) <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="cce0aa44e003544b714f67b83bb88e13"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::cachelineSize" ref="cce0aa44e003544b714f67b83bb88e13" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#cce0aa44e003544b714f67b83bb88e13">cachelineSize</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32/64/128 etc <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e8a40dd75688b521fb2d6cd99d5d1d2d"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::seniorityAgeLimit" ref="e8a40dd75688b521fb2d6cd99d5d1d2d" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#e8a40dd75688b521fb2d6cd99d5d1d2d">seniorityAgeLimit</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the oldest a <a class="el" href="class_d_r_a_m_sim_i_i_1_1command.html" title="represents a DRAM command from the memory controller to the DRAMs">command</a> may be before it takes top priority <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="515daaa0fccd417bfeb2fd00f81a953b"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::rowBufferManagementPolicy" ref="515daaa0fccd417bfeb2fd00f81a953b" args="" -->
row_buffer_policy_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#515daaa0fccd417bfeb2fd00f81a953b">rowBufferManagementPolicy</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">row buffer management policy? OPEN/CLOSE, etc <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="57c44fda455c2650b725be5a8015dfb9"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::addressMappingScheme" ref="57c44fda455c2650b725be5a8015dfb9" args="" -->
address_mapping_scheme_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#57c44fda455c2650b725be5a8015dfb9">addressMappingScheme</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">addr mapping scheme for physical to DRAM addr <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="fc00034618e676b8b8e9ce2b515f6dd2"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::datarate" ref="fc00034618e676b8b8e9ce2b515f6dd2" args="" -->
double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#fc00034618e676b8b8e9ce2b515f6dd2">datarate</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the operating frequency of the system <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="8f08371cf577662cb77e67b0910fd54c"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::postedCAS" ref="8f08371cf577662cb77e67b0910fd54c" args="" -->
bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#8f08371cf577662cb77e67b0910fd54c">postedCAS</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TRUE/FALSE, so the CAS <a class="el" href="class_d_r_a_m_sim_i_i_1_1command.html" title="represents a DRAM command from the memory controller to the DRAMs">command</a> may be stored and run later. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="305df549bf2ee1586b17fa1b9c18eba3"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::readWriteGrouping" ref="305df549bf2ee1586b17fa1b9c18eba3" args="" -->
bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#305df549bf2ee1586b17fa1b9c18eba3">readWriteGrouping</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">whether or not reads and writes should be grouped closely <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="424f4c7694e564f1e5913d1884a0263c"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::autoPrecharge" ref="424f4c7694e564f1e5913d1884a0263c" args="" -->
bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#424f4c7694e564f1e5913d1884a0263c">autoPrecharge</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">is CAS+P an available <a class="el" href="class_d_r_a_m_sim_i_i_1_1command.html" title="represents a DRAM command from the memory controller to the DRAMs">command</a> for close page <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9501da3d667f05ca15203ff44d0375be"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::cachelinesPerRow" ref="9501da3d667f05ca15203ff44d0375be" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#9501da3d667f05ca15203ff44d0375be">cachelinesPerRow</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">dependent variable <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ec3d85e3a01e3fde67ddc24174d33355"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::channelCount" ref="ec3d85e3a01e3fde67ddc24174d33355" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#ec3d85e3a01e3fde67ddc24174d33355">channelCount</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">How many logical channels are there ? <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e39d7248e44a560e906f5d723659066c"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::rankCount" ref="e39d7248e44a560e906f5d723659066c" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#e39d7248e44a560e906f5d723659066c">rankCount</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">How many ranks are there per channel ? <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="7c3efb104bf9383ebea3c768d4b166b2"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::bankCount" ref="7c3efb104bf9383ebea3c768d4b166b2" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#7c3efb104bf9383ebea3c768d4b166b2">bankCount</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">How many banks per device? <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9e3a4f6c2c211533f50f249bed021460"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::rowCount" ref="9e3a4f6c2c211533f50f249bed021460" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#9e3a4f6c2c211533f50f249bed021460">rowCount</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">rows per bank <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e4fa8655e55c9111a29c41ee80fdff19"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::columnCount" ref="e4fa8655e55c9111a29c41ee80fdff19" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#e4fa8655e55c9111a29c41ee80fdff19">columnCount</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">columns per row <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="1cbc01da576f4a985b49912015e61898"></a><!-- doxytag: member="DRAMSimII::dramSystemConfiguration::readPercentage" ref="1cbc01da576f4a985b49912015e61898" args="" -->
double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html#1cbc01da576f4a985b49912015e61898">readPercentage</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the percentage of transactions that are reads <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
stores the system configuration options for a <a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html" title="represents a DRAM system, the memory controller(s) and associated channels">dramSystem</a> <hr>The documentation for this class was generated from the following files:<ul>
<li>src/dramSystemConfiguration.h<li>src/dramSystemConfiguration.cpp</ul>
<hr size="1"><address style="text-align: right;"><small>Generated on Wed Apr 30 01:03:56 2008 for DRAMSimII by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.4 </small></address>
</body>
</html>
