.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* Pin_3 */
.set Pin_3__0__DM__MASK, 0x07
.set Pin_3__0__DM__SHIFT, 0
.set Pin_3__0__DR, CYREG_PRT0_DR
.set Pin_3__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_3__0__HSIOM_MASK, 0x0000000F
.set Pin_3__0__HSIOM_SHIFT, 0
.set Pin_3__0__INTCFG, CYREG_PRT0_INTCFG
.set Pin_3__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_3__0__MASK, 0x01
.set Pin_3__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Pin_3__0__OUT_SEL_SHIFT, 0
.set Pin_3__0__OUT_SEL_VAL, 2
.set Pin_3__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_3__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_3__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_3__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_3__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_3__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_3__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_3__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_3__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_3__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_3__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_3__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_3__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_3__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_3__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_3__0__PC, CYREG_PRT0_PC
.set Pin_3__0__PC2, CYREG_PRT0_PC2
.set Pin_3__0__PORT, 0
.set Pin_3__0__PS, CYREG_PRT0_PS
.set Pin_3__0__SHIFT, 0
.set Pin_3__DR, CYREG_PRT0_DR
.set Pin_3__INTCFG, CYREG_PRT0_INTCFG
.set Pin_3__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_3__MASK, 0x01
.set Pin_3__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_3__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_3__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_3__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_3__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_3__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_3__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_3__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_3__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_3__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_3__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_3__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_3__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_3__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_3__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_3__PC, CYREG_PRT0_PC
.set Pin_3__PC2, CYREG_PRT0_PC2
.set Pin_3__PORT, 0
.set Pin_3__PS, CYREG_PRT0_PS
.set Pin_3__SHIFT, 0

/* Pin_4 */
.set Pin_4__0__DM__MASK, 0xE00
.set Pin_4__0__DM__SHIFT, 9
.set Pin_4__0__DR, CYREG_PRT2_DR
.set Pin_4__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_4__0__HSIOM_MASK, 0x0000F000
.set Pin_4__0__HSIOM_SHIFT, 12
.set Pin_4__0__INTCFG, CYREG_PRT2_INTCFG
.set Pin_4__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_4__0__MASK, 0x08
.set Pin_4__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Pin_4__0__OUT_SEL_SHIFT, 6
.set Pin_4__0__OUT_SEL_VAL, 3
.set Pin_4__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_4__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_4__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_4__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_4__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_4__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_4__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_4__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_4__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_4__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_4__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_4__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_4__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_4__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_4__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_4__0__PC, CYREG_PRT2_PC
.set Pin_4__0__PC2, CYREG_PRT2_PC2
.set Pin_4__0__PORT, 2
.set Pin_4__0__PS, CYREG_PRT2_PS
.set Pin_4__0__SHIFT, 3
.set Pin_4__DR, CYREG_PRT2_DR
.set Pin_4__INTCFG, CYREG_PRT2_INTCFG
.set Pin_4__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_4__MASK, 0x08
.set Pin_4__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_4__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_4__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_4__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_4__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_4__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_4__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_4__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_4__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_4__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_4__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_4__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_4__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_4__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_4__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_4__PC, CYREG_PRT2_PC
.set Pin_4__PC2, CYREG_PRT2_PC2
.set Pin_4__PORT, 2
.set Pin_4__PS, CYREG_PRT2_PS
.set Pin_4__SHIFT, 3

/* Pin_5 */
.set Pin_5__0__DM__MASK, 0xE00
.set Pin_5__0__DM__SHIFT, 9
.set Pin_5__0__DR, CYREG_PRT1_DR
.set Pin_5__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_5__0__HSIOM_MASK, 0x0000F000
.set Pin_5__0__HSIOM_SHIFT, 12
.set Pin_5__0__INTCFG, CYREG_PRT1_INTCFG
.set Pin_5__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_5__0__MASK, 0x08
.set Pin_5__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_5__0__OUT_SEL_SHIFT, 6
.set Pin_5__0__OUT_SEL_VAL, 0
.set Pin_5__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_5__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_5__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_5__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_5__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_5__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_5__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_5__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_5__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_5__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_5__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_5__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_5__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_5__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_5__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_5__0__PC, CYREG_PRT1_PC
.set Pin_5__0__PC2, CYREG_PRT1_PC2
.set Pin_5__0__PORT, 1
.set Pin_5__0__PS, CYREG_PRT1_PS
.set Pin_5__0__SHIFT, 3
.set Pin_5__DR, CYREG_PRT1_DR
.set Pin_5__INTCFG, CYREG_PRT1_INTCFG
.set Pin_5__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_5__MASK, 0x08
.set Pin_5__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_5__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_5__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_5__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_5__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_5__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_5__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_5__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_5__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_5__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_5__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_5__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_5__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_5__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_5__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_5__PC, CYREG_PRT1_PC
.set Pin_5__PC2, CYREG_PRT1_PC2
.set Pin_5__PORT, 1
.set Pin_5__PS, CYREG_PRT1_PS
.set Pin_5__SHIFT, 3

/* Pin_6 */
.set Pin_6__0__DM__MASK, 0xE00000
.set Pin_6__0__DM__SHIFT, 21
.set Pin_6__0__DR, CYREG_PRT3_DR
.set Pin_6__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_6__0__HSIOM_MASK, 0xF0000000
.set Pin_6__0__HSIOM_SHIFT, 28
.set Pin_6__0__INTCFG, CYREG_PRT3_INTCFG
.set Pin_6__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Pin_6__0__MASK, 0x80
.set Pin_6__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set Pin_6__0__OUT_SEL_SHIFT, 14
.set Pin_6__0__OUT_SEL_VAL, 3
.set Pin_6__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_6__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_6__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_6__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_6__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_6__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_6__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_6__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_6__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_6__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_6__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_6__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_6__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_6__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_6__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_6__0__PC, CYREG_PRT3_PC
.set Pin_6__0__PC2, CYREG_PRT3_PC2
.set Pin_6__0__PORT, 3
.set Pin_6__0__PS, CYREG_PRT3_PS
.set Pin_6__0__SHIFT, 7
.set Pin_6__DR, CYREG_PRT3_DR
.set Pin_6__INTCFG, CYREG_PRT3_INTCFG
.set Pin_6__INTSTAT, CYREG_PRT3_INTSTAT
.set Pin_6__MASK, 0x80
.set Pin_6__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_6__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_6__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_6__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_6__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_6__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_6__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_6__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_6__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_6__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_6__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_6__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_6__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_6__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_6__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_6__PC, CYREG_PRT3_PC
.set Pin_6__PC2, CYREG_PRT3_PC2
.set Pin_6__PORT, 3
.set Pin_6__PS, CYREG_PRT3_PS
.set Pin_6__SHIFT, 7

/* Pin_7 */
.set Pin_7__0__DM__MASK, 0x38000
.set Pin_7__0__DM__SHIFT, 15
.set Pin_7__0__DR, CYREG_PRT2_DR
.set Pin_7__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_7__0__HSIOM_MASK, 0x00F00000
.set Pin_7__0__HSIOM_SHIFT, 20
.set Pin_7__0__INTCFG, CYREG_PRT2_INTCFG
.set Pin_7__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_7__0__MASK, 0x20
.set Pin_7__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Pin_7__0__OUT_SEL_SHIFT, 10
.set Pin_7__0__OUT_SEL_VAL, 2
.set Pin_7__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_7__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_7__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_7__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_7__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_7__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_7__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_7__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_7__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_7__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_7__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_7__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_7__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_7__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_7__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_7__0__PC, CYREG_PRT2_PC
.set Pin_7__0__PC2, CYREG_PRT2_PC2
.set Pin_7__0__PORT, 2
.set Pin_7__0__PS, CYREG_PRT2_PS
.set Pin_7__0__SHIFT, 5
.set Pin_7__DR, CYREG_PRT2_DR
.set Pin_7__INTCFG, CYREG_PRT2_INTCFG
.set Pin_7__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_7__MASK, 0x20
.set Pin_7__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_7__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_7__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_7__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_7__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_7__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_7__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_7__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_7__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_7__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_7__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_7__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_7__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_7__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_7__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_7__PC, CYREG_PRT2_PC
.set Pin_7__PC2, CYREG_PRT2_PC2
.set Pin_7__PORT, 2
.set Pin_7__PS, CYREG_PRT2_PS
.set Pin_7__SHIFT, 5

/* Pin_8 */
.set Pin_8__0__DM__MASK, 0x38
.set Pin_8__0__DM__SHIFT, 3
.set Pin_8__0__DR, CYREG_PRT3_DR
.set Pin_8__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_8__0__HSIOM_MASK, 0x000000F0
.set Pin_8__0__HSIOM_SHIFT, 4
.set Pin_8__0__INTCFG, CYREG_PRT3_INTCFG
.set Pin_8__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Pin_8__0__MASK, 0x02
.set Pin_8__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set Pin_8__0__OUT_SEL_SHIFT, 2
.set Pin_8__0__OUT_SEL_VAL, 1
.set Pin_8__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_8__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_8__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_8__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_8__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_8__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_8__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_8__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_8__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_8__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_8__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_8__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_8__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_8__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_8__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_8__0__PC, CYREG_PRT3_PC
.set Pin_8__0__PC2, CYREG_PRT3_PC2
.set Pin_8__0__PORT, 3
.set Pin_8__0__PS, CYREG_PRT3_PS
.set Pin_8__0__SHIFT, 1
.set Pin_8__DR, CYREG_PRT3_DR
.set Pin_8__INTCFG, CYREG_PRT3_INTCFG
.set Pin_8__INTSTAT, CYREG_PRT3_INTSTAT
.set Pin_8__MASK, 0x02
.set Pin_8__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_8__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_8__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_8__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_8__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_8__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_8__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_8__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_8__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_8__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_8__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_8__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_8__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_8__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_8__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_8__PC, CYREG_PRT3_PC
.set Pin_8__PC2, CYREG_PRT3_PC2
.set Pin_8__PORT, 3
.set Pin_8__PS, CYREG_PRT3_PS
.set Pin_8__SHIFT, 1

/* Clock_1 */
.set Clock_1__DIVIDER_MASK, 0x0000FFFF
.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_A00
.set Clock_1__ENABLE_MASK, 0x80000000
.set Clock_1__MASK, 0x80000000
.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_A00

/* phiA_In */
.set phiA_In__0__DM__MASK, 0xE00000
.set phiA_In__0__DM__SHIFT, 21
.set phiA_In__0__DR, CYREG_PRT1_DR
.set phiA_In__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set phiA_In__0__HSIOM_MASK, 0xF0000000
.set phiA_In__0__HSIOM_SHIFT, 28
.set phiA_In__0__INTCFG, CYREG_PRT1_INTCFG
.set phiA_In__0__INTSTAT, CYREG_PRT1_INTSTAT
.set phiA_In__0__MASK, 0x80
.set phiA_In__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set phiA_In__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set phiA_In__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set phiA_In__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set phiA_In__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set phiA_In__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set phiA_In__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set phiA_In__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set phiA_In__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set phiA_In__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set phiA_In__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set phiA_In__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set phiA_In__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set phiA_In__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set phiA_In__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set phiA_In__0__PC, CYREG_PRT1_PC
.set phiA_In__0__PC2, CYREG_PRT1_PC2
.set phiA_In__0__PORT, 1
.set phiA_In__0__PS, CYREG_PRT1_PS
.set phiA_In__0__SHIFT, 7
.set phiA_In__DR, CYREG_PRT1_DR
.set phiA_In__INTCFG, CYREG_PRT1_INTCFG
.set phiA_In__INTSTAT, CYREG_PRT1_INTSTAT
.set phiA_In__MASK, 0x80
.set phiA_In__PA__CFG0, CYREG_UDB_PA1_CFG0
.set phiA_In__PA__CFG1, CYREG_UDB_PA1_CFG1
.set phiA_In__PA__CFG10, CYREG_UDB_PA1_CFG10
.set phiA_In__PA__CFG11, CYREG_UDB_PA1_CFG11
.set phiA_In__PA__CFG12, CYREG_UDB_PA1_CFG12
.set phiA_In__PA__CFG13, CYREG_UDB_PA1_CFG13
.set phiA_In__PA__CFG14, CYREG_UDB_PA1_CFG14
.set phiA_In__PA__CFG2, CYREG_UDB_PA1_CFG2
.set phiA_In__PA__CFG3, CYREG_UDB_PA1_CFG3
.set phiA_In__PA__CFG4, CYREG_UDB_PA1_CFG4
.set phiA_In__PA__CFG5, CYREG_UDB_PA1_CFG5
.set phiA_In__PA__CFG6, CYREG_UDB_PA1_CFG6
.set phiA_In__PA__CFG7, CYREG_UDB_PA1_CFG7
.set phiA_In__PA__CFG8, CYREG_UDB_PA1_CFG8
.set phiA_In__PA__CFG9, CYREG_UDB_PA1_CFG9
.set phiA_In__PC, CYREG_PRT1_PC
.set phiA_In__PC2, CYREG_PRT1_PC2
.set phiA_In__PORT, 1
.set phiA_In__PS, CYREG_PRT1_PS
.set phiA_In__SHIFT, 7

/* phiA_In_1 */
.set phiA_In_1__0__DM__MASK, 0x07
.set phiA_In_1__0__DM__SHIFT, 0
.set phiA_In_1__0__DR, CYREG_PRT2_DR
.set phiA_In_1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set phiA_In_1__0__HSIOM_MASK, 0x0000000F
.set phiA_In_1__0__HSIOM_SHIFT, 0
.set phiA_In_1__0__INTCFG, CYREG_PRT2_INTCFG
.set phiA_In_1__0__INTSTAT, CYREG_PRT2_INTSTAT
.set phiA_In_1__0__MASK, 0x01
.set phiA_In_1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set phiA_In_1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set phiA_In_1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set phiA_In_1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set phiA_In_1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set phiA_In_1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set phiA_In_1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set phiA_In_1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set phiA_In_1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set phiA_In_1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set phiA_In_1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set phiA_In_1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set phiA_In_1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set phiA_In_1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set phiA_In_1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set phiA_In_1__0__PC, CYREG_PRT2_PC
.set phiA_In_1__0__PC2, CYREG_PRT2_PC2
.set phiA_In_1__0__PORT, 2
.set phiA_In_1__0__PS, CYREG_PRT2_PS
.set phiA_In_1__0__SHIFT, 0
.set phiA_In_1__DR, CYREG_PRT2_DR
.set phiA_In_1__INTCFG, CYREG_PRT2_INTCFG
.set phiA_In_1__INTSTAT, CYREG_PRT2_INTSTAT
.set phiA_In_1__MASK, 0x01
.set phiA_In_1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set phiA_In_1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set phiA_In_1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set phiA_In_1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set phiA_In_1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set phiA_In_1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set phiA_In_1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set phiA_In_1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set phiA_In_1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set phiA_In_1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set phiA_In_1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set phiA_In_1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set phiA_In_1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set phiA_In_1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set phiA_In_1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set phiA_In_1__PC, CYREG_PRT2_PC
.set phiA_In_1__PC2, CYREG_PRT2_PC2
.set phiA_In_1__PORT, 2
.set phiA_In_1__PS, CYREG_PRT2_PS
.set phiA_In_1__SHIFT, 0

/* phiA_In_2 */
.set phiA_In_2__0__DM__MASK, 0x38000
.set phiA_In_2__0__DM__SHIFT, 15
.set phiA_In_2__0__DR, CYREG_PRT3_DR
.set phiA_In_2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set phiA_In_2__0__HSIOM_MASK, 0x00F00000
.set phiA_In_2__0__HSIOM_SHIFT, 20
.set phiA_In_2__0__INTCFG, CYREG_PRT3_INTCFG
.set phiA_In_2__0__INTSTAT, CYREG_PRT3_INTSTAT
.set phiA_In_2__0__MASK, 0x20
.set phiA_In_2__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set phiA_In_2__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set phiA_In_2__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set phiA_In_2__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set phiA_In_2__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set phiA_In_2__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set phiA_In_2__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set phiA_In_2__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set phiA_In_2__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set phiA_In_2__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set phiA_In_2__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set phiA_In_2__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set phiA_In_2__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set phiA_In_2__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set phiA_In_2__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set phiA_In_2__0__PC, CYREG_PRT3_PC
.set phiA_In_2__0__PC2, CYREG_PRT3_PC2
.set phiA_In_2__0__PORT, 3
.set phiA_In_2__0__PS, CYREG_PRT3_PS
.set phiA_In_2__0__SHIFT, 5
.set phiA_In_2__DR, CYREG_PRT3_DR
.set phiA_In_2__INTCFG, CYREG_PRT3_INTCFG
.set phiA_In_2__INTSTAT, CYREG_PRT3_INTSTAT
.set phiA_In_2__MASK, 0x20
.set phiA_In_2__PA__CFG0, CYREG_UDB_PA3_CFG0
.set phiA_In_2__PA__CFG1, CYREG_UDB_PA3_CFG1
.set phiA_In_2__PA__CFG10, CYREG_UDB_PA3_CFG10
.set phiA_In_2__PA__CFG11, CYREG_UDB_PA3_CFG11
.set phiA_In_2__PA__CFG12, CYREG_UDB_PA3_CFG12
.set phiA_In_2__PA__CFG13, CYREG_UDB_PA3_CFG13
.set phiA_In_2__PA__CFG14, CYREG_UDB_PA3_CFG14
.set phiA_In_2__PA__CFG2, CYREG_UDB_PA3_CFG2
.set phiA_In_2__PA__CFG3, CYREG_UDB_PA3_CFG3
.set phiA_In_2__PA__CFG4, CYREG_UDB_PA3_CFG4
.set phiA_In_2__PA__CFG5, CYREG_UDB_PA3_CFG5
.set phiA_In_2__PA__CFG6, CYREG_UDB_PA3_CFG6
.set phiA_In_2__PA__CFG7, CYREG_UDB_PA3_CFG7
.set phiA_In_2__PA__CFG8, CYREG_UDB_PA3_CFG8
.set phiA_In_2__PA__CFG9, CYREG_UDB_PA3_CFG9
.set phiA_In_2__PC, CYREG_PRT3_PC
.set phiA_In_2__PC2, CYREG_PRT3_PC2
.set phiA_In_2__PORT, 3
.set phiA_In_2__PS, CYREG_PRT3_PS
.set phiA_In_2__SHIFT, 5

/* phiA_In_3 */
.set phiA_In_3__0__DM__MASK, 0x38
.set phiA_In_3__0__DM__SHIFT, 3
.set phiA_In_3__0__DR, CYREG_PRT0_DR
.set phiA_In_3__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set phiA_In_3__0__HSIOM_MASK, 0x000000F0
.set phiA_In_3__0__HSIOM_SHIFT, 4
.set phiA_In_3__0__INTCFG, CYREG_PRT0_INTCFG
.set phiA_In_3__0__INTSTAT, CYREG_PRT0_INTSTAT
.set phiA_In_3__0__MASK, 0x02
.set phiA_In_3__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set phiA_In_3__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set phiA_In_3__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set phiA_In_3__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set phiA_In_3__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set phiA_In_3__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set phiA_In_3__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set phiA_In_3__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set phiA_In_3__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set phiA_In_3__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set phiA_In_3__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set phiA_In_3__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set phiA_In_3__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set phiA_In_3__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set phiA_In_3__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set phiA_In_3__0__PC, CYREG_PRT0_PC
.set phiA_In_3__0__PC2, CYREG_PRT0_PC2
.set phiA_In_3__0__PORT, 0
.set phiA_In_3__0__PS, CYREG_PRT0_PS
.set phiA_In_3__0__SHIFT, 1
.set phiA_In_3__DR, CYREG_PRT0_DR
.set phiA_In_3__INTCFG, CYREG_PRT0_INTCFG
.set phiA_In_3__INTSTAT, CYREG_PRT0_INTSTAT
.set phiA_In_3__MASK, 0x02
.set phiA_In_3__PA__CFG0, CYREG_UDB_PA0_CFG0
.set phiA_In_3__PA__CFG1, CYREG_UDB_PA0_CFG1
.set phiA_In_3__PA__CFG10, CYREG_UDB_PA0_CFG10
.set phiA_In_3__PA__CFG11, CYREG_UDB_PA0_CFG11
.set phiA_In_3__PA__CFG12, CYREG_UDB_PA0_CFG12
.set phiA_In_3__PA__CFG13, CYREG_UDB_PA0_CFG13
.set phiA_In_3__PA__CFG14, CYREG_UDB_PA0_CFG14
.set phiA_In_3__PA__CFG2, CYREG_UDB_PA0_CFG2
.set phiA_In_3__PA__CFG3, CYREG_UDB_PA0_CFG3
.set phiA_In_3__PA__CFG4, CYREG_UDB_PA0_CFG4
.set phiA_In_3__PA__CFG5, CYREG_UDB_PA0_CFG5
.set phiA_In_3__PA__CFG6, CYREG_UDB_PA0_CFG6
.set phiA_In_3__PA__CFG7, CYREG_UDB_PA0_CFG7
.set phiA_In_3__PA__CFG8, CYREG_UDB_PA0_CFG8
.set phiA_In_3__PA__CFG9, CYREG_UDB_PA0_CFG9
.set phiA_In_3__PC, CYREG_PRT0_PC
.set phiA_In_3__PC2, CYREG_PRT0_PC2
.set phiA_In_3__PORT, 0
.set phiA_In_3__PS, CYREG_PRT0_PS
.set phiA_In_3__SHIFT, 1

/* phiB_In */
.set phiB_In__0__DM__MASK, 0x7000
.set phiB_In__0__DM__SHIFT, 12
.set phiB_In__0__DR, CYREG_PRT1_DR
.set phiB_In__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set phiB_In__0__HSIOM_MASK, 0x000F0000
.set phiB_In__0__HSIOM_SHIFT, 16
.set phiB_In__0__INTCFG, CYREG_PRT1_INTCFG
.set phiB_In__0__INTSTAT, CYREG_PRT1_INTSTAT
.set phiB_In__0__MASK, 0x10
.set phiB_In__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set phiB_In__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set phiB_In__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set phiB_In__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set phiB_In__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set phiB_In__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set phiB_In__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set phiB_In__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set phiB_In__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set phiB_In__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set phiB_In__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set phiB_In__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set phiB_In__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set phiB_In__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set phiB_In__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set phiB_In__0__PC, CYREG_PRT1_PC
.set phiB_In__0__PC2, CYREG_PRT1_PC2
.set phiB_In__0__PORT, 1
.set phiB_In__0__PS, CYREG_PRT1_PS
.set phiB_In__0__SHIFT, 4
.set phiB_In__DR, CYREG_PRT1_DR
.set phiB_In__INTCFG, CYREG_PRT1_INTCFG
.set phiB_In__INTSTAT, CYREG_PRT1_INTSTAT
.set phiB_In__MASK, 0x10
.set phiB_In__PA__CFG0, CYREG_UDB_PA1_CFG0
.set phiB_In__PA__CFG1, CYREG_UDB_PA1_CFG1
.set phiB_In__PA__CFG10, CYREG_UDB_PA1_CFG10
.set phiB_In__PA__CFG11, CYREG_UDB_PA1_CFG11
.set phiB_In__PA__CFG12, CYREG_UDB_PA1_CFG12
.set phiB_In__PA__CFG13, CYREG_UDB_PA1_CFG13
.set phiB_In__PA__CFG14, CYREG_UDB_PA1_CFG14
.set phiB_In__PA__CFG2, CYREG_UDB_PA1_CFG2
.set phiB_In__PA__CFG3, CYREG_UDB_PA1_CFG3
.set phiB_In__PA__CFG4, CYREG_UDB_PA1_CFG4
.set phiB_In__PA__CFG5, CYREG_UDB_PA1_CFG5
.set phiB_In__PA__CFG6, CYREG_UDB_PA1_CFG6
.set phiB_In__PA__CFG7, CYREG_UDB_PA1_CFG7
.set phiB_In__PA__CFG8, CYREG_UDB_PA1_CFG8
.set phiB_In__PA__CFG9, CYREG_UDB_PA1_CFG9
.set phiB_In__PC, CYREG_PRT1_PC
.set phiB_In__PC2, CYREG_PRT1_PC2
.set phiB_In__PORT, 1
.set phiB_In__PS, CYREG_PRT1_PS
.set phiB_In__SHIFT, 4

/* phiB_In_1 */
.set phiB_In_1__0__DM__MASK, 0x38
.set phiB_In_1__0__DM__SHIFT, 3
.set phiB_In_1__0__DR, CYREG_PRT2_DR
.set phiB_In_1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set phiB_In_1__0__HSIOM_MASK, 0x000000F0
.set phiB_In_1__0__HSIOM_SHIFT, 4
.set phiB_In_1__0__INTCFG, CYREG_PRT2_INTCFG
.set phiB_In_1__0__INTSTAT, CYREG_PRT2_INTSTAT
.set phiB_In_1__0__MASK, 0x02
.set phiB_In_1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set phiB_In_1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set phiB_In_1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set phiB_In_1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set phiB_In_1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set phiB_In_1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set phiB_In_1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set phiB_In_1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set phiB_In_1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set phiB_In_1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set phiB_In_1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set phiB_In_1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set phiB_In_1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set phiB_In_1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set phiB_In_1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set phiB_In_1__0__PC, CYREG_PRT2_PC
.set phiB_In_1__0__PC2, CYREG_PRT2_PC2
.set phiB_In_1__0__PORT, 2
.set phiB_In_1__0__PS, CYREG_PRT2_PS
.set phiB_In_1__0__SHIFT, 1
.set phiB_In_1__DR, CYREG_PRT2_DR
.set phiB_In_1__INTCFG, CYREG_PRT2_INTCFG
.set phiB_In_1__INTSTAT, CYREG_PRT2_INTSTAT
.set phiB_In_1__MASK, 0x02
.set phiB_In_1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set phiB_In_1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set phiB_In_1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set phiB_In_1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set phiB_In_1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set phiB_In_1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set phiB_In_1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set phiB_In_1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set phiB_In_1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set phiB_In_1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set phiB_In_1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set phiB_In_1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set phiB_In_1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set phiB_In_1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set phiB_In_1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set phiB_In_1__PC, CYREG_PRT2_PC
.set phiB_In_1__PC2, CYREG_PRT2_PC2
.set phiB_In_1__PORT, 2
.set phiB_In_1__PS, CYREG_PRT2_PS
.set phiB_In_1__SHIFT, 1

/* phiB_In_2 */
.set phiB_In_2__0__DM__MASK, 0x38
.set phiB_In_2__0__DM__SHIFT, 3
.set phiB_In_2__0__DR, CYREG_PRT1_DR
.set phiB_In_2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set phiB_In_2__0__HSIOM_MASK, 0x000000F0
.set phiB_In_2__0__HSIOM_SHIFT, 4
.set phiB_In_2__0__INTCFG, CYREG_PRT1_INTCFG
.set phiB_In_2__0__INTSTAT, CYREG_PRT1_INTSTAT
.set phiB_In_2__0__MASK, 0x02
.set phiB_In_2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set phiB_In_2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set phiB_In_2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set phiB_In_2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set phiB_In_2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set phiB_In_2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set phiB_In_2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set phiB_In_2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set phiB_In_2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set phiB_In_2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set phiB_In_2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set phiB_In_2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set phiB_In_2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set phiB_In_2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set phiB_In_2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set phiB_In_2__0__PC, CYREG_PRT1_PC
.set phiB_In_2__0__PC2, CYREG_PRT1_PC2
.set phiB_In_2__0__PORT, 1
.set phiB_In_2__0__PS, CYREG_PRT1_PS
.set phiB_In_2__0__SHIFT, 1
.set phiB_In_2__DR, CYREG_PRT1_DR
.set phiB_In_2__INTCFG, CYREG_PRT1_INTCFG
.set phiB_In_2__INTSTAT, CYREG_PRT1_INTSTAT
.set phiB_In_2__MASK, 0x02
.set phiB_In_2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set phiB_In_2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set phiB_In_2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set phiB_In_2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set phiB_In_2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set phiB_In_2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set phiB_In_2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set phiB_In_2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set phiB_In_2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set phiB_In_2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set phiB_In_2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set phiB_In_2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set phiB_In_2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set phiB_In_2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set phiB_In_2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set phiB_In_2__PC, CYREG_PRT1_PC
.set phiB_In_2__PC2, CYREG_PRT1_PC2
.set phiB_In_2__PORT, 1
.set phiB_In_2__PS, CYREG_PRT1_PS
.set phiB_In_2__SHIFT, 1

/* phiB_In_3 */
.set phiB_In_3__0__DM__MASK, 0x1C0
.set phiB_In_3__0__DM__SHIFT, 6
.set phiB_In_3__0__DR, CYREG_PRT2_DR
.set phiB_In_3__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set phiB_In_3__0__HSIOM_MASK, 0x00000F00
.set phiB_In_3__0__HSIOM_SHIFT, 8
.set phiB_In_3__0__INTCFG, CYREG_PRT2_INTCFG
.set phiB_In_3__0__INTSTAT, CYREG_PRT2_INTSTAT
.set phiB_In_3__0__MASK, 0x04
.set phiB_In_3__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set phiB_In_3__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set phiB_In_3__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set phiB_In_3__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set phiB_In_3__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set phiB_In_3__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set phiB_In_3__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set phiB_In_3__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set phiB_In_3__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set phiB_In_3__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set phiB_In_3__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set phiB_In_3__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set phiB_In_3__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set phiB_In_3__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set phiB_In_3__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set phiB_In_3__0__PC, CYREG_PRT2_PC
.set phiB_In_3__0__PC2, CYREG_PRT2_PC2
.set phiB_In_3__0__PORT, 2
.set phiB_In_3__0__PS, CYREG_PRT2_PS
.set phiB_In_3__0__SHIFT, 2
.set phiB_In_3__DR, CYREG_PRT2_DR
.set phiB_In_3__INTCFG, CYREG_PRT2_INTCFG
.set phiB_In_3__INTSTAT, CYREG_PRT2_INTSTAT
.set phiB_In_3__MASK, 0x04
.set phiB_In_3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set phiB_In_3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set phiB_In_3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set phiB_In_3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set phiB_In_3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set phiB_In_3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set phiB_In_3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set phiB_In_3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set phiB_In_3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set phiB_In_3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set phiB_In_3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set phiB_In_3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set phiB_In_3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set phiB_In_3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set phiB_In_3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set phiB_In_3__PC, CYREG_PRT2_PC
.set phiB_In_3__PC2, CYREG_PRT2_PC2
.set phiB_In_3__PORT, 2
.set phiB_In_3__PS, CYREG_PRT2_PS
.set phiB_In_3__SHIFT, 2

/* phiA_Out */
.set phiA_Out__0__DM__MASK, 0x1C0000
.set phiA_Out__0__DM__SHIFT, 18
.set phiA_Out__0__DR, CYREG_PRT1_DR
.set phiA_Out__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set phiA_Out__0__HSIOM_MASK, 0x0F000000
.set phiA_Out__0__HSIOM_SHIFT, 24
.set phiA_Out__0__INTCFG, CYREG_PRT1_INTCFG
.set phiA_Out__0__INTSTAT, CYREG_PRT1_INTSTAT
.set phiA_Out__0__MASK, 0x40
.set phiA_Out__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set phiA_Out__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set phiA_Out__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set phiA_Out__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set phiA_Out__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set phiA_Out__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set phiA_Out__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set phiA_Out__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set phiA_Out__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set phiA_Out__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set phiA_Out__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set phiA_Out__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set phiA_Out__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set phiA_Out__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set phiA_Out__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set phiA_Out__0__PC, CYREG_PRT1_PC
.set phiA_Out__0__PC2, CYREG_PRT1_PC2
.set phiA_Out__0__PORT, 1
.set phiA_Out__0__PS, CYREG_PRT1_PS
.set phiA_Out__0__SHIFT, 6
.set phiA_Out__DR, CYREG_PRT1_DR
.set phiA_Out__INTCFG, CYREG_PRT1_INTCFG
.set phiA_Out__INTSTAT, CYREG_PRT1_INTSTAT
.set phiA_Out__MASK, 0x40
.set phiA_Out__PA__CFG0, CYREG_UDB_PA1_CFG0
.set phiA_Out__PA__CFG1, CYREG_UDB_PA1_CFG1
.set phiA_Out__PA__CFG10, CYREG_UDB_PA1_CFG10
.set phiA_Out__PA__CFG11, CYREG_UDB_PA1_CFG11
.set phiA_Out__PA__CFG12, CYREG_UDB_PA1_CFG12
.set phiA_Out__PA__CFG13, CYREG_UDB_PA1_CFG13
.set phiA_Out__PA__CFG14, CYREG_UDB_PA1_CFG14
.set phiA_Out__PA__CFG2, CYREG_UDB_PA1_CFG2
.set phiA_Out__PA__CFG3, CYREG_UDB_PA1_CFG3
.set phiA_Out__PA__CFG4, CYREG_UDB_PA1_CFG4
.set phiA_Out__PA__CFG5, CYREG_UDB_PA1_CFG5
.set phiA_Out__PA__CFG6, CYREG_UDB_PA1_CFG6
.set phiA_Out__PA__CFG7, CYREG_UDB_PA1_CFG7
.set phiA_Out__PA__CFG8, CYREG_UDB_PA1_CFG8
.set phiA_Out__PA__CFG9, CYREG_UDB_PA1_CFG9
.set phiA_Out__PC, CYREG_PRT1_PC
.set phiA_Out__PC2, CYREG_PRT1_PC2
.set phiA_Out__PORT, 1
.set phiA_Out__PS, CYREG_PRT1_PS
.set phiA_Out__SHIFT, 6

/* phiA_Out_1 */
.set phiA_Out_1__0__DM__MASK, 0x38000
.set phiA_Out_1__0__DM__SHIFT, 15
.set phiA_Out_1__0__DR, CYREG_PRT0_DR
.set phiA_Out_1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set phiA_Out_1__0__HSIOM_MASK, 0x00F00000
.set phiA_Out_1__0__HSIOM_SHIFT, 20
.set phiA_Out_1__0__INTCFG, CYREG_PRT0_INTCFG
.set phiA_Out_1__0__INTSTAT, CYREG_PRT0_INTSTAT
.set phiA_Out_1__0__MASK, 0x20
.set phiA_Out_1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set phiA_Out_1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set phiA_Out_1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set phiA_Out_1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set phiA_Out_1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set phiA_Out_1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set phiA_Out_1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set phiA_Out_1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set phiA_Out_1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set phiA_Out_1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set phiA_Out_1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set phiA_Out_1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set phiA_Out_1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set phiA_Out_1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set phiA_Out_1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set phiA_Out_1__0__PC, CYREG_PRT0_PC
.set phiA_Out_1__0__PC2, CYREG_PRT0_PC2
.set phiA_Out_1__0__PORT, 0
.set phiA_Out_1__0__PS, CYREG_PRT0_PS
.set phiA_Out_1__0__SHIFT, 5
.set phiA_Out_1__DR, CYREG_PRT0_DR
.set phiA_Out_1__INTCFG, CYREG_PRT0_INTCFG
.set phiA_Out_1__INTSTAT, CYREG_PRT0_INTSTAT
.set phiA_Out_1__MASK, 0x20
.set phiA_Out_1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set phiA_Out_1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set phiA_Out_1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set phiA_Out_1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set phiA_Out_1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set phiA_Out_1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set phiA_Out_1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set phiA_Out_1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set phiA_Out_1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set phiA_Out_1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set phiA_Out_1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set phiA_Out_1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set phiA_Out_1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set phiA_Out_1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set phiA_Out_1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set phiA_Out_1__PC, CYREG_PRT0_PC
.set phiA_Out_1__PC2, CYREG_PRT0_PC2
.set phiA_Out_1__PORT, 0
.set phiA_Out_1__PS, CYREG_PRT0_PS
.set phiA_Out_1__SHIFT, 5

/* phiA_Out_2 */
.set phiA_Out_2__0__DM__MASK, 0x1C0
.set phiA_Out_2__0__DM__SHIFT, 6
.set phiA_Out_2__0__DR, CYREG_PRT1_DR
.set phiA_Out_2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set phiA_Out_2__0__HSIOM_MASK, 0x00000F00
.set phiA_Out_2__0__HSIOM_SHIFT, 8
.set phiA_Out_2__0__INTCFG, CYREG_PRT1_INTCFG
.set phiA_Out_2__0__INTSTAT, CYREG_PRT1_INTSTAT
.set phiA_Out_2__0__MASK, 0x04
.set phiA_Out_2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set phiA_Out_2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set phiA_Out_2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set phiA_Out_2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set phiA_Out_2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set phiA_Out_2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set phiA_Out_2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set phiA_Out_2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set phiA_Out_2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set phiA_Out_2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set phiA_Out_2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set phiA_Out_2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set phiA_Out_2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set phiA_Out_2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set phiA_Out_2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set phiA_Out_2__0__PC, CYREG_PRT1_PC
.set phiA_Out_2__0__PC2, CYREG_PRT1_PC2
.set phiA_Out_2__0__PORT, 1
.set phiA_Out_2__0__PS, CYREG_PRT1_PS
.set phiA_Out_2__0__SHIFT, 2
.set phiA_Out_2__DR, CYREG_PRT1_DR
.set phiA_Out_2__INTCFG, CYREG_PRT1_INTCFG
.set phiA_Out_2__INTSTAT, CYREG_PRT1_INTSTAT
.set phiA_Out_2__MASK, 0x04
.set phiA_Out_2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set phiA_Out_2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set phiA_Out_2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set phiA_Out_2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set phiA_Out_2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set phiA_Out_2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set phiA_Out_2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set phiA_Out_2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set phiA_Out_2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set phiA_Out_2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set phiA_Out_2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set phiA_Out_2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set phiA_Out_2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set phiA_Out_2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set phiA_Out_2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set phiA_Out_2__PC, CYREG_PRT1_PC
.set phiA_Out_2__PC2, CYREG_PRT1_PC2
.set phiA_Out_2__PORT, 1
.set phiA_Out_2__PS, CYREG_PRT1_PS
.set phiA_Out_2__SHIFT, 2

/* phiA_Out_3 */
.set phiA_Out_3__0__DM__MASK, 0x38000
.set phiA_Out_3__0__DM__SHIFT, 15
.set phiA_Out_3__0__DR, CYREG_PRT1_DR
.set phiA_Out_3__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set phiA_Out_3__0__HSIOM_MASK, 0x00F00000
.set phiA_Out_3__0__HSIOM_SHIFT, 20
.set phiA_Out_3__0__INTCFG, CYREG_PRT1_INTCFG
.set phiA_Out_3__0__INTSTAT, CYREG_PRT1_INTSTAT
.set phiA_Out_3__0__MASK, 0x20
.set phiA_Out_3__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set phiA_Out_3__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set phiA_Out_3__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set phiA_Out_3__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set phiA_Out_3__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set phiA_Out_3__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set phiA_Out_3__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set phiA_Out_3__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set phiA_Out_3__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set phiA_Out_3__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set phiA_Out_3__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set phiA_Out_3__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set phiA_Out_3__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set phiA_Out_3__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set phiA_Out_3__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set phiA_Out_3__0__PC, CYREG_PRT1_PC
.set phiA_Out_3__0__PC2, CYREG_PRT1_PC2
.set phiA_Out_3__0__PORT, 1
.set phiA_Out_3__0__PS, CYREG_PRT1_PS
.set phiA_Out_3__0__SHIFT, 5
.set phiA_Out_3__DR, CYREG_PRT1_DR
.set phiA_Out_3__INTCFG, CYREG_PRT1_INTCFG
.set phiA_Out_3__INTSTAT, CYREG_PRT1_INTSTAT
.set phiA_Out_3__MASK, 0x20
.set phiA_Out_3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set phiA_Out_3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set phiA_Out_3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set phiA_Out_3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set phiA_Out_3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set phiA_Out_3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set phiA_Out_3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set phiA_Out_3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set phiA_Out_3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set phiA_Out_3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set phiA_Out_3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set phiA_Out_3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set phiA_Out_3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set phiA_Out_3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set phiA_Out_3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set phiA_Out_3__PC, CYREG_PRT1_PC
.set phiA_Out_3__PC2, CYREG_PRT1_PC2
.set phiA_Out_3__PORT, 1
.set phiA_Out_3__PS, CYREG_PRT1_PS
.set phiA_Out_3__SHIFT, 5

/* Counter_1_CounterUDB */
.set Counter_1_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_03
.set Counter_1_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_UDB_W8_A0_03
.set Counter_1_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_UDB_W8_A1_03
.set Counter_1_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_03
.set Counter_1_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_UDB_W8_D0_03
.set Counter_1_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_UDB_W8_D1_03
.set Counter_1_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set Counter_1_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_03
.set Counter_1_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_UDB_W8_F0_03
.set Counter_1_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_UDB_W8_F1_03
.set Counter_1_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set Counter_1_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_03
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_03
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_03
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK, 0x01
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__0__POS, 0
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK, 0x02
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__1__POS, 1
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_00
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK, 0x08
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__3__POS, 3
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__32BIT_MASK_REG, CYREG_UDB_W32_MSK_00
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__32BIT_STATUS_REG, CYREG_UDB_W32_ST_00
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK, 0x20
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__5__POS, 5
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK, 0x40
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__6__POS, 6
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__MASK, 0x6B
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK_00
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST_00

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 6
.set CYDEV_CHIP_DIE_PSOC4A, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 3
.set CYDEV_CHIP_MEMBER_4D, 2
.set CYDEV_CHIP_MEMBER_4F, 4
.set CYDEV_CHIP_MEMBER_5A, 6
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
