Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 11:03:00 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 230 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 194 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.520        0.000                      0                15292        0.032        0.000                      0                15292        2.927        0.000                       0                  6565  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.520        0.000                      0                15292        0.032        0.000                      0                15292        2.927        0.000                       0                  6565  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 par_reset4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_22_22/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 1.469ns (27.325%)  route 3.907ns (72.675%))
  Logic Levels:           11  (CARRY8=1 LUT4=2 LUT5=3 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.036     0.036    par_reset4/clk
    SLICE_X36Y19         FDRE                                         r  par_reset4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  par_reset4/out_reg[0]/Q
                         net (fo=6, routed)           0.302     0.434    fsm18/par_reset4_out
    SLICE_X33Y19         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.608 r  fsm18/out[1]_i_3__2/O
                         net (fo=16, routed)          0.178     0.786    fsm2/out_reg[0]_9
    SLICE_X34Y18         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     0.902 f  fsm2/out[2]_i_4__4/O
                         net (fo=6, routed)           0.206     1.108    fsm1/out_reg[2]_2
    SLICE_X34Y20         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.205     1.313 f  fsm1/y_int0_addr0[3]_INST_0_i_3/O
                         net (fo=14, routed)          0.343     1.656    cond_stored1/done_reg
    SLICE_X33Y22         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     1.754 r  cond_stored1/mem_reg_0_3_0_0_i_5/O
                         net (fo=68, routed)          0.465     2.219    fsm15/mem[0][0][31]_i_13
    SLICE_X29Y25         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     2.258 f  fsm15/mem_reg_0_3_0_0_i_30/O
                         net (fo=3, routed)           0.244     2.502    fsm14/mem[0][0][31]_i_2_0
    SLICE_X29Y25         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     2.543 r  fsm14/mem_reg_0_3_0_0_i_11/O
                         net (fo=7, routed)           0.133     2.676    fsm14/out_reg[1]_1
    SLICE_X29Y26         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.063     2.739 r  fsm14/mem_reg_0_3_0_0_i_4__0/O
                         net (fo=32, routed)          0.487     3.226    tmp1/mem_reg_0_3_16_16/A1
    SLICE_X29Y31         RAMS32 (Prop_E5LUT_SLICEM_ADR1_O)
                                                      0.172     3.398 r  tmp1/mem_reg_0_3_16_16/SP/O
                         net (fo=4, routed)           0.424     3.822    fsm13/read_data1_out[16]
    SLICE_X34Y34         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     4.004 r  fsm13/mem_reg_0_3_16_16_i_10/O
                         net (fo=1, routed)           0.359     4.363    add12/left[16]
    SLICE_X32Y32         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[6])
                                                      0.243     4.606 r  add12/mem_reg_0_3_16_16_i_2/O[6]
                         net (fo=2, routed)           0.511     5.117    fsm11/mem_reg_0_3_31_31_0[22]
    SLICE_X27Y33         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.040     5.157 r  fsm11/mem_reg_0_3_22_22_i_1__4/O
                         net (fo=1, routed)           0.255     5.412    y1/mem_reg_0_3_22_22/D
    SLICE_X28Y33         RAMS32                                       r  y1/mem_reg_0_3_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6756, unset)         0.052     7.052    y1/mem_reg_0_3_22_22/WCLK
    SLICE_X28Y33         RAMS32                                       r  y1/mem_reg_0_3_22_22/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X28Y33         RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    y1/mem_reg_0_3_22_22/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 par_reset4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 1.538ns (28.785%)  route 3.805ns (71.215%))
  Logic Levels:           12  (CARRY8=2 LUT4=2 LUT5=3 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.036     0.036    par_reset4/clk
    SLICE_X36Y19         FDRE                                         r  par_reset4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  par_reset4/out_reg[0]/Q
                         net (fo=6, routed)           0.302     0.434    fsm18/par_reset4_out
    SLICE_X33Y19         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.608 r  fsm18/out[1]_i_3__2/O
                         net (fo=16, routed)          0.178     0.786    fsm2/out_reg[0]_9
    SLICE_X34Y18         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     0.902 f  fsm2/out[2]_i_4__4/O
                         net (fo=6, routed)           0.206     1.108    fsm1/out_reg[2]_2
    SLICE_X34Y20         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.205     1.313 f  fsm1/y_int0_addr0[3]_INST_0_i_3/O
                         net (fo=14, routed)          0.343     1.656    cond_stored1/done_reg
    SLICE_X33Y22         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     1.754 r  cond_stored1/mem_reg_0_3_0_0_i_5/O
                         net (fo=68, routed)          0.465     2.219    fsm15/mem[0][0][31]_i_13
    SLICE_X29Y25         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     2.258 f  fsm15/mem_reg_0_3_0_0_i_30/O
                         net (fo=3, routed)           0.244     2.502    fsm14/mem[0][0][31]_i_2_0
    SLICE_X29Y25         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     2.543 r  fsm14/mem_reg_0_3_0_0_i_11/O
                         net (fo=7, routed)           0.133     2.676    fsm14/out_reg[1]_1
    SLICE_X29Y26         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.063     2.739 r  fsm14/mem_reg_0_3_0_0_i_4__0/O
                         net (fo=32, routed)          0.487     3.226    tmp1/mem_reg_0_3_16_16/A1
    SLICE_X29Y31         RAMS32 (Prop_E5LUT_SLICEM_ADR1_O)
                                                      0.172     3.398 r  tmp1/mem_reg_0_3_16_16/SP/O
                         net (fo=4, routed)           0.424     3.822    fsm13/read_data1_out[16]
    SLICE_X34Y34         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     4.004 r  fsm13/mem_reg_0_3_16_16_i_10/O
                         net (fo=1, routed)           0.359     4.363    add12/left[16]
    SLICE_X32Y32         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.530 r  add12/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.558    add12/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X32Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.704 r  add12/mem_reg_0_3_24_24_i_2/O[7]
                         net (fo=2, routed)           0.304     5.008    fsm11/mem_reg_0_3_31_31_0[31]
    SLICE_X27Y35         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     5.047 r  fsm11/mem_reg_0_3_31_31_i_1__4/O
                         net (fo=1, routed)           0.332     5.379    y1/mem_reg_0_3_31_31/D
    SLICE_X28Y34         RAMS32                                       r  y1/mem_reg_0_3_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6756, unset)         0.052     7.052    y1/mem_reg_0_3_31_31/WCLK
    SLICE_X28Y34         RAMS32                                       r  y1/mem_reg_0_3_31_31/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X28Y34         RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    y1/mem_reg_0_3_31_31/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 par_reset4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp1/mem_reg_0_3_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 1.464ns (27.436%)  route 3.872ns (72.564%))
  Logic Levels:           12  (CARRY8=2 LUT4=3 LUT5=3 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.036     0.036    par_reset4/clk
    SLICE_X36Y19         FDRE                                         r  par_reset4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  par_reset4/out_reg[0]/Q
                         net (fo=6, routed)           0.302     0.434    fsm18/par_reset4_out
    SLICE_X33Y19         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.608 r  fsm18/out[1]_i_3__2/O
                         net (fo=16, routed)          0.178     0.786    fsm2/out_reg[0]_9
    SLICE_X34Y18         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     0.902 f  fsm2/out[2]_i_4__4/O
                         net (fo=6, routed)           0.206     1.108    fsm1/out_reg[2]_2
    SLICE_X34Y20         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.205     1.313 f  fsm1/y_int0_addr0[3]_INST_0_i_3/O
                         net (fo=14, routed)          0.343     1.656    cond_stored1/done_reg
    SLICE_X33Y22         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     1.754 r  cond_stored1/mem_reg_0_3_0_0_i_5/O
                         net (fo=68, routed)          0.465     2.219    fsm15/mem[0][0][31]_i_13
    SLICE_X29Y25         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     2.258 f  fsm15/mem_reg_0_3_0_0_i_30/O
                         net (fo=3, routed)           0.244     2.502    fsm14/mem[0][0][31]_i_2_0
    SLICE_X29Y25         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     2.543 r  fsm14/mem_reg_0_3_0_0_i_11/O
                         net (fo=7, routed)           0.133     2.676    fsm14/out_reg[1]_1
    SLICE_X29Y26         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.063     2.739 r  fsm14/mem_reg_0_3_0_0_i_4__0/O
                         net (fo=32, routed)          0.487     3.226    tmp1/mem_reg_0_3_16_16/A1
    SLICE_X29Y31         RAMS32 (Prop_E5LUT_SLICEM_ADR1_O)
                                                      0.172     3.398 r  tmp1/mem_reg_0_3_16_16/SP/O
                         net (fo=4, routed)           0.424     3.822    fsm13/read_data1_out[16]
    SLICE_X34Y34         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     4.004 r  fsm13/mem_reg_0_3_16_16_i_10/O
                         net (fo=1, routed)           0.359     4.363    add12/left[16]
    SLICE_X32Y32         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.530 r  add12/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.558    add12/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X32Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     4.630 r  add12/mem_reg_0_3_24_24_i_2/O[0]
                         net (fo=2, routed)           0.364     4.994    fsm11/mem_reg_0_3_31_31_0[24]
    SLICE_X27Y30         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     5.033 r  fsm11/mem_reg_0_3_24_24_i_1__0/O
                         net (fo=1, routed)           0.339     5.372    tmp1/mem_reg_0_3_24_24/D
    SLICE_X31Y30         RAMS32                                       r  tmp1/mem_reg_0_3_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6756, unset)         0.052     7.052    tmp1/mem_reg_0_3_24_24/WCLK
    SLICE_X31Y30         RAMS32                                       r  tmp1/mem_reg_0_3_24_24/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y30         RAMS32 (Setup_H6LUT_SLICEM_CLK_I)
                                                     -0.078     6.939    tmp1/mem_reg_0_3_24_24/SP
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 par_reset4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.532ns (28.775%)  route 3.792ns (71.225%))
  Logic Levels:           11  (CARRY8=1 LUT4=2 LUT5=3 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.036     0.036    par_reset4/clk
    SLICE_X36Y19         FDRE                                         r  par_reset4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  par_reset4/out_reg[0]/Q
                         net (fo=6, routed)           0.302     0.434    fsm18/par_reset4_out
    SLICE_X33Y19         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.608 r  fsm18/out[1]_i_3__2/O
                         net (fo=16, routed)          0.178     0.786    fsm2/out_reg[0]_9
    SLICE_X34Y18         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     0.902 f  fsm2/out[2]_i_4__4/O
                         net (fo=6, routed)           0.206     1.108    fsm1/out_reg[2]_2
    SLICE_X34Y20         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.205     1.313 f  fsm1/y_int0_addr0[3]_INST_0_i_3/O
                         net (fo=14, routed)          0.343     1.656    cond_stored1/done_reg
    SLICE_X33Y22         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     1.754 r  cond_stored1/mem_reg_0_3_0_0_i_5/O
                         net (fo=68, routed)          0.465     2.219    fsm15/mem[0][0][31]_i_13
    SLICE_X29Y25         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     2.258 f  fsm15/mem_reg_0_3_0_0_i_30/O
                         net (fo=3, routed)           0.244     2.502    fsm14/mem[0][0][31]_i_2_0
    SLICE_X29Y25         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     2.543 r  fsm14/mem_reg_0_3_0_0_i_11/O
                         net (fo=7, routed)           0.133     2.676    fsm14/out_reg[1]_1
    SLICE_X29Y26         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.063     2.739 r  fsm14/mem_reg_0_3_0_0_i_4__0/O
                         net (fo=32, routed)          0.459     3.198    tmp1/mem_reg_0_3_8_8/A1
    SLICE_X31Y30         RAMS32 (Prop_A6LUT_SLICEM_ADR1_O)
                                                      0.150     3.348 r  tmp1/mem_reg_0_3_8_8/SP/O
                         net (fo=4, routed)           0.475     3.823    fsm13/read_data1_out[8]
    SLICE_X34Y30         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.115     3.938 r  fsm13/mem_reg_0_3_8_8_i_10/O
                         net (fo=1, routed)           0.331     4.269    add12/left[8]
    SLICE_X32Y31         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[5])
                                                      0.259     4.528 r  add12/mem_reg_0_3_8_8_i_2/O[5]
                         net (fo=2, routed)           0.386     4.914    fsm13/out[7]
    SLICE_X27Y32         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     5.090 r  fsm13/mem_reg_0_3_13_13_i_1__4/O
                         net (fo=1, routed)           0.270     5.360    y1/mem_reg_0_3_13_13/D
    SLICE_X28Y33         RAMS32                                       r  y1/mem_reg_0_3_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6756, unset)         0.052     7.052    y1/mem_reg_0_3_13_13/WCLK
    SLICE_X28Y33         RAMS32                                       r  y1/mem_reg_0_3_13_13/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X28Y33         RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    y1/mem_reg_0_3_13_13/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 par_reset4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_3_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 1.784ns (33.584%)  route 3.528ns (66.416%))
  Logic Levels:           15  (CARRY8=4 LUT3=1 LUT4=1 LUT5=4 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.036     0.036    par_reset4/clk
    SLICE_X36Y19         FDRE                                         r  par_reset4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  par_reset4/out_reg[0]/Q
                         net (fo=6, routed)           0.302     0.434    fsm18/par_reset4_out
    SLICE_X33Y19         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.608 r  fsm18/out[1]_i_3__2/O
                         net (fo=16, routed)          0.178     0.786    fsm2/out_reg[0]_9
    SLICE_X34Y18         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     0.902 f  fsm2/out[2]_i_4__4/O
                         net (fo=6, routed)           0.206     1.108    fsm1/out_reg[2]_2
    SLICE_X34Y20         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.205     1.313 f  fsm1/y_int0_addr0[3]_INST_0_i_3/O
                         net (fo=14, routed)          0.343     1.656    cond_stored1/done_reg
    SLICE_X33Y22         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     1.754 r  cond_stored1/mem_reg_0_3_0_0_i_5/O
                         net (fo=68, routed)          0.465     2.219    fsm15/mem[0][0][31]_i_13
    SLICE_X29Y25         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     2.258 f  fsm15/mem_reg_0_3_0_0_i_30/O
                         net (fo=3, routed)           0.116     2.374    i0/mem[0][0][31]_i_10_0
    SLICE_X29Y24         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     2.522 r  i0/mem_reg_0_3_0_0_i_10/O
                         net (fo=6, routed)           0.181     2.703    i0/out_reg[0]_15
    SLICE_X31Y26         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     2.742 r  i0/mem_reg_0_3_0_0_i_11__0/O
                         net (fo=1, routed)           0.053     2.795    i0/mem_reg_0_3_0_0_i_11__0_n_0
    SLICE_X31Y26         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     2.858 r  i0/mem_reg_0_3_0_0_i_3__0/O
                         net (fo=32, routed)          0.625     3.483    y0/mem_reg_0_3_1_1/A0
    SLICE_X28Y36         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     3.679 r  y0/mem_reg_0_3_1_1/SP/O
                         net (fo=4, routed)           0.388     4.067    add5/read_data[1]
    SLICE_X29Y35         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     4.183 r  add5/mem_reg_0_3_0_0_i_29/O
                         net (fo=1, routed)           0.018     4.201    add5/mem_reg_0_3_0_0_i_29_n_0
    SLICE_X29Y35         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     4.439 r  add5/mem_reg_0_3_0_0_i_5/CO[7]
                         net (fo=1, routed)           0.028     4.467    add5/mem_reg_0_3_0_0_i_5_n_0
    SLICE_X29Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.490 r  add5/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.518    add5/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X29Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.541 r  add5/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.569    add5/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X29Y38         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.715 r  add5/mem_reg_0_3_24_24_i_2/O[7]
                         net (fo=1, routed)           0.369     5.084    add5/add5_out[31]
    SLICE_X32Y36         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.148 r  add5/mem_reg_0_3_31_31_i_1__3/O
                         net (fo=1, routed)           0.200     5.348    y0/mem_reg_0_3_31_31/D
    SLICE_X31Y36         RAMS32                                       r  y0/mem_reg_0_3_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6756, unset)         0.052     7.052    y0/mem_reg_0_3_31_31/WCLK
    SLICE_X31Y36         RAMS32                                       r  y0/mem_reg_0_3_31_31/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y36         RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    y0/mem_reg_0_3_31_31/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 par_reset4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_3_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 1.790ns (33.844%)  route 3.499ns (66.156%))
  Logic Levels:           13  (CARRY8=2 LUT3=1 LUT4=1 LUT5=4 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.036     0.036    par_reset4/clk
    SLICE_X36Y19         FDRE                                         r  par_reset4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  par_reset4/out_reg[0]/Q
                         net (fo=6, routed)           0.302     0.434    fsm18/par_reset4_out
    SLICE_X33Y19         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.608 r  fsm18/out[1]_i_3__2/O
                         net (fo=16, routed)          0.178     0.786    fsm2/out_reg[0]_9
    SLICE_X34Y18         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     0.902 f  fsm2/out[2]_i_4__4/O
                         net (fo=6, routed)           0.206     1.108    fsm1/out_reg[2]_2
    SLICE_X34Y20         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.205     1.313 f  fsm1/y_int0_addr0[3]_INST_0_i_3/O
                         net (fo=14, routed)          0.343     1.656    cond_stored1/done_reg
    SLICE_X33Y22         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     1.754 r  cond_stored1/mem_reg_0_3_0_0_i_5/O
                         net (fo=68, routed)          0.465     2.219    fsm15/mem[0][0][31]_i_13
    SLICE_X29Y25         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     2.258 f  fsm15/mem_reg_0_3_0_0_i_30/O
                         net (fo=3, routed)           0.116     2.374    i0/mem[0][0][31]_i_10_0
    SLICE_X29Y24         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     2.522 r  i0/mem_reg_0_3_0_0_i_10/O
                         net (fo=6, routed)           0.181     2.703    i0/out_reg[0]_15
    SLICE_X31Y26         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     2.742 r  i0/mem_reg_0_3_0_0_i_11__0/O
                         net (fo=1, routed)           0.053     2.795    i0/mem_reg_0_3_0_0_i_11__0_n_0
    SLICE_X31Y26         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     2.858 r  i0/mem_reg_0_3_0_0_i_3__0/O
                         net (fo=32, routed)          0.625     3.483    y0/mem_reg_0_3_1_1/A0
    SLICE_X28Y36         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     3.679 r  y0/mem_reg_0_3_1_1/SP/O
                         net (fo=4, routed)           0.388     4.067    add5/read_data[1]
    SLICE_X29Y35         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     4.183 r  add5/mem_reg_0_3_0_0_i_29/O
                         net (fo=1, routed)           0.018     4.201    add5/mem_reg_0_3_0_0_i_29_n_0
    SLICE_X29Y35         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     4.439 r  add5/mem_reg_0_3_0_0_i_5/CO[7]
                         net (fo=1, routed)           0.028     4.467    add5/mem_reg_0_3_0_0_i_5_n_0
    SLICE_X29Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.613 r  add5/mem_reg_0_3_8_8_i_2/O[7]
                         net (fo=1, routed)           0.258     4.871    add5/add5_out[15]
    SLICE_X30Y37         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     4.987 r  add5/mem_reg_0_3_15_15_i_1__3/O
                         net (fo=1, routed)           0.338     5.325    y0/mem_reg_0_3_15_15/D
    SLICE_X28Y36         RAMS32                                       r  y0/mem_reg_0_3_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6756, unset)         0.052     7.052    y0/mem_reg_0_3_15_15/WCLK
    SLICE_X28Y36         RAMS32                                       r  y0/mem_reg_0_3_15_15/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X28Y36         RAMS32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    y0/mem_reg_0_3_15_15/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 par_reset4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 1.561ns (29.503%)  route 3.730ns (70.497%))
  Logic Levels:           12  (CARRY8=2 LUT4=2 LUT5=3 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.036     0.036    par_reset4/clk
    SLICE_X36Y19         FDRE                                         r  par_reset4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  par_reset4/out_reg[0]/Q
                         net (fo=6, routed)           0.302     0.434    fsm18/par_reset4_out
    SLICE_X33Y19         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.608 r  fsm18/out[1]_i_3__2/O
                         net (fo=16, routed)          0.178     0.786    fsm2/out_reg[0]_9
    SLICE_X34Y18         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     0.902 f  fsm2/out[2]_i_4__4/O
                         net (fo=6, routed)           0.206     1.108    fsm1/out_reg[2]_2
    SLICE_X34Y20         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.205     1.313 f  fsm1/y_int0_addr0[3]_INST_0_i_3/O
                         net (fo=14, routed)          0.343     1.656    cond_stored1/done_reg
    SLICE_X33Y22         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     1.754 r  cond_stored1/mem_reg_0_3_0_0_i_5/O
                         net (fo=68, routed)          0.465     2.219    fsm15/mem[0][0][31]_i_13
    SLICE_X29Y25         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     2.258 f  fsm15/mem_reg_0_3_0_0_i_30/O
                         net (fo=3, routed)           0.244     2.502    fsm14/mem[0][0][31]_i_2_0
    SLICE_X29Y25         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     2.543 r  fsm14/mem_reg_0_3_0_0_i_11/O
                         net (fo=7, routed)           0.133     2.676    fsm14/out_reg[1]_1
    SLICE_X29Y26         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.063     2.739 r  fsm14/mem_reg_0_3_0_0_i_4__0/O
                         net (fo=32, routed)          0.487     3.226    tmp1/mem_reg_0_3_16_16/A1
    SLICE_X29Y31         RAMS32 (Prop_E5LUT_SLICEM_ADR1_O)
                                                      0.172     3.398 r  tmp1/mem_reg_0_3_16_16/SP/O
                         net (fo=4, routed)           0.424     3.822    fsm13/read_data1_out[16]
    SLICE_X34Y34         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     4.004 r  fsm13/mem_reg_0_3_16_16_i_10/O
                         net (fo=1, routed)           0.359     4.363    add12/left[16]
    SLICE_X32Y32         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.530 r  add12/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.558    add12/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X32Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.703 r  add12/mem_reg_0_3_24_24_i_2/O[5]
                         net (fo=2, routed)           0.436     5.139    fsm13/out[15]
    SLICE_X28Y35         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     5.202 r  fsm13/mem_reg_0_3_29_29_i_1__4/O
                         net (fo=1, routed)           0.125     5.327    y1/mem_reg_0_3_29_29/D
    SLICE_X28Y34         RAMS32                                       r  y1/mem_reg_0_3_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6756, unset)         0.052     7.052    y1/mem_reg_0_3_29_29/WCLK
    SLICE_X28Y34         RAMS32                                       r  y1/mem_reg_0_3_29_29/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X28Y34         RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    y1/mem_reg_0_3_29_29/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -5.327    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.632ns  (required time - arrival time)
  Source:                 par_reset4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.489ns (28.249%)  route 3.782ns (71.751%))
  Logic Levels:           12  (CARRY8=2 LUT4=2 LUT5=3 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.036     0.036    par_reset4/clk
    SLICE_X36Y19         FDRE                                         r  par_reset4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  par_reset4/out_reg[0]/Q
                         net (fo=6, routed)           0.302     0.434    fsm18/par_reset4_out
    SLICE_X33Y19         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.608 r  fsm18/out[1]_i_3__2/O
                         net (fo=16, routed)          0.178     0.786    fsm2/out_reg[0]_9
    SLICE_X34Y18         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     0.902 f  fsm2/out[2]_i_4__4/O
                         net (fo=6, routed)           0.206     1.108    fsm1/out_reg[2]_2
    SLICE_X34Y20         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.205     1.313 f  fsm1/y_int0_addr0[3]_INST_0_i_3/O
                         net (fo=14, routed)          0.343     1.656    cond_stored1/done_reg
    SLICE_X33Y22         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     1.754 r  cond_stored1/mem_reg_0_3_0_0_i_5/O
                         net (fo=68, routed)          0.465     2.219    fsm15/mem[0][0][31]_i_13
    SLICE_X29Y25         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     2.258 f  fsm15/mem_reg_0_3_0_0_i_30/O
                         net (fo=3, routed)           0.244     2.502    fsm14/mem[0][0][31]_i_2_0
    SLICE_X29Y25         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     2.543 r  fsm14/mem_reg_0_3_0_0_i_11/O
                         net (fo=7, routed)           0.133     2.676    fsm14/out_reg[1]_1
    SLICE_X29Y26         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.063     2.739 r  fsm14/mem_reg_0_3_0_0_i_4__0/O
                         net (fo=32, routed)          0.487     3.226    tmp1/mem_reg_0_3_16_16/A1
    SLICE_X29Y31         RAMS32 (Prop_E5LUT_SLICEM_ADR1_O)
                                                      0.172     3.398 r  tmp1/mem_reg_0_3_16_16/SP/O
                         net (fo=4, routed)           0.424     3.822    fsm13/read_data1_out[16]
    SLICE_X34Y34         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     4.004 r  fsm13/mem_reg_0_3_16_16_i_10/O
                         net (fo=1, routed)           0.359     4.363    add12/left[16]
    SLICE_X32Y32         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.530 r  add12/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.558    add12/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X32Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     4.630 r  add12/mem_reg_0_3_24_24_i_2/O[0]
                         net (fo=2, routed)           0.304     4.934    fsm13/out[12]
    SLICE_X26Y33         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     4.998 r  fsm13/mem_reg_0_3_24_24_i_1__4/O
                         net (fo=1, routed)           0.309     5.307    y1/mem_reg_0_3_24_24/D
    SLICE_X28Y34         RAMS32                                       r  y1/mem_reg_0_3_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6756, unset)         0.052     7.052    y1/mem_reg_0_3_24_24/WCLK
    SLICE_X28Y34         RAMS32                                       r  y1/mem_reg_0_3_24_24/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X28Y34         RAMS32 (Setup_H6LUT_SLICEM_CLK_I)
                                                     -0.078     6.939    y1/mem_reg_0_3_24_24/SP
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 par_reset4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_3_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.759ns (33.283%)  route 3.526ns (66.717%))
  Logic Levels:           15  (CARRY8=4 LUT3=1 LUT4=1 LUT5=4 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.036     0.036    par_reset4/clk
    SLICE_X36Y19         FDRE                                         r  par_reset4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  par_reset4/out_reg[0]/Q
                         net (fo=6, routed)           0.302     0.434    fsm18/par_reset4_out
    SLICE_X33Y19         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.608 r  fsm18/out[1]_i_3__2/O
                         net (fo=16, routed)          0.178     0.786    fsm2/out_reg[0]_9
    SLICE_X34Y18         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     0.902 f  fsm2/out[2]_i_4__4/O
                         net (fo=6, routed)           0.206     1.108    fsm1/out_reg[2]_2
    SLICE_X34Y20         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.205     1.313 f  fsm1/y_int0_addr0[3]_INST_0_i_3/O
                         net (fo=14, routed)          0.343     1.656    cond_stored1/done_reg
    SLICE_X33Y22         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     1.754 r  cond_stored1/mem_reg_0_3_0_0_i_5/O
                         net (fo=68, routed)          0.465     2.219    fsm15/mem[0][0][31]_i_13
    SLICE_X29Y25         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     2.258 f  fsm15/mem_reg_0_3_0_0_i_30/O
                         net (fo=3, routed)           0.116     2.374    i0/mem[0][0][31]_i_10_0
    SLICE_X29Y24         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     2.522 r  i0/mem_reg_0_3_0_0_i_10/O
                         net (fo=6, routed)           0.181     2.703    i0/out_reg[0]_15
    SLICE_X31Y26         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     2.742 r  i0/mem_reg_0_3_0_0_i_11__0/O
                         net (fo=1, routed)           0.053     2.795    i0/mem_reg_0_3_0_0_i_11__0_n_0
    SLICE_X31Y26         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     2.858 r  i0/mem_reg_0_3_0_0_i_3__0/O
                         net (fo=32, routed)          0.625     3.483    y0/mem_reg_0_3_1_1/A0
    SLICE_X28Y36         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     3.679 r  y0/mem_reg_0_3_1_1/SP/O
                         net (fo=4, routed)           0.388     4.067    add5/read_data[1]
    SLICE_X29Y35         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     4.183 r  add5/mem_reg_0_3_0_0_i_29/O
                         net (fo=1, routed)           0.018     4.201    add5/mem_reg_0_3_0_0_i_29_n_0
    SLICE_X29Y35         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     4.439 r  add5/mem_reg_0_3_0_0_i_5/CO[7]
                         net (fo=1, routed)           0.028     4.467    add5/mem_reg_0_3_0_0_i_5_n_0
    SLICE_X29Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.490 r  add5/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.518    add5/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X29Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.541 r  add5/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.569    add5/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X29Y38         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.714 r  add5/mem_reg_0_3_24_24_i_2/O[5]
                         net (fo=1, routed)           0.341     5.055    add5/add5_out[29]
    SLICE_X33Y36         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     5.095 r  add5/mem_reg_0_3_29_29_i_1__3/O
                         net (fo=1, routed)           0.226     5.321    y0/mem_reg_0_3_29_29/D
    SLICE_X31Y36         RAMS32                                       r  y0/mem_reg_0_3_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6756, unset)         0.052     7.052    y0/mem_reg_0_3_29_29/WCLK
    SLICE_X31Y36         RAMS32                                       r  y0/mem_reg_0_3_29_29/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y36         RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    y0/mem_reg_0_3_29_29/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -5.321    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 par_reset4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 1.506ns (28.675%)  route 3.746ns (71.325%))
  Logic Levels:           11  (CARRY8=1 LUT4=2 LUT5=3 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.036     0.036    par_reset4/clk
    SLICE_X36Y19         FDRE                                         r  par_reset4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  par_reset4/out_reg[0]/Q
                         net (fo=6, routed)           0.302     0.434    fsm18/par_reset4_out
    SLICE_X33Y19         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.608 r  fsm18/out[1]_i_3__2/O
                         net (fo=16, routed)          0.178     0.786    fsm2/out_reg[0]_9
    SLICE_X34Y18         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     0.902 f  fsm2/out[2]_i_4__4/O
                         net (fo=6, routed)           0.206     1.108    fsm1/out_reg[2]_2
    SLICE_X34Y20         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.205     1.313 f  fsm1/y_int0_addr0[3]_INST_0_i_3/O
                         net (fo=14, routed)          0.343     1.656    cond_stored1/done_reg
    SLICE_X33Y22         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     1.754 r  cond_stored1/mem_reg_0_3_0_0_i_5/O
                         net (fo=68, routed)          0.465     2.219    fsm15/mem[0][0][31]_i_13
    SLICE_X29Y25         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     2.258 f  fsm15/mem_reg_0_3_0_0_i_30/O
                         net (fo=3, routed)           0.244     2.502    fsm14/mem[0][0][31]_i_2_0
    SLICE_X29Y25         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     2.543 r  fsm14/mem_reg_0_3_0_0_i_11/O
                         net (fo=7, routed)           0.133     2.676    fsm14/out_reg[1]_1
    SLICE_X29Y26         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.063     2.739 r  fsm14/mem_reg_0_3_0_0_i_4__0/O
                         net (fo=32, routed)          0.459     3.198    tmp1/mem_reg_0_3_8_8/A1
    SLICE_X31Y30         RAMS32 (Prop_A6LUT_SLICEM_ADR1_O)
                                                      0.150     3.348 r  tmp1/mem_reg_0_3_8_8/SP/O
                         net (fo=4, routed)           0.475     3.823    fsm13/read_data1_out[8]
    SLICE_X34Y30         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.115     3.938 r  fsm13/mem_reg_0_3_8_8_i_10/O
                         net (fo=1, routed)           0.331     4.269    add12/left[8]
    SLICE_X32Y31         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[7])
                                                      0.261     4.530 r  add12/mem_reg_0_3_8_8_i_2/O[7]
                         net (fo=2, routed)           0.275     4.805    fsm13/out[8]
    SLICE_X30Y34         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     4.953 r  fsm13/mem_reg_0_3_15_15_i_1__4/O
                         net (fo=1, routed)           0.335     5.288    y1/mem_reg_0_3_15_15/D
    SLICE_X28Y33         RAMS32                                       r  y1/mem_reg_0_3_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6756, unset)         0.052     7.052    y1/mem_reg_0_3_15_15/WCLK
    SLICE_X28Y33         RAMS32                                       r  y1/mem_reg_0_3_15_15/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X28Y33         RAMS32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    y1/mem_reg_0_3_15_15/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  1.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A1_0/mem_reg[0][3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (45.882%)  route 0.046ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X25Y7          FDRE                                         r  A_int_read0_0/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[9]/Q
                         net (fo=67, routed)          0.046     0.098    A1_0/Q[9]
    SLICE_X25Y7          FDRE                                         r  A1_0/mem_reg[0][3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.019     0.019    A1_0/clk
    SLICE_X25Y7          FDRE                                         r  A1_0/mem_reg[0][3][9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y7          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    A1_0/mem_reg[0][3][9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.013     0.013    par_done_reg/clk
    SLICE_X32Y21         FDRE                                         r  par_done_reg/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 f  par_done_reg/out_reg[0]/Q
                         net (fo=7, routed)           0.029     0.081    fsm1/par_done_reg_out
    SLICE_X32Y21         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     0.101 r  fsm1/out[0]_i_1__32/O
                         net (fo=1, routed)           0.006     0.107    cond_computed/out_reg[0]_1
    SLICE_X32Y21         FDRE                                         r  cond_computed/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.018     0.018    cond_computed/clk
    SLICE_X32Y21         FDRE                                         r  cond_computed/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y21         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    cond_computed/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 x_read0_0_00/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg28/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.013     0.013    x_read0_0_00/clk
    SLICE_X25Y26         FDRE                                         r  x_read0_0_00/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  x_read0_0_00/done_reg/Q
                         net (fo=2, routed)           0.025     0.077    par_reset6/x_read0_0_00_done
    SLICE_X25Y26         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     0.091 r  par_reset6/out[0]_i_1__101/O
                         net (fo=1, routed)           0.016     0.107    par_done_reg28/out_reg[0]_0
    SLICE_X25Y26         FDRE                                         r  par_done_reg28/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.019     0.019    par_done_reg28/clk
    SLICE_X25Y26         FDRE                                         r  par_done_reg28/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y26         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    par_done_reg28/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe9/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read9_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.013     0.013    mult_pipe9/clk
    SLICE_X35Y41         FDRE                                         r  mult_pipe9/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe9/out_reg[23]/Q
                         net (fo=1, routed)           0.057     0.109    bin_read9_0/out[23]
    SLICE_X34Y41         FDRE                                         r  bin_read9_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.019     0.019    bin_read9_0/clk
    SLICE_X34Y41         FDRE                                         r  bin_read9_0/out_reg[23]/C
                         clock pessimism              0.000     0.019    
    SLICE_X34Y41         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read9_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t1_0_00/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.013     0.013    bin_read0_0/clk
    SLICE_X31Y29         FDRE                                         r  bin_read0_0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bin_read0_0/out_reg[13]/Q
                         net (fo=2, routed)           0.057     0.109    t1_0_00/Q[13]
    SLICE_X32Y29         FDRE                                         r  t1_0_00/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.018     0.018    t1_0_00/clk
    SLICE_X32Y29         FDRE                                         r  t1_0_00/out_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y29         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    t1_0_00/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe4/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X18Y30         FDRE                                         r  mult_pipe4/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe4/out_reg[23]/Q
                         net (fo=1, routed)           0.058     0.110    bin_read4_0/Q[23]
    SLICE_X18Y32         FDRE                                         r  bin_read4_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.019     0.019    bin_read4_0/clk
    SLICE_X18Y32         FDRE                                         r  bin_read4_0/out_reg[23]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y32         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg37/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg37/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.012     0.012    par_done_reg37/clk
    SLICE_X30Y27         FDRE                                         r  par_done_reg37/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg37/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset7/par_done_reg37_out
    SLICE_X30Y27         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.092 r  par_reset7/out[0]_i_1__110/O
                         net (fo=1, routed)           0.016     0.108    par_done_reg37/out_reg[0]_0
    SLICE_X30Y27         FDRE                                         r  par_done_reg37/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.018     0.018    par_done_reg37/clk
    SLICE_X30Y27         FDRE                                         r  par_done_reg37/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y27         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg37/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bin_read5_0/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t2_1_00/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.013     0.013    bin_read5_0/clk
    SLICE_X26Y38         FDRE                                         r  bin_read5_0/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read5_0/out_reg[24]/Q
                         net (fo=1, routed)           0.058     0.110    t2_1_00/out_reg[24]_1
    SLICE_X25Y38         FDRE                                         r  t2_1_00/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.018     0.018    t2_1_00/clk
    SLICE_X25Y38         FDRE                                         r  t2_1_00/out_reg[24]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y38         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    t2_1_00/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read6_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.013     0.013    mult_pipe6/clk
    SLICE_X17Y36         FDRE                                         r  mult_pipe6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe6/out_reg[1]/Q
                         net (fo=1, routed)           0.058     0.111    bin_read6_0/Q[1]
    SLICE_X17Y34         FDRE                                         r  bin_read6_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.019     0.019    bin_read6_0/clk
    SLICE_X17Y34         FDRE                                         r  bin_read6_0/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X17Y34         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read6_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe10/out_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe10/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.013     0.013    mult_pipe10/clk
    SLICE_X27Y0          FDRE                                         r  mult_pipe10/out_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe10/out_tmp_reg[5]/Q
                         net (fo=1, routed)           0.058     0.111    mult_pipe10/p_1_in[5]
    SLICE_X27Y1          FDRE                                         r  mult_pipe10/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.018     0.018    mult_pipe10/clk
    SLICE_X27Y1          FDRE                                         r  mult_pipe10/out_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y1          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe10/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y31  tmp0/mem_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y31  tmp0/mem_reg_0_3_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y31  tmp0/mem_reg_0_3_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y31  tmp0/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y31  tmp0/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y31  tmp0/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y31  tmp0/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y31  tmp0/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y31  tmp0/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y31  tmp0/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y31  tmp0/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y31  tmp0/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y31  tmp0/mem_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y31  tmp0/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y31  tmp0/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y31  tmp0/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y31  tmp0/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y31  tmp0/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y31  tmp0/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y31  tmp0/mem_reg_0_3_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y31  tmp0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y31  tmp0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y31  tmp0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y31  tmp0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y31  tmp0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y31  tmp0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y31  tmp0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y31  tmp0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y31  tmp0/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y31  tmp0/mem_reg_0_3_13_13/SP/CLK



