
---------- Begin Simulation Statistics ----------
final_tick                                 6765348500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 170873                       # Simulator instruction rate (inst/s)
host_mem_usage                                 906812                       # Number of bytes of host memory used
host_op_rate                                   204442                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    58.52                       # Real time elapsed on the host
host_tick_rate                              115601018                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11964616                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006765                       # Number of seconds simulated
sim_ticks                                  6765348500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.403130                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1427829                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1496627                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1109                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            118114                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2178705                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             104028                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          134852                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            30824                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3046500                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  331002                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10582                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3224889                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3280330                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             96307                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2395517                       # Number of branches committed
system.cpu.commit.bw_lim_events                480330                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             575                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1733406                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10020916                       # Number of instructions committed
system.cpu.commit.committedOps               11985531                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     12014957                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.997551                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.004655                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8168482     67.99%     67.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1446594     12.04%     80.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       699835      5.82%     85.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       445712      3.71%     89.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       330506      2.75%     92.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       146629      1.22%     93.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       173761      1.45%     94.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       123108      1.02%     96.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       480330      4.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     12014957                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               279796                       # Number of function calls committed.
system.cpu.commit.int_insts                  10982358                       # Number of committed integer instructions.
system.cpu.commit.loads                       2585308                       # Number of loads committed
system.cpu.commit.membars                         562                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7768284     64.81%     64.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          109923      0.92%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9901      0.08%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             74      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            37      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            38      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             2      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              25      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             86      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2585308     21.57%     87.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1511798     12.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11985531                       # Class of committed instruction
system.cpu.commit.refs                        4097106                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1907                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11964616                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.353094                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.353094                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1108581                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 22100                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1391038                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               14290616                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  8185125                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2785712                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  97211                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 65305                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                112297                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     3046500                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1905230                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3731499                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 67454                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          275                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       12526238                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  504                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           399                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  238150                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.225151                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            8437174                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1862859                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.925748                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           12288926                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.207049                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.431281                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9182028     74.72%     74.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   393085      3.20%     77.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   380848      3.10%     81.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   408622      3.33%     84.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   279604      2.28%     86.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   330454      2.69%     89.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   293354      2.39%     91.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   245564      2.00%     93.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   775367      6.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             12288926                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         1242012                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               127537                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2574331                       # Number of branches executed
system.cpu.iew.exec_nop                         25062                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.970097                       # Inst execution rate
system.cpu.iew.exec_refs                      4600551                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1580154                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  222483                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3037038                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                652                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             19199                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1637467                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13721587                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3020397                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            130251                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              13126324                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2906                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 82434                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  97211                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 86724                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1023                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            47876                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          660                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          805                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       128261                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       451724                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       125669                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            805                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        72424                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          55113                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12344440                       # num instructions consuming a value
system.cpu.iew.wb_count                      12861098                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.552178                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6816327                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.950496                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12914412                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15847091                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9437658                       # number of integer regfile writes
system.cpu.ipc                               0.739047                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.739047                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               184      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8471579     63.90%     63.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               110601      0.83%     64.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 10063      0.08%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 305      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                193      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                272      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   31      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 103      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3071853     23.17%     88.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1591337     12.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13256580                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      155849                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011756                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   65734     42.18%     42.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     20      0.01%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     42.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  56175     36.04%     78.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 33917     21.76%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13408889                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           38966755                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12858353                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15423482                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13695873                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  13256580                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 652                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1731892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             15536                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             77                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1272343                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12288926                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.078742                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.767761                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7642032     62.19%     62.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1329402     10.82%     73.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1077628      8.77%     81.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              823229      6.70%     88.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              561103      4.57%     93.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              347727      2.83%     95.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              316259      2.57%     98.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              110734      0.90%     99.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               80812      0.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12288926                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.979724                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   3356                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               6711                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2745                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              5707                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             72393                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            93710                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3037038                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1637467                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9882941                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2315                       # number of misc regfile writes
system.cpu.numCycles                         13530938                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  362006                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11774593                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 132085                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  8264629                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  78005                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1767                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              20758076                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14092119                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13880572                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2804836                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 188470                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  97211                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                427924                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2105944                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17080947                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         332320                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              15131                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    501933                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            666                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             3650                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     25250847                       # The number of ROB reads
system.cpu.rob.rob_writes                    27713018                       # The number of ROB writes
system.cpu.timesIdled                          231124                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2282                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     821                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    24                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           14                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17720                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          241                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       360594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       722463                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6790                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10642                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10642                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6790                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           274                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1115712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1115712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17706                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17706    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17706                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22433000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           92111250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6765348500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            347884                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        29563                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       326958                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4081                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13690                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13690                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        327217                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20667                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          297                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          297                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       981371                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       102946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1084317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     41865856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4090816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               45956672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              35                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           361889                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000680                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026064                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 361643     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    246      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             361889                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          717751500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          51723425                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         490840969                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6765348500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               321815                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                22305                       # number of demand (read+write) hits
system.l2.demand_hits::total                   344120                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              321815                       # number of overall hits
system.l2.overall_hits::.cpu.data               22305                       # number of overall hits
system.l2.overall_hits::total                  344120                       # number of overall hits
system.l2.demand_misses::.cpu.inst               5381                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              12052                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17433                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              5381                       # number of overall misses
system.l2.overall_misses::.cpu.data             12052                       # number of overall misses
system.l2.overall_misses::total                 17433                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    427560500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    934557500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1362118000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    427560500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    934557500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1362118000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           327196                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            34357                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               361553                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          327196                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           34357                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              361553                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.016446                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.350787                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.048217                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.016446                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.350787                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.048217                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79457.442854                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77543.768669                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78134.457638                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79457.442854                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77543.768669                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78134.457638                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          5380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         12052                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17432                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         5380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        12052                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17432                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    373664500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    814037001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1187701501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    373664500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    814037001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1187701501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.016443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.350787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.048214                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.016443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.350787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.048214                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69454.368030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67543.727265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68133.404142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69454.368030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67543.727265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68133.404142                       # average overall mshr miss latency
system.l2.replacements                             14                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        29562                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            29562                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        29562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        29562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       326731                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           326731                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       326731                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       326731                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3048                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3048                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10642                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10642                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    818787500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     818787500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         13690                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13690                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.777356                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.777356                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76939.250141                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76939.250141                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10642                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10642                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    712367001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    712367001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.777356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.777356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66939.203251                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66939.203251                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         321815                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             321815                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         5381                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5381                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    427560500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    427560500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       327196                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         327196                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.016446                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.016446                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79457.442854                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79457.442854                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         5380                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5380                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    373664500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    373664500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.016443                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.016443                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69454.368030                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69454.368030                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         19257                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19257                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1410                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1410                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    115770000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    115770000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20667                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20667                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82106.382979                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82106.382979                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1410                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1410                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    101670000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    101670000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068225                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068225                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72106.382979                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72106.382979                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            23                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                23                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          274                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             274                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          297                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           297                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.922559                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.922559                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          274                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          274                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      5221000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5221000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.922559                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.922559                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19054.744526                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19054.744526                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6765348500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11816.682199                       # Cycle average of tags in use
system.l2.tags.total_refs                      721936                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17706                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     40.773523                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     180.926348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3801.228234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7834.527617                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.116004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.239091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.360617                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         17669                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1709                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15775                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.539215                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5795394                       # Number of tag accesses
system.l2.tags.data_accesses                  5795394                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6765348500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         344320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         771328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1115648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       344320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        344320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            5380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           12052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          50894643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         114011569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             164906213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     50894643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         50894643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks           9460                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 9460                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks           9460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         50894643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        114011569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            164915673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      5380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     12052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000763000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36368                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17432                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          1                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    144024500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   87160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               470874500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8262.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27012.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14419                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17432                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    1                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    370.252324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   238.912204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.148924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          785     26.06%     26.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          640     21.25%     47.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          317     10.52%     57.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          228      7.57%     65.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          371     12.32%     77.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          210      6.97%     84.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          126      4.18%     88.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           56      1.86%     90.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          279      9.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3012                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1115648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1115648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   64                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       164.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    164.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6762598000                       # Total gap between requests
system.mem_ctrls.avgGap                     387919.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       344320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       771328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 50894643.491018980742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 114011569.396609798074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         5380                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        12052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            1                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    152312750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    318561750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28310.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26432.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9910320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5267460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            61661040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     533507520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1418732280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1403172000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3432250620                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        507.327985                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3634661500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    225680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2905007000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11602500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6163080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62803440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     533507520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1492127190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1341365760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3447569490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        509.592298                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3472078250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    225680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3067590250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6765348500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1559403                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1559403                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1559403                       # number of overall hits
system.cpu.icache.overall_hits::total         1559403                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       345821                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         345821                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       345821                       # number of overall misses
system.cpu.icache.overall_misses::total        345821                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4930231489                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4930231489                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4930231489                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4930231489                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1905224                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1905224                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1905224                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1905224                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181512                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.181512                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181512                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.181512                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14256.599481                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14256.599481                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14256.599481                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14256.599481                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4348                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               122                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.639344                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       326958                       # number of writebacks
system.cpu.icache.writebacks::total            326958                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        18604                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        18604                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        18604                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        18604                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       327217                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       327217                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       327217                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       327217                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4366639991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4366639991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4366639991                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4366639991                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.171747                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.171747                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.171747                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.171747                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13344.783404                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13344.783404                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13344.783404                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13344.783404                       # average overall mshr miss latency
system.cpu.icache.replacements                 326958                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1559403                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1559403                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       345821                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        345821                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4930231489                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4930231489                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1905224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1905224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181512                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.181512                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14256.599481                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14256.599481                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        18604                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        18604                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       327217                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       327217                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4366639991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4366639991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.171747                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.171747                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13344.783404                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13344.783404                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6765348500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.494076                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1886620                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            327217                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.765654                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.494076                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998024                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998024                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4137665                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4137665                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6765348500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6765348500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6765348500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6765348500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6765348500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4197595                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4197595                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4203643                       # number of overall hits
system.cpu.dcache.overall_hits::total         4203643                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       146789                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         146789                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       146796                       # number of overall misses
system.cpu.dcache.overall_misses::total        146796                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6193102673                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6193102673                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6193102673                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6193102673                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4344384                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4344384                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4350439                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4350439                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033788                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033788                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033743                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033743                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42190.509323                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42190.509323                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42188.497459                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42188.497459                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        39279                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         7281                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1064                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             124                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.916353                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    58.717742                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        29562                       # number of writebacks
system.cpu.dcache.writebacks::total             29562                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       112140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       112140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       112140                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       112140                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        34649                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34649                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        34656                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34656                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1231130362                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1231130362                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1231462862                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1231462862                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007976                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007976                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007966                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007966                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35531.483217                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35531.483217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35533.900681                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35533.900681                       # average overall mshr miss latency
system.cpu.dcache.replacements                  33630                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2773531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2773531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        58975                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         58975                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1488747000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1488747000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2832506                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2832506                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020821                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020821                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25243.696482                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25243.696482                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        38316                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        38316                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20659                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20659                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    350367000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    350367000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007294                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007294                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16959.533375                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16959.533375                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1424061                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1424061                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        87609                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        87609                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4697837289                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4697837289                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.057955                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057955                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53622.770366                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53622.770366                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        73824                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        73824                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13785                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13785                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    874449978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    874449978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009119                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009119                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63434.891404                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63434.891404                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6048                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6048                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6055                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6055                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.001156                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.001156                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       332500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       332500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001156                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001156                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        47500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        47500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      6518384                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      6518384                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31796.995122                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31796.995122                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      6313384                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      6313384                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30796.995122                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30796.995122                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          589                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          589                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       463000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       463000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.011745                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.011745                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 66142.857143                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 66142.857143                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       204000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       204000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       102000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       102000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6765348500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.873011                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4239448                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34654                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            122.336469                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.873011                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984251                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984251                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          460                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          339                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8737824                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8737824                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6765348500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   6765348500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
