|computer_top
clk => clk.IN3
reset => reset.IN1
Instr_to_processor[0] << Instr_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[1] << Instr_internal[1].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[2] << Instr_internal[2].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[3] << Instr_internal[3].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[4] << Instr_internal[4].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[5] << Instr_internal[5].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[6] << Instr_internal[6].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[7] << Instr_internal[7].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[8] << Instr_internal[8].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[9] << Instr_internal[9].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[10] << Instr_internal[10].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[11] << Instr_internal[11].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[12] << Instr_internal[12].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[13] << Instr_internal[13].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[14] << Instr_internal[14].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[15] << Instr_internal[15].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[16] << Instr_internal[16].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[17] << Instr_internal[17].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[18] << Instr_internal[18].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[19] << Instr_internal[19].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[20] << Instr_internal[20].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[21] << Instr_internal[21].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[22] << Instr_internal[22].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[23] << Instr_internal[23].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[24] << Instr_internal[24].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[25] << Instr_internal[25].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[26] << Instr_internal[26].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[27] << Instr_internal[27].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[28] << Instr_internal[28].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[29] << Instr_internal[29].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[30] << Instr_internal[30].DB_MAX_OUTPUT_PORT_TYPE
Instr_to_processor[31] << Instr_internal[31].DB_MAX_OUTPUT_PORT_TYPE
WriteData[0] << WriteData[0].DB_MAX_OUTPUT_PORT_TYPE
WriteData[1] << WriteData[1].DB_MAX_OUTPUT_PORT_TYPE
WriteData[2] << WriteData[2].DB_MAX_OUTPUT_PORT_TYPE
WriteData[3] << WriteData[3].DB_MAX_OUTPUT_PORT_TYPE
WriteData[4] << WriteData[4].DB_MAX_OUTPUT_PORT_TYPE
WriteData[5] << WriteData[5].DB_MAX_OUTPUT_PORT_TYPE
WriteData[6] << WriteData[6].DB_MAX_OUTPUT_PORT_TYPE
WriteData[7] << WriteData[7].DB_MAX_OUTPUT_PORT_TYPE
WriteData[8] << WriteData[8].DB_MAX_OUTPUT_PORT_TYPE
WriteData[9] << WriteData[9].DB_MAX_OUTPUT_PORT_TYPE
WriteData[10] << WriteData[10].DB_MAX_OUTPUT_PORT_TYPE
WriteData[11] << WriteData[11].DB_MAX_OUTPUT_PORT_TYPE
WriteData[12] << WriteData[12].DB_MAX_OUTPUT_PORT_TYPE
WriteData[13] << WriteData[13].DB_MAX_OUTPUT_PORT_TYPE
WriteData[14] << WriteData[14].DB_MAX_OUTPUT_PORT_TYPE
WriteData[15] << WriteData[15].DB_MAX_OUTPUT_PORT_TYPE
WriteData[16] << WriteData[16].DB_MAX_OUTPUT_PORT_TYPE
WriteData[17] << WriteData[17].DB_MAX_OUTPUT_PORT_TYPE
WriteData[18] << WriteData[18].DB_MAX_OUTPUT_PORT_TYPE
WriteData[19] << WriteData[19].DB_MAX_OUTPUT_PORT_TYPE
WriteData[20] << WriteData[20].DB_MAX_OUTPUT_PORT_TYPE
WriteData[21] << WriteData[21].DB_MAX_OUTPUT_PORT_TYPE
WriteData[22] << WriteData[22].DB_MAX_OUTPUT_PORT_TYPE
WriteData[23] << WriteData[23].DB_MAX_OUTPUT_PORT_TYPE
WriteData[24] << WriteData[24].DB_MAX_OUTPUT_PORT_TYPE
WriteData[25] << WriteData[25].DB_MAX_OUTPUT_PORT_TYPE
WriteData[26] << WriteData[26].DB_MAX_OUTPUT_PORT_TYPE
WriteData[27] << WriteData[27].DB_MAX_OUTPUT_PORT_TYPE
WriteData[28] << WriteData[28].DB_MAX_OUTPUT_PORT_TYPE
WriteData[29] << WriteData[29].DB_MAX_OUTPUT_PORT_TYPE
WriteData[30] << WriteData[30].DB_MAX_OUTPUT_PORT_TYPE
WriteData[31] << WriteData[31].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[0] << DataAdr[0].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[1] << DataAdr[1].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[2] << DataAdr[2].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[3] << DataAdr[3].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[4] << DataAdr[4].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[5] << DataAdr[5].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[6] << DataAdr[6].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[7] << DataAdr[7].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[8] << DataAdr[8].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[9] << DataAdr[9].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[10] << DataAdr[10].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[11] << DataAdr[11].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[12] << DataAdr[12].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[13] << DataAdr[13].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[14] << DataAdr[14].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[15] << DataAdr[15].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[16] << DataAdr[16].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[17] << DataAdr[17].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[18] << DataAdr[18].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[19] << DataAdr[19].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[20] << DataAdr[20].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[21] << DataAdr[21].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[22] << DataAdr[22].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[23] << DataAdr[23].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[24] << DataAdr[24].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[25] << DataAdr[25].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[26] << DataAdr[26].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[27] << DataAdr[27].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[28] << DataAdr[28].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[29] << DataAdr[29].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[30] << DataAdr[30].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[31] << DataAdr[31].DB_MAX_OUTPUT_PORT_TYPE
MemWrite << MemWrite.DB_MAX_OUTPUT_PORT_TYPE
PC_from_arm[0] << arm:arm_processor.PC
PC_from_arm[1] << arm:arm_processor.PC
PC_from_arm[2] << PC_from_arm[2].DB_MAX_OUTPUT_PORT_TYPE
PC_from_arm[3] << PC_from_arm[3].DB_MAX_OUTPUT_PORT_TYPE
PC_from_arm[4] << PC_from_arm[4].DB_MAX_OUTPUT_PORT_TYPE
PC_from_arm[5] << PC_from_arm[5].DB_MAX_OUTPUT_PORT_TYPE
PC_from_arm[6] << PC_from_arm[6].DB_MAX_OUTPUT_PORT_TYPE
PC_from_arm[7] << PC_from_arm[7].DB_MAX_OUTPUT_PORT_TYPE
PC_from_arm[8] << PC_from_arm[8].DB_MAX_OUTPUT_PORT_TYPE
PC_from_arm[9] << PC_from_arm[9].DB_MAX_OUTPUT_PORT_TYPE
PC_from_arm[10] << arm:arm_processor.PC
PC_from_arm[11] << arm:arm_processor.PC
PC_from_arm[12] << arm:arm_processor.PC
PC_from_arm[13] << arm:arm_processor.PC
PC_from_arm[14] << arm:arm_processor.PC
PC_from_arm[15] << arm:arm_processor.PC
PC_from_arm[16] << arm:arm_processor.PC
PC_from_arm[17] << arm:arm_processor.PC
PC_from_arm[18] << arm:arm_processor.PC
PC_from_arm[19] << arm:arm_processor.PC
PC_from_arm[20] << arm:arm_processor.PC
PC_from_arm[21] << arm:arm_processor.PC
PC_from_arm[22] << arm:arm_processor.PC
PC_from_arm[23] << arm:arm_processor.PC
PC_from_arm[24] << arm:arm_processor.PC
PC_from_arm[25] << arm:arm_processor.PC
PC_from_arm[26] << arm:arm_processor.PC
PC_from_arm[27] << arm:arm_processor.PC
PC_from_arm[28] << arm:arm_processor.PC
PC_from_arm[29] << arm:arm_processor.PC
PC_from_arm[30] << arm:arm_processor.PC
PC_from_arm[31] << arm:arm_processor.PC


|computer_top|arm:arm_processor
clk => clk.IN2
reset => reset.IN2
Instr[0] => Instr[0].IN2
Instr[1] => Instr[1].IN2
Instr[2] => Instr[2].IN2
Instr[3] => Instr[3].IN2
Instr[4] => Instr[4].IN2
Instr[5] => Instr[5].IN2
Instr[6] => Instr[6].IN2
Instr[7] => Instr[7].IN2
Instr[8] => Instr[8].IN2
Instr[9] => Instr[9].IN2
Instr[10] => Instr[10].IN2
Instr[11] => Instr[11].IN2
Instr[12] => Instr[12].IN2
Instr[13] => Instr[13].IN2
Instr[14] => Instr[14].IN2
Instr[15] => Instr[15].IN2
Instr[16] => Instr[16].IN2
Instr[17] => Instr[17].IN2
Instr[18] => Instr[18].IN2
Instr[19] => Instr[19].IN2
Instr[20] => Instr[20].IN2
Instr[21] => Instr[21].IN2
Instr[22] => Instr[22].IN2
Instr[23] => Instr[23].IN2
Instr[24] => Instr[24].IN2
Instr[25] => Instr[25].IN2
Instr[26] => Instr[26].IN2
Instr[27] => Instr[27].IN2
Instr[28] => Instr[28].IN3
Instr[29] => Instr[29].IN3
Instr[30] => Instr[30].IN3
Instr[31] => Instr[31].IN3
ReadData[0] <= datapath:processor.ReadData
ReadData[1] <= datapath:processor.ReadData
ReadData[2] <= datapath:processor.ReadData
ReadData[3] <= datapath:processor.ReadData
ReadData[4] <= datapath:processor.ReadData
ReadData[5] <= datapath:processor.ReadData
ReadData[6] <= datapath:processor.ReadData
ReadData[7] <= datapath:processor.ReadData
ReadData[8] <= datapath:processor.ReadData
ReadData[9] <= datapath:processor.ReadData
ReadData[10] <= datapath:processor.ReadData
ReadData[11] <= datapath:processor.ReadData
ReadData[12] <= datapath:processor.ReadData
ReadData[13] <= datapath:processor.ReadData
ReadData[14] <= datapath:processor.ReadData
ReadData[15] <= datapath:processor.ReadData
ReadData[16] <= datapath:processor.ReadData
ReadData[17] <= datapath:processor.ReadData
ReadData[18] <= datapath:processor.ReadData
ReadData[19] <= datapath:processor.ReadData
ReadData[20] <= datapath:processor.ReadData
ReadData[21] <= datapath:processor.ReadData
ReadData[22] <= datapath:processor.ReadData
ReadData[23] <= datapath:processor.ReadData
ReadData[24] <= datapath:processor.ReadData
ReadData[25] <= datapath:processor.ReadData
ReadData[26] <= datapath:processor.ReadData
ReadData[27] <= datapath:processor.ReadData
ReadData[28] <= datapath:processor.ReadData
ReadData[29] <= datapath:processor.ReadData
ReadData[30] <= datapath:processor.ReadData
ReadData[31] <= datapath:processor.ReadData
WriteData[0] <= datapath:processor.WriteData
WriteData[1] <= datapath:processor.WriteData
WriteData[2] <= datapath:processor.WriteData
WriteData[3] <= datapath:processor.WriteData
WriteData[4] <= datapath:processor.WriteData
WriteData[5] <= datapath:processor.WriteData
WriteData[6] <= datapath:processor.WriteData
WriteData[7] <= datapath:processor.WriteData
WriteData[8] <= datapath:processor.WriteData
WriteData[9] <= datapath:processor.WriteData
WriteData[10] <= datapath:processor.WriteData
WriteData[11] <= datapath:processor.WriteData
WriteData[12] <= datapath:processor.WriteData
WriteData[13] <= datapath:processor.WriteData
WriteData[14] <= datapath:processor.WriteData
WriteData[15] <= datapath:processor.WriteData
WriteData[16] <= datapath:processor.WriteData
WriteData[17] <= datapath:processor.WriteData
WriteData[18] <= datapath:processor.WriteData
WriteData[19] <= datapath:processor.WriteData
WriteData[20] <= datapath:processor.WriteData
WriteData[21] <= datapath:processor.WriteData
WriteData[22] <= datapath:processor.WriteData
WriteData[23] <= datapath:processor.WriteData
WriteData[24] <= datapath:processor.WriteData
WriteData[25] <= datapath:processor.WriteData
WriteData[26] <= datapath:processor.WriteData
WriteData[27] <= datapath:processor.WriteData
WriteData[28] <= datapath:processor.WriteData
WriteData[29] <= datapath:processor.WriteData
WriteData[30] <= datapath:processor.WriteData
WriteData[31] <= datapath:processor.WriteData
DataAdr[0] <= <GND>
DataAdr[1] <= <GND>
DataAdr[2] <= <GND>
DataAdr[3] <= <GND>
DataAdr[4] <= <GND>
DataAdr[5] <= <GND>
DataAdr[6] <= <GND>
DataAdr[7] <= <GND>
DataAdr[8] <= <GND>
DataAdr[9] <= <GND>
DataAdr[10] <= <GND>
DataAdr[11] <= <GND>
DataAdr[12] <= <GND>
DataAdr[13] <= <GND>
DataAdr[14] <= <GND>
DataAdr[15] <= <GND>
DataAdr[16] <= <GND>
DataAdr[17] <= <GND>
DataAdr[18] <= <GND>
DataAdr[19] <= <GND>
DataAdr[20] <= <GND>
DataAdr[21] <= <GND>
DataAdr[22] <= <GND>
DataAdr[23] <= <GND>
DataAdr[24] <= <GND>
DataAdr[25] <= <GND>
DataAdr[26] <= <GND>
DataAdr[27] <= <GND>
DataAdr[28] <= <GND>
DataAdr[29] <= <GND>
DataAdr[30] <= <GND>
DataAdr[31] <= <GND>
MemWrite <= condlogic:control_unit.MemWrite
PC[0] <= datapath:processor.PC
PC[1] <= datapath:processor.PC
PC[2] <= datapath:processor.PC
PC[3] <= datapath:processor.PC
PC[4] <= datapath:processor.PC
PC[5] <= datapath:processor.PC
PC[6] <= datapath:processor.PC
PC[7] <= datapath:processor.PC
PC[8] <= datapath:processor.PC
PC[9] <= datapath:processor.PC
PC[10] <= datapath:processor.PC
PC[11] <= datapath:processor.PC
PC[12] <= datapath:processor.PC
PC[13] <= datapath:processor.PC
PC[14] <= datapath:processor.PC
PC[15] <= datapath:processor.PC
PC[16] <= datapath:processor.PC
PC[17] <= datapath:processor.PC
PC[18] <= datapath:processor.PC
PC[19] <= datapath:processor.PC
PC[20] <= datapath:processor.PC
PC[21] <= datapath:processor.PC
PC[22] <= datapath:processor.PC
PC[23] <= datapath:processor.PC
PC[24] <= datapath:processor.PC
PC[25] <= datapath:processor.PC
PC[26] <= datapath:processor.PC
PC[27] <= datapath:processor.PC
PC[28] <= datapath:processor.PC
PC[29] <= datapath:processor.PC
PC[30] <= datapath:processor.PC
PC[31] <= datapath:processor.PC


|computer_top|arm:arm_processor|datapath:processor
clk => clk.IN2
reset => reset.IN2
Stall => _.IN1
Stall => comb.IN0
RegSrc[0] => RegSrc[0].IN1
RegSrc[1] => RegSrc[1].IN1
ImmSrc[0] => ImmSrc[0].IN1
ImmSrc[1] => ImmSrc[1].IN1
RegWrite => comb.IN1
ALUSrc => ALUSrc.IN1
ALUControl[0] => ALUControl[0].IN1
ALUControl[1] => ALUControl[1].IN1
ALUControl[2] => ALUControl[2].IN1
MemtoReg => MemtoReg.IN1
PCSrc => PCSrc.IN1
PCS_ALU_SrcA => PCS_ALU_SrcA.IN1
ALUFlags[0] <= alu:alu.ALUFlags
ALUFlags[1] <= alu:alu.ALUFlags
ALUFlags[2] <= alu:alu.ALUFlags
ALUFlags[3] <= alu:alu.ALUFlags
PC[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
PC[16] <= PC[16].DB_MAX_OUTPUT_PORT_TYPE
PC[17] <= PC[17].DB_MAX_OUTPUT_PORT_TYPE
PC[18] <= PC[18].DB_MAX_OUTPUT_PORT_TYPE
PC[19] <= PC[19].DB_MAX_OUTPUT_PORT_TYPE
PC[20] <= PC[20].DB_MAX_OUTPUT_PORT_TYPE
PC[21] <= PC[21].DB_MAX_OUTPUT_PORT_TYPE
PC[22] <= PC[22].DB_MAX_OUTPUT_PORT_TYPE
PC[23] <= PC[23].DB_MAX_OUTPUT_PORT_TYPE
PC[24] <= PC[24].DB_MAX_OUTPUT_PORT_TYPE
PC[25] <= PC[25].DB_MAX_OUTPUT_PORT_TYPE
PC[26] <= PC[26].DB_MAX_OUTPUT_PORT_TYPE
PC[27] <= PC[27].DB_MAX_OUTPUT_PORT_TYPE
PC[28] <= PC[28].DB_MAX_OUTPUT_PORT_TYPE
PC[29] <= PC[29].DB_MAX_OUTPUT_PORT_TYPE
PC[30] <= PC[30].DB_MAX_OUTPUT_PORT_TYPE
PC[31] <= PC[31].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[0] <= ALUResult[0].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[1] <= ALUResult[1].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[2] <= ALUResult[2].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[3] <= ALUResult[3].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[4] <= ALUResult[4].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[5] <= ALUResult[5].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[6] <= ALUResult[6].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[7] <= ALUResult[7].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[8] <= ALUResult[8].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[9] <= ALUResult[9].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[10] <= ALUResult[10].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[11] <= ALUResult[11].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[12] <= ALUResult[12].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[13] <= ALUResult[13].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[14] <= ALUResult[14].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[15] <= ALUResult[15].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[16] <= ALUResult[16].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[17] <= ALUResult[17].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[18] <= ALUResult[18].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[19] <= ALUResult[19].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[20] <= ALUResult[20].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[21] <= ALUResult[21].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[22] <= ALUResult[22].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[23] <= ALUResult[23].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[24] <= ALUResult[24].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[25] <= ALUResult[25].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[26] <= ALUResult[26].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[27] <= ALUResult[27].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[28] <= ALUResult[28].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[29] <= ALUResult[29].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[30] <= ALUResult[30].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[31] <= ALUResult[31].DB_MAX_OUTPUT_PORT_TYPE
WriteData[0] <= WriteData[0].DB_MAX_OUTPUT_PORT_TYPE
WriteData[1] <= WriteData[1].DB_MAX_OUTPUT_PORT_TYPE
WriteData[2] <= WriteData[2].DB_MAX_OUTPUT_PORT_TYPE
WriteData[3] <= WriteData[3].DB_MAX_OUTPUT_PORT_TYPE
WriteData[4] <= WriteData[4].DB_MAX_OUTPUT_PORT_TYPE
WriteData[5] <= WriteData[5].DB_MAX_OUTPUT_PORT_TYPE
WriteData[6] <= WriteData[6].DB_MAX_OUTPUT_PORT_TYPE
WriteData[7] <= WriteData[7].DB_MAX_OUTPUT_PORT_TYPE
WriteData[8] <= WriteData[8].DB_MAX_OUTPUT_PORT_TYPE
WriteData[9] <= WriteData[9].DB_MAX_OUTPUT_PORT_TYPE
WriteData[10] <= WriteData[10].DB_MAX_OUTPUT_PORT_TYPE
WriteData[11] <= WriteData[11].DB_MAX_OUTPUT_PORT_TYPE
WriteData[12] <= WriteData[12].DB_MAX_OUTPUT_PORT_TYPE
WriteData[13] <= WriteData[13].DB_MAX_OUTPUT_PORT_TYPE
WriteData[14] <= WriteData[14].DB_MAX_OUTPUT_PORT_TYPE
WriteData[15] <= WriteData[15].DB_MAX_OUTPUT_PORT_TYPE
WriteData[16] <= WriteData[16].DB_MAX_OUTPUT_PORT_TYPE
WriteData[17] <= WriteData[17].DB_MAX_OUTPUT_PORT_TYPE
WriteData[18] <= WriteData[18].DB_MAX_OUTPUT_PORT_TYPE
WriteData[19] <= WriteData[19].DB_MAX_OUTPUT_PORT_TYPE
WriteData[20] <= WriteData[20].DB_MAX_OUTPUT_PORT_TYPE
WriteData[21] <= WriteData[21].DB_MAX_OUTPUT_PORT_TYPE
WriteData[22] <= WriteData[22].DB_MAX_OUTPUT_PORT_TYPE
WriteData[23] <= WriteData[23].DB_MAX_OUTPUT_PORT_TYPE
WriteData[24] <= WriteData[24].DB_MAX_OUTPUT_PORT_TYPE
WriteData[25] <= WriteData[25].DB_MAX_OUTPUT_PORT_TYPE
WriteData[26] <= WriteData[26].DB_MAX_OUTPUT_PORT_TYPE
WriteData[27] <= WriteData[27].DB_MAX_OUTPUT_PORT_TYPE
WriteData[28] <= WriteData[28].DB_MAX_OUTPUT_PORT_TYPE
WriteData[29] <= WriteData[29].DB_MAX_OUTPUT_PORT_TYPE
WriteData[30] <= WriteData[30].DB_MAX_OUTPUT_PORT_TYPE
WriteData[31] <= WriteData[31].DB_MAX_OUTPUT_PORT_TYPE
Instr[0] => Instr[0].IN2
Instr[1] => Instr[1].IN2
Instr[2] => Instr[2].IN2
Instr[3] => Instr[3].IN2
Instr[4] => Instr[4].IN1
Instr[5] => Instr[5].IN1
Instr[6] => Instr[6].IN1
Instr[7] => Instr[7].IN1
Instr[8] => Instr[8].IN1
Instr[9] => Instr[9].IN1
Instr[10] => Instr[10].IN1
Instr[11] => Instr[11].IN1
Instr[12] => Instr[12].IN3
Instr[13] => Instr[13].IN3
Instr[14] => Instr[14].IN3
Instr[15] => Instr[15].IN3
Instr[16] => Instr[16].IN2
Instr[17] => Instr[17].IN2
Instr[18] => Instr[18].IN2
Instr[19] => Instr[19].IN2
Instr[20] => Instr[20].IN1
Instr[21] => Instr[21].IN1
Instr[22] => Instr[22].IN1
Instr[23] => Instr[23].IN1
Instr[24] => ~NO_FANOUT~
Instr[25] => ~NO_FANOUT~
Instr[26] => ~NO_FANOUT~
Instr[27] => ~NO_FANOUT~
Instr[28] => ~NO_FANOUT~
Instr[29] => ~NO_FANOUT~
Instr[30] => ~NO_FANOUT~
Instr[31] => ~NO_FANOUT~
ReadData[0] => ReadData[0].IN1
ReadData[1] => ReadData[1].IN1
ReadData[2] => ReadData[2].IN1
ReadData[3] => ReadData[3].IN1
ReadData[4] => ReadData[4].IN1
ReadData[5] => ReadData[5].IN1
ReadData[6] => ReadData[6].IN1
ReadData[7] => ReadData[7].IN1
ReadData[8] => ReadData[8].IN1
ReadData[9] => ReadData[9].IN1
ReadData[10] => ReadData[10].IN1
ReadData[11] => ReadData[11].IN1
ReadData[12] => ReadData[12].IN1
ReadData[13] => ReadData[13].IN1
ReadData[14] => ReadData[14].IN1
ReadData[15] => ReadData[15].IN1
ReadData[16] => ReadData[16].IN1
ReadData[17] => ReadData[17].IN1
ReadData[18] => ReadData[18].IN1
ReadData[19] => ReadData[19].IN1
ReadData[20] => ReadData[20].IN1
ReadData[21] => ReadData[21].IN1
ReadData[22] => ReadData[22].IN1
ReadData[23] => ReadData[23].IN1
ReadData[24] => ReadData[24].IN1
ReadData[25] => ReadData[25].IN1
ReadData[26] => ReadData[26].IN1
ReadData[27] => ReadData[27].IN1
ReadData[28] => ReadData[28].IN1
ReadData[29] => ReadData[29].IN1
ReadData[30] => ReadData[30].IN1
ReadData[31] => ReadData[31].IN1


|computer_top|arm:arm_processor|datapath:processor|flopenr:pcreg
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
en => q[31]~reg0.ENA
en => q[30]~reg0.ENA
en => q[29]~reg0.ENA
en => q[28]~reg0.ENA
en => q[27]~reg0.ENA
en => q[26]~reg0.ENA
en => q[25]~reg0.ENA
en => q[24]~reg0.ENA
en => q[23]~reg0.ENA
en => q[22]~reg0.ENA
en => q[21]~reg0.ENA
en => q[20]~reg0.ENA
en => q[19]~reg0.ENA
en => q[18]~reg0.ENA
en => q[17]~reg0.ENA
en => q[16]~reg0.ENA
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer_top|arm:arm_processor|datapath:processor|adder:pcadd1
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|computer_top|arm:arm_processor|datapath:processor|adder:pcadd2
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|computer_top|arm:arm_processor|datapath:processor|mux2:pcmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|computer_top|arm:arm_processor|datapath:processor|mux2:ra1mux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE


|computer_top|arm:arm_processor|datapath:processor|mux2:ra2mux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE


|computer_top|arm:arm_processor|datapath:processor|regfile:rf
clk => rf[0][0].CLK
clk => rf[0][1].CLK
clk => rf[0][2].CLK
clk => rf[0][3].CLK
clk => rf[0][4].CLK
clk => rf[0][5].CLK
clk => rf[0][6].CLK
clk => rf[0][7].CLK
clk => rf[0][8].CLK
clk => rf[0][9].CLK
clk => rf[0][10].CLK
clk => rf[0][11].CLK
clk => rf[0][12].CLK
clk => rf[0][13].CLK
clk => rf[0][14].CLK
clk => rf[0][15].CLK
clk => rf[0][16].CLK
clk => rf[0][17].CLK
clk => rf[0][18].CLK
clk => rf[0][19].CLK
clk => rf[0][20].CLK
clk => rf[0][21].CLK
clk => rf[0][22].CLK
clk => rf[0][23].CLK
clk => rf[0][24].CLK
clk => rf[0][25].CLK
clk => rf[0][26].CLK
clk => rf[0][27].CLK
clk => rf[0][28].CLK
clk => rf[0][29].CLK
clk => rf[0][30].CLK
clk => rf[0][31].CLK
clk => rf[1][0].CLK
clk => rf[1][1].CLK
clk => rf[1][2].CLK
clk => rf[1][3].CLK
clk => rf[1][4].CLK
clk => rf[1][5].CLK
clk => rf[1][6].CLK
clk => rf[1][7].CLK
clk => rf[1][8].CLK
clk => rf[1][9].CLK
clk => rf[1][10].CLK
clk => rf[1][11].CLK
clk => rf[1][12].CLK
clk => rf[1][13].CLK
clk => rf[1][14].CLK
clk => rf[1][15].CLK
clk => rf[1][16].CLK
clk => rf[1][17].CLK
clk => rf[1][18].CLK
clk => rf[1][19].CLK
clk => rf[1][20].CLK
clk => rf[1][21].CLK
clk => rf[1][22].CLK
clk => rf[1][23].CLK
clk => rf[1][24].CLK
clk => rf[1][25].CLK
clk => rf[1][26].CLK
clk => rf[1][27].CLK
clk => rf[1][28].CLK
clk => rf[1][29].CLK
clk => rf[1][30].CLK
clk => rf[1][31].CLK
clk => rf[2][0].CLK
clk => rf[2][1].CLK
clk => rf[2][2].CLK
clk => rf[2][3].CLK
clk => rf[2][4].CLK
clk => rf[2][5].CLK
clk => rf[2][6].CLK
clk => rf[2][7].CLK
clk => rf[2][8].CLK
clk => rf[2][9].CLK
clk => rf[2][10].CLK
clk => rf[2][11].CLK
clk => rf[2][12].CLK
clk => rf[2][13].CLK
clk => rf[2][14].CLK
clk => rf[2][15].CLK
clk => rf[2][16].CLK
clk => rf[2][17].CLK
clk => rf[2][18].CLK
clk => rf[2][19].CLK
clk => rf[2][20].CLK
clk => rf[2][21].CLK
clk => rf[2][22].CLK
clk => rf[2][23].CLK
clk => rf[2][24].CLK
clk => rf[2][25].CLK
clk => rf[2][26].CLK
clk => rf[2][27].CLK
clk => rf[2][28].CLK
clk => rf[2][29].CLK
clk => rf[2][30].CLK
clk => rf[2][31].CLK
clk => rf[3][0].CLK
clk => rf[3][1].CLK
clk => rf[3][2].CLK
clk => rf[3][3].CLK
clk => rf[3][4].CLK
clk => rf[3][5].CLK
clk => rf[3][6].CLK
clk => rf[3][7].CLK
clk => rf[3][8].CLK
clk => rf[3][9].CLK
clk => rf[3][10].CLK
clk => rf[3][11].CLK
clk => rf[3][12].CLK
clk => rf[3][13].CLK
clk => rf[3][14].CLK
clk => rf[3][15].CLK
clk => rf[3][16].CLK
clk => rf[3][17].CLK
clk => rf[3][18].CLK
clk => rf[3][19].CLK
clk => rf[3][20].CLK
clk => rf[3][21].CLK
clk => rf[3][22].CLK
clk => rf[3][23].CLK
clk => rf[3][24].CLK
clk => rf[3][25].CLK
clk => rf[3][26].CLK
clk => rf[3][27].CLK
clk => rf[3][28].CLK
clk => rf[3][29].CLK
clk => rf[3][30].CLK
clk => rf[3][31].CLK
clk => rf[4][0].CLK
clk => rf[4][1].CLK
clk => rf[4][2].CLK
clk => rf[4][3].CLK
clk => rf[4][4].CLK
clk => rf[4][5].CLK
clk => rf[4][6].CLK
clk => rf[4][7].CLK
clk => rf[4][8].CLK
clk => rf[4][9].CLK
clk => rf[4][10].CLK
clk => rf[4][11].CLK
clk => rf[4][12].CLK
clk => rf[4][13].CLK
clk => rf[4][14].CLK
clk => rf[4][15].CLK
clk => rf[4][16].CLK
clk => rf[4][17].CLK
clk => rf[4][18].CLK
clk => rf[4][19].CLK
clk => rf[4][20].CLK
clk => rf[4][21].CLK
clk => rf[4][22].CLK
clk => rf[4][23].CLK
clk => rf[4][24].CLK
clk => rf[4][25].CLK
clk => rf[4][26].CLK
clk => rf[4][27].CLK
clk => rf[4][28].CLK
clk => rf[4][29].CLK
clk => rf[4][30].CLK
clk => rf[4][31].CLK
clk => rf[5][0].CLK
clk => rf[5][1].CLK
clk => rf[5][2].CLK
clk => rf[5][3].CLK
clk => rf[5][4].CLK
clk => rf[5][5].CLK
clk => rf[5][6].CLK
clk => rf[5][7].CLK
clk => rf[5][8].CLK
clk => rf[5][9].CLK
clk => rf[5][10].CLK
clk => rf[5][11].CLK
clk => rf[5][12].CLK
clk => rf[5][13].CLK
clk => rf[5][14].CLK
clk => rf[5][15].CLK
clk => rf[5][16].CLK
clk => rf[5][17].CLK
clk => rf[5][18].CLK
clk => rf[5][19].CLK
clk => rf[5][20].CLK
clk => rf[5][21].CLK
clk => rf[5][22].CLK
clk => rf[5][23].CLK
clk => rf[5][24].CLK
clk => rf[5][25].CLK
clk => rf[5][26].CLK
clk => rf[5][27].CLK
clk => rf[5][28].CLK
clk => rf[5][29].CLK
clk => rf[5][30].CLK
clk => rf[5][31].CLK
clk => rf[6][0].CLK
clk => rf[6][1].CLK
clk => rf[6][2].CLK
clk => rf[6][3].CLK
clk => rf[6][4].CLK
clk => rf[6][5].CLK
clk => rf[6][6].CLK
clk => rf[6][7].CLK
clk => rf[6][8].CLK
clk => rf[6][9].CLK
clk => rf[6][10].CLK
clk => rf[6][11].CLK
clk => rf[6][12].CLK
clk => rf[6][13].CLK
clk => rf[6][14].CLK
clk => rf[6][15].CLK
clk => rf[6][16].CLK
clk => rf[6][17].CLK
clk => rf[6][18].CLK
clk => rf[6][19].CLK
clk => rf[6][20].CLK
clk => rf[6][21].CLK
clk => rf[6][22].CLK
clk => rf[6][23].CLK
clk => rf[6][24].CLK
clk => rf[6][25].CLK
clk => rf[6][26].CLK
clk => rf[6][27].CLK
clk => rf[6][28].CLK
clk => rf[6][29].CLK
clk => rf[6][30].CLK
clk => rf[6][31].CLK
clk => rf[7][0].CLK
clk => rf[7][1].CLK
clk => rf[7][2].CLK
clk => rf[7][3].CLK
clk => rf[7][4].CLK
clk => rf[7][5].CLK
clk => rf[7][6].CLK
clk => rf[7][7].CLK
clk => rf[7][8].CLK
clk => rf[7][9].CLK
clk => rf[7][10].CLK
clk => rf[7][11].CLK
clk => rf[7][12].CLK
clk => rf[7][13].CLK
clk => rf[7][14].CLK
clk => rf[7][15].CLK
clk => rf[7][16].CLK
clk => rf[7][17].CLK
clk => rf[7][18].CLK
clk => rf[7][19].CLK
clk => rf[7][20].CLK
clk => rf[7][21].CLK
clk => rf[7][22].CLK
clk => rf[7][23].CLK
clk => rf[7][24].CLK
clk => rf[7][25].CLK
clk => rf[7][26].CLK
clk => rf[7][27].CLK
clk => rf[7][28].CLK
clk => rf[7][29].CLK
clk => rf[7][30].CLK
clk => rf[7][31].CLK
clk => rf[8][0].CLK
clk => rf[8][1].CLK
clk => rf[8][2].CLK
clk => rf[8][3].CLK
clk => rf[8][4].CLK
clk => rf[8][5].CLK
clk => rf[8][6].CLK
clk => rf[8][7].CLK
clk => rf[8][8].CLK
clk => rf[8][9].CLK
clk => rf[8][10].CLK
clk => rf[8][11].CLK
clk => rf[8][12].CLK
clk => rf[8][13].CLK
clk => rf[8][14].CLK
clk => rf[8][15].CLK
clk => rf[8][16].CLK
clk => rf[8][17].CLK
clk => rf[8][18].CLK
clk => rf[8][19].CLK
clk => rf[8][20].CLK
clk => rf[8][21].CLK
clk => rf[8][22].CLK
clk => rf[8][23].CLK
clk => rf[8][24].CLK
clk => rf[8][25].CLK
clk => rf[8][26].CLK
clk => rf[8][27].CLK
clk => rf[8][28].CLK
clk => rf[8][29].CLK
clk => rf[8][30].CLK
clk => rf[8][31].CLK
clk => rf[9][0].CLK
clk => rf[9][1].CLK
clk => rf[9][2].CLK
clk => rf[9][3].CLK
clk => rf[9][4].CLK
clk => rf[9][5].CLK
clk => rf[9][6].CLK
clk => rf[9][7].CLK
clk => rf[9][8].CLK
clk => rf[9][9].CLK
clk => rf[9][10].CLK
clk => rf[9][11].CLK
clk => rf[9][12].CLK
clk => rf[9][13].CLK
clk => rf[9][14].CLK
clk => rf[9][15].CLK
clk => rf[9][16].CLK
clk => rf[9][17].CLK
clk => rf[9][18].CLK
clk => rf[9][19].CLK
clk => rf[9][20].CLK
clk => rf[9][21].CLK
clk => rf[9][22].CLK
clk => rf[9][23].CLK
clk => rf[9][24].CLK
clk => rf[9][25].CLK
clk => rf[9][26].CLK
clk => rf[9][27].CLK
clk => rf[9][28].CLK
clk => rf[9][29].CLK
clk => rf[9][30].CLK
clk => rf[9][31].CLK
clk => rf[10][0].CLK
clk => rf[10][1].CLK
clk => rf[10][2].CLK
clk => rf[10][3].CLK
clk => rf[10][4].CLK
clk => rf[10][5].CLK
clk => rf[10][6].CLK
clk => rf[10][7].CLK
clk => rf[10][8].CLK
clk => rf[10][9].CLK
clk => rf[10][10].CLK
clk => rf[10][11].CLK
clk => rf[10][12].CLK
clk => rf[10][13].CLK
clk => rf[10][14].CLK
clk => rf[10][15].CLK
clk => rf[10][16].CLK
clk => rf[10][17].CLK
clk => rf[10][18].CLK
clk => rf[10][19].CLK
clk => rf[10][20].CLK
clk => rf[10][21].CLK
clk => rf[10][22].CLK
clk => rf[10][23].CLK
clk => rf[10][24].CLK
clk => rf[10][25].CLK
clk => rf[10][26].CLK
clk => rf[10][27].CLK
clk => rf[10][28].CLK
clk => rf[10][29].CLK
clk => rf[10][30].CLK
clk => rf[10][31].CLK
clk => rf[11][0].CLK
clk => rf[11][1].CLK
clk => rf[11][2].CLK
clk => rf[11][3].CLK
clk => rf[11][4].CLK
clk => rf[11][5].CLK
clk => rf[11][6].CLK
clk => rf[11][7].CLK
clk => rf[11][8].CLK
clk => rf[11][9].CLK
clk => rf[11][10].CLK
clk => rf[11][11].CLK
clk => rf[11][12].CLK
clk => rf[11][13].CLK
clk => rf[11][14].CLK
clk => rf[11][15].CLK
clk => rf[11][16].CLK
clk => rf[11][17].CLK
clk => rf[11][18].CLK
clk => rf[11][19].CLK
clk => rf[11][20].CLK
clk => rf[11][21].CLK
clk => rf[11][22].CLK
clk => rf[11][23].CLK
clk => rf[11][24].CLK
clk => rf[11][25].CLK
clk => rf[11][26].CLK
clk => rf[11][27].CLK
clk => rf[11][28].CLK
clk => rf[11][29].CLK
clk => rf[11][30].CLK
clk => rf[11][31].CLK
clk => rf[12][0].CLK
clk => rf[12][1].CLK
clk => rf[12][2].CLK
clk => rf[12][3].CLK
clk => rf[12][4].CLK
clk => rf[12][5].CLK
clk => rf[12][6].CLK
clk => rf[12][7].CLK
clk => rf[12][8].CLK
clk => rf[12][9].CLK
clk => rf[12][10].CLK
clk => rf[12][11].CLK
clk => rf[12][12].CLK
clk => rf[12][13].CLK
clk => rf[12][14].CLK
clk => rf[12][15].CLK
clk => rf[12][16].CLK
clk => rf[12][17].CLK
clk => rf[12][18].CLK
clk => rf[12][19].CLK
clk => rf[12][20].CLK
clk => rf[12][21].CLK
clk => rf[12][22].CLK
clk => rf[12][23].CLK
clk => rf[12][24].CLK
clk => rf[12][25].CLK
clk => rf[12][26].CLK
clk => rf[12][27].CLK
clk => rf[12][28].CLK
clk => rf[12][29].CLK
clk => rf[12][30].CLK
clk => rf[12][31].CLK
clk => rf[13][0].CLK
clk => rf[13][1].CLK
clk => rf[13][2].CLK
clk => rf[13][3].CLK
clk => rf[13][4].CLK
clk => rf[13][5].CLK
clk => rf[13][6].CLK
clk => rf[13][7].CLK
clk => rf[13][8].CLK
clk => rf[13][9].CLK
clk => rf[13][10].CLK
clk => rf[13][11].CLK
clk => rf[13][12].CLK
clk => rf[13][13].CLK
clk => rf[13][14].CLK
clk => rf[13][15].CLK
clk => rf[13][16].CLK
clk => rf[13][17].CLK
clk => rf[13][18].CLK
clk => rf[13][19].CLK
clk => rf[13][20].CLK
clk => rf[13][21].CLK
clk => rf[13][22].CLK
clk => rf[13][23].CLK
clk => rf[13][24].CLK
clk => rf[13][25].CLK
clk => rf[13][26].CLK
clk => rf[13][27].CLK
clk => rf[13][28].CLK
clk => rf[13][29].CLK
clk => rf[13][30].CLK
clk => rf[13][31].CLK
clk => rf[14][0].CLK
clk => rf[14][1].CLK
clk => rf[14][2].CLK
clk => rf[14][3].CLK
clk => rf[14][4].CLK
clk => rf[14][5].CLK
clk => rf[14][6].CLK
clk => rf[14][7].CLK
clk => rf[14][8].CLK
clk => rf[14][9].CLK
clk => rf[14][10].CLK
clk => rf[14][11].CLK
clk => rf[14][12].CLK
clk => rf[14][13].CLK
clk => rf[14][14].CLK
clk => rf[14][15].CLK
clk => rf[14][16].CLK
clk => rf[14][17].CLK
clk => rf[14][18].CLK
clk => rf[14][19].CLK
clk => rf[14][20].CLK
clk => rf[14][21].CLK
clk => rf[14][22].CLK
clk => rf[14][23].CLK
clk => rf[14][24].CLK
clk => rf[14][25].CLK
clk => rf[14][26].CLK
clk => rf[14][27].CLK
clk => rf[14][28].CLK
clk => rf[14][29].CLK
clk => rf[14][30].CLK
clk => rf[14][31].CLK
reset => rf[0][0].ACLR
reset => rf[0][1].ACLR
reset => rf[0][2].ACLR
reset => rf[0][3].ACLR
reset => rf[0][4].ACLR
reset => rf[0][5].ACLR
reset => rf[0][6].ACLR
reset => rf[0][7].ACLR
reset => rf[0][8].ACLR
reset => rf[0][9].ACLR
reset => rf[0][10].ACLR
reset => rf[0][11].ACLR
reset => rf[0][12].ACLR
reset => rf[0][13].ACLR
reset => rf[0][14].ACLR
reset => rf[0][15].ACLR
reset => rf[0][16].ACLR
reset => rf[0][17].ACLR
reset => rf[0][18].ACLR
reset => rf[0][19].ACLR
reset => rf[0][20].ACLR
reset => rf[0][21].ACLR
reset => rf[0][22].ACLR
reset => rf[0][23].ACLR
reset => rf[0][24].ACLR
reset => rf[0][25].ACLR
reset => rf[0][26].ACLR
reset => rf[0][27].ACLR
reset => rf[0][28].ACLR
reset => rf[0][29].ACLR
reset => rf[0][30].ACLR
reset => rf[0][31].ACLR
reset => rf[1][0].ACLR
reset => rf[1][1].ACLR
reset => rf[1][2].ACLR
reset => rf[1][3].ACLR
reset => rf[1][4].ACLR
reset => rf[1][5].ACLR
reset => rf[1][6].ACLR
reset => rf[1][7].ACLR
reset => rf[1][8].ACLR
reset => rf[1][9].ACLR
reset => rf[1][10].ACLR
reset => rf[1][11].ACLR
reset => rf[1][12].ACLR
reset => rf[1][13].ACLR
reset => rf[1][14].ACLR
reset => rf[1][15].ACLR
reset => rf[1][16].ACLR
reset => rf[1][17].ACLR
reset => rf[1][18].ACLR
reset => rf[1][19].ACLR
reset => rf[1][20].ACLR
reset => rf[1][21].ACLR
reset => rf[1][22].ACLR
reset => rf[1][23].ACLR
reset => rf[1][24].ACLR
reset => rf[1][25].ACLR
reset => rf[1][26].ACLR
reset => rf[1][27].ACLR
reset => rf[1][28].ACLR
reset => rf[1][29].ACLR
reset => rf[1][30].ACLR
reset => rf[1][31].ACLR
reset => rf[2][0].ACLR
reset => rf[2][1].ACLR
reset => rf[2][2].ACLR
reset => rf[2][3].ACLR
reset => rf[2][4].ACLR
reset => rf[2][5].ACLR
reset => rf[2][6].ACLR
reset => rf[2][7].ACLR
reset => rf[2][8].ACLR
reset => rf[2][9].ACLR
reset => rf[2][10].ACLR
reset => rf[2][11].ACLR
reset => rf[2][12].ACLR
reset => rf[2][13].ACLR
reset => rf[2][14].ACLR
reset => rf[2][15].ACLR
reset => rf[2][16].ACLR
reset => rf[2][17].ACLR
reset => rf[2][18].ACLR
reset => rf[2][19].ACLR
reset => rf[2][20].ACLR
reset => rf[2][21].ACLR
reset => rf[2][22].ACLR
reset => rf[2][23].ACLR
reset => rf[2][24].ACLR
reset => rf[2][25].ACLR
reset => rf[2][26].ACLR
reset => rf[2][27].ACLR
reset => rf[2][28].ACLR
reset => rf[2][29].ACLR
reset => rf[2][30].ACLR
reset => rf[2][31].ACLR
reset => rf[3][0].ACLR
reset => rf[3][1].ACLR
reset => rf[3][2].ACLR
reset => rf[3][3].ACLR
reset => rf[3][4].ACLR
reset => rf[3][5].ACLR
reset => rf[3][6].ACLR
reset => rf[3][7].ACLR
reset => rf[3][8].ACLR
reset => rf[3][9].ACLR
reset => rf[3][10].ACLR
reset => rf[3][11].ACLR
reset => rf[3][12].ACLR
reset => rf[3][13].ACLR
reset => rf[3][14].ACLR
reset => rf[3][15].ACLR
reset => rf[3][16].ACLR
reset => rf[3][17].ACLR
reset => rf[3][18].ACLR
reset => rf[3][19].ACLR
reset => rf[3][20].ACLR
reset => rf[3][21].ACLR
reset => rf[3][22].ACLR
reset => rf[3][23].ACLR
reset => rf[3][24].ACLR
reset => rf[3][25].ACLR
reset => rf[3][26].ACLR
reset => rf[3][27].ACLR
reset => rf[3][28].ACLR
reset => rf[3][29].ACLR
reset => rf[3][30].ACLR
reset => rf[3][31].ACLR
reset => rf[4][0].ACLR
reset => rf[4][1].ACLR
reset => rf[4][2].ACLR
reset => rf[4][3].ACLR
reset => rf[4][4].ACLR
reset => rf[4][5].ACLR
reset => rf[4][6].ACLR
reset => rf[4][7].ACLR
reset => rf[4][8].ACLR
reset => rf[4][9].ACLR
reset => rf[4][10].ACLR
reset => rf[4][11].ACLR
reset => rf[4][12].ACLR
reset => rf[4][13].ACLR
reset => rf[4][14].ACLR
reset => rf[4][15].ACLR
reset => rf[4][16].ACLR
reset => rf[4][17].ACLR
reset => rf[4][18].ACLR
reset => rf[4][19].ACLR
reset => rf[4][20].ACLR
reset => rf[4][21].ACLR
reset => rf[4][22].ACLR
reset => rf[4][23].ACLR
reset => rf[4][24].ACLR
reset => rf[4][25].ACLR
reset => rf[4][26].ACLR
reset => rf[4][27].ACLR
reset => rf[4][28].ACLR
reset => rf[4][29].ACLR
reset => rf[4][30].ACLR
reset => rf[4][31].ACLR
reset => rf[5][0].ACLR
reset => rf[5][1].ACLR
reset => rf[5][2].ACLR
reset => rf[5][3].ACLR
reset => rf[5][4].ACLR
reset => rf[5][5].ACLR
reset => rf[5][6].ACLR
reset => rf[5][7].ACLR
reset => rf[5][8].ACLR
reset => rf[5][9].ACLR
reset => rf[5][10].ACLR
reset => rf[5][11].ACLR
reset => rf[5][12].ACLR
reset => rf[5][13].ACLR
reset => rf[5][14].ACLR
reset => rf[5][15].ACLR
reset => rf[5][16].ACLR
reset => rf[5][17].ACLR
reset => rf[5][18].ACLR
reset => rf[5][19].ACLR
reset => rf[5][20].ACLR
reset => rf[5][21].ACLR
reset => rf[5][22].ACLR
reset => rf[5][23].ACLR
reset => rf[5][24].ACLR
reset => rf[5][25].ACLR
reset => rf[5][26].ACLR
reset => rf[5][27].ACLR
reset => rf[5][28].ACLR
reset => rf[5][29].ACLR
reset => rf[5][30].ACLR
reset => rf[5][31].ACLR
reset => rf[6][0].ACLR
reset => rf[6][1].ACLR
reset => rf[6][2].ACLR
reset => rf[6][3].ACLR
reset => rf[6][4].ACLR
reset => rf[6][5].ACLR
reset => rf[6][6].ACLR
reset => rf[6][7].ACLR
reset => rf[6][8].ACLR
reset => rf[6][9].ACLR
reset => rf[6][10].ACLR
reset => rf[6][11].ACLR
reset => rf[6][12].ACLR
reset => rf[6][13].ACLR
reset => rf[6][14].ACLR
reset => rf[6][15].ACLR
reset => rf[6][16].ACLR
reset => rf[6][17].ACLR
reset => rf[6][18].ACLR
reset => rf[6][19].ACLR
reset => rf[6][20].ACLR
reset => rf[6][21].ACLR
reset => rf[6][22].ACLR
reset => rf[6][23].ACLR
reset => rf[6][24].ACLR
reset => rf[6][25].ACLR
reset => rf[6][26].ACLR
reset => rf[6][27].ACLR
reset => rf[6][28].ACLR
reset => rf[6][29].ACLR
reset => rf[6][30].ACLR
reset => rf[6][31].ACLR
reset => rf[7][0].ACLR
reset => rf[7][1].ACLR
reset => rf[7][2].ACLR
reset => rf[7][3].ACLR
reset => rf[7][4].ACLR
reset => rf[7][5].ACLR
reset => rf[7][6].ACLR
reset => rf[7][7].ACLR
reset => rf[7][8].ACLR
reset => rf[7][9].ACLR
reset => rf[7][10].ACLR
reset => rf[7][11].ACLR
reset => rf[7][12].ACLR
reset => rf[7][13].ACLR
reset => rf[7][14].ACLR
reset => rf[7][15].ACLR
reset => rf[7][16].ACLR
reset => rf[7][17].ACLR
reset => rf[7][18].ACLR
reset => rf[7][19].ACLR
reset => rf[7][20].ACLR
reset => rf[7][21].ACLR
reset => rf[7][22].ACLR
reset => rf[7][23].ACLR
reset => rf[7][24].ACLR
reset => rf[7][25].ACLR
reset => rf[7][26].ACLR
reset => rf[7][27].ACLR
reset => rf[7][28].ACLR
reset => rf[7][29].ACLR
reset => rf[7][30].ACLR
reset => rf[7][31].ACLR
reset => rf[8][0].ACLR
reset => rf[8][1].ACLR
reset => rf[8][2].ACLR
reset => rf[8][3].ACLR
reset => rf[8][4].ACLR
reset => rf[8][5].ACLR
reset => rf[8][6].ACLR
reset => rf[8][7].ACLR
reset => rf[8][8].ACLR
reset => rf[8][9].ACLR
reset => rf[8][10].ACLR
reset => rf[8][11].ACLR
reset => rf[8][12].ACLR
reset => rf[8][13].ACLR
reset => rf[8][14].ACLR
reset => rf[8][15].ACLR
reset => rf[8][16].ACLR
reset => rf[8][17].ACLR
reset => rf[8][18].ACLR
reset => rf[8][19].ACLR
reset => rf[8][20].ACLR
reset => rf[8][21].ACLR
reset => rf[8][22].ACLR
reset => rf[8][23].ACLR
reset => rf[8][24].ACLR
reset => rf[8][25].ACLR
reset => rf[8][26].ACLR
reset => rf[8][27].ACLR
reset => rf[8][28].ACLR
reset => rf[8][29].ACLR
reset => rf[8][30].ACLR
reset => rf[8][31].ACLR
reset => rf[9][0].ACLR
reset => rf[9][1].ACLR
reset => rf[9][2].ACLR
reset => rf[9][3].ACLR
reset => rf[9][4].ACLR
reset => rf[9][5].ACLR
reset => rf[9][6].ACLR
reset => rf[9][7].ACLR
reset => rf[9][8].ACLR
reset => rf[9][9].ACLR
reset => rf[9][10].ACLR
reset => rf[9][11].ACLR
reset => rf[9][12].ACLR
reset => rf[9][13].ACLR
reset => rf[9][14].ACLR
reset => rf[9][15].ACLR
reset => rf[9][16].ACLR
reset => rf[9][17].ACLR
reset => rf[9][18].ACLR
reset => rf[9][19].ACLR
reset => rf[9][20].ACLR
reset => rf[9][21].ACLR
reset => rf[9][22].ACLR
reset => rf[9][23].ACLR
reset => rf[9][24].ACLR
reset => rf[9][25].ACLR
reset => rf[9][26].ACLR
reset => rf[9][27].ACLR
reset => rf[9][28].ACLR
reset => rf[9][29].ACLR
reset => rf[9][30].ACLR
reset => rf[9][31].ACLR
reset => rf[10][0].ACLR
reset => rf[10][1].ACLR
reset => rf[10][2].ACLR
reset => rf[10][3].ACLR
reset => rf[10][4].ACLR
reset => rf[10][5].ACLR
reset => rf[10][6].ACLR
reset => rf[10][7].ACLR
reset => rf[10][8].ACLR
reset => rf[10][9].ACLR
reset => rf[10][10].ACLR
reset => rf[10][11].ACLR
reset => rf[10][12].ACLR
reset => rf[10][13].ACLR
reset => rf[10][14].ACLR
reset => rf[10][15].ACLR
reset => rf[10][16].ACLR
reset => rf[10][17].ACLR
reset => rf[10][18].ACLR
reset => rf[10][19].ACLR
reset => rf[10][20].ACLR
reset => rf[10][21].ACLR
reset => rf[10][22].ACLR
reset => rf[10][23].ACLR
reset => rf[10][24].ACLR
reset => rf[10][25].ACLR
reset => rf[10][26].ACLR
reset => rf[10][27].ACLR
reset => rf[10][28].ACLR
reset => rf[10][29].ACLR
reset => rf[10][30].ACLR
reset => rf[10][31].ACLR
reset => rf[11][0].ACLR
reset => rf[11][1].ACLR
reset => rf[11][2].ACLR
reset => rf[11][3].ACLR
reset => rf[11][4].ACLR
reset => rf[11][5].ACLR
reset => rf[11][6].ACLR
reset => rf[11][7].ACLR
reset => rf[11][8].ACLR
reset => rf[11][9].ACLR
reset => rf[11][10].ACLR
reset => rf[11][11].ACLR
reset => rf[11][12].ACLR
reset => rf[11][13].ACLR
reset => rf[11][14].ACLR
reset => rf[11][15].ACLR
reset => rf[11][16].ACLR
reset => rf[11][17].ACLR
reset => rf[11][18].ACLR
reset => rf[11][19].ACLR
reset => rf[11][20].ACLR
reset => rf[11][21].ACLR
reset => rf[11][22].ACLR
reset => rf[11][23].ACLR
reset => rf[11][24].ACLR
reset => rf[11][25].ACLR
reset => rf[11][26].ACLR
reset => rf[11][27].ACLR
reset => rf[11][28].ACLR
reset => rf[11][29].ACLR
reset => rf[11][30].ACLR
reset => rf[11][31].ACLR
reset => rf[12][0].ACLR
reset => rf[12][1].ACLR
reset => rf[12][2].ACLR
reset => rf[12][3].ACLR
reset => rf[12][4].ACLR
reset => rf[12][5].ACLR
reset => rf[12][6].ACLR
reset => rf[12][7].ACLR
reset => rf[12][8].ACLR
reset => rf[12][9].ACLR
reset => rf[12][10].ACLR
reset => rf[12][11].ACLR
reset => rf[12][12].ACLR
reset => rf[12][13].ACLR
reset => rf[12][14].ACLR
reset => rf[12][15].ACLR
reset => rf[12][16].ACLR
reset => rf[12][17].ACLR
reset => rf[12][18].ACLR
reset => rf[12][19].ACLR
reset => rf[12][20].ACLR
reset => rf[12][21].ACLR
reset => rf[12][22].ACLR
reset => rf[12][23].ACLR
reset => rf[12][24].ACLR
reset => rf[12][25].ACLR
reset => rf[12][26].ACLR
reset => rf[12][27].ACLR
reset => rf[12][28].ACLR
reset => rf[12][29].ACLR
reset => rf[12][30].ACLR
reset => rf[12][31].ACLR
reset => rf[13][0].ACLR
reset => rf[13][1].ACLR
reset => rf[13][2].ACLR
reset => rf[13][3].ACLR
reset => rf[13][4].ACLR
reset => rf[13][5].ACLR
reset => rf[13][6].ACLR
reset => rf[13][7].ACLR
reset => rf[13][8].ACLR
reset => rf[13][9].ACLR
reset => rf[13][10].ACLR
reset => rf[13][11].ACLR
reset => rf[13][12].ACLR
reset => rf[13][13].ACLR
reset => rf[13][14].ACLR
reset => rf[13][15].ACLR
reset => rf[13][16].ACLR
reset => rf[13][17].ACLR
reset => rf[13][18].ACLR
reset => rf[13][19].ACLR
reset => rf[13][20].ACLR
reset => rf[13][21].ACLR
reset => rf[13][22].ACLR
reset => rf[13][23].ACLR
reset => rf[13][24].ACLR
reset => rf[13][25].ACLR
reset => rf[13][26].ACLR
reset => rf[13][27].ACLR
reset => rf[13][28].ACLR
reset => rf[13][29].ACLR
reset => rf[13][30].ACLR
reset => rf[13][31].ACLR
reset => rf[14][0].ACLR
reset => rf[14][1].ACLR
reset => rf[14][2].ACLR
reset => rf[14][3].ACLR
reset => rf[14][4].ACLR
reset => rf[14][5].ACLR
reset => rf[14][6].ACLR
reset => rf[14][7].ACLR
reset => rf[14][8].ACLR
reset => rf[14][9].ACLR
reset => rf[14][10].ACLR
reset => rf[14][11].ACLR
reset => rf[14][12].ACLR
reset => rf[14][13].ACLR
reset => rf[14][14].ACLR
reset => rf[14][15].ACLR
reset => rf[14][16].ACLR
reset => rf[14][17].ACLR
reset => rf[14][18].ACLR
reset => rf[14][19].ACLR
reset => rf[14][20].ACLR
reset => rf[14][21].ACLR
reset => rf[14][22].ACLR
reset => rf[14][23].ACLR
reset => rf[14][24].ACLR
reset => rf[14][25].ACLR
reset => rf[14][26].ACLR
reset => rf[14][27].ACLR
reset => rf[14][28].ACLR
reset => rf[14][29].ACLR
reset => rf[14][30].ACLR
reset => rf[14][31].ACLR
we3 => always0.IN1
ra1[0] => Mux0.IN4
ra1[0] => Mux1.IN4
ra1[0] => Mux2.IN4
ra1[0] => Mux3.IN4
ra1[0] => Mux4.IN4
ra1[0] => Mux5.IN4
ra1[0] => Mux6.IN4
ra1[0] => Mux7.IN4
ra1[0] => Mux8.IN4
ra1[0] => Mux9.IN4
ra1[0] => Mux10.IN4
ra1[0] => Mux11.IN4
ra1[0] => Mux12.IN4
ra1[0] => Mux13.IN4
ra1[0] => Mux14.IN4
ra1[0] => Mux15.IN4
ra1[0] => Mux16.IN4
ra1[0] => Mux17.IN4
ra1[0] => Mux18.IN4
ra1[0] => Mux19.IN4
ra1[0] => Mux20.IN4
ra1[0] => Mux21.IN4
ra1[0] => Mux22.IN4
ra1[0] => Mux23.IN4
ra1[0] => Mux24.IN4
ra1[0] => Mux25.IN4
ra1[0] => Mux26.IN4
ra1[0] => Mux27.IN4
ra1[0] => Mux28.IN4
ra1[0] => Mux29.IN4
ra1[0] => Mux30.IN4
ra1[0] => Mux31.IN4
ra1[0] => Equal1.IN3
ra1[1] => Mux0.IN3
ra1[1] => Mux1.IN3
ra1[1] => Mux2.IN3
ra1[1] => Mux3.IN3
ra1[1] => Mux4.IN3
ra1[1] => Mux5.IN3
ra1[1] => Mux6.IN3
ra1[1] => Mux7.IN3
ra1[1] => Mux8.IN3
ra1[1] => Mux9.IN3
ra1[1] => Mux10.IN3
ra1[1] => Mux11.IN3
ra1[1] => Mux12.IN3
ra1[1] => Mux13.IN3
ra1[1] => Mux14.IN3
ra1[1] => Mux15.IN3
ra1[1] => Mux16.IN3
ra1[1] => Mux17.IN3
ra1[1] => Mux18.IN3
ra1[1] => Mux19.IN3
ra1[1] => Mux20.IN3
ra1[1] => Mux21.IN3
ra1[1] => Mux22.IN3
ra1[1] => Mux23.IN3
ra1[1] => Mux24.IN3
ra1[1] => Mux25.IN3
ra1[1] => Mux26.IN3
ra1[1] => Mux27.IN3
ra1[1] => Mux28.IN3
ra1[1] => Mux29.IN3
ra1[1] => Mux30.IN3
ra1[1] => Mux31.IN3
ra1[1] => Equal1.IN2
ra1[2] => Mux0.IN2
ra1[2] => Mux1.IN2
ra1[2] => Mux2.IN2
ra1[2] => Mux3.IN2
ra1[2] => Mux4.IN2
ra1[2] => Mux5.IN2
ra1[2] => Mux6.IN2
ra1[2] => Mux7.IN2
ra1[2] => Mux8.IN2
ra1[2] => Mux9.IN2
ra1[2] => Mux10.IN2
ra1[2] => Mux11.IN2
ra1[2] => Mux12.IN2
ra1[2] => Mux13.IN2
ra1[2] => Mux14.IN2
ra1[2] => Mux15.IN2
ra1[2] => Mux16.IN2
ra1[2] => Mux17.IN2
ra1[2] => Mux18.IN2
ra1[2] => Mux19.IN2
ra1[2] => Mux20.IN2
ra1[2] => Mux21.IN2
ra1[2] => Mux22.IN2
ra1[2] => Mux23.IN2
ra1[2] => Mux24.IN2
ra1[2] => Mux25.IN2
ra1[2] => Mux26.IN2
ra1[2] => Mux27.IN2
ra1[2] => Mux28.IN2
ra1[2] => Mux29.IN2
ra1[2] => Mux30.IN2
ra1[2] => Mux31.IN2
ra1[2] => Equal1.IN1
ra1[3] => Mux0.IN1
ra1[3] => Mux1.IN1
ra1[3] => Mux2.IN1
ra1[3] => Mux3.IN1
ra1[3] => Mux4.IN1
ra1[3] => Mux5.IN1
ra1[3] => Mux6.IN1
ra1[3] => Mux7.IN1
ra1[3] => Mux8.IN1
ra1[3] => Mux9.IN1
ra1[3] => Mux10.IN1
ra1[3] => Mux11.IN1
ra1[3] => Mux12.IN1
ra1[3] => Mux13.IN1
ra1[3] => Mux14.IN1
ra1[3] => Mux15.IN1
ra1[3] => Mux16.IN1
ra1[3] => Mux17.IN1
ra1[3] => Mux18.IN1
ra1[3] => Mux19.IN1
ra1[3] => Mux20.IN1
ra1[3] => Mux21.IN1
ra1[3] => Mux22.IN1
ra1[3] => Mux23.IN1
ra1[3] => Mux24.IN1
ra1[3] => Mux25.IN1
ra1[3] => Mux26.IN1
ra1[3] => Mux27.IN1
ra1[3] => Mux28.IN1
ra1[3] => Mux29.IN1
ra1[3] => Mux30.IN1
ra1[3] => Mux31.IN1
ra1[3] => Equal1.IN0
ra2[0] => Mux32.IN4
ra2[0] => Mux33.IN4
ra2[0] => Mux34.IN4
ra2[0] => Mux35.IN4
ra2[0] => Mux36.IN4
ra2[0] => Mux37.IN4
ra2[0] => Mux38.IN4
ra2[0] => Mux39.IN4
ra2[0] => Mux40.IN4
ra2[0] => Mux41.IN4
ra2[0] => Mux42.IN4
ra2[0] => Mux43.IN4
ra2[0] => Mux44.IN4
ra2[0] => Mux45.IN4
ra2[0] => Mux46.IN4
ra2[0] => Mux47.IN4
ra2[0] => Mux48.IN4
ra2[0] => Mux49.IN4
ra2[0] => Mux50.IN4
ra2[0] => Mux51.IN4
ra2[0] => Mux52.IN4
ra2[0] => Mux53.IN4
ra2[0] => Mux54.IN4
ra2[0] => Mux55.IN4
ra2[0] => Mux56.IN4
ra2[0] => Mux57.IN4
ra2[0] => Mux58.IN4
ra2[0] => Mux59.IN4
ra2[0] => Mux60.IN4
ra2[0] => Mux61.IN4
ra2[0] => Mux62.IN4
ra2[0] => Mux63.IN4
ra2[0] => Equal2.IN3
ra2[1] => Mux32.IN3
ra2[1] => Mux33.IN3
ra2[1] => Mux34.IN3
ra2[1] => Mux35.IN3
ra2[1] => Mux36.IN3
ra2[1] => Mux37.IN3
ra2[1] => Mux38.IN3
ra2[1] => Mux39.IN3
ra2[1] => Mux40.IN3
ra2[1] => Mux41.IN3
ra2[1] => Mux42.IN3
ra2[1] => Mux43.IN3
ra2[1] => Mux44.IN3
ra2[1] => Mux45.IN3
ra2[1] => Mux46.IN3
ra2[1] => Mux47.IN3
ra2[1] => Mux48.IN3
ra2[1] => Mux49.IN3
ra2[1] => Mux50.IN3
ra2[1] => Mux51.IN3
ra2[1] => Mux52.IN3
ra2[1] => Mux53.IN3
ra2[1] => Mux54.IN3
ra2[1] => Mux55.IN3
ra2[1] => Mux56.IN3
ra2[1] => Mux57.IN3
ra2[1] => Mux58.IN3
ra2[1] => Mux59.IN3
ra2[1] => Mux60.IN3
ra2[1] => Mux61.IN3
ra2[1] => Mux62.IN3
ra2[1] => Mux63.IN3
ra2[1] => Equal2.IN2
ra2[2] => Mux32.IN2
ra2[2] => Mux33.IN2
ra2[2] => Mux34.IN2
ra2[2] => Mux35.IN2
ra2[2] => Mux36.IN2
ra2[2] => Mux37.IN2
ra2[2] => Mux38.IN2
ra2[2] => Mux39.IN2
ra2[2] => Mux40.IN2
ra2[2] => Mux41.IN2
ra2[2] => Mux42.IN2
ra2[2] => Mux43.IN2
ra2[2] => Mux44.IN2
ra2[2] => Mux45.IN2
ra2[2] => Mux46.IN2
ra2[2] => Mux47.IN2
ra2[2] => Mux48.IN2
ra2[2] => Mux49.IN2
ra2[2] => Mux50.IN2
ra2[2] => Mux51.IN2
ra2[2] => Mux52.IN2
ra2[2] => Mux53.IN2
ra2[2] => Mux54.IN2
ra2[2] => Mux55.IN2
ra2[2] => Mux56.IN2
ra2[2] => Mux57.IN2
ra2[2] => Mux58.IN2
ra2[2] => Mux59.IN2
ra2[2] => Mux60.IN2
ra2[2] => Mux61.IN2
ra2[2] => Mux62.IN2
ra2[2] => Mux63.IN2
ra2[2] => Equal2.IN1
ra2[3] => Mux32.IN1
ra2[3] => Mux33.IN1
ra2[3] => Mux34.IN1
ra2[3] => Mux35.IN1
ra2[3] => Mux36.IN1
ra2[3] => Mux37.IN1
ra2[3] => Mux38.IN1
ra2[3] => Mux39.IN1
ra2[3] => Mux40.IN1
ra2[3] => Mux41.IN1
ra2[3] => Mux42.IN1
ra2[3] => Mux43.IN1
ra2[3] => Mux44.IN1
ra2[3] => Mux45.IN1
ra2[3] => Mux46.IN1
ra2[3] => Mux47.IN1
ra2[3] => Mux48.IN1
ra2[3] => Mux49.IN1
ra2[3] => Mux50.IN1
ra2[3] => Mux51.IN1
ra2[3] => Mux52.IN1
ra2[3] => Mux53.IN1
ra2[3] => Mux54.IN1
ra2[3] => Mux55.IN1
ra2[3] => Mux56.IN1
ra2[3] => Mux57.IN1
ra2[3] => Mux58.IN1
ra2[3] => Mux59.IN1
ra2[3] => Mux60.IN1
ra2[3] => Mux61.IN1
ra2[3] => Mux62.IN1
ra2[3] => Mux63.IN1
ra2[3] => Equal2.IN0
wa3[0] => Decoder0.IN3
wa3[0] => Equal0.IN3
wa3[1] => Decoder0.IN2
wa3[1] => Equal0.IN2
wa3[2] => Decoder0.IN1
wa3[2] => Equal0.IN1
wa3[3] => Decoder0.IN0
wa3[3] => Equal0.IN0
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
rd1[0] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[1] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[2] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[3] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[4] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[5] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[6] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[7] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[8] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[9] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[10] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[11] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[12] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[13] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[14] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[15] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[16] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[17] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[18] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[19] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[20] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[21] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[22] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[23] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[24] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[25] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[26] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[27] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[28] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[29] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[30] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[31] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd2[0] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[1] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[2] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[3] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[4] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[5] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[6] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[7] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[8] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[9] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[10] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[11] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[12] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[13] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[14] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[15] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[16] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[17] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[18] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[19] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[20] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[21] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[22] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[23] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[24] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[25] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[26] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[27] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[28] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[29] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[30] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[31] <= rd2.DB_MAX_OUTPUT_PORT_TYPE


|computer_top|arm:arm_processor|datapath:processor|extend:ext
Instr[0] => ExtImm.DATAB
Instr[0] => ExtImm.DATAA
Instr[1] => ExtImm.DATAB
Instr[1] => ExtImm.DATAA
Instr[2] => ExtImm.DATAB
Instr[2] => ExtImm.DATAA
Instr[3] => ExtImm.DATAB
Instr[3] => ExtImm.DATAA
Instr[4] => ExtImm.DATAB
Instr[4] => ExtImm.DATAA
Instr[5] => ExtImm.DATAB
Instr[5] => ExtImm.DATAA
Instr[6] => Mux3.IN3
Instr[6] => ExtImm.DATAA
Instr[7] => Mux2.IN3
Instr[7] => ExtImm.DATAA
Instr[8] => Mux1.IN3
Instr[8] => Mux3.IN2
Instr[9] => Mux0.IN3
Instr[9] => Mux2.IN2
Instr[10] => ExtImm.DATAB
Instr[10] => Mux1.IN2
Instr[11] => ExtImm.DATAB
Instr[11] => Mux0.IN2
Instr[12] => ExtImm.DATAB
Instr[13] => ExtImm.DATAB
Instr[14] => ExtImm.DATAB
Instr[15] => ExtImm.DATAB
Instr[16] => ExtImm.DATAB
Instr[17] => ExtImm.DATAB
Instr[18] => ExtImm.DATAB
Instr[19] => ExtImm.DATAB
Instr[20] => ExtImm.DATAB
Instr[21] => ExtImm.DATAB
Instr[22] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
ImmSrc[0] => Mux0.IN5
ImmSrc[0] => Mux1.IN5
ImmSrc[0] => Mux2.IN5
ImmSrc[0] => Mux3.IN5
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => Mux0.IN4
ImmSrc[1] => Mux1.IN4
ImmSrc[1] => Mux2.IN4
ImmSrc[1] => Mux3.IN4
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ExtImm[0] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[1] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[2] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[3] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[4] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[5] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[6] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[7] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[12] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[13] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[14] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[15] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[16] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[17] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[18] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[19] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[20] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[21] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[22] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[23] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[24] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[25] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[26] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[27] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[28] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[29] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[30] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[31] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE


|computer_top|arm:arm_processor|datapath:processor|mux2:srcamux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|computer_top|arm:arm_processor|datapath:processor|mux2:srcbmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|computer_top|arm:arm_processor|datapath:processor|alu:alu
a[0] => alu_result_unsigned.IN0
a[0] => alu_result_unsigned.IN0
a[0] => Add0.IN32
a[0] => LessThan0.IN64
a[0] => Add2.IN64
a[0] => LessThan2.IN64
a[0] => Add1.IN32
a[1] => alu_result_unsigned.IN0
a[1] => alu_result_unsigned.IN0
a[1] => Add0.IN31
a[1] => LessThan0.IN63
a[1] => Add2.IN63
a[1] => LessThan2.IN63
a[1] => Add1.IN31
a[2] => alu_result_unsigned.IN0
a[2] => alu_result_unsigned.IN0
a[2] => Add0.IN30
a[2] => LessThan0.IN62
a[2] => Add2.IN62
a[2] => LessThan2.IN62
a[2] => Add1.IN30
a[3] => alu_result_unsigned.IN0
a[3] => alu_result_unsigned.IN0
a[3] => Add0.IN29
a[3] => LessThan0.IN61
a[3] => Add2.IN61
a[3] => LessThan2.IN61
a[3] => Add1.IN29
a[4] => alu_result_unsigned.IN0
a[4] => alu_result_unsigned.IN0
a[4] => Add0.IN28
a[4] => LessThan0.IN60
a[4] => Add2.IN60
a[4] => LessThan2.IN60
a[4] => Add1.IN28
a[5] => alu_result_unsigned.IN0
a[5] => alu_result_unsigned.IN0
a[5] => Add0.IN27
a[5] => LessThan0.IN59
a[5] => Add2.IN59
a[5] => LessThan2.IN59
a[5] => Add1.IN27
a[6] => alu_result_unsigned.IN0
a[6] => alu_result_unsigned.IN0
a[6] => Add0.IN26
a[6] => LessThan0.IN58
a[6] => Add2.IN58
a[6] => LessThan2.IN58
a[6] => Add1.IN26
a[7] => alu_result_unsigned.IN0
a[7] => alu_result_unsigned.IN0
a[7] => Add0.IN25
a[7] => LessThan0.IN57
a[7] => Add2.IN57
a[7] => LessThan2.IN57
a[7] => Add1.IN25
a[8] => alu_result_unsigned.IN0
a[8] => alu_result_unsigned.IN0
a[8] => Add0.IN24
a[8] => LessThan0.IN56
a[8] => Add2.IN56
a[8] => LessThan2.IN56
a[8] => Add1.IN24
a[9] => alu_result_unsigned.IN0
a[9] => alu_result_unsigned.IN0
a[9] => Add0.IN23
a[9] => LessThan0.IN55
a[9] => Add2.IN55
a[9] => LessThan2.IN55
a[9] => Add1.IN23
a[10] => alu_result_unsigned.IN0
a[10] => alu_result_unsigned.IN0
a[10] => Add0.IN22
a[10] => LessThan0.IN54
a[10] => Add2.IN54
a[10] => LessThan2.IN54
a[10] => Add1.IN22
a[11] => alu_result_unsigned.IN0
a[11] => alu_result_unsigned.IN0
a[11] => Add0.IN21
a[11] => LessThan0.IN53
a[11] => Add2.IN53
a[11] => LessThan2.IN53
a[11] => Add1.IN21
a[12] => alu_result_unsigned.IN0
a[12] => alu_result_unsigned.IN0
a[12] => Add0.IN20
a[12] => LessThan0.IN52
a[12] => Add2.IN52
a[12] => LessThan2.IN52
a[12] => Add1.IN20
a[13] => alu_result_unsigned.IN0
a[13] => alu_result_unsigned.IN0
a[13] => Add0.IN19
a[13] => LessThan0.IN51
a[13] => Add2.IN51
a[13] => LessThan2.IN51
a[13] => Add1.IN19
a[14] => alu_result_unsigned.IN0
a[14] => alu_result_unsigned.IN0
a[14] => Add0.IN18
a[14] => LessThan0.IN50
a[14] => Add2.IN50
a[14] => LessThan2.IN50
a[14] => Add1.IN18
a[15] => alu_result_unsigned.IN0
a[15] => alu_result_unsigned.IN0
a[15] => Add0.IN17
a[15] => LessThan0.IN49
a[15] => Add2.IN49
a[15] => LessThan2.IN49
a[15] => Add1.IN17
a[16] => alu_result_unsigned.IN0
a[16] => alu_result_unsigned.IN0
a[16] => Add0.IN16
a[16] => LessThan0.IN48
a[16] => Add2.IN48
a[16] => LessThan2.IN48
a[16] => Add1.IN16
a[17] => alu_result_unsigned.IN0
a[17] => alu_result_unsigned.IN0
a[17] => Add0.IN15
a[17] => LessThan0.IN47
a[17] => Add2.IN47
a[17] => LessThan2.IN47
a[17] => Add1.IN15
a[18] => alu_result_unsigned.IN0
a[18] => alu_result_unsigned.IN0
a[18] => Add0.IN14
a[18] => LessThan0.IN46
a[18] => Add2.IN46
a[18] => LessThan2.IN46
a[18] => Add1.IN14
a[19] => alu_result_unsigned.IN0
a[19] => alu_result_unsigned.IN0
a[19] => Add0.IN13
a[19] => LessThan0.IN45
a[19] => Add2.IN45
a[19] => LessThan2.IN45
a[19] => Add1.IN13
a[20] => alu_result_unsigned.IN0
a[20] => alu_result_unsigned.IN0
a[20] => Add0.IN12
a[20] => LessThan0.IN44
a[20] => Add2.IN44
a[20] => LessThan2.IN44
a[20] => Add1.IN12
a[21] => alu_result_unsigned.IN0
a[21] => alu_result_unsigned.IN0
a[21] => Add0.IN11
a[21] => LessThan0.IN43
a[21] => Add2.IN43
a[21] => LessThan2.IN43
a[21] => Add1.IN11
a[22] => alu_result_unsigned.IN0
a[22] => alu_result_unsigned.IN0
a[22] => Add0.IN10
a[22] => LessThan0.IN42
a[22] => Add2.IN42
a[22] => LessThan2.IN42
a[22] => Add1.IN10
a[23] => alu_result_unsigned.IN0
a[23] => alu_result_unsigned.IN0
a[23] => Add0.IN9
a[23] => LessThan0.IN41
a[23] => Add2.IN41
a[23] => LessThan2.IN41
a[23] => Add1.IN9
a[24] => alu_result_unsigned.IN0
a[24] => alu_result_unsigned.IN0
a[24] => Add0.IN8
a[24] => LessThan0.IN40
a[24] => Add2.IN40
a[24] => LessThan2.IN40
a[24] => Add1.IN8
a[25] => alu_result_unsigned.IN0
a[25] => alu_result_unsigned.IN0
a[25] => Add0.IN7
a[25] => LessThan0.IN39
a[25] => Add2.IN39
a[25] => LessThan2.IN39
a[25] => Add1.IN7
a[26] => alu_result_unsigned.IN0
a[26] => alu_result_unsigned.IN0
a[26] => Add0.IN6
a[26] => LessThan0.IN38
a[26] => Add2.IN38
a[26] => LessThan2.IN38
a[26] => Add1.IN6
a[27] => alu_result_unsigned.IN0
a[27] => alu_result_unsigned.IN0
a[27] => Add0.IN5
a[27] => LessThan0.IN37
a[27] => Add2.IN37
a[27] => LessThan2.IN37
a[27] => Add1.IN5
a[28] => alu_result_unsigned.IN0
a[28] => alu_result_unsigned.IN0
a[28] => Add0.IN4
a[28] => LessThan0.IN36
a[28] => Add2.IN36
a[28] => LessThan2.IN36
a[28] => Add1.IN4
a[29] => alu_result_unsigned.IN0
a[29] => alu_result_unsigned.IN0
a[29] => Add0.IN3
a[29] => LessThan0.IN35
a[29] => Add2.IN35
a[29] => LessThan2.IN35
a[29] => Add1.IN3
a[30] => alu_result_unsigned.IN0
a[30] => alu_result_unsigned.IN0
a[30] => Add0.IN2
a[30] => LessThan0.IN34
a[30] => Add2.IN34
a[30] => LessThan2.IN34
a[30] => Add1.IN2
a[31] => alu_result_unsigned.IN0
a[31] => alu_result_unsigned.IN0
a[31] => Add0.IN1
a[31] => LessThan0.IN33
a[31] => V.IN1
a[31] => Add2.IN33
a[31] => LessThan2.IN33
a[31] => V.IN0
a[31] => V.IN1
a[31] => Add1.IN1
a[31] => V.IN0
b[0] => alu_result_unsigned.IN1
b[0] => alu_result_unsigned.IN1
b[0] => Add0.IN64
b[0] => Add1.IN64
b[0] => LessThan1.IN64
b[0] => Add2.IN32
b[1] => alu_result_unsigned.IN1
b[1] => alu_result_unsigned.IN1
b[1] => Add0.IN63
b[1] => Add1.IN63
b[1] => LessThan1.IN63
b[1] => Add2.IN31
b[2] => alu_result_unsigned.IN1
b[2] => alu_result_unsigned.IN1
b[2] => Add0.IN62
b[2] => Add1.IN62
b[2] => LessThan1.IN62
b[2] => Add2.IN30
b[3] => alu_result_unsigned.IN1
b[3] => alu_result_unsigned.IN1
b[3] => Add0.IN61
b[3] => Add1.IN61
b[3] => LessThan1.IN61
b[3] => Add2.IN29
b[4] => alu_result_unsigned.IN1
b[4] => alu_result_unsigned.IN1
b[4] => Add0.IN60
b[4] => Add1.IN60
b[4] => LessThan1.IN60
b[4] => Add2.IN28
b[5] => alu_result_unsigned.IN1
b[5] => alu_result_unsigned.IN1
b[5] => Add0.IN59
b[5] => Add1.IN59
b[5] => LessThan1.IN59
b[5] => Add2.IN27
b[6] => alu_result_unsigned.IN1
b[6] => alu_result_unsigned.IN1
b[6] => Add0.IN58
b[6] => Add1.IN58
b[6] => LessThan1.IN58
b[6] => Add2.IN26
b[7] => alu_result_unsigned.IN1
b[7] => alu_result_unsigned.IN1
b[7] => Add0.IN57
b[7] => Add1.IN57
b[7] => LessThan1.IN57
b[7] => Add2.IN25
b[8] => alu_result_unsigned.IN1
b[8] => alu_result_unsigned.IN1
b[8] => Add0.IN56
b[8] => Add1.IN56
b[8] => LessThan1.IN56
b[8] => Add2.IN24
b[9] => alu_result_unsigned.IN1
b[9] => alu_result_unsigned.IN1
b[9] => Add0.IN55
b[9] => Add1.IN55
b[9] => LessThan1.IN55
b[9] => Add2.IN23
b[10] => alu_result_unsigned.IN1
b[10] => alu_result_unsigned.IN1
b[10] => Add0.IN54
b[10] => Add1.IN54
b[10] => LessThan1.IN54
b[10] => Add2.IN22
b[11] => alu_result_unsigned.IN1
b[11] => alu_result_unsigned.IN1
b[11] => Add0.IN53
b[11] => Add1.IN53
b[11] => LessThan1.IN53
b[11] => Add2.IN21
b[12] => alu_result_unsigned.IN1
b[12] => alu_result_unsigned.IN1
b[12] => Add0.IN52
b[12] => Add1.IN52
b[12] => LessThan1.IN52
b[12] => Add2.IN20
b[13] => alu_result_unsigned.IN1
b[13] => alu_result_unsigned.IN1
b[13] => Add0.IN51
b[13] => Add1.IN51
b[13] => LessThan1.IN51
b[13] => Add2.IN19
b[14] => alu_result_unsigned.IN1
b[14] => alu_result_unsigned.IN1
b[14] => Add0.IN50
b[14] => Add1.IN50
b[14] => LessThan1.IN50
b[14] => Add2.IN18
b[15] => alu_result_unsigned.IN1
b[15] => alu_result_unsigned.IN1
b[15] => Add0.IN49
b[15] => Add1.IN49
b[15] => LessThan1.IN49
b[15] => Add2.IN17
b[16] => alu_result_unsigned.IN1
b[16] => alu_result_unsigned.IN1
b[16] => Add0.IN48
b[16] => Add1.IN48
b[16] => LessThan1.IN48
b[16] => Add2.IN16
b[17] => alu_result_unsigned.IN1
b[17] => alu_result_unsigned.IN1
b[17] => Add0.IN47
b[17] => Add1.IN47
b[17] => LessThan1.IN47
b[17] => Add2.IN15
b[18] => alu_result_unsigned.IN1
b[18] => alu_result_unsigned.IN1
b[18] => Add0.IN46
b[18] => Add1.IN46
b[18] => LessThan1.IN46
b[18] => Add2.IN14
b[19] => alu_result_unsigned.IN1
b[19] => alu_result_unsigned.IN1
b[19] => Add0.IN45
b[19] => Add1.IN45
b[19] => LessThan1.IN45
b[19] => Add2.IN13
b[20] => alu_result_unsigned.IN1
b[20] => alu_result_unsigned.IN1
b[20] => Add0.IN44
b[20] => Add1.IN44
b[20] => LessThan1.IN44
b[20] => Add2.IN12
b[21] => alu_result_unsigned.IN1
b[21] => alu_result_unsigned.IN1
b[21] => Add0.IN43
b[21] => Add1.IN43
b[21] => LessThan1.IN43
b[21] => Add2.IN11
b[22] => alu_result_unsigned.IN1
b[22] => alu_result_unsigned.IN1
b[22] => Add0.IN42
b[22] => Add1.IN42
b[22] => LessThan1.IN42
b[22] => Add2.IN10
b[23] => alu_result_unsigned.IN1
b[23] => alu_result_unsigned.IN1
b[23] => Add0.IN41
b[23] => Add1.IN41
b[23] => LessThan1.IN41
b[23] => Add2.IN9
b[24] => alu_result_unsigned.IN1
b[24] => alu_result_unsigned.IN1
b[24] => Add0.IN40
b[24] => Add1.IN40
b[24] => LessThan1.IN40
b[24] => Add2.IN8
b[25] => alu_result_unsigned.IN1
b[25] => alu_result_unsigned.IN1
b[25] => Add0.IN39
b[25] => Add1.IN39
b[25] => LessThan1.IN39
b[25] => Add2.IN7
b[26] => alu_result_unsigned.IN1
b[26] => alu_result_unsigned.IN1
b[26] => Add0.IN38
b[26] => Add1.IN38
b[26] => LessThan1.IN38
b[26] => Add2.IN6
b[27] => alu_result_unsigned.IN1
b[27] => alu_result_unsigned.IN1
b[27] => Add0.IN37
b[27] => Add1.IN37
b[27] => LessThan1.IN37
b[27] => Add2.IN5
b[28] => alu_result_unsigned.IN1
b[28] => alu_result_unsigned.IN1
b[28] => Add0.IN36
b[28] => Add1.IN36
b[28] => LessThan1.IN36
b[28] => Add2.IN4
b[29] => alu_result_unsigned.IN1
b[29] => alu_result_unsigned.IN1
b[29] => Add0.IN35
b[29] => Add1.IN35
b[29] => LessThan1.IN35
b[29] => Add2.IN3
b[30] => alu_result_unsigned.IN1
b[30] => alu_result_unsigned.IN1
b[30] => Add0.IN34
b[30] => Add1.IN34
b[30] => LessThan1.IN34
b[30] => Add2.IN2
b[31] => alu_result_unsigned.IN1
b[31] => alu_result_unsigned.IN1
b[31] => Add0.IN33
b[31] => Add1.IN33
b[31] => LessThan1.IN33
b[31] => V.IN1
b[31] => V.IN1
b[31] => Add2.IN1
b[31] => V.IN1
ALUControl[0] => Mux0.IN10
ALUControl[0] => Mux1.IN10
ALUControl[0] => Mux2.IN10
ALUControl[0] => Mux3.IN10
ALUControl[0] => Mux4.IN10
ALUControl[0] => Mux5.IN10
ALUControl[0] => Mux6.IN10
ALUControl[0] => Mux7.IN10
ALUControl[0] => Mux8.IN10
ALUControl[0] => Mux9.IN10
ALUControl[0] => Mux10.IN10
ALUControl[0] => Mux11.IN10
ALUControl[0] => Mux12.IN10
ALUControl[0] => Mux13.IN10
ALUControl[0] => Mux14.IN10
ALUControl[0] => Mux15.IN10
ALUControl[0] => Mux16.IN10
ALUControl[0] => Mux17.IN10
ALUControl[0] => Mux18.IN10
ALUControl[0] => Mux19.IN10
ALUControl[0] => Mux20.IN10
ALUControl[0] => Mux21.IN10
ALUControl[0] => Mux22.IN10
ALUControl[0] => Mux23.IN10
ALUControl[0] => Mux24.IN10
ALUControl[0] => Mux25.IN10
ALUControl[0] => Mux26.IN10
ALUControl[0] => Mux27.IN10
ALUControl[0] => Mux28.IN10
ALUControl[0] => Mux29.IN10
ALUControl[0] => Mux30.IN10
ALUControl[0] => Mux31.IN10
ALUControl[0] => Mux32.IN10
ALUControl[0] => Mux33.IN10
ALUControl[0] => Mux34.IN10
ALUControl[0] => Mux35.IN10
ALUControl[1] => Mux0.IN9
ALUControl[1] => Mux1.IN9
ALUControl[1] => Mux2.IN9
ALUControl[1] => Mux3.IN9
ALUControl[1] => Mux4.IN9
ALUControl[1] => Mux5.IN9
ALUControl[1] => Mux6.IN9
ALUControl[1] => Mux7.IN9
ALUControl[1] => Mux8.IN9
ALUControl[1] => Mux9.IN9
ALUControl[1] => Mux10.IN9
ALUControl[1] => Mux11.IN9
ALUControl[1] => Mux12.IN9
ALUControl[1] => Mux13.IN9
ALUControl[1] => Mux14.IN9
ALUControl[1] => Mux15.IN9
ALUControl[1] => Mux16.IN9
ALUControl[1] => Mux17.IN9
ALUControl[1] => Mux18.IN9
ALUControl[1] => Mux19.IN9
ALUControl[1] => Mux20.IN9
ALUControl[1] => Mux21.IN9
ALUControl[1] => Mux22.IN9
ALUControl[1] => Mux23.IN9
ALUControl[1] => Mux24.IN9
ALUControl[1] => Mux25.IN9
ALUControl[1] => Mux26.IN9
ALUControl[1] => Mux27.IN9
ALUControl[1] => Mux28.IN9
ALUControl[1] => Mux29.IN9
ALUControl[1] => Mux30.IN9
ALUControl[1] => Mux31.IN9
ALUControl[1] => Mux32.IN9
ALUControl[1] => Mux33.IN9
ALUControl[1] => Mux34.IN9
ALUControl[1] => Mux35.IN9
ALUControl[2] => Mux0.IN8
ALUControl[2] => Mux1.IN8
ALUControl[2] => Mux2.IN8
ALUControl[2] => Mux3.IN8
ALUControl[2] => Mux4.IN8
ALUControl[2] => Mux5.IN8
ALUControl[2] => Mux6.IN8
ALUControl[2] => Mux7.IN8
ALUControl[2] => Mux8.IN8
ALUControl[2] => Mux9.IN8
ALUControl[2] => Mux10.IN8
ALUControl[2] => Mux11.IN8
ALUControl[2] => Mux12.IN8
ALUControl[2] => Mux13.IN8
ALUControl[2] => Mux14.IN8
ALUControl[2] => Mux15.IN8
ALUControl[2] => Mux16.IN8
ALUControl[2] => Mux17.IN8
ALUControl[2] => Mux18.IN8
ALUControl[2] => Mux19.IN8
ALUControl[2] => Mux20.IN8
ALUControl[2] => Mux21.IN8
ALUControl[2] => Mux22.IN8
ALUControl[2] => Mux23.IN8
ALUControl[2] => Mux24.IN8
ALUControl[2] => Mux25.IN8
ALUControl[2] => Mux26.IN8
ALUControl[2] => Mux27.IN8
ALUControl[2] => Mux28.IN8
ALUControl[2] => Mux29.IN8
ALUControl[2] => Mux30.IN8
ALUControl[2] => Mux31.IN8
ALUControl[2] => Mux32.IN8
ALUControl[2] => Mux33.IN8
ALUControl[2] => Mux34.IN8
ALUControl[2] => Mux35.IN8
Result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[0] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[1] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[2] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[3] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|computer_top|arm:arm_processor|datapath:processor|mux2:resmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|computer_top|arm:arm_processor|decoder:decode_unit
FullInstr[0] => ~NO_FANOUT~
FullInstr[1] => ~NO_FANOUT~
FullInstr[2] => ~NO_FANOUT~
FullInstr[3] => ~NO_FANOUT~
FullInstr[4] => Decoder0.IN0
FullInstr[5] => ~NO_FANOUT~
FullInstr[6] => ~NO_FANOUT~
FullInstr[7] => ~NO_FANOUT~
FullInstr[8] => ~NO_FANOUT~
FullInstr[9] => ~NO_FANOUT~
FullInstr[10] => ~NO_FANOUT~
FullInstr[11] => ~NO_FANOUT~
FullInstr[12] => ~NO_FANOUT~
FullInstr[13] => ~NO_FANOUT~
FullInstr[14] => ~NO_FANOUT~
FullInstr[15] => ~NO_FANOUT~
FullInstr[16] => ~NO_FANOUT~
FullInstr[17] => ~NO_FANOUT~
FullInstr[18] => ~NO_FANOUT~
FullInstr[19] => ~NO_FANOUT~
FullInstr[20] => always0.IN1
FullInstr[20] => Mux0.IN3
FullInstr[20] => MemtoReg.DATAB
FullInstr[20] => MemWrite.DATAB
FullInstr[21] => Decoder1.IN3
FullInstr[21] => Equal0.IN3
FullInstr[21] => Equal1.IN1
FullInstr[21] => Equal2.IN3
FullInstr[21] => Equal3.IN2
FullInstr[22] => Decoder1.IN2
FullInstr[22] => Equal0.IN2
FullInstr[22] => Equal1.IN3
FullInstr[22] => Equal2.IN1
FullInstr[22] => Equal3.IN1
FullInstr[23] => Decoder1.IN1
FullInstr[23] => Equal0.IN1
FullInstr[23] => Equal1.IN2
FullInstr[23] => Equal2.IN2
FullInstr[23] => Equal3.IN3
FullInstr[24] => Decoder1.IN0
FullInstr[24] => Equal0.IN0
FullInstr[24] => Equal1.IN0
FullInstr[24] => Equal2.IN0
FullInstr[24] => Equal3.IN0
FullInstr[25] => ~NO_FANOUT~
FullInstr[26] => Mux0.IN5
FullInstr[26] => Mux1.IN5
FullInstr[26] => Mux2.IN5
FullInstr[26] => Decoder2.IN1
FullInstr[26] => Mux3.IN5
FullInstr[27] => Mux0.IN4
FullInstr[27] => Mux1.IN4
FullInstr[27] => Mux2.IN4
FullInstr[27] => Decoder2.IN0
FullInstr[27] => Mux3.IN4
FullInstr[28] => ~NO_FANOUT~
FullInstr[29] => ~NO_FANOUT~
FullInstr[30] => ~NO_FANOUT~
FullInstr[31] => ~NO_FANOUT~
RegSrc[0] <= <GND>
RegSrc[1] <= <GND>
ImmSrc[0] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[1] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= MemtoReg.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[2] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
FlagW[0] <= FlagW.DB_MAX_OUTPUT_PORT_TYPE
FlagW[1] <= FlagW.DB_MAX_OUTPUT_PORT_TYPE
PCS <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
PCS_ALU_SrcA <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE


|computer_top|arm:arm_processor|condlogic:control_unit
clk => clk.IN1
reset => reset.IN1
Cond[0] => Mux0.IN15
Cond[1] => Mux0.IN14
Cond[2] => Mux0.IN13
Cond[3] => Mux0.IN12
ALUFlags[0] => ALUFlags[0].IN1
ALUFlags[1] => ALUFlags[1].IN1
ALUFlags[2] => ALUFlags[2].IN1
ALUFlags[3] => ALUFlags[3].IN1
FlagW[0] => FlagW[0].IN1
FlagW[1] => ~NO_FANOUT~
PCS_from_decoder => PCSrc.IN1
RegW_from_decoder => RegWrite.IN1
MemW_from_decoder => MemWrite.IN1
PCSrc <= PCSrc.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE
Stall <= <GND>


|computer_top|arm:arm_processor|condlogic:control_unit|flopenr:flag_reg
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer_top|rom:instruction_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|computer_top|rom:instruction_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4mf1:auto_generated.address_a[0]
address_a[1] => altsyncram_4mf1:auto_generated.address_a[1]
address_a[2] => altsyncram_4mf1:auto_generated.address_a[2]
address_a[3] => altsyncram_4mf1:auto_generated.address_a[3]
address_a[4] => altsyncram_4mf1:auto_generated.address_a[4]
address_a[5] => altsyncram_4mf1:auto_generated.address_a[5]
address_a[6] => altsyncram_4mf1:auto_generated.address_a[6]
address_a[7] => altsyncram_4mf1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4mf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4mf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_4mf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_4mf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_4mf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_4mf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_4mf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_4mf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_4mf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_4mf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_4mf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_4mf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_4mf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_4mf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_4mf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_4mf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_4mf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_4mf1:auto_generated.q_a[16]
q_a[17] <= altsyncram_4mf1:auto_generated.q_a[17]
q_a[18] <= altsyncram_4mf1:auto_generated.q_a[18]
q_a[19] <= altsyncram_4mf1:auto_generated.q_a[19]
q_a[20] <= altsyncram_4mf1:auto_generated.q_a[20]
q_a[21] <= altsyncram_4mf1:auto_generated.q_a[21]
q_a[22] <= altsyncram_4mf1:auto_generated.q_a[22]
q_a[23] <= altsyncram_4mf1:auto_generated.q_a[23]
q_a[24] <= altsyncram_4mf1:auto_generated.q_a[24]
q_a[25] <= altsyncram_4mf1:auto_generated.q_a[25]
q_a[26] <= altsyncram_4mf1:auto_generated.q_a[26]
q_a[27] <= altsyncram_4mf1:auto_generated.q_a[27]
q_a[28] <= altsyncram_4mf1:auto_generated.q_a[28]
q_a[29] <= altsyncram_4mf1:auto_generated.q_a[29]
q_a[30] <= altsyncram_4mf1:auto_generated.q_a[30]
q_a[31] <= altsyncram_4mf1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|computer_top|rom:instruction_rom|altsyncram:altsyncram_component|altsyncram_4mf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|computer_top|mem_map:main_memory_map
clk => ps2_data[0].CLK
clk => ps2_data[1].CLK
clk => ps2_data[2].CLK
clk => ps2_data[3].CLK
clk => ps2_data[4].CLK
clk => ps2_data[5].CLK
clk => ps2_data[6].CLK
clk => ps2_data[7].CLK
clk => ps2_data[8].CLK
clk => ps2_data[9].CLK
clk => ps2_data[10].CLK
clk => ps2_data[11].CLK
clk => ps2_data[12].CLK
clk => ps2_data[13].CLK
clk => ps2_data[14].CLK
clk => ps2_data[15].CLK
clk => ps2_data[16].CLK
clk => ps2_data[17].CLK
clk => ps2_data[18].CLK
clk => ps2_data[19].CLK
clk => ps2_data[20].CLK
clk => ps2_data[21].CLK
clk => ps2_data[22].CLK
clk => ps2_data[23].CLK
clk => ps2_data[24].CLK
clk => ps2_data[25].CLK
clk => ps2_data[26].CLK
clk => ps2_data[27].CLK
clk => ps2_data[28].CLK
clk => ps2_data[29].CLK
clk => ps2_data[30].CLK
clk => ps2_data[31].CLK
clk => vga_control[0].CLK
clk => vga_control[1].CLK
clk => vga_control[2].CLK
clk => vga_control[3].CLK
clk => vga_control[4].CLK
clk => vga_control[5].CLK
clk => vga_control[6].CLK
clk => vga_control[7].CLK
clk => vga_control[8].CLK
clk => vga_control[9].CLK
clk => vga_control[10].CLK
clk => vga_control[11].CLK
clk => vga_control[12].CLK
clk => vga_control[13].CLK
clk => vga_control[14].CLK
clk => vga_control[15].CLK
clk => vga_control[16].CLK
clk => vga_control[17].CLK
clk => vga_control[18].CLK
clk => vga_control[19].CLK
clk => vga_control[20].CLK
clk => vga_control[21].CLK
clk => vga_control[22].CLK
clk => vga_control[23].CLK
clk => vga_control[24].CLK
clk => vga_control[25].CLK
clk => vga_control[26].CLK
clk => vga_control[27].CLK
clk => vga_control[28].CLK
clk => vga_control[29].CLK
clk => vga_control[30].CLK
clk => vga_control[31].CLK
clk => lives[0].CLK
clk => lives[1].CLK
clk => lives[2].CLK
clk => lives[3].CLK
clk => lives[4].CLK
clk => lives[5].CLK
clk => lives[6].CLK
clk => lives[7].CLK
clk => score[0].CLK
clk => score[1].CLK
clk => score[2].CLK
clk => score[3].CLK
clk => score[4].CLK
clk => score[5].CLK
clk => score[6].CLK
clk => score[7].CLK
clk => score[8].CLK
clk => score[9].CLK
clk => score[10].CLK
clk => score[11].CLK
clk => score[12].CLK
clk => score[13].CLK
clk => score[14].CLK
clk => score[15].CLK
clk => ball_vy[0].CLK
clk => ball_vy[1].CLK
clk => ball_vy[2].CLK
clk => ball_vy[3].CLK
clk => ball_vy[4].CLK
clk => ball_vy[5].CLK
clk => ball_vy[6].CLK
clk => ball_vy[7].CLK
clk => ball_vy[8].CLK
clk => ball_vy[9].CLK
clk => ball_vy[10].CLK
clk => ball_vy[11].CLK
clk => ball_vy[12].CLK
clk => ball_vy[13].CLK
clk => ball_vy[14].CLK
clk => ball_vy[15].CLK
clk => ball_vx[0].CLK
clk => ball_vx[1].CLK
clk => ball_vx[2].CLK
clk => ball_vx[3].CLK
clk => ball_vx[4].CLK
clk => ball_vx[5].CLK
clk => ball_vx[6].CLK
clk => ball_vx[7].CLK
clk => ball_vx[8].CLK
clk => ball_vx[9].CLK
clk => ball_vx[10].CLK
clk => ball_vx[11].CLK
clk => ball_vx[12].CLK
clk => ball_vx[13].CLK
clk => ball_vx[14].CLK
clk => ball_vx[15].CLK
clk => ball_y[0].CLK
clk => ball_y[1].CLK
clk => ball_y[2].CLK
clk => ball_y[3].CLK
clk => ball_y[4].CLK
clk => ball_y[5].CLK
clk => ball_y[6].CLK
clk => ball_y[7].CLK
clk => ball_y[8].CLK
clk => ball_y[9].CLK
clk => ball_y[10].CLK
clk => ball_y[11].CLK
clk => ball_y[12].CLK
clk => ball_y[13].CLK
clk => ball_y[14].CLK
clk => ball_y[15].CLK
clk => ball_x[0].CLK
clk => ball_x[1].CLK
clk => ball_x[2].CLK
clk => ball_x[3].CLK
clk => ball_x[4].CLK
clk => ball_x[5].CLK
clk => ball_x[6].CLK
clk => ball_x[7].CLK
clk => ball_x[8].CLK
clk => ball_x[9].CLK
clk => ball_x[10].CLK
clk => ball_x[11].CLK
clk => ball_x[12].CLK
clk => ball_x[13].CLK
clk => ball_x[14].CLK
clk => ball_x[15].CLK
clk => paddle_x[0].CLK
clk => paddle_x[1].CLK
clk => paddle_x[2].CLK
clk => paddle_x[3].CLK
clk => paddle_x[4].CLK
clk => paddle_x[5].CLK
clk => paddle_x[6].CLK
clk => paddle_x[7].CLK
clk => paddle_x[8].CLK
clk => paddle_x[9].CLK
clk => paddle_x[10].CLK
clk => paddle_x[11].CLK
clk => paddle_x[12].CLK
clk => paddle_x[13].CLK
clk => paddle_x[14].CLK
clk => paddle_x[15].CLK
we => vga_control[23].ENA
we => vga_control[22].ENA
we => vga_control[21].ENA
we => vga_control[20].ENA
we => vga_control[19].ENA
we => vga_control[18].ENA
we => vga_control[17].ENA
we => vga_control[16].ENA
we => vga_control[15].ENA
we => vga_control[14].ENA
we => vga_control[13].ENA
we => vga_control[12].ENA
we => vga_control[11].ENA
we => vga_control[10].ENA
we => vga_control[9].ENA
we => vga_control[8].ENA
we => vga_control[7].ENA
we => vga_control[6].ENA
we => vga_control[5].ENA
we => vga_control[4].ENA
we => vga_control[3].ENA
we => vga_control[2].ENA
we => vga_control[1].ENA
we => vga_control[0].ENA
we => vga_control[24].ENA
we => vga_control[25].ENA
we => vga_control[26].ENA
we => vga_control[27].ENA
we => vga_control[28].ENA
we => vga_control[29].ENA
we => vga_control[30].ENA
we => vga_control[31].ENA
we => lives[0].ENA
we => lives[1].ENA
we => lives[2].ENA
we => lives[3].ENA
we => lives[4].ENA
we => lives[5].ENA
we => lives[6].ENA
we => lives[7].ENA
we => score[0].ENA
we => score[1].ENA
we => score[2].ENA
we => score[3].ENA
we => score[4].ENA
we => score[5].ENA
we => score[6].ENA
we => score[7].ENA
we => score[8].ENA
we => score[9].ENA
we => score[10].ENA
we => score[11].ENA
we => score[12].ENA
we => score[13].ENA
we => score[14].ENA
we => score[15].ENA
we => ball_vy[0].ENA
we => ball_vy[1].ENA
we => ball_vy[2].ENA
we => ball_vy[3].ENA
we => ball_vy[4].ENA
we => ball_vy[5].ENA
we => ball_vy[6].ENA
we => ball_vy[7].ENA
we => ball_vy[8].ENA
we => ball_vy[9].ENA
we => ball_vy[10].ENA
we => ball_vy[11].ENA
we => ball_vy[12].ENA
we => ball_vy[13].ENA
we => ball_vy[14].ENA
we => ball_vy[15].ENA
we => ball_vx[0].ENA
we => ball_vx[1].ENA
we => ball_vx[2].ENA
we => ball_vx[3].ENA
we => ball_vx[4].ENA
we => ball_vx[5].ENA
we => ball_vx[6].ENA
we => ball_vx[7].ENA
we => ball_vx[8].ENA
we => ball_vx[9].ENA
we => ball_vx[10].ENA
we => ball_vx[11].ENA
we => ball_vx[12].ENA
we => ball_vx[13].ENA
we => ball_vx[14].ENA
we => ball_vx[15].ENA
we => ball_y[0].ENA
we => ball_y[1].ENA
we => ball_y[2].ENA
we => ball_y[3].ENA
we => ball_y[4].ENA
we => ball_y[5].ENA
we => ball_y[6].ENA
we => ball_y[7].ENA
we => ball_y[8].ENA
we => ball_y[9].ENA
we => ball_y[10].ENA
we => ball_y[11].ENA
we => ball_y[12].ENA
we => ball_y[13].ENA
we => ball_y[14].ENA
we => ball_y[15].ENA
we => ball_x[0].ENA
we => ball_x[1].ENA
we => ball_x[2].ENA
we => ball_x[3].ENA
we => ball_x[4].ENA
we => ball_x[5].ENA
we => ball_x[6].ENA
we => ball_x[7].ENA
we => ball_x[8].ENA
we => ball_x[9].ENA
we => ball_x[10].ENA
we => ball_x[11].ENA
we => ball_x[12].ENA
we => ball_x[13].ENA
we => ball_x[14].ENA
we => ball_x[15].ENA
we => paddle_x[0].ENA
we => paddle_x[1].ENA
we => paddle_x[2].ENA
we => paddle_x[3].ENA
we => paddle_x[4].ENA
we => paddle_x[5].ENA
we => paddle_x[6].ENA
we => paddle_x[7].ENA
we => paddle_x[8].ENA
we => paddle_x[9].ENA
we => paddle_x[10].ENA
we => paddle_x[11].ENA
we => paddle_x[12].ENA
we => paddle_x[13].ENA
we => paddle_x[14].ENA
we => paddle_x[15].ENA
a[0] => Equal0.IN63
a[0] => Equal1.IN63
a[0] => Equal2.IN63
a[0] => Equal3.IN63
a[0] => Equal4.IN63
a[0] => Equal5.IN63
a[0] => Equal6.IN63
a[0] => Equal7.IN63
a[0] => Equal8.IN63
a[1] => Equal0.IN62
a[1] => Equal1.IN62
a[1] => Equal2.IN62
a[1] => Equal3.IN62
a[1] => Equal4.IN62
a[1] => Equal5.IN62
a[1] => Equal6.IN62
a[1] => Equal7.IN62
a[1] => Equal8.IN62
a[2] => Equal0.IN61
a[2] => Equal1.IN61
a[2] => Equal2.IN61
a[2] => Equal3.IN61
a[2] => Equal4.IN61
a[2] => Equal5.IN61
a[2] => Equal6.IN61
a[2] => Equal7.IN61
a[2] => Equal8.IN61
a[3] => Equal0.IN60
a[3] => Equal1.IN60
a[3] => Equal2.IN60
a[3] => Equal3.IN60
a[3] => Equal4.IN60
a[3] => Equal5.IN60
a[3] => Equal6.IN60
a[3] => Equal7.IN60
a[3] => Equal8.IN60
a[4] => Equal0.IN59
a[4] => Equal1.IN59
a[4] => Equal2.IN59
a[4] => Equal3.IN59
a[4] => Equal4.IN59
a[4] => Equal5.IN59
a[4] => Equal6.IN59
a[4] => Equal7.IN59
a[4] => Equal8.IN59
a[5] => Equal0.IN58
a[5] => Equal1.IN58
a[5] => Equal2.IN58
a[5] => Equal3.IN58
a[5] => Equal4.IN58
a[5] => Equal5.IN58
a[5] => Equal6.IN58
a[5] => Equal7.IN58
a[5] => Equal8.IN58
a[6] => Equal0.IN57
a[6] => Equal1.IN57
a[6] => Equal2.IN57
a[6] => Equal3.IN57
a[6] => Equal4.IN57
a[6] => Equal5.IN57
a[6] => Equal6.IN57
a[6] => Equal7.IN57
a[6] => Equal8.IN57
a[7] => Equal0.IN56
a[7] => Equal1.IN56
a[7] => Equal2.IN56
a[7] => Equal3.IN56
a[7] => Equal4.IN56
a[7] => Equal5.IN56
a[7] => Equal6.IN56
a[7] => Equal7.IN56
a[7] => Equal8.IN56
a[8] => Equal0.IN55
a[8] => Equal1.IN55
a[8] => Equal2.IN55
a[8] => Equal3.IN55
a[8] => Equal4.IN55
a[8] => Equal5.IN55
a[8] => Equal6.IN55
a[8] => Equal7.IN55
a[8] => Equal8.IN55
a[9] => Equal0.IN54
a[9] => Equal1.IN54
a[9] => Equal2.IN54
a[9] => Equal3.IN54
a[9] => Equal4.IN54
a[9] => Equal5.IN54
a[9] => Equal6.IN54
a[9] => Equal7.IN54
a[9] => Equal8.IN54
a[10] => Equal0.IN53
a[10] => Equal1.IN53
a[10] => Equal2.IN53
a[10] => Equal3.IN53
a[10] => Equal4.IN53
a[10] => Equal5.IN53
a[10] => Equal6.IN53
a[10] => Equal7.IN53
a[10] => Equal8.IN53
a[11] => Equal0.IN52
a[11] => Equal1.IN52
a[11] => Equal2.IN52
a[11] => Equal3.IN52
a[11] => Equal4.IN52
a[11] => Equal5.IN52
a[11] => Equal6.IN52
a[11] => Equal7.IN52
a[11] => Equal8.IN52
a[12] => Equal0.IN51
a[12] => Equal1.IN51
a[12] => Equal2.IN51
a[12] => Equal3.IN51
a[12] => Equal4.IN51
a[12] => Equal5.IN51
a[12] => Equal6.IN51
a[12] => Equal7.IN51
a[12] => Equal8.IN51
a[13] => Equal0.IN50
a[13] => Equal1.IN50
a[13] => Equal2.IN50
a[13] => Equal3.IN50
a[13] => Equal4.IN50
a[13] => Equal5.IN50
a[13] => Equal6.IN50
a[13] => Equal7.IN50
a[13] => Equal8.IN50
a[14] => Equal0.IN49
a[14] => Equal1.IN49
a[14] => Equal2.IN49
a[14] => Equal3.IN49
a[14] => Equal4.IN49
a[14] => Equal5.IN49
a[14] => Equal6.IN49
a[14] => Equal7.IN49
a[14] => Equal8.IN49
a[15] => Equal0.IN48
a[15] => Equal1.IN48
a[15] => Equal2.IN48
a[15] => Equal3.IN48
a[15] => Equal4.IN48
a[15] => Equal5.IN48
a[15] => Equal6.IN48
a[15] => Equal7.IN48
a[15] => Equal8.IN48
a[16] => Equal0.IN47
a[16] => Equal1.IN47
a[16] => Equal2.IN47
a[16] => Equal3.IN47
a[16] => Equal4.IN47
a[16] => Equal5.IN47
a[16] => Equal6.IN47
a[16] => Equal7.IN47
a[16] => Equal8.IN47
a[17] => Equal0.IN46
a[17] => Equal1.IN46
a[17] => Equal2.IN46
a[17] => Equal3.IN46
a[17] => Equal4.IN46
a[17] => Equal5.IN46
a[17] => Equal6.IN46
a[17] => Equal7.IN46
a[17] => Equal8.IN46
a[18] => Equal0.IN45
a[18] => Equal1.IN45
a[18] => Equal2.IN45
a[18] => Equal3.IN45
a[18] => Equal4.IN45
a[18] => Equal5.IN45
a[18] => Equal6.IN45
a[18] => Equal7.IN45
a[18] => Equal8.IN45
a[19] => Equal0.IN44
a[19] => Equal1.IN44
a[19] => Equal2.IN44
a[19] => Equal3.IN44
a[19] => Equal4.IN44
a[19] => Equal5.IN44
a[19] => Equal6.IN44
a[19] => Equal7.IN44
a[19] => Equal8.IN44
a[20] => Equal0.IN43
a[20] => Equal1.IN43
a[20] => Equal2.IN43
a[20] => Equal3.IN43
a[20] => Equal4.IN43
a[20] => Equal5.IN43
a[20] => Equal6.IN43
a[20] => Equal7.IN43
a[20] => Equal8.IN43
a[21] => Equal0.IN42
a[21] => Equal1.IN42
a[21] => Equal2.IN42
a[21] => Equal3.IN42
a[21] => Equal4.IN42
a[21] => Equal5.IN42
a[21] => Equal6.IN42
a[21] => Equal7.IN42
a[21] => Equal8.IN42
a[22] => Equal0.IN41
a[22] => Equal1.IN41
a[22] => Equal2.IN41
a[22] => Equal3.IN41
a[22] => Equal4.IN41
a[22] => Equal5.IN41
a[22] => Equal6.IN41
a[22] => Equal7.IN41
a[22] => Equal8.IN41
a[23] => Equal0.IN40
a[23] => Equal1.IN40
a[23] => Equal2.IN40
a[23] => Equal3.IN40
a[23] => Equal4.IN40
a[23] => Equal5.IN40
a[23] => Equal6.IN40
a[23] => Equal7.IN40
a[23] => Equal8.IN40
a[24] => Equal0.IN39
a[24] => Equal1.IN39
a[24] => Equal2.IN39
a[24] => Equal3.IN39
a[24] => Equal4.IN39
a[24] => Equal5.IN39
a[24] => Equal6.IN39
a[24] => Equal7.IN39
a[24] => Equal8.IN39
a[25] => Equal0.IN38
a[25] => Equal1.IN38
a[25] => Equal2.IN38
a[25] => Equal3.IN38
a[25] => Equal4.IN38
a[25] => Equal5.IN38
a[25] => Equal6.IN38
a[25] => Equal7.IN38
a[25] => Equal8.IN38
a[26] => Equal0.IN37
a[26] => Equal1.IN37
a[26] => Equal2.IN37
a[26] => Equal3.IN37
a[26] => Equal4.IN37
a[26] => Equal5.IN37
a[26] => Equal6.IN37
a[26] => Equal7.IN37
a[26] => Equal8.IN37
a[27] => Equal0.IN36
a[27] => Equal1.IN36
a[27] => Equal2.IN36
a[27] => Equal3.IN36
a[27] => Equal4.IN36
a[27] => Equal5.IN36
a[27] => Equal6.IN36
a[27] => Equal7.IN36
a[27] => Equal8.IN36
a[28] => Equal0.IN35
a[28] => Equal1.IN35
a[28] => Equal2.IN35
a[28] => Equal3.IN35
a[28] => Equal4.IN35
a[28] => Equal5.IN35
a[28] => Equal6.IN35
a[28] => Equal7.IN35
a[28] => Equal8.IN35
a[29] => Equal0.IN34
a[29] => Equal1.IN34
a[29] => Equal2.IN34
a[29] => Equal3.IN34
a[29] => Equal4.IN34
a[29] => Equal5.IN34
a[29] => Equal6.IN34
a[29] => Equal7.IN34
a[29] => Equal8.IN34
a[30] => Equal0.IN33
a[30] => Equal1.IN33
a[30] => Equal2.IN33
a[30] => Equal3.IN33
a[30] => Equal4.IN33
a[30] => Equal5.IN33
a[30] => Equal6.IN33
a[30] => Equal7.IN33
a[30] => Equal8.IN33
a[31] => Equal0.IN32
a[31] => Equal1.IN32
a[31] => Equal2.IN32
a[31] => Equal3.IN32
a[31] => Equal4.IN32
a[31] => Equal5.IN32
a[31] => Equal6.IN32
a[31] => Equal7.IN32
a[31] => Equal8.IN32
wd[0] => paddle_x.DATAB
wd[0] => ball_x.DATAB
wd[0] => ball_y.DATAB
wd[0] => ball_vx.DATAB
wd[0] => ball_vy.DATAB
wd[0] => score.DATAB
wd[0] => lives.DATAB
wd[0] => vga_control.DATAB
wd[1] => paddle_x.DATAB
wd[1] => ball_x.DATAB
wd[1] => ball_y.DATAB
wd[1] => ball_vx.DATAB
wd[1] => ball_vy.DATAB
wd[1] => score.DATAB
wd[1] => lives.DATAB
wd[1] => vga_control.DATAB
wd[2] => paddle_x.DATAB
wd[2] => ball_x.DATAB
wd[2] => ball_y.DATAB
wd[2] => ball_vx.DATAB
wd[2] => ball_vy.DATAB
wd[2] => score.DATAB
wd[2] => lives.DATAB
wd[2] => vga_control.DATAB
wd[3] => paddle_x.DATAB
wd[3] => ball_x.DATAB
wd[3] => ball_y.DATAB
wd[3] => ball_vx.DATAB
wd[3] => ball_vy.DATAB
wd[3] => score.DATAB
wd[3] => lives.DATAB
wd[3] => vga_control.DATAB
wd[4] => paddle_x.DATAB
wd[4] => ball_x.DATAB
wd[4] => ball_y.DATAB
wd[4] => ball_vx.DATAB
wd[4] => ball_vy.DATAB
wd[4] => score.DATAB
wd[4] => lives.DATAB
wd[4] => vga_control.DATAB
wd[5] => paddle_x.DATAB
wd[5] => ball_x.DATAB
wd[5] => ball_y.DATAB
wd[5] => ball_vx.DATAB
wd[5] => ball_vy.DATAB
wd[5] => score.DATAB
wd[5] => lives.DATAB
wd[5] => vga_control.DATAB
wd[6] => paddle_x.DATAB
wd[6] => ball_x.DATAB
wd[6] => ball_y.DATAB
wd[6] => ball_vx.DATAB
wd[6] => ball_vy.DATAB
wd[6] => score.DATAB
wd[6] => lives.DATAB
wd[6] => vga_control.DATAB
wd[7] => paddle_x.DATAB
wd[7] => ball_x.DATAB
wd[7] => ball_y.DATAB
wd[7] => ball_vx.DATAB
wd[7] => ball_vy.DATAB
wd[7] => score.DATAB
wd[7] => lives.DATAB
wd[7] => vga_control.DATAB
wd[8] => paddle_x.DATAB
wd[8] => ball_x.DATAB
wd[8] => ball_y.DATAB
wd[8] => ball_vx.DATAB
wd[8] => ball_vy.DATAB
wd[8] => score.DATAB
wd[8] => vga_control.DATAB
wd[9] => paddle_x.DATAB
wd[9] => ball_x.DATAB
wd[9] => ball_y.DATAB
wd[9] => ball_vx.DATAB
wd[9] => ball_vy.DATAB
wd[9] => score.DATAB
wd[9] => vga_control.DATAB
wd[10] => paddle_x.DATAB
wd[10] => ball_x.DATAB
wd[10] => ball_y.DATAB
wd[10] => ball_vx.DATAB
wd[10] => ball_vy.DATAB
wd[10] => score.DATAB
wd[10] => vga_control.DATAB
wd[11] => paddle_x.DATAB
wd[11] => ball_x.DATAB
wd[11] => ball_y.DATAB
wd[11] => ball_vx.DATAB
wd[11] => ball_vy.DATAB
wd[11] => score.DATAB
wd[11] => vga_control.DATAB
wd[12] => paddle_x.DATAB
wd[12] => ball_x.DATAB
wd[12] => ball_y.DATAB
wd[12] => ball_vx.DATAB
wd[12] => ball_vy.DATAB
wd[12] => score.DATAB
wd[12] => vga_control.DATAB
wd[13] => paddle_x.DATAB
wd[13] => ball_x.DATAB
wd[13] => ball_y.DATAB
wd[13] => ball_vx.DATAB
wd[13] => ball_vy.DATAB
wd[13] => score.DATAB
wd[13] => vga_control.DATAB
wd[14] => paddle_x.DATAB
wd[14] => ball_x.DATAB
wd[14] => ball_y.DATAB
wd[14] => ball_vx.DATAB
wd[14] => ball_vy.DATAB
wd[14] => score.DATAB
wd[14] => vga_control.DATAB
wd[15] => paddle_x.DATAB
wd[15] => ball_x.DATAB
wd[15] => ball_y.DATAB
wd[15] => ball_vx.DATAB
wd[15] => ball_vy.DATAB
wd[15] => score.DATAB
wd[15] => vga_control.DATAB
wd[16] => vga_control.DATAB
wd[17] => vga_control.DATAB
wd[18] => vga_control.DATAB
wd[19] => vga_control.DATAB
wd[20] => vga_control.DATAB
wd[21] => vga_control.DATAB
wd[22] => vga_control.DATAB
wd[23] => vga_control.DATAB
wd[24] => vga_control.DATAB
wd[25] => vga_control.DATAB
wd[26] => vga_control.DATAB
wd[27] => vga_control.DATAB
wd[28] => vga_control.DATAB
wd[29] => vga_control.DATAB
wd[30] => vga_control.DATAB
wd[31] => vga_control.DATAB
rd[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
rd[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
rd[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
rd[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
rd[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
rd[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
rd[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
rd[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
rd[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
rd[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
rd[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
rd[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
rd[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
rd[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
rd[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
rd[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
rd[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
rd[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
rd[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
rd[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
rd[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
rd[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
rd[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
rd[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
rd[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
rd[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
rd[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
rd[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


