Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Nov  5 19:52:16 2024
| Host         : CSE-P07-2168-47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file addsub_4_timing_summary_routed.rpt -pb addsub_4_timing_summary_routed.pb -rpx addsub_4_timing_summary_routed.rpx -warn_on_violation
| Design       : addsub_4
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.083ns  (logic 5.452ns (41.674%)  route 7.631ns (58.326%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  cin_IBUF_inst/O
                         net (fo=5, routed)           4.073     5.526    cin_IBUF
    SLICE_X65Y43         LUT5 (Prop_lut5_I1_O)        0.152     5.678 r  Cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.463     6.141    Cout_OBUF_inst_i_2_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I3_O)        0.326     6.467 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.095     9.562    Cout_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.083 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000    13.083    Cout
    L1                                                                r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.024ns  (logic 5.438ns (41.754%)  route 7.586ns (58.246%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  cin_IBUF_inst/O
                         net (fo=5, routed)           4.073     5.526    cin_IBUF
    SLICE_X65Y43         LUT5 (Prop_lut5_I1_O)        0.152     5.678 r  Cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.965     6.643    Cout_OBUF_inst_i_2_n_0
    SLICE_X65Y47         LUT4 (Prop_lut4_I0_O)        0.326     6.969 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.548     9.517    s_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.024 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.024    s[2]
    N3                                                                r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.041ns  (logic 5.446ns (45.232%)  route 6.594ns (54.768%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  cin_IBUF_inst/O
                         net (fo=5, routed)           4.073     5.526    cin_IBUF
    SLICE_X65Y43         LUT5 (Prop_lut5_I1_O)        0.152     5.678 r  Cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.460     6.138    Cout_OBUF_inst_i_2_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I0_O)        0.326     6.464 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.061     8.525    s_OBUF[3]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.041 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.041    s[3]
    P1                                                                r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.771ns  (logic 5.095ns (43.284%)  route 6.676ns (56.716%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  cin_IBUF_inst/O
                         net (fo=5, routed)           4.073     5.526    cin_IBUF
    SLICE_X65Y43         LUT5 (Prop_lut5_I2_O)        0.124     5.650 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.603     8.253    s_OBUF[1]
    P3                   OBUF (Prop_obuf_I_O)         3.518    11.771 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.771    s[1]
    P3                                                                r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.162ns  (logic 5.096ns (62.442%)  route 3.065ns (37.558%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.159     2.627    a_IBUF[0]
    SLICE_X65Y40         LUT2 (Prop_lut2_I1_O)        0.124     2.751 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.907     4.658    s_OBUF[0]
    U3                   OBUF (Prop_obuf_I_O)         3.504     8.162 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.162    s[0]
    U3                                                                r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.472ns (65.648%)  route 0.770ns (34.352%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           0.336     0.558    b_IBUF[0]
    SLICE_X65Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.603 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.435     1.038    s_OBUF[0]
    U3                   OBUF (Prop_obuf_I_O)         1.205     2.243 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.243    s[0]
    U3                                                                r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.487ns (63.453%)  route 0.857ns (36.547%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  b_IBUF[2]_inst/O
                         net (fo=3, routed)           0.348     0.574    b_IBUF[2]
    SLICE_X65Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.619 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.508     1.128    s_OBUF[3]
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.344 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.344    s[3]
    P1                                                                r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 1.485ns (58.729%)  route 1.044ns (41.271%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  a_IBUF[1]_inst/O
                         net (fo=2, routed)           0.322     0.543    a_IBUF[1]
    SLICE_X65Y43         LUT5 (Prop_lut5_I4_O)        0.045     0.588 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.722     1.310    s_OBUF[1]
    P3                   OBUF (Prop_obuf_I_O)         1.219     2.529 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.529    s[1]
    P3                                                                r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.477ns (57.066%)  route 1.111ns (42.934%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  a_IBUF[2]_inst/O
                         net (fo=3, routed)           0.382     0.605    a_IBUF[2]
    SLICE_X65Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.650 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.729     1.379    s_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         1.208     2.588 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.588    s[2]
    N3                                                                r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.864ns  (logic 1.493ns (52.151%)  route 1.370ns (47.849%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  b_IBUF[2]_inst/O
                         net (fo=3, routed)           0.400     0.626    b_IBUF[2]
    SLICE_X65Y47         LUT6 (Prop_lut6_I5_O)        0.045     0.671 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.970     1.641    Cout_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     2.864 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.864    Cout
    L1                                                                r  Cout (OUT)
  -------------------------------------------------------------------    -------------------





