INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:11:05 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 buffer20/fifo/Memory_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            buffer5/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 0.934ns (18.676%)  route 4.067ns (81.324%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=861, unset)          0.508     0.508    buffer20/fifo/clk
                         FDRE                                         r  buffer20/fifo/Memory_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer20/fifo/Memory_reg[0][4]/Q
                         net (fo=6, unplaced)         0.533     1.267    buffer6/fifo_out[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.386 r  buffer6/result0_carry_i_2__0/O
                         net (fo=1, unplaced)         0.459     1.845    cmpi0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.090 r  cmpi0/result0_carry/CO[3]
                         net (fo=41, unplaced)        0.665     2.755    buffer19/control/dataReg_reg[0][0]
                         LUT6 (Prop_lut6_I4_O)        0.043     2.798 f  buffer19/control/dataReg[0]_i_2/O
                         net (fo=2, unplaced)         0.255     3.053    control_merge0/tehb/control/dataReg_reg[0]_1
                         LUT6 (Prop_lut6_I3_O)        0.043     3.096 r  control_merge0/tehb/control/q_loadEn_INST_0_i_2/O
                         net (fo=23, unplaced)        0.307     3.403    buffer3/control/dataReg_reg[4]_0
                         LUT2 (Prop_lut2_I1_O)        0.043     3.446 f  buffer3/control/outputValid_i_5__0/O
                         net (fo=2, unplaced)         0.255     3.701    buffer19/control/transmitValue_reg_13
                         LUT6 (Prop_lut6_I5_O)        0.043     3.744 r  buffer19/control/outputValid_i_3/O
                         net (fo=8, unplaced)         0.415     4.159    buffer19/control/transmitValue_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.202 f  buffer19/control/fullReg_i_11/O
                         net (fo=1, unplaced)         0.377     4.579    buffer6/control/fullReg_i_5_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.622 f  buffer6/control/fullReg_i_10/O
                         net (fo=1, unplaced)         0.244     4.866    buffer6/control/fullReg_i_10_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     4.909 f  buffer6/control/fullReg_i_5/O
                         net (fo=7, unplaced)         0.279     5.188    buffer6/control/transmitValue_reg_15
                         LUT6 (Prop_lut6_I5_O)        0.043     5.231 r  buffer6/control/dataReg[5]_i_1__0/O
                         net (fo=6, unplaced)         0.278     5.509    buffer5/E[0]
                         FDRE                                         r  buffer5/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=861, unset)          0.483     8.683    buffer5/clk
                         FDRE                                         r  buffer5/dataReg_reg[0]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     8.455    buffer5/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  2.946    




