// Seed: 1857011809
module module_0;
  logic id_1;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output logic id_2
);
  wire id_4;
  initial
    @(posedge -1) begin : LABEL_0
      id_2 = (-1);
    end
  always @(posedge id_0);
  logic id_5;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd89,
    parameter id_3 = 32'd13
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  module_0 modCall_1 ();
  output wire _id_3;
  output wire _id_2;
  input wire id_1;
  wire id_6, id_7[id_3 : id_2];
endmodule : SymbolIdentifier
