<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>piixpmreg.h source code [netbsd/sys/dev/pci/piixpmreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/piixpmreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='piixpmreg.h.html'>piixpmreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: piixpmreg.h,v 1.8 2019/07/13 09:24:17 msaitoh Exp $ */</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: piixreg.h,v 1.3 2006/01/03 22:39:03 grange Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*-</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2016 Andriy Gapon &lt;avg@FreeBSD.org&gt;</i></td></tr>
<tr><th id="6">6</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="9">9</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="10">10</th><td><i> * are met:</i></td></tr>
<tr><th id="11">11</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="15">15</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="18">18</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="19">19</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="20">20</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="21">21</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="22">22</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="23">23</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="24">24</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="25">25</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="26">26</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="27">27</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="28">28</th><td><i> *</i></td></tr>
<tr><th id="29">29</th><td><i> * $FreeBSD: head/sys/dev/amdsbwd/amd_chipset.h 333269 2018-05-05 05:22:11Z avg $</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * Copyright (c) 2005 Alexander Yurchenko &lt;grange@openbsd.org&gt;</i></td></tr>
<tr><th id="34">34</th><td><i> *</i></td></tr>
<tr><th id="35">35</th><td><i> * Permission to use, copy, modify, and distribute this software for any</i></td></tr>
<tr><th id="36">36</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="37">37</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="38">38</th><td><i> *</i></td></tr>
<tr><th id="39">39</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="40">40</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="41">41</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="42">42</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="43">43</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="44">44</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="45">45</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="46">46</th><td><i> */</i></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#<span data-ppcond="48">ifndef</span> <span class="macro" data-ref="_M/_DEV_PCI_PIIXREG_H_">_DEV_PCI_PIIXREG_H_</span></u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/_DEV_PCI_PIIXREG_H_" data-ref="_M/_DEV_PCI_PIIXREG_H_">_DEV_PCI_PIIXREG_H_</dfn></u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i>/*</i></td></tr>
<tr><th id="52">52</th><td><i> * Intel PCI-to-ISA / IDE Xcelerator (PIIX) register definitions.</i></td></tr>
<tr><th id="53">53</th><td><i> */</i></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i>/*</i></td></tr>
<tr><th id="56">56</th><td><i> * Power management registers.</i></td></tr>
<tr><th id="57">57</th><td><i> */</i></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i>/* PCI configuration registers */</i></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/PIIX_PM_BASE" data-ref="_M/PIIX_PM_BASE">PIIX_PM_BASE</dfn>	0x40		/* Power management base address */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/PIIX_PM_BASE_CSB5_RESET" data-ref="_M/PIIX_PM_BASE_CSB5_RESET">PIIX_PM_BASE_CSB5_RESET</dfn>	0x10		/* CSB5 PM reset */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/PIIX_DEVACTA" data-ref="_M/PIIX_DEVACTA">PIIX_DEVACTA</dfn>	0x54		/* Device activity A (function 3) */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/PIIX_DEVACTB" data-ref="_M/PIIX_DEVACTB">PIIX_DEVACTB</dfn>	0x58		/* Device activity B (function 3) */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/PIIX_PMREGMISC" data-ref="_M/PIIX_PMREGMISC">PIIX_PMREGMISC</dfn>	0x80		/* Misc. Power management */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_BASE" data-ref="_M/PIIX_SMB_BASE">PIIX_SMB_BASE</dfn>	0x90		/* SMBus base address */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HOSTC" data-ref="_M/PIIX_SMB_HOSTC">PIIX_SMB_HOSTC</dfn>	0xd0		/* SMBus host configuration */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HOSTC_HSTEN" data-ref="_M/PIIX_SMB_HOSTC_HSTEN">PIIX_SMB_HOSTC_HSTEN</dfn>	(1 &lt;&lt; 16)	/* enable host controller */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HOSTC_SMI" data-ref="_M/PIIX_SMB_HOSTC_SMI">PIIX_SMB_HOSTC_SMI</dfn>	(0 &lt;&lt; 17)	/* SMI */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HOSTC_IRQ" data-ref="_M/PIIX_SMB_HOSTC_IRQ">PIIX_SMB_HOSTC_IRQ</dfn>	(4 &lt;&lt; 17)	/* IRQ */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HOSTC_INTMASK" data-ref="_M/PIIX_SMB_HOSTC_INTMASK">PIIX_SMB_HOSTC_INTMASK</dfn>	(7 &lt;&lt; 17)</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i>/* SMBus I/O registers */</i></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HS" data-ref="_M/PIIX_SMB_HS">PIIX_SMB_HS</dfn>	0x00		/* host status */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HS_BUSY" data-ref="_M/PIIX_SMB_HS_BUSY">PIIX_SMB_HS_BUSY</dfn>	(1 &lt;&lt; 0)	/* running a command */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HS_INTR" data-ref="_M/PIIX_SMB_HS_INTR">PIIX_SMB_HS_INTR</dfn>	(1 &lt;&lt; 1)	/* command completed */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HS_DEVERR" data-ref="_M/PIIX_SMB_HS_DEVERR">PIIX_SMB_HS_DEVERR</dfn>	(1 &lt;&lt; 2)	/* command error */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HS_BUSERR" data-ref="_M/PIIX_SMB_HS_BUSERR">PIIX_SMB_HS_BUSERR</dfn>	(1 &lt;&lt; 3)	/* transaction collision */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HS_FAILED" data-ref="_M/PIIX_SMB_HS_FAILED">PIIX_SMB_HS_FAILED</dfn>	(1 &lt;&lt; 4)	/* failed bus transaction */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HS_BITS" data-ref="_M/PIIX_SMB_HS_BITS">PIIX_SMB_HS_BITS</dfn>	"\020\001BUSY\002INTR\003DEVERR\004BUSERR\005FAILED"</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HC" data-ref="_M/PIIX_SMB_HC">PIIX_SMB_HC</dfn>	0x02		/* host control */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HC_INTREN" data-ref="_M/PIIX_SMB_HC_INTREN">PIIX_SMB_HC_INTREN</dfn>	(1 &lt;&lt; 0)	/* enable interrupts */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HC_KILL" data-ref="_M/PIIX_SMB_HC_KILL">PIIX_SMB_HC_KILL</dfn>	(1 &lt;&lt; 1)	/* kill current transaction */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HC_CMD_QUICK" data-ref="_M/PIIX_SMB_HC_CMD_QUICK">PIIX_SMB_HC_CMD_QUICK</dfn>	(0 &lt;&lt; 2)	/* QUICK command */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HC_CMD_BYTE" data-ref="_M/PIIX_SMB_HC_CMD_BYTE">PIIX_SMB_HC_CMD_BYTE</dfn>	(1 &lt;&lt; 2)	/* BYTE command */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HC_CMD_BDATA" data-ref="_M/PIIX_SMB_HC_CMD_BDATA">PIIX_SMB_HC_CMD_BDATA</dfn>	(2 &lt;&lt; 2)	/* BYTE DATA command */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HC_CMD_WDATA" data-ref="_M/PIIX_SMB_HC_CMD_WDATA">PIIX_SMB_HC_CMD_WDATA</dfn>	(3 &lt;&lt; 2)	/* WORD DATA command */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HC_CMD_BLOCK" data-ref="_M/PIIX_SMB_HC_CMD_BLOCK">PIIX_SMB_HC_CMD_BLOCK</dfn>	(5 &lt;&lt; 2)	/* BLOCK command */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HC_START" data-ref="_M/PIIX_SMB_HC_START">PIIX_SMB_HC_START</dfn>	(1 &lt;&lt; 6)	/* start transaction */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HCMD" data-ref="_M/PIIX_SMB_HCMD">PIIX_SMB_HCMD</dfn>	0x03		/* host command */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_TXSLVA" data-ref="_M/PIIX_SMB_TXSLVA">PIIX_SMB_TXSLVA</dfn>	0x04		/* transmit slave address */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_TXSLVA_READ" data-ref="_M/PIIX_SMB_TXSLVA_READ">PIIX_SMB_TXSLVA_READ</dfn>	(1 &lt;&lt; 0)	/* read direction */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_TXSLVA_ADDR" data-ref="_M/PIIX_SMB_TXSLVA_ADDR">PIIX_SMB_TXSLVA_ADDR</dfn>(x)	(((x) &amp; 0x7f) &lt;&lt; 1) /* 7-bit address */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HD0" data-ref="_M/PIIX_SMB_HD0">PIIX_SMB_HD0</dfn>	0x05		/* host data 0 */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HD1" data-ref="_M/PIIX_SMB_HD1">PIIX_SMB_HD1</dfn>	0x06		/* host data 1 */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_HBDB" data-ref="_M/PIIX_SMB_HBDB">PIIX_SMB_HBDB</dfn>	0x07		/* host block data byte */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_SC" data-ref="_M/PIIX_SMB_SC">PIIX_SMB_SC</dfn>	0x08		/* slave control */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_SC_ALERTEN" data-ref="_M/PIIX_SMB_SC_ALERTEN">PIIX_SMB_SC_ALERTEN</dfn>	(1 &lt;&lt; 3)	/* enable SMBALERT# */</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i>/* Power management I/O registers */</i></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/PIIX_PM_PMTMR" data-ref="_M/PIIX_PM_PMTMR">PIIX_PM_PMTMR</dfn>	0x08		/* power management timer */</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><i>/* Misc */</i></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/PIIX_PM_SIZE" data-ref="_M/PIIX_PM_SIZE">PIIX_PM_SIZE</dfn>	0x38		/* Power management I/O space size */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/PIIX_SMB_SIZE" data-ref="_M/PIIX_SMB_SIZE">PIIX_SMB_SIZE</dfn>	0x10		/* SMBus I/O space size */</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i>/*</i></td></tr>
<tr><th id="107">107</th><td><i> * AMD SB800 and compatible chipset's configuration registers.</i></td></tr>
<tr><th id="108">108</th><td><i> * See SB8xx RRG 2.3.3, etc.</i></td></tr>
<tr><th id="109">109</th><td><i> */</i></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><i>/* In the I/O area */</i></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/SB800_INDIRECTIO_BASE" data-ref="_M/SB800_INDIRECTIO_BASE">SB800_INDIRECTIO_BASE</dfn>	0xcd6</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/SB800_INDIRECTIO_SIZE" data-ref="_M/SB800_INDIRECTIO_SIZE">SB800_INDIRECTIO_SIZE</dfn>	2</u> </td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/SB800_INDIRECTIO_INDEX" data-ref="_M/SB800_INDIRECTIO_INDEX">SB800_INDIRECTIO_INDEX</dfn>	0</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/SB800_INDIRECTIO_DATA" data-ref="_M/SB800_INDIRECTIO_DATA">SB800_INDIRECTIO_DATA</dfn>	1</u></td></tr>
<tr><th id="116">116</th><td> </td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/SB800_PM_SMBUS0EN_LO" data-ref="_M/SB800_PM_SMBUS0EN_LO">SB800_PM_SMBUS0EN_LO</dfn>	0x2c</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/SB800_PM_SMBUS0EN_HI" data-ref="_M/SB800_PM_SMBUS0EN_HI">SB800_PM_SMBUS0EN_HI</dfn>	0x2d</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/SB800_PM_SMBUS0SEL" data-ref="_M/SB800_PM_SMBUS0SEL">SB800_PM_SMBUS0SEL</dfn>	0x2e</u> </td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/SB800_PM_SMBUS0SELEN" data-ref="_M/SB800_PM_SMBUS0SELEN">SB800_PM_SMBUS0SELEN</dfn>	0x2f</u> </td></tr>
<tr><th id="121">121</th><td>                                      </td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/SB800_PM_SMBUS0EN_ENABLE" data-ref="_M/SB800_PM_SMBUS0EN_ENABLE">SB800_PM_SMBUS0EN_ENABLE</dfn> 0x0001</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/SB800_PM_SMBUS0EN_BADDR" data-ref="_M/SB800_PM_SMBUS0EN_BADDR">SB800_PM_SMBUS0EN_BADDR</dfn>	0xffe0</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><i>/* In the PCI config space */</i></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/SB800_SMB_HOSTC" data-ref="_M/SB800_SMB_HOSTC">SB800_SMB_HOSTC</dfn>		0x10	/* I2C bus configuration */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/SB800_SMB_HOSTC_SMI" data-ref="_M/SB800_SMB_HOSTC_SMI">SB800_SMB_HOSTC_SMI</dfn>	(1 &lt;&lt; 0)	/* SMI */</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><i>/*</i></td></tr>
<tr><th id="130">130</th><td><i> * Newer FCH registers in the PMIO space.</i></td></tr>
<tr><th id="131">131</th><td><i> * See BKDG for Family 16h Models 30h-3Fh 3.26.13 PMx00 and PMx04.</i></td></tr>
<tr><th id="132">132</th><td><i> */</i></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/AMDFCH41_PM_DECODE_EN0" data-ref="_M/AMDFCH41_PM_DECODE_EN0">AMDFCH41_PM_DECODE_EN0</dfn>		0x00</u></td></tr>
<tr><th id="134">134</th><td><u>#define		<dfn class="macro" id="_M/AMDFCH41_SMBUS_EN" data-ref="_M/AMDFCH41_SMBUS_EN">AMDFCH41_SMBUS_EN</dfn>	0x10</u></td></tr>
<tr><th id="135">135</th><td><u>#define		<dfn class="macro" id="_M/AMDFCH41_WDT_EN" data-ref="_M/AMDFCH41_WDT_EN">AMDFCH41_WDT_EN</dfn>		0x80</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/AMDFCH41_PM_DECODE_EN1" data-ref="_M/AMDFCH41_PM_DECODE_EN1">AMDFCH41_PM_DECODE_EN1</dfn>		0x01</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/AMDFCH41_PM_PORT_INDEX" data-ref="_M/AMDFCH41_PM_PORT_INDEX">AMDFCH41_PM_PORT_INDEX</dfn>		0x02</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/AMDFCH41_PM_DECODE_EN3" data-ref="_M/AMDFCH41_PM_DECODE_EN3">AMDFCH41_PM_DECODE_EN3</dfn>		0x03</u></td></tr>
<tr><th id="139">139</th><td><u>#define		<dfn class="macro" id="_M/AMDFCH41_WDT_RES_MASK" data-ref="_M/AMDFCH41_WDT_RES_MASK">AMDFCH41_WDT_RES_MASK</dfn>	0x03</u></td></tr>
<tr><th id="140">140</th><td><u>#define		<dfn class="macro" id="_M/AMDFCH41_WDT_RES_32US" data-ref="_M/AMDFCH41_WDT_RES_32US">AMDFCH41_WDT_RES_32US</dfn>	0x00</u></td></tr>
<tr><th id="141">141</th><td><u>#define		<dfn class="macro" id="_M/AMDFCH41_WDT_RES_10MS" data-ref="_M/AMDFCH41_WDT_RES_10MS">AMDFCH41_WDT_RES_10MS</dfn>	0x01</u></td></tr>
<tr><th id="142">142</th><td><u>#define		<dfn class="macro" id="_M/AMDFCH41_WDT_RES_100MS" data-ref="_M/AMDFCH41_WDT_RES_100MS">AMDFCH41_WDT_RES_100MS</dfn>	0x02</u></td></tr>
<tr><th id="143">143</th><td><u>#define		<dfn class="macro" id="_M/AMDFCH41_WDT_RES_1S" data-ref="_M/AMDFCH41_WDT_RES_1S">AMDFCH41_WDT_RES_1S</dfn>	0x03</u></td></tr>
<tr><th id="144">144</th><td><u>#define		<dfn class="macro" id="_M/AMDFCH41_WDT_EN_MASK" data-ref="_M/AMDFCH41_WDT_EN_MASK">AMDFCH41_WDT_EN_MASK</dfn>	0x0c</u></td></tr>
<tr><th id="145">145</th><td><u>#define		<dfn class="macro" id="_M/AMDFCH41_WDT_ENABLE" data-ref="_M/AMDFCH41_WDT_ENABLE">AMDFCH41_WDT_ENABLE</dfn>	0x00</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/AMDFCH41_PM_ISA_CTRL" data-ref="_M/AMDFCH41_PM_ISA_CTRL">AMDFCH41_PM_ISA_CTRL</dfn>		0x04</u></td></tr>
<tr><th id="147">147</th><td><u>#define		<dfn class="macro" id="_M/AMDFCH41_MMIO_EN" data-ref="_M/AMDFCH41_MMIO_EN">AMDFCH41_MMIO_EN</dfn>	0x02</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><u>#<span data-ppcond="48">endif</span>	/* !_DEV_PCI_PIIXREG_H_ */</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='piixpm.c.html'>netbsd/sys/dev/pci/piixpm.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
