// Seed: 3621204435
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  output id_1;
  logic id_3;
  type_6(
      !id_1, 1, id_4, 1, id_1, 1, id_4
  );
  assign id_3 = id_3;
endmodule
