// Seed: 3838028069
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    input reg id_3,
    input logic id_4,
    input id_5,
    output logic id_6
);
  initial id_0 <= id_3;
endmodule
