Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Jan 17 11:24:18 2022
| Host         : DESKTOP-9L1N67Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           21 |
| No           | No                    | Yes                    |              33 |            8 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              43 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+---------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |             Enable Signal             |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+---------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|  segmentDriver_c/clock10kHz/contado               |                                       | segmentDriver_c/seleccion_display[1]                       |                1 |              1 |         1.00 |
|  introducirProducto_c/comprobacion_ok_reg_i_1_n_0 |                                       | introducirProducto_c/comprobacion_ok_reg_i_2_n_0           |                1 |              1 |         1.00 |
|  clk2HZ/CLK                                       |                                       | maquina_c/fsm_maquina/AR[0]                                |                1 |              3 |         3.00 |
|  clk2HZ/CLK                                       |                                       | maquina_c/fsm_maquina/FSM_onehot_current_state_reg[0]_0[0] |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                                    | maquina_c/temporizador2segundos/E[0]  | antirrebotes_c/edge_reset/AR[0]                            |                2 |              6 |         3.00 |
|  segmentDriver_c/clock10kHz/contado               |                                       |                                                            |                6 |             12 |         2.00 |
|  CLK_IBUF_BUFG                                    |                                       | antirrebotes_c/edge_reset/AR[0]                            |                6 |             26 |         4.33 |
|  CLK_IBUF_BUFG                                    | antirrebotes_c/edge_m1e/sreg_reg[1]_0 | maquina_c/fsm_maquina/led_dinero_dev_OBUF                  |               10 |             37 |         3.70 |
|  CLK_IBUF_BUFG                                    |                                       |                                                            |               15 |             44 |         2.93 |
+---------------------------------------------------+---------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+


