<stg><name>load_graph_Pipeline_VITIS_LOOP_145_5</name>


<trans_list>

<trans id="195" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %acc = alloca i32 1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %empty_359 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %empty_360 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %empty_361 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %i_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %pe_num_of_nodes = alloca i32 1

]]></Node>
<StgValue><ssdm name="pe_num_of_nodes"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %pe_num_of_nodes_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pe_num_of_nodes_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %pe_num_of_nodes_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pe_num_of_nodes_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %pe_num_of_nodes_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pe_num_of_nodes_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
newFuncRoot:12 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %full_pe_degree_tables

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:13 %num_of_nodes_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %num_of_nodes

]]></Node>
<StgValue><ssdm name="num_of_nodes_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i32 0, i32 %pe_num_of_nodes_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i32 0, i32 %pe_num_of_nodes_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i32 0, i32 %pe_num_of_nodes_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i32 0, i32 %pe_num_of_nodes

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i31 0, i31 %i_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i32 0, i32 %empty_361

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i32 0, i32 %empty_360

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i32 0, i32 %empty_359

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i32 0, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i32 0, i32 %acc

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i8 0, i8 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:25 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:26 %br_ln0 = br void %.lr.ph55

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.lr.ph55:0 %i = load i31 %i_3

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph55:3 %icmp_ln145 = icmp_eq  i31 %i, i31 %num_of_nodes_read

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph55:4 %add_ln145 = add i31 %i, i31 1

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph55:5 %br_ln145 = br i1 %icmp_ln145, void %.split6, void %mergeST98.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="31">
<![CDATA[
.split6:2 %i_3_cast104 = zext i31 %i

]]></Node>
<StgValue><ssdm name="i_3_cast104"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:5 %degree_table_1_addr = getelementptr i32 %degree_table_1, i64 0, i64 %i_3_cast104

]]></Node>
<StgValue><ssdm name="degree_table_1_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="9">
<![CDATA[
.split6:6 %degree = load i9 %degree_table_1_addr

]]></Node>
<StgValue><ssdm name="degree"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:10 %full_pe_degree_tables_addr = getelementptr i128 %full_pe_degree_tables, i64 0, i64 %i_3_cast104

]]></Node>
<StgValue><ssdm name="full_pe_degree_tables_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="9">
<![CDATA[
.split6:11 %full_pe_degree_tables_load = load i9 %full_pe_degree_tables_addr

]]></Node>
<StgValue><ssdm name="full_pe_degree_tables_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge15:37 %store_ln145 = store i31 %add_ln145, i31 %i_3

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="9">
<![CDATA[
.split6:6 %degree = load i9 %degree_table_1_addr

]]></Node>
<StgValue><ssdm name="degree"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="9">
<![CDATA[
.split6:11 %full_pe_degree_tables_load = load i9 %full_pe_degree_tables_addr

]]></Node>
<StgValue><ssdm name="full_pe_degree_tables_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="128">
<![CDATA[
.split6:12 %degree_j = trunc i128 %full_pe_degree_tables_load

]]></Node>
<StgValue><ssdm name="degree_j"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:16 %icmp_ln160 = icmp_sgt  i32 %degree_j, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln166 = br void %.split6._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split6._crit_edge:3 %degree_j_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %full_pe_degree_tables_load, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="degree_j_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:3 %degree_j_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %full_pe_degree_tables_load, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="degree_j_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14:3 %degree_j_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %full_pe_degree_tables_load, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="degree_j_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph55:1 %i_3_cast = zext i31 %i

]]></Node>
<StgValue><ssdm name="i_3_cast"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph55:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split6:0 %acc_load = load i32 %acc

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split6:1 %p_load13 = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load13"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split6:3 %speclooptripcount_ln137 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 19, i64 19, i64 19

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln137"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:4 %specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln137"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:7 %neighbor_table_offsets_addr = getelementptr i32 %neighbor_table_offsets, i64 0, i64 %i_3_cast104

]]></Node>
<StgValue><ssdm name="neighbor_table_offsets_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
.split6:8 %store_ln149 = store i32 %acc_load, i9 %neighbor_table_offsets_addr

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:9 %acc_1 = add i32 %degree, i32 %acc_load

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:13 %neighbor_tables_offsets_0_addr = getelementptr i32 %neighbor_tables_offsets_0, i64 0, i64 %i_3_cast104

]]></Node>
<StgValue><ssdm name="neighbor_tables_offsets_0_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
.split6:14 %store_ln157 = store i32 %p_load13, i9 %neighbor_tables_offsets_0_addr

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:15 %add_ln158 = add i32 %degree_j, i32 %p_load13

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split6:17 %br_ln160 = br i1 %icmp_ln160, void %.split6._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %pe_num_of_nodes_load = load i32 %pe_num_of_nodes

]]></Node>
<StgValue><ssdm name="pe_num_of_nodes_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="32">
<![CDATA[
:1 %zext_ln163 = zext i32 %pe_num_of_nodes_load

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %degree_tables_1_0_addr = getelementptr i64 %degree_tables_1_0, i64 0, i64 %zext_ln163

]]></Node>
<StgValue><ssdm name="degree_tables_1_0_addr"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %degree_j, i32 %i_3_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
:4 %store_ln163 = store i64 %tmp_s, i9 %degree_tables_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %num_of_nodes_per_pe = add i32 %pe_num_of_nodes_load, i32 1

]]></Node>
<StgValue><ssdm name="num_of_nodes_per_pe"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:6 %store_ln166 = store i32 %num_of_nodes_per_pe, i32 %pe_num_of_nodes

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.split6._crit_edge:0 %node_pes_V_8 = phi i1 1, void, i1 0, void %.split6

]]></Node>
<StgValue><ssdm name="node_pes_V_8"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split6._crit_edge:1 %p_load11 = load i32 %empty_359

]]></Node>
<StgValue><ssdm name="p_load11"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="1">
<![CDATA[
.split6._crit_edge:2 %zext_ln137 = zext i1 %node_pes_V_8

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6._crit_edge:4 %neighbor_tables_offsets_1_addr = getelementptr i32 %neighbor_tables_offsets_1, i64 0, i64 %i_3_cast104

]]></Node>
<StgValue><ssdm name="neighbor_tables_offsets_1_addr"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
.split6._crit_edge:5 %store_ln157 = store i32 %p_load11, i9 %neighbor_tables_offsets_1_addr

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6._crit_edge:6 %add_ln158_1 = add i32 %degree_j_1, i32 %p_load11

]]></Node>
<StgValue><ssdm name="add_ln158_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6._crit_edge:7 %icmp_ln160_1 = icmp_sgt  i32 %degree_j_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln160_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split6._crit_edge:8 %br_ln160 = br i1 %icmp_ln160_1, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %pe_num_of_nodes_1_load = load i32 %pe_num_of_nodes_1

]]></Node>
<StgValue><ssdm name="pe_num_of_nodes_1_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="32">
<![CDATA[
:1 %zext_ln163_1 = zext i32 %pe_num_of_nodes_1_load

]]></Node>
<StgValue><ssdm name="zext_ln163_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %degree_tables_1_1_addr = getelementptr i64 %degree_tables_1_1, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="degree_tables_1_1_addr"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %tmp_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %degree_j_1, i32 %i_3_cast

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
:4 %store_ln163 = store i64 %tmp_15, i9 %degree_tables_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %num_of_nodes_per_pe_1 = add i32 %pe_num_of_nodes_1_load, i32 1

]]></Node>
<StgValue><ssdm name="num_of_nodes_per_pe_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:6 %p_Result_s = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 1, i1 %node_pes_V_8

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:7 %store_ln166 = store i32 %num_of_nodes_per_pe_1, i32 %pe_num_of_nodes_1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln166 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge:0 %node_pes_V_7 = phi i2 %p_Result_s, void, i2 %zext_ln137, void %.split6._crit_edge

]]></Node>
<StgValue><ssdm name="node_pes_V_7"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:1 %p_load9 = load i32 %empty_360

]]></Node>
<StgValue><ssdm name="p_load9"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge:2 %zext_ln137_1 = zext i2 %node_pes_V_7

]]></Node>
<StgValue><ssdm name="zext_ln137_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:4 %neighbor_tables_offsets_2_addr = getelementptr i32 %neighbor_tables_offsets_2, i64 0, i64 %i_3_cast104

]]></Node>
<StgValue><ssdm name="neighbor_tables_offsets_2_addr"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge:5 %store_ln157 = store i32 %p_load9, i9 %neighbor_tables_offsets_2_addr

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6 %add_ln158_2 = add i32 %degree_j_2, i32 %p_load9

]]></Node>
<StgValue><ssdm name="add_ln158_2"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7 %icmp_ln160_2 = icmp_sgt  i32 %degree_j_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln160_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:8 %br_ln160 = br i1 %icmp_ln160_2, void %._crit_edge14, void

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %pe_num_of_nodes_2_load = load i32 %pe_num_of_nodes_2

]]></Node>
<StgValue><ssdm name="pe_num_of_nodes_2_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="32">
<![CDATA[
:1 %zext_ln163_2 = zext i32 %pe_num_of_nodes_2_load

]]></Node>
<StgValue><ssdm name="zext_ln163_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %degree_tables_1_2_addr = getelementptr i64 %degree_tables_1_2, i64 0, i64 %zext_ln163_2

]]></Node>
<StgValue><ssdm name="degree_tables_1_2_addr"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %tmp_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %degree_j_2, i32 %i_3_cast

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
:4 %store_ln163 = store i64 %tmp_16, i9 %degree_tables_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %num_of_nodes_per_pe_2 = add i32 %pe_num_of_nodes_2_load, i32 1

]]></Node>
<StgValue><ssdm name="num_of_nodes_per_pe_2"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
:6 %p_Result_432 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %node_pes_V_7

]]></Node>
<StgValue><ssdm name="p_Result_432"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:7 %store_ln166 = store i32 %num_of_nodes_per_pe_2, i32 %pe_num_of_nodes_2

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln166 = br void %._crit_edge14

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge14:1 %p_load = load i32 %empty_361

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14:4 %neighbor_tables_offsets_3_addr = getelementptr i32 %neighbor_tables_offsets_3, i64 0, i64 %i_3_cast104

]]></Node>
<StgValue><ssdm name="neighbor_tables_offsets_3_addr"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge14:5 %store_ln157 = store i32 %p_load, i9 %neighbor_tables_offsets_3_addr

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge14:6 %add_ln158_3 = add i32 %degree_j_3, i32 %p_load

]]></Node>
<StgValue><ssdm name="add_ln158_3"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge14:7 %icmp_ln160_3 = icmp_sgt  i32 %degree_j_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln160_3"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %pe_num_of_nodes_3_load = load i32 %pe_num_of_nodes_3

]]></Node>
<StgValue><ssdm name="pe_num_of_nodes_3_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="32">
<![CDATA[
:1 %zext_ln163_3 = zext i32 %pe_num_of_nodes_3_load

]]></Node>
<StgValue><ssdm name="zext_ln163_3"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %degree_tables_1_3_addr = getelementptr i64 %degree_tables_1_3, i64 0, i64 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="degree_tables_1_3_addr"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %tmp_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %degree_j_3, i32 %i_3_cast

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
:4 %store_ln163 = store i64 %tmp_19, i9 %degree_tables_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %num_of_nodes_per_pe_3 = add i32 %pe_num_of_nodes_3_load, i32 1

]]></Node>
<StgValue><ssdm name="num_of_nodes_per_pe_3"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:7 %store_ln166 = store i32 %num_of_nodes_per_pe_3, i32 %pe_num_of_nodes_3

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15:1 %lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %i, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge15:2 %zext_ln168 = zext i8 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge15:3 %pes_per_node_addr = getelementptr i8 %pes_per_node, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="pes_per_node_addr"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge15:5 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge15:6 %pes_per_node_load = load i8 %pes_per_node_addr

]]></Node>
<StgValue><ssdm name="pes_per_node_load"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge15:7 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="31">
<![CDATA[
._crit_edge15:9 %trunc_ln168 = trunc i31 %i

]]></Node>
<StgValue><ssdm name="trunc_ln168"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge15:36 %store_ln168 = store i64 %zext_ln168, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge15:38 %store_ln158 = store i32 %add_ln158_3, i32 %empty_361

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge15:39 %store_ln158 = store i32 %add_ln158_2, i32 %empty_360

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge15:40 %store_ln158 = store i32 %add_ln158_1, i32 %empty_359

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge15:41 %store_ln158 = store i32 %add_ln158, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge15:42 %store_ln150 = store i32 %acc_1, i32 %acc

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
mergeST98.loopexit.exitStub:0 %p_load14 = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load14"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
mergeST98.loopexit.exitStub:1 %p_load12 = load i32 %empty_359

]]></Node>
<StgValue><ssdm name="p_load12"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
mergeST98.loopexit.exitStub:2 %p_load10 = load i32 %empty_360

]]></Node>
<StgValue><ssdm name="p_load10"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
mergeST98.loopexit.exitStub:3 %p_load8 = load i32 %empty_361

]]></Node>
<StgValue><ssdm name="p_load8"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST98.loopexit.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out, i32 %p_load8

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST98.loopexit.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out1, i32 %p_load10

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST98.loopexit.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out2, i32 %p_load12

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST98.loopexit.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out3, i32 %p_load14

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0">
<![CDATA[
mergeST98.loopexit.exitStub:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
._crit_edge14:0 %node_pes_V_6 = phi i3 %p_Result_432, void, i3 %zext_ln137_1, void %._crit_edge

]]></Node>
<StgValue><ssdm name="node_pes_V_6"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge14:2 %zext_ln137_2 = zext i3 %node_pes_V_6

]]></Node>
<StgValue><ssdm name="zext_ln137_2"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14:8 %br_ln160 = br i1 %icmp_ln160_3, void %._crit_edge15, void

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:6 %p_Result_433 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %node_pes_V_6

]]></Node>
<StgValue><ssdm name="p_Result_433"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln160_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln166 = br void %._crit_edge15

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
._crit_edge15:0 %node_pes_V_5 = phi i4 %p_Result_433, void, i4 %zext_ln137_2, void %._crit_edge14

]]></Node>
<StgValue><ssdm name="node_pes_V_5"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge15:4 %reuse_reg_load = load i8 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge15:6 %pes_per_node_load = load i8 %pes_per_node_addr

]]></Node>
<StgValue><ssdm name="pes_per_node_load"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge15:8 %reuse_select = select i1 %addr_cmp, i8 %reuse_reg_load, i8 %pes_per_node_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
._crit_edge15:10 %shl_ln7 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln168, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge15:11 %empty_362 = or i3 %shl_ln7, i3 3

]]></Node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge15:12 %icmp_ln168 = icmp_ugt  i3 %shl_ln7, i3 %empty_362

]]></Node>
<StgValue><ssdm name="icmp_ln168"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge15:13 %zext_ln168_1 = zext i3 %shl_ln7

]]></Node>
<StgValue><ssdm name="zext_ln168_1"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge15:14 %zext_ln168_2 = zext i3 %empty_362

]]></Node>
<StgValue><ssdm name="zext_ln168_2"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge15:15 %zext_ln168_3 = zext i4 %node_pes_V_5

]]></Node>
<StgValue><ssdm name="zext_ln168_3"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge15:16 %xor_ln168 = xor i4 %zext_ln168_1, i4 7

]]></Node>
<StgValue><ssdm name="xor_ln168"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge15:17 %select_ln168 = select i1 %icmp_ln168, i4 %zext_ln168_1, i4 %zext_ln168_2

]]></Node>
<StgValue><ssdm name="select_ln168"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge15:18 %select_ln168_1 = select i1 %icmp_ln168, i4 %zext_ln168_2, i4 %zext_ln168_1

]]></Node>
<StgValue><ssdm name="select_ln168_1"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge15:19 %select_ln168_2 = select i1 %icmp_ln168, i4 %xor_ln168, i4 %zext_ln168_1

]]></Node>
<StgValue><ssdm name="select_ln168_2"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge15:20 %xor_ln168_1 = xor i4 %select_ln168, i4 7

]]></Node>
<StgValue><ssdm name="xor_ln168_1"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge15:21 %zext_ln168_4 = zext i4 %select_ln168_2

]]></Node>
<StgValue><ssdm name="zext_ln168_4"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge15:22 %zext_ln168_5 = zext i4 %select_ln168_1

]]></Node>
<StgValue><ssdm name="zext_ln168_5"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge15:23 %zext_ln168_6 = zext i4 %xor_ln168_1

]]></Node>
<StgValue><ssdm name="zext_ln168_6"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge15:24 %shl_ln168 = shl i8 %zext_ln168_3, i8 %zext_ln168_4

]]></Node>
<StgValue><ssdm name="shl_ln168"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15:25 %tmp = partselect i8 @llvm.part.select.i8, i8 %shl_ln168, i32 7, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge15:26 %select_ln168_3 = select i1 %icmp_ln168, i8 %tmp, i8 %shl_ln168

]]></Node>
<StgValue><ssdm name="select_ln168_3"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge15:27 %shl_ln168_1 = shl i8 255, i8 %zext_ln168_5

]]></Node>
<StgValue><ssdm name="shl_ln168_1"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge15:28 %lshr_ln168 = lshr i8 255, i8 %zext_ln168_6

]]></Node>
<StgValue><ssdm name="lshr_ln168"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge15:29 %and_ln168 = and i8 %shl_ln168_1, i8 %lshr_ln168

]]></Node>
<StgValue><ssdm name="and_ln168"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge15:30 %xor_ln168_2 = xor i8 %and_ln168, i8 255

]]></Node>
<StgValue><ssdm name="xor_ln168_2"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge15:31 %and_ln168_1 = and i8 %reuse_select, i8 %xor_ln168_2

]]></Node>
<StgValue><ssdm name="and_ln168_1"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge15:32 %and_ln168_2 = and i8 %select_ln168_3, i8 %and_ln168

]]></Node>
<StgValue><ssdm name="and_ln168_2"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge15:33 %or_ln168 = or i8 %and_ln168_1, i8 %and_ln168_2

]]></Node>
<StgValue><ssdm name="or_ln168"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
._crit_edge15:34 %store_ln168 = store i8 %or_ln168, i8 %pes_per_node_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge15:35 %store_ln168 = store i8 %or_ln168, i8 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15:43 %br_ln0 = br void %.lr.ph55

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
