Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu32_tb_behav xil_defaultlib.alu32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'opcode' [C:/Users/asrin/Desktop/Irreversible-32bit-ALU/Irreversible-ALU/Irreversible-ALU.srcs/sources_1/new/alu32.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'con' [C:/Users/asrin/Desktop/Irreversible-32bit-ALU/Irreversible-ALU/Irreversible-ALU.srcs/sources_1/new/alu32.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
