{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611135473108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611135473108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 20 10:37:52 2021 " "Processing started: Wed Jan 20 10:37:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611135473108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611135473108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleStateMachine -c SimpleStateMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleStateMachine -c SimpleStateMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611135473108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611135473359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611135473359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_SimpleStateMachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_SimpleStateMachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_SimpleStateMachine-tb_SimpleStateMachine_arch " "Found design unit 1: tb_SimpleStateMachine-tb_SimpleStateMachine_arch" {  } { { "tb_SimpleStateMachine.vhd" "" { Text "/home/daniel/Documents/School/DIC/Quartus/SimpleStateMachine/tb_SimpleStateMachine.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611135484738 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_SimpleStateMachine " "Found entity 1: tb_SimpleStateMachine" {  } { { "tb_SimpleStateMachine.vhd" "" { Text "/home/daniel/Documents/School/DIC/Quartus/SimpleStateMachine/tb_SimpleStateMachine.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611135484738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611135484738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SimpleStateMachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SimpleStateMachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimpleStateMachine-SimpleStateMachine_arch " "Found design unit 1: SimpleStateMachine-SimpleStateMachine_arch" {  } { { "SimpleStateMachine.vhd" "" { Text "/home/daniel/Documents/School/DIC/Quartus/SimpleStateMachine/SimpleStateMachine.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611135484739 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimpleStateMachine " "Found entity 1: SimpleStateMachine" {  } { { "SimpleStateMachine.vhd" "" { Text "/home/daniel/Documents/School/DIC/Quartus/SimpleStateMachine/SimpleStateMachine.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611135484739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611135484739 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "RESET tb_SimpleStateMachine.vhd(41) " "VHDL error at tb_SimpleStateMachine.vhd(41): object \"RESET\" is used but not declared" {  } { { "tb_SimpleStateMachine.vhd" "" { Text "/home/daniel/Documents/School/DIC/Quartus/SimpleStateMachine/tb_SimpleStateMachine.vhd" 41 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1611135484739 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611135484860 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 20 10:38:04 2021 " "Processing ended: Wed Jan 20 10:38:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611135484860 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611135484860 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611135484860 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611135484860 ""}
