# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Sat Oct 20 02:29:08 2018
# 
# Allegro PCB Router v17-2-50 made 2017/01/16 at 14:16:53
# Running on: lee-pc, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Batch File Name: pasde.do
# Did File Name: E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro/specctra.did
# Current time = Sat Oct 20 02:29:08 2018
# PCB E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-671.2600 ylo=-562.9900 xhi=671.2600 yhi=562.9900
# Total 31 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# Via VIA16D8 z=1, 2 xlo= -8.0000 ylo= -8.0000 xhi=  8.0000 yhi=  8.0000
# 
#    VIA     TOP   BOTTOM 
# 
#    TOP  -------  VIA16D8
# BOTTOM  VIA16D8  -------
# 
# Wires Processed 196, Vias Processed 58
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 38, Images Processed 46, Padstacks Processed 12
# Nets Processed 25, Net Terminals 180
# PCB Area=1249307.738  EIC=10  Area/EIC=124930.774  SMDs=28
# Total Pin Count: 144
# Signal Connections Created 0
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 25 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 52, at vias 11 Total Vias 58
# Percent Connected   81.44
# Manhattan Length 37609.1400 Horizontal 21794.0580 Vertical 15815.0820
# Routed Length 41983.1839 Horizontal 24315.8800 Vertical 20239.5800
# Ratio Actual / Manhattan   1.1163
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Total Conflicts: 45 (Cross: 0, Clear: 45, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/Lee/AppData/Local/Temp/#Taaaaag09124.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
route 25 1
# Current time = Sat Oct 20 02:29:20 2018
# 
#    VIA     TOP   BOTTOM 
# 
#    TOP  -------  VIA16D8
# BOTTOM  VIA16D8  -------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 25 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 52, at vias 11 Total Vias 58
# Percent Connected   81.44
# Manhattan Length 37609.1400 Horizontal 21794.0580 Vertical 15815.0820
# Routed Length 41983.1839 Horizontal 24315.8800 Vertical 20239.5800
# Ratio Actual / Manhattan   1.1163
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 25
# Routing 196 wires.
# Total Conflicts: 14 (Cross: 9, Clear: 5, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 143 Successes 141 Failures 2 Vias 54
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 205 wires.
# 11 bend points have been removed.
# 0 bend points have been removed.
# 7 bend points have been removed.
# Total Conflicts: 17 (Cross: 16, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 145 Successes 144 Failures 1 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Conflict Reduction -0.2142
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 180 wires.
# 9 bend points have been removed.
# 0 bend points have been removed.
# 7 bend points have been removed.
# Total Conflicts: 18 (Cross: 18, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 143 Successes 143 Failures 0 Vias 48
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Conflict Reduction -0.0588
# End Pass 3 of 25
# Start Route Pass 4 of 25
# Routing 179 wires.
# Total Conflicts: 16 (Cross: 16, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 144 Successes 144 Failures 0 Vias 46
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.1112
# End Pass 4 of 25
# Start Route Pass 5 of 25
# Routing 193 wires.
# 7 bend points have been removed.
# 0 bend points have been removed.
# 10 bend points have been removed.
# Total Conflicts: 14 (Cross: 14, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 146 Successes 146 Failures 0 Vias 42
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.1251
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 6 of 25
# Routing 42 wires.
# Total Conflicts: 9 (Cross: 9, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 37 Successes 37 Failures 0 Vias 43
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 6 of 25
# Start Route Pass 7 of 25
# Routing 34 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 7 (Cross: 5, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 29 Successes 29 Failures 0 Vias 46
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 7 of 25
# Start Route Pass 8 of 25
# Routing 9 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 8 Successes 8 Failures 0 Vias 49
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 8 of 25
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     9|     5|   2|    0|   54|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    16|     1|   1|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    18|     0|   0|    0|   48|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  4|    16|     0|   0|    0|   46|    0|   0| 11|  0:00:00|  0:00:01|
# Route    |  5|    14|     0|   0|    0|   42|    0|   0| 12|  0:00:00|  0:00:01|
# Route    |  6|     9|     0|   0|    0|   43|    0|   0| 35|  0:00:00|  0:00:01|
# Route    |  7|     5|     2|   0|    0|   46|    0|   0| 22|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    0|   49|    0|   0|100|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 25 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 50, at vias 15 Total Vias 49
# Percent Connected  100.00
# Manhattan Length 37459.1700 Horizontal 21423.7020 Vertical 16035.4680
# Routed Length 42443.6700 Horizontal 22967.2300 Vertical 19476.4400
# Ratio Actual / Manhattan   1.1331
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
clean 2
# Current time = Sat Oct 20 02:29:22 2018
# 
#    VIA     TOP   BOTTOM 
# 
#    TOP  -------  VIA16D8
# BOTTOM  VIA16D8  -------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 25 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 50, at vias 15 Total Vias 49
# Percent Connected  100.00
# Manhattan Length 37459.1700 Horizontal 21423.7020 Vertical 16035.4680
# Routed Length 42443.6700 Horizontal 22967.2300 Vertical 19476.4400
# Ratio Actual / Manhattan   1.1331
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 181 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 146 Successes 144 Failures 2 Vias 50
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 192 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 3 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 147 Successes 147 Failures 0 Vias 48
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     9|     5|   2|    0|   54|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    16|     1|   1|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    18|     0|   0|    0|   48|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  4|    16|     0|   0|    0|   46|    0|   0| 11|  0:00:00|  0:00:01|
# Route    |  5|    14|     0|   0|    0|   42|    0|   0| 12|  0:00:00|  0:00:01|
# Route    |  6|     9|     0|   0|    0|   43|    0|   0| 35|  0:00:00|  0:00:01|
# Route    |  7|     5|     2|   0|    0|   46|    0|   0| 22|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    0|   49|    0|   0|100|  0:00:00|  0:00:01|
# Clean    |  9|     0|     0|   2|    0|   50|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    0|   48|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 25 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 55, at vias 16 Total Vias 48
# Percent Connected  100.00
# Manhattan Length 37128.0670 Horizontal 21319.5730 Vertical 15808.4940
# Routed Length 42646.9570 Horizontal 23398.1800 Vertical 19248.7770
# Ratio Actual / Manhattan   1.1486
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
miter 4 (style diagonal) (pin) (slant) (tjunction) (bend) (layer TOP BOTTOM)
# Diagonal wire corners are preferred.
# Current time = Sat Oct 20 02:29:23 2018
# 8 bend points have been removed.
# Convert orthogonal pin exit to diagonal...
# Convert wire segment to diagonal...
# Convert orthogonal corner to diagonal...
# 0 bend points have been removed.
# Corners changed 153
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 25 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 55, at vias 16 Total Vias 48
# Percent Connected  100.00
# Manhattan Length 37128.0670 Horizontal 21319.5730 Vertical 15808.4940
# Routed Length 40046.6292 Horizontal 23518.1800 Vertical 19248.7770
# Ratio Actual / Manhattan   1.0786
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
write routes (changed_only) (reset_changed) C:/Users/Lee/AppData/Local/Temp/#Taaaaah09124.tmp
# Routing Written to File C:/Users/Lee/AppData/Local/Temp/#Taaaaah09124.tmp
# Loading Do File C:/Users/Lee/AppData/Local/Temp/#Taaaaai09124.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Sat Oct 20 02:29:49 2018
# 
#    VIA     TOP   BOTTOM 
# 
#    TOP  -------  VIA16D8
# BOTTOM  VIA16D8  -------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 25 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 55, at vias 16 Total Vias 48
# Percent Connected  100.00
# Manhattan Length 37128.0670 Horizontal 21319.5730 Vertical 15808.4940
# Routed Length 40046.6292 Horizontal 23518.1800 Vertical 19248.7770
# Ratio Actual / Manhattan   1.0786
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 25
# Routing 184 wires.
# 6 bend points have been removed.
# 0 bend points have been removed.
# 8 bend points have been removed.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 144 Successes 141 Failures 3 Vias 50
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 2 of 25
# Routing 15 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 14 Failures 0 Vias 48
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 25
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     9|     5|   2|    0|   54|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    16|     1|   1|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    18|     0|   0|    0|   48|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  4|    16|     0|   0|    0|   46|    0|   0| 11|  0:00:00|  0:00:01|
# Route    |  5|    14|     0|   0|    0|   42|    0|   0| 12|  0:00:00|  0:00:01|
# Route    |  6|     9|     0|   0|    0|   43|    0|   0| 35|  0:00:00|  0:00:01|
# Route    |  7|     5|     2|   0|    0|   46|    0|   0| 22|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    0|   49|    0|   0|100|  0:00:00|  0:00:01|
# Clean    |  9|     0|     0|   2|    0|   50|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    0|   48|    0|   0|   |  0:00:00|  0:00:01|
# Miter    | 10|     0|     0|   0|    0|   48|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     2|     0|   3|    0|   50|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    0|   48|    0|   0|100|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 25 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 53, at vias 14 Total Vias 48
# Percent Connected  100.00
# Manhattan Length 37599.4900 Horizontal 21555.6600 Vertical 16043.8300
# Routed Length 41802.0441 Horizontal 23268.2000 Vertical 19094.4300
# Ratio Actual / Manhattan   1.1118
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
clean 2
# Current time = Sat Oct 20 02:29:50 2018
# 
#    VIA     TOP   BOTTOM 
# 
#    TOP  -------  VIA16D8
# BOTTOM  VIA16D8  -------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 25 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 53, at vias 14 Total Vias 48
# Percent Connected  100.00
# Manhattan Length 37599.4900 Horizontal 21555.6600 Vertical 16043.8300
# Routed Length 41802.0441 Horizontal 23268.2000 Vertical 19094.4300
# Ratio Actual / Manhattan   1.1118
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 184 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 148 Successes 148 Failures 0 Vias 45
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 194 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 3 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 147 Successes 147 Failures 0 Vias 45
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     9|     5|   2|    0|   54|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    16|     1|   1|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    18|     0|   0|    0|   48|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  4|    16|     0|   0|    0|   46|    0|   0| 11|  0:00:00|  0:00:01|
# Route    |  5|    14|     0|   0|    0|   42|    0|   0| 12|  0:00:00|  0:00:01|
# Route    |  6|     9|     0|   0|    0|   43|    0|   0| 35|  0:00:00|  0:00:01|
# Route    |  7|     5|     2|   0|    0|   46|    0|   0| 22|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    0|   49|    0|   0|100|  0:00:00|  0:00:01|
# Clean    |  9|     0|     0|   2|    0|   50|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    0|   48|    0|   0|   |  0:00:00|  0:00:01|
# Miter    | 10|     0|     0|   0|    0|   48|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     2|     0|   3|    0|   50|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    0|   48|    0|   0|100|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    0|   45|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    0|   45|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 25 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 55, at vias 14 Total Vias 45
# Percent Connected  100.00
# Manhattan Length 37668.6570 Horizontal 21593.1070 Vertical 16075.5500
# Routed Length 42824.5370 Horizontal 23698.4700 Vertical 19126.0670
# Ratio Actual / Manhattan   1.1369
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
miter 4 (style diagonal) (pin) (slant) (tjunction) (bend) (layer TOP BOTTOM)
# Diagonal wire corners are preferred.
# Current time = Sat Oct 20 02:29:51 2018
# 13 bend points have been removed.
# Convert orthogonal pin exit to diagonal...
# Convert wire segment to diagonal...
# Convert orthogonal corner to diagonal...
# 0 bend points have been removed.
# Corners changed 159
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 25 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 54, at vias 14 Total Vias 45
# Percent Connected  100.00
# Manhattan Length 37668.6570 Horizontal 21593.1070 Vertical 16075.5500
# Routed Length 40134.1794 Horizontal 23897.0400 Vertical 19146.0670
# Ratio Actual / Manhattan   1.0655
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
write routes (changed_only) (reset_changed) C:/Users/Lee/AppData/Local/Temp/#Taaaaaj09124.tmp
# Routing Written to File C:/Users/Lee/AppData/Local/Temp/#Taaaaaj09124.tmp
quit
