// Seed: 1513544554
module module_0 (
    input uwire id_0,
    input wire  id_1,
    input wor   id_2,
    input uwire id_3,
    input tri   id_4,
    input wand  id_5
);
  assign #1{id_3, 1, id_0} = id_4;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    input logic id_2,
    input tri1 id_3,
    output tri1 id_4,
    output logic id_5,
    output tri1 id_6,
    input wire id_7,
    output supply0 id_8,
    output wand id_9,
    input uwire id_10,
    output tri1 id_11,
    output wire id_12
);
  always_ff @(posedge !1'b0) id_5 <= id_2;
  wire id_14;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_3,
      id_7,
      id_3,
      id_10
  );
  assign id_1 = 1;
  wire id_15, id_16;
endmodule
