// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
input in[1];
output out[1];
wire_assign( in, out );
// call wire assign in module wire_assign
// end
// End of file




endmodule
