/*
 * Copyright (c) 2025, Analog Devices Incorporated, All Rights Reserved
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef __ADRV906X_PINMUX_SOURCE_DEF_H__
#define __ADRV906X_PINMUX_SOURCE_DEF_H__

#include <stdint.h>

#define ADRV906X_PIN_COUNT            (103U)
#define ADRV906X_NS_GPIO_COUNT        (103U)
#define ADRV906X_S_GPIO_COUNT         (103U)
#define ADRV906X_PINMUX_SRC_PER_PIN   (6U)
#define ADRV906X_PINMUX_NUM_SRCS      (447U)

/* Dedicated IO Parameters*/
#define ADRV906X_DIO_PIN_COUNT        (23U)     /* Total number of dedicated IO */
#define ADRV906X_DIO_PIN_START        (115U)    /* Pin# of first Dedicated IO Pin */
#define ADRV906X_DIO_MUX_NONE         0xffff    /* Mux setting, used by dedicated IO, denotes no source mux connection */

/* Pin IDs for sources that are only mapped to one pin */
#define A55_GPIO_NS_0_PIN 0
#define A55_GPIO_NS_1_PIN 1
#define A55_GPIO_NS_2_PIN 2
#define A55_GPIO_NS_3_PIN 3
#define A55_GPIO_NS_4_PIN 4
#define A55_GPIO_NS_5_PIN 5
#define A55_GPIO_NS_6_PIN 6
#define A55_GPIO_NS_7_PIN 7
#define A55_GPIO_NS_8_PIN 8
#define A55_GPIO_NS_9_PIN 9
#define A55_GPIO_NS_10_PIN 10
#define A55_GPIO_NS_11_PIN 11
#define A55_GPIO_NS_12_PIN 12
#define A55_GPIO_NS_13_PIN 13
#define A55_GPIO_NS_14_PIN 14
#define A55_GPIO_NS_15_PIN 15
#define A55_GPIO_NS_16_PIN 16
#define A55_GPIO_NS_17_PIN 17
#define A55_GPIO_NS_18_PIN 18
#define A55_GPIO_NS_19_PIN 19
#define A55_GPIO_NS_20_PIN 20
#define A55_GPIO_NS_21_PIN 21
#define A55_GPIO_NS_22_PIN 22
#define A55_GPIO_NS_23_PIN 23
#define A55_GPIO_NS_24_PIN 24
#define A55_GPIO_NS_25_PIN 25
#define A55_GPIO_NS_26_PIN 26
#define A55_GPIO_NS_27_PIN 27
#define A55_GPIO_NS_28_PIN 28
#define A55_GPIO_NS_29_PIN 29
#define A55_GPIO_NS_30_PIN 30
#define A55_GPIO_NS_31_PIN 31
#define A55_GPIO_NS_32_PIN 32
#define A55_GPIO_NS_33_PIN 33
#define A55_GPIO_NS_34_PIN 34
#define A55_GPIO_NS_35_PIN 35
#define A55_GPIO_NS_36_PIN 36
#define A55_GPIO_NS_37_PIN 37
#define A55_GPIO_NS_38_PIN 38
#define A55_GPIO_NS_39_PIN 39
#define A55_GPIO_NS_40_PIN 40
#define A55_GPIO_NS_41_PIN 41
#define A55_GPIO_NS_42_PIN 42
#define A55_GPIO_NS_43_PIN 43
#define A55_GPIO_NS_44_PIN 44
#define A55_GPIO_NS_45_PIN 45
#define A55_GPIO_NS_46_PIN 46
#define A55_GPIO_NS_47_PIN 47
#define A55_GPIO_NS_48_PIN 48
#define A55_GPIO_NS_49_PIN 49
#define A55_GPIO_NS_50_PIN 50
#define A55_GPIO_NS_51_PIN 51
#define A55_GPIO_NS_52_PIN 52
#define A55_GPIO_NS_53_PIN 53
#define A55_GPIO_NS_54_PIN 54
#define A55_GPIO_NS_55_PIN 55
#define A55_GPIO_NS_56_PIN 56
#define A55_GPIO_NS_57_PIN 57
#define A55_GPIO_NS_58_PIN 58
#define A55_GPIO_NS_59_PIN 59
#define A55_GPIO_NS_60_PIN 60
#define A55_GPIO_NS_61_PIN 61
#define A55_GPIO_NS_62_PIN 62
#define A55_GPIO_NS_63_PIN 63
#define A55_GPIO_NS_64_PIN 64
#define A55_GPIO_NS_65_PIN 65
#define A55_GPIO_NS_66_PIN 66
#define A55_GPIO_NS_67_PIN 67
#define A55_GPIO_NS_68_PIN 68
#define A55_GPIO_NS_69_PIN 69
#define A55_GPIO_NS_70_PIN 70
#define A55_GPIO_NS_71_PIN 71
#define A55_GPIO_NS_72_PIN 72
#define A55_GPIO_NS_73_PIN 73
#define A55_GPIO_NS_74_PIN 74
#define A55_GPIO_NS_75_PIN 75
#define A55_GPIO_NS_76_PIN 76
#define A55_GPIO_NS_77_PIN 77
#define A55_GPIO_NS_78_PIN 78
#define A55_GPIO_NS_79_PIN 79
#define A55_GPIO_NS_80_PIN 80
#define A55_GPIO_NS_81_PIN 81
#define A55_GPIO_NS_82_PIN 82
#define A55_GPIO_NS_83_PIN 83
#define A55_GPIO_NS_84_PIN 84
#define A55_GPIO_NS_85_PIN 85
#define A55_GPIO_NS_86_PIN 86
#define A55_GPIO_NS_87_PIN 87
#define A55_GPIO_NS_88_PIN 88
#define A55_GPIO_NS_89_PIN 89
#define A55_GPIO_NS_90_PIN 90
#define A55_GPIO_NS_91_PIN 91
#define A55_GPIO_NS_92_PIN 92
#define A55_GPIO_NS_93_PIN 93
#define A55_GPIO_NS_94_PIN 94
#define A55_GPIO_NS_95_PIN 95
#define A55_GPIO_NS_96_PIN 96
#define A55_GPIO_NS_97_PIN 97
#define A55_GPIO_NS_98_PIN 98
#define A55_GPIO_NS_99_PIN 99
#define A55_GPIO_NS_100_PIN 100
#define A55_GPIO_NS_101_PIN 101
#define A55_GPIO_NS_102_PIN 102
#define A55_GPIO_S_0_PIN 0
#define A55_GPIO_S_1_PIN 1
#define A55_GPIO_S_2_PIN 2
#define A55_GPIO_S_3_PIN 3
#define A55_GPIO_S_4_PIN 4
#define A55_GPIO_S_5_PIN 5
#define A55_GPIO_S_6_PIN 6
#define A55_GPIO_S_7_PIN 7
#define A55_GPIO_S_8_PIN 8
#define A55_GPIO_S_9_PIN 9
#define A55_GPIO_S_10_PIN 10
#define A55_GPIO_S_11_PIN 11
#define A55_GPIO_S_12_PIN 12
#define A55_GPIO_S_13_PIN 13
#define A55_GPIO_S_14_PIN 14
#define A55_GPIO_S_15_PIN 15
#define A55_GPIO_S_16_PIN 16
#define A55_GPIO_S_17_PIN 17
#define A55_GPIO_S_18_PIN 18
#define A55_GPIO_S_19_PIN 19
#define A55_GPIO_S_20_PIN 20
#define A55_GPIO_S_21_PIN 21
#define A55_GPIO_S_22_PIN 22
#define A55_GPIO_S_23_PIN 23
#define A55_GPIO_S_24_PIN 24
#define A55_GPIO_S_25_PIN 25
#define A55_GPIO_S_26_PIN 26
#define A55_GPIO_S_27_PIN 27
#define A55_GPIO_S_28_PIN 28
#define A55_GPIO_S_29_PIN 29
#define A55_GPIO_S_30_PIN 30
#define A55_GPIO_S_31_PIN 31
#define A55_GPIO_S_32_PIN 32
#define A55_GPIO_S_33_PIN 33
#define A55_GPIO_S_34_PIN 34
#define A55_GPIO_S_35_PIN 35
#define A55_GPIO_S_36_PIN 36
#define A55_GPIO_S_37_PIN 37
#define A55_GPIO_S_38_PIN 38
#define A55_GPIO_S_39_PIN 39
#define A55_GPIO_S_40_PIN 40
#define A55_GPIO_S_41_PIN 41
#define A55_GPIO_S_42_PIN 42
#define A55_GPIO_S_43_PIN 43
#define A55_GPIO_S_44_PIN 44
#define A55_GPIO_S_45_PIN 45
#define A55_GPIO_S_46_PIN 46
#define A55_GPIO_S_47_PIN 47
#define A55_GPIO_S_48_PIN 48
#define A55_GPIO_S_49_PIN 49
#define A55_GPIO_S_50_PIN 50
#define A55_GPIO_S_51_PIN 51
#define A55_GPIO_S_52_PIN 52
#define A55_GPIO_S_53_PIN 53
#define A55_GPIO_S_54_PIN 54
#define A55_GPIO_S_55_PIN 55
#define A55_GPIO_S_56_PIN 56
#define A55_GPIO_S_57_PIN 57
#define A55_GPIO_S_58_PIN 58
#define A55_GPIO_S_59_PIN 59
#define A55_GPIO_S_60_PIN 60
#define A55_GPIO_S_61_PIN 61
#define A55_GPIO_S_62_PIN 62
#define A55_GPIO_S_63_PIN 63
#define A55_GPIO_S_64_PIN 64
#define A55_GPIO_S_65_PIN 65
#define A55_GPIO_S_66_PIN 66
#define A55_GPIO_S_67_PIN 67
#define A55_GPIO_S_68_PIN 68
#define A55_GPIO_S_69_PIN 69
#define A55_GPIO_S_70_PIN 70
#define A55_GPIO_S_71_PIN 71
#define A55_GPIO_S_72_PIN 72
#define A55_GPIO_S_73_PIN 73
#define A55_GPIO_S_74_PIN 74
#define A55_GPIO_S_75_PIN 75
#define A55_GPIO_S_76_PIN 76
#define A55_GPIO_S_77_PIN 77
#define A55_GPIO_S_78_PIN 78
#define A55_GPIO_S_79_PIN 79
#define A55_GPIO_S_80_PIN 80
#define A55_GPIO_S_81_PIN 81
#define A55_GPIO_S_82_PIN 82
#define A55_GPIO_S_83_PIN 83
#define A55_GPIO_S_84_PIN 84
#define A55_GPIO_S_85_PIN 85
#define A55_GPIO_S_86_PIN 86
#define A55_GPIO_S_87_PIN 87
#define A55_GPIO_S_88_PIN 88
#define A55_GPIO_S_89_PIN 89
#define A55_GPIO_S_90_PIN 90
#define A55_GPIO_S_91_PIN 91
#define A55_GPIO_S_92_PIN 92
#define A55_GPIO_S_93_PIN 93
#define A55_GPIO_S_94_PIN 94
#define A55_GPIO_S_95_PIN 95
#define A55_GPIO_S_96_PIN 96
#define A55_GPIO_S_97_PIN 97
#define A55_GPIO_S_98_PIN 98
#define A55_GPIO_S_99_PIN 99
#define A55_GPIO_S_100_PIN 100
#define A55_GPIO_S_101_PIN 101
#define A55_GPIO_S_102_PIN 102
#define DEBUG_CLK_INPUT_PIN 33
#define EMAC_CLK_RX_PIN 96
#define EMAC_CLK_TX_PIN 90
#define EMAC_GMII_MDC_PIN 86
#define EMAC_GMII_MDIO_PIN 85
#define EMAC_PHY_INTR_PIN 87
#define EMAC_PHY_RXD_0_PIN 100
#define EMAC_PHY_RXD_1_PIN 99
#define EMAC_PHY_RXD_2_PIN 98
#define EMAC_PHY_RXD_3_PIN 97
#define EMAC_PHY_RX_DV_PIN 89
#define EMAC_PHY_TXD_0_PIN 95
#define EMAC_PHY_TXD_1_PIN 94
#define EMAC_PHY_TXD_2_PIN 93
#define EMAC_PHY_TXD_3_PIN 92
#define EMAC_PHY_TXEN_PIN 91
#define EMAC_RESETN_PIN 88
#define GNSS_INTERRUPT_PIN 54
#define GPINT_INTERRUPT_INPUT_SECONDARY_TO_PRIMARY_PIN 101
#define GPINT_OUTPUT_0_PIN 32
#define GPINT_OUTPUT_1_PIN 40
#define GPIO_DEBUG_0_PIN 66
#define GPIO_DEBUG_1_PIN 67
#define GPIO_DEBUG_2_PIN 68
#define GPIO_DEBUG_3_PIN 69
#define GPIO_DEBUG_4_PIN 70
#define GPIO_DEBUG_5_PIN 71
#define GPIO_DEBUG_6_PIN 72
#define GPIO_DEBUG_7_PIN 73
#define I2C1_SCL_PIN 20
#define I2C1_SDA_PIN 21
#define I2C2_SCL_PIN 35
#define I2C2_SDA_PIN 36
#define I2C3_SCL_PIN 4
#define I2C3_SDA_PIN 5
#define I2C4_SCL_PIN 70
#define I2C4_SDA_PIN 71
#define I2C5_SCL_PIN 72
#define I2C5_SDA_PIN 73
#define I2C6_SCL_PIN 74
#define I2C6_SDA_PIN 75
#define I2C7_SCL_PIN 38
#define I2C7_SDA_PIN 39
#define JTAG_TCK_A55_PIN 63
#define JTAG_TCK_M4_PIN 37
#define JTAG_TDI_A55_PIN 61
#define JTAG_TDI_M4_PIN 35
#define JTAG_TDO_A55_PIN 60
#define JTAG_TDO_M4_PIN 34
#define JTAG_TMS_A55_PIN 62
#define JTAG_TMS_M4_PIN 36
#define JTAG_TRSTB_A55_PIN 64
#define JTAG_TRSTB_M4_PIN 38
#define LED_STATUS_0_PIN 74
#define LED_STATUS_1_PIN 75
#define LED_STATUS_2_PIN 76
#define LED_STATUS_3_PIN 77

#define ONE_PPS_CLK_OUTPUT_SE_PIN 45
#define OTP_CLK_OUTPUT_PIN 39
#define POWERDOWN_PIN 51
#define POWERREBOOTREGULATOR_ENABLE_PULLDOWN_PIN 102
#define PPI16_CLK_PIN 31
#define PPI16_PDI_0_PIN 6
#define PPI16_PDI_1_PIN 7
#define PPI16_PDI_2_PIN 8
#define PPI16_PDI_3_PIN 74
#define PPI16_PDI_4_PIN 12
#define PPI16_PDI_5_PIN 13
#define PPI16_PDI_6_PIN 14
#define PPI16_PDI_7_PIN 15
#define PPI16_PDI_8_PIN 16
#define PPI16_PDI_9_PIN 17
#define PPI16_PDI_10_PIN 45
#define PPI16_PDI_11_PIN 18
#define PPI16_PDI_12_PIN 19
#define PPI16_PDI_13_PIN 20
#define PPI16_PDI_14_PIN 21
#define PPI16_PDI_15_PIN 30
#define PPI16_PEB_PIN 34
#define PWM_0_PIN 6
#define PWM_1_PIN 0
#define PWM_2_PIN 1
#define PWM_3_PIN 2
#define PWM_4_PIN 3
#define PWM_5_PIN 4
#define PWM_6_PIN 5
#define PWM_7_PIN 37
#define PWM_8_PIN 38
#define PWM_9_PIN 39
#define PWM_10_PIN 40
#define PWM_11_PIN 41
#define PWM_12_PIN 46
#define PWM_13_PIN 47
#define PWM_14_PIN 48
#define PWM_15_PIN 49
#define QSFP_INTERRUPT_PIN 57
#define QSFP_MODPRS_0_PIN 59
#define QSFP_MODPRS_1_PIN 53
#define QSFP_MODSEL_0_PIN 58
#define QSFP_MODSEL_1_PIN 52
#define QSFP_RESET_PIN 56
#define QSPI_FLASH_CLK_PIN 82
#define QSPI_FLASH_D0_PIN 78
#define QSPI_FLASH_D1_PIN 79
#define QSPI_FLASH_D2_PIN 80
#define QSPI_FLASH_D3_PIN 81
#define QSPI_FLASH_RESETN_PIN 84
#define QSPI_FLASH_SELB_PIN 83
#define QSPI_FLOW_READY_PIN 76
#define REBOOTB_PIN 46
#define RFFE_0_PIN 7
#define RFFE_1_PIN 8
#define RFFE_2_PIN 9
#define RFFE_3_PIN 10
#define RFFE_4_PIN 11
#define RFFE_5_PIN 12
#define RFFE_6_PIN 13
#define RFFE_7_PIN 14
#define RFFE_8_PIN 15
#define RFFE_9_PIN 16
#define RFFE_10_PIN 17
#define RFFE_11_PIN 18
#define RFFE_12_PIN 19
#define RFFE_13_PIN 0
#define RFFE_14_PIN 1
#define RFFE_15_PIN 2
#define RFFE_16_PIN 3
#define RFFE_17_PIN 4
#define RFFE_18_PIN 5
#define RFFE_19_PIN 66
#define RFFE_20_PIN 67
#define RFFE_21_PIN 68
#define RFFE_22_PIN 69
#define RFFE_23_PIN 70
#define RFFE_24_PIN 71
#define RFFE_25_PIN 72
#define RFFE_26_PIN 73
#define RFFE_27_PIN 75
#define RFFE_28_PIN 76
#define RFFE_29_PIN 77
#define RFFE_30_PIN 33
#define RFFE_31_PIN 34
#define RFFE_32_PIN 35
#define RFFE_33_PIN 36
#define RFFE_34_PIN 37
#define RFFE_35_PIN 38
#define RFFE_36_PIN 39
#define RFFE_37_PIN 40
#define RFFE_38_PIN 41
#define RFFE_39_PIN 43
#define RFFE_40_PIN 47
#define RFFE_41_PIN 48
#define RFFE_42_PIN 49
#define RFFE_43_PIN 50
#define RFFE_44_PIN 54
#define RFFE_45_PIN 55
#define RFFE_46_PIN 65
#define RTC_INT_PIN 55
#define SD_CARDDETECT_PIN 6
#define SD_CLK_SEL_PIN 1
#define SD_CMD_PIN 0
#define SD_DATA0_PIN 2
#define SD_DATA1_PIN 3
#define SD_DATA2_PIN 4
#define SD_DATA3_PIN 5
#define SFP0_MOD_ABS_PIN 59
#define SFP0_RS0_PIN 52
#define SFP0_RS1_PIN 53
#define SFP0_RX_LOS_PIN 58
#define SFP0_TXFAULT_PIN 57
#define SFP0_TX_DISABLE_PIN 56
#define SFP1_MOD_ABS_PIN 73
#define SFP1_RS0_PIN 44
#define SFP1_RS1_PIN 45
#define SFP1_RX_LOS_PIN 72
#define SFP1_TXFAULT_PIN 71
#define SFP1_TX_DISABLE_PIN 70
#define SPI_MASTER0_SELB_1_PIN 42
#define SPI_MASTER0_SELB_2_PIN 43
#define SPI_MASTER0_SELB_3_PIN 44
#define SPI_MASTER1_CLK_PIN 47
#define SPI_MASTER1_MISO_PIN 45
#define SPI_MASTER1_MOSI_PIN 46
#define SPI_MASTER1_SELB_0_PIN 48
#define SPI_MASTER1_SELB_1_PIN 49
#define SPI_MASTER1_SELB_2_PIN 50
#define SPI_MASTER1_SELB_3_PIN 51
#define SPI_MASTER2_CLK_PIN 54
#define SPI_MASTER2_MISO_PIN 52
#define SPI_MASTER2_MOSI_PIN 53
#define SPI_MASTER2_SELB_PIN 55
#define SPI_MASTER3_CLK_PIN 2
#define SPI_MASTER3_MISO_PIN 0
#define SPI_MASTER3_MOSI_PIN 1
#define SPI_MASTER3_SELB_PIN 3
#define SPI_MASTER4_CLK_PIN 36
#define SPI_MASTER4_MISO_PIN 34
#define SPI_MASTER4_MOSI_PIN 35
#define SPI_MASTER4_SELB_PIN 37
#define SPI_MASTER5_CLK_PIN 68
#define SPI_MASTER5_MISO_PIN 66
#define SPI_MASTER5_MOSI_PIN 67
#define SPI_MASTER5_SELB_PIN 69
#define SPI_SLAVE_CLK_PIN 76
#define SPI_SLAVE_MISO_PIN 74
#define SPI_SLAVE_MOSI_PIN 75
#define SPI_SLAVE_SELB_PIN 77
#define TEMP_SENSOR_INT0_PIN 22
#define TEMP_SENSOR_INT1_PIN 23
#define TE_UART_RXD_PIN 24
#define TE_UART_TXD_PIN 26
#define TRACE_CLK_PIN 51
#define TRACE_D0_PIN 42
#define TRACE_D1_PIN 43
#define TRACE_D2_PIN 44
#define TRACE_D3_PIN 46
#define TRACE_D4_PIN 47
#define TRACE_D5_PIN 48
#define TRACE_D6_PIN 49
#define TRACE_D7_PIN 50
#define UART0_CTSIN_PIN 27
#define UART0_RTSOUT_PIN 25
#define UART0_RXSIN_PIN 24
#define UART0_TXSOUT_PIN 26
#define UART1_CTSIN_PIN 77
#define UART1_RTSOUT_PIN 33
#define UART1_RXSIN_PIN 28
#define UART1_TXSOUT_PIN 29
#define UART2_CTSIN_PIN 44
#define UART2_RTSOUT_PIN 43
#define UART2_RXSIN_PIN 30
#define UART2_TXSOUT_PIN 31
#define UART3_CTSIN_PIN 53
#define UART3_RTSOUT_PIN 52
#define UART3_RXSIN_PIN 40
#define UART3_TXSOUT_PIN 41
#define UART4_CTSIN_PIN 51
#define UART4_RTSOUT_PIN 50
#define UART4_RXSIN_PIN 30
#define UART4_TXSOUT_PIN 31

/* Pin IDs for Dedicated IO */
#define BOOT_MODE_0_DIO_PIN 115
#define BOOT_MODE_1_DIO_PIN 116
#define BOOT_MODE_2_DIO_PIN 117
#define BOOT_MODE_3_DIO_PIN 118
#define SPI_MASTER0_MISO_DIO_PIN 119
#define SPI_MASTER0_MOSI_DIO_PIN 120
#define SPI_MASTER0_CLK_DIO_PIN 121
#define SPI_MASTER0_SELB_0_DIO_PIN 122
#define I2C0_SCL_DIO_PIN 123
#define I2C0_SDA_DIO_PIN 124
#define TEST_EN_DIO_PIN 125
#define TEST_CONTROL_3_DIO_PIN 126
#define TEST_CONTROL_2_DIO_PIN 127
#define TEST_CONTROL_1_DIO_PIN 128
#define TEST_CONTROL_0_DIO_PIN 129
#define RESETFORSECONDARYSAMANA_DIO_PIN 130
#define CLOCK_STATUS_IN_0_DIO_PIN 131
#define CLOCK_STATUS_IN_1_DIO_PIN 132
#define DYINGGASPDETECTION_POWERCONTROL_DIO_PIN 133
#define ETHERNET_RECOVERED_CLK_DIO_PIN 134
#define CLK_RESET_OUT_DIO_PIN 135
#define CLK_SEL_DIO_PIN 136
#define ROSC_BYPASS_INPUT_DIO_PIN 137

/* Mux Source Select Values */
#define A55_GPIO_NS_0_MUX_SEL 4
#define A55_GPIO_NS_1_MUX_SEL 4
#define A55_GPIO_NS_2_MUX_SEL 4
#define A55_GPIO_NS_3_MUX_SEL 4
#define A55_GPIO_NS_4_MUX_SEL 4
#define A55_GPIO_NS_5_MUX_SEL 4
#define A55_GPIO_NS_6_MUX_SEL 4
#define A55_GPIO_NS_7_MUX_SEL 4
#define A55_GPIO_NS_8_MUX_SEL 4
#define A55_GPIO_NS_9_MUX_SEL 4
#define A55_GPIO_NS_10_MUX_SEL 4
#define A55_GPIO_NS_11_MUX_SEL 4
#define A55_GPIO_NS_12_MUX_SEL 4
#define A55_GPIO_NS_13_MUX_SEL 4
#define A55_GPIO_NS_14_MUX_SEL 4
#define A55_GPIO_NS_15_MUX_SEL 4
#define A55_GPIO_NS_16_MUX_SEL 4
#define A55_GPIO_NS_17_MUX_SEL 4
#define A55_GPIO_NS_18_MUX_SEL 4
#define A55_GPIO_NS_19_MUX_SEL 4
#define A55_GPIO_NS_20_MUX_SEL 4
#define A55_GPIO_NS_21_MUX_SEL 4
#define A55_GPIO_NS_22_MUX_SEL 4
#define A55_GPIO_NS_23_MUX_SEL 4
#define A55_GPIO_NS_24_MUX_SEL 4
#define A55_GPIO_NS_25_MUX_SEL 4
#define A55_GPIO_NS_26_MUX_SEL 4
#define A55_GPIO_NS_27_MUX_SEL 4
#define A55_GPIO_NS_28_MUX_SEL 4
#define A55_GPIO_NS_29_MUX_SEL 4
#define A55_GPIO_NS_30_MUX_SEL 4
#define A55_GPIO_NS_31_MUX_SEL 4
#define A55_GPIO_NS_32_MUX_SEL 4
#define A55_GPIO_NS_33_MUX_SEL 4
#define A55_GPIO_NS_34_MUX_SEL 4
#define A55_GPIO_NS_35_MUX_SEL 4
#define A55_GPIO_NS_36_MUX_SEL 4
#define A55_GPIO_NS_37_MUX_SEL 4
#define A55_GPIO_NS_38_MUX_SEL 4
#define A55_GPIO_NS_39_MUX_SEL 4
#define A55_GPIO_NS_40_MUX_SEL 4
#define A55_GPIO_NS_41_MUX_SEL 4
#define A55_GPIO_NS_42_MUX_SEL 4
#define A55_GPIO_NS_43_MUX_SEL 4
#define A55_GPIO_NS_44_MUX_SEL 4
#define A55_GPIO_NS_45_MUX_SEL 4
#define A55_GPIO_NS_46_MUX_SEL 4
#define A55_GPIO_NS_47_MUX_SEL 4
#define A55_GPIO_NS_48_MUX_SEL 4
#define A55_GPIO_NS_49_MUX_SEL 4
#define A55_GPIO_NS_50_MUX_SEL 4
#define A55_GPIO_NS_51_MUX_SEL 4
#define A55_GPIO_NS_52_MUX_SEL 4
#define A55_GPIO_NS_53_MUX_SEL 4
#define A55_GPIO_NS_54_MUX_SEL 4
#define A55_GPIO_NS_55_MUX_SEL 4
#define A55_GPIO_NS_56_MUX_SEL 4
#define A55_GPIO_NS_57_MUX_SEL 4
#define A55_GPIO_NS_58_MUX_SEL 4
#define A55_GPIO_NS_59_MUX_SEL 4
#define A55_GPIO_NS_60_MUX_SEL 4
#define A55_GPIO_NS_61_MUX_SEL 4
#define A55_GPIO_NS_62_MUX_SEL 4
#define A55_GPIO_NS_63_MUX_SEL 4
#define A55_GPIO_NS_64_MUX_SEL 4
#define A55_GPIO_NS_65_MUX_SEL 4
#define A55_GPIO_NS_66_MUX_SEL 4
#define A55_GPIO_NS_67_MUX_SEL 4
#define A55_GPIO_NS_68_MUX_SEL 4
#define A55_GPIO_NS_69_MUX_SEL 4
#define A55_GPIO_NS_70_MUX_SEL 4
#define A55_GPIO_NS_71_MUX_SEL 4
#define A55_GPIO_NS_72_MUX_SEL 4
#define A55_GPIO_NS_73_MUX_SEL 4
#define A55_GPIO_NS_74_MUX_SEL 4
#define A55_GPIO_NS_75_MUX_SEL 4
#define A55_GPIO_NS_76_MUX_SEL 4
#define A55_GPIO_NS_77_MUX_SEL 4
#define A55_GPIO_NS_78_MUX_SEL 4
#define A55_GPIO_NS_79_MUX_SEL 4
#define A55_GPIO_NS_80_MUX_SEL 4
#define A55_GPIO_NS_81_MUX_SEL 4
#define A55_GPIO_NS_82_MUX_SEL 4
#define A55_GPIO_NS_83_MUX_SEL 4
#define A55_GPIO_NS_84_MUX_SEL 4
#define A55_GPIO_NS_85_MUX_SEL 4
#define A55_GPIO_NS_86_MUX_SEL 4
#define A55_GPIO_NS_87_MUX_SEL 4
#define A55_GPIO_NS_88_MUX_SEL 4
#define A55_GPIO_NS_89_MUX_SEL 4
#define A55_GPIO_NS_90_MUX_SEL 4
#define A55_GPIO_NS_91_MUX_SEL 4
#define A55_GPIO_NS_92_MUX_SEL 4
#define A55_GPIO_NS_93_MUX_SEL 4
#define A55_GPIO_NS_94_MUX_SEL 4
#define A55_GPIO_NS_95_MUX_SEL 4
#define A55_GPIO_NS_96_MUX_SEL 4
#define A55_GPIO_NS_97_MUX_SEL 4
#define A55_GPIO_NS_98_MUX_SEL 4
#define A55_GPIO_NS_99_MUX_SEL 4
#define A55_GPIO_NS_100_MUX_SEL 4
#define A55_GPIO_NS_101_MUX_SEL 4
#define A55_GPIO_NS_102_MUX_SEL 4
#define A55_GPIO_S_0_MUX_SEL 3
#define A55_GPIO_S_1_MUX_SEL 3
#define A55_GPIO_S_2_MUX_SEL 3
#define A55_GPIO_S_3_MUX_SEL 3
#define A55_GPIO_S_4_MUX_SEL 3
#define A55_GPIO_S_5_MUX_SEL 3
#define A55_GPIO_S_6_MUX_SEL 3
#define A55_GPIO_S_7_MUX_SEL 3
#define A55_GPIO_S_8_MUX_SEL 3
#define A55_GPIO_S_9_MUX_SEL 3
#define A55_GPIO_S_10_MUX_SEL 3
#define A55_GPIO_S_11_MUX_SEL 3
#define A55_GPIO_S_12_MUX_SEL 3
#define A55_GPIO_S_13_MUX_SEL 3
#define A55_GPIO_S_14_MUX_SEL 3
#define A55_GPIO_S_15_MUX_SEL 3
#define A55_GPIO_S_16_MUX_SEL 3
#define A55_GPIO_S_17_MUX_SEL 3
#define A55_GPIO_S_18_MUX_SEL 3
#define A55_GPIO_S_19_MUX_SEL 3
#define A55_GPIO_S_20_MUX_SEL 3
#define A55_GPIO_S_21_MUX_SEL 3
#define A55_GPIO_S_22_MUX_SEL 3
#define A55_GPIO_S_23_MUX_SEL 3
#define A55_GPIO_S_24_MUX_SEL 3
#define A55_GPIO_S_25_MUX_SEL 3
#define A55_GPIO_S_26_MUX_SEL 3
#define A55_GPIO_S_27_MUX_SEL 3
#define A55_GPIO_S_28_MUX_SEL 3
#define A55_GPIO_S_29_MUX_SEL 3
#define A55_GPIO_S_30_MUX_SEL 3
#define A55_GPIO_S_31_MUX_SEL 3
#define A55_GPIO_S_32_MUX_SEL 0
#define A55_GPIO_S_33_MUX_SEL 0
#define A55_GPIO_S_34_MUX_SEL 0
#define A55_GPIO_S_35_MUX_SEL 0
#define A55_GPIO_S_36_MUX_SEL 0
#define A55_GPIO_S_37_MUX_SEL 0
#define A55_GPIO_S_38_MUX_SEL 0
#define A55_GPIO_S_39_MUX_SEL 0
#define A55_GPIO_S_40_MUX_SEL 0
#define A55_GPIO_S_41_MUX_SEL 3
#define A55_GPIO_S_42_MUX_SEL 3
#define A55_GPIO_S_43_MUX_SEL 3
#define A55_GPIO_S_44_MUX_SEL 3
#define A55_GPIO_S_45_MUX_SEL 3
#define A55_GPIO_S_46_MUX_SEL 3
#define A55_GPIO_S_47_MUX_SEL 3
#define A55_GPIO_S_48_MUX_SEL 3
#define A55_GPIO_S_49_MUX_SEL 3
#define A55_GPIO_S_50_MUX_SEL 3
#define A55_GPIO_S_51_MUX_SEL 3
#define A55_GPIO_S_52_MUX_SEL 3
#define A55_GPIO_S_53_MUX_SEL 3
#define A55_GPIO_S_54_MUX_SEL 3
#define A55_GPIO_S_55_MUX_SEL 3
#define A55_GPIO_S_56_MUX_SEL 3
#define A55_GPIO_S_57_MUX_SEL 3
#define A55_GPIO_S_58_MUX_SEL 3
#define A55_GPIO_S_59_MUX_SEL 3
#define A55_GPIO_S_60_MUX_SEL 0
#define A55_GPIO_S_61_MUX_SEL 0
#define A55_GPIO_S_62_MUX_SEL 0
#define A55_GPIO_S_63_MUX_SEL 0
#define A55_GPIO_S_64_MUX_SEL 0
#define A55_GPIO_S_65_MUX_SEL 3
#define A55_GPIO_S_66_MUX_SEL 3
#define A55_GPIO_S_67_MUX_SEL 3
#define A55_GPIO_S_68_MUX_SEL 3
#define A55_GPIO_S_69_MUX_SEL 3
#define A55_GPIO_S_70_MUX_SEL 3
#define A55_GPIO_S_71_MUX_SEL 3
#define A55_GPIO_S_72_MUX_SEL 3
#define A55_GPIO_S_73_MUX_SEL 3
#define A55_GPIO_S_74_MUX_SEL 0
#define A55_GPIO_S_75_MUX_SEL 0
#define A55_GPIO_S_76_MUX_SEL 0
#define A55_GPIO_S_77_MUX_SEL 0
#define A55_GPIO_S_78_MUX_SEL 3
#define A55_GPIO_S_79_MUX_SEL 3
#define A55_GPIO_S_80_MUX_SEL 3
#define A55_GPIO_S_81_MUX_SEL 3
#define A55_GPIO_S_82_MUX_SEL 3
#define A55_GPIO_S_83_MUX_SEL 3
#define A55_GPIO_S_84_MUX_SEL 3
#define A55_GPIO_S_85_MUX_SEL 3
#define A55_GPIO_S_86_MUX_SEL 3
#define A55_GPIO_S_87_MUX_SEL 3
#define A55_GPIO_S_88_MUX_SEL 3
#define A55_GPIO_S_89_MUX_SEL 3
#define A55_GPIO_S_90_MUX_SEL 3
#define A55_GPIO_S_91_MUX_SEL 3
#define A55_GPIO_S_92_MUX_SEL 3
#define A55_GPIO_S_93_MUX_SEL 3
#define A55_GPIO_S_94_MUX_SEL 3
#define A55_GPIO_S_95_MUX_SEL 3
#define A55_GPIO_S_96_MUX_SEL 3
#define A55_GPIO_S_97_MUX_SEL 3
#define A55_GPIO_S_98_MUX_SEL 3
#define A55_GPIO_S_99_MUX_SEL 3
#define A55_GPIO_S_100_MUX_SEL 3
#define A55_GPIO_S_101_MUX_SEL 3
#define A55_GPIO_S_102_MUX_SEL 3
#define DEBUG_CLK_INPUT_MUX_SEL 3
#define EMAC_CLK_RX_MUX_SEL 0
#define EMAC_CLK_TX_MUX_SEL 0
#define EMAC_GMII_MDC_MUX_SEL 0
#define EMAC_GMII_MDIO_MUX_SEL 0
#define EMAC_PHY_INTR_MUX_SEL 0
#define EMAC_PHY_RXD_0_MUX_SEL 0
#define EMAC_PHY_RXD_1_MUX_SEL 0
#define EMAC_PHY_RXD_2_MUX_SEL 0
#define EMAC_PHY_RXD_3_MUX_SEL 0
#define EMAC_PHY_RX_DV_MUX_SEL 0
#define EMAC_PHY_TXD_0_MUX_SEL 0
#define EMAC_PHY_TXD_1_MUX_SEL 0
#define EMAC_PHY_TXD_2_MUX_SEL 0
#define EMAC_PHY_TXD_3_MUX_SEL 0
#define EMAC_PHY_TXEN_MUX_SEL 0
#define EMAC_RESETN_MUX_SEL 0
#define GNSS_INTERRUPT_MUX_SEL 1
#define GPINT_INTERRUPT_INPUT_SECONDARY_TO_PRIMARY_MUX_SEL 0
#define GPINT_OUTPUT_0_MUX_SEL 3
#define GPINT_OUTPUT_1_MUX_SEL 3
#define GPIO_DEBUG_0_MUX_SEL 0
#define GPIO_DEBUG_1_MUX_SEL 0
#define GPIO_DEBUG_2_MUX_SEL 0
#define GPIO_DEBUG_3_MUX_SEL 0
#define GPIO_DEBUG_4_MUX_SEL 0
#define GPIO_DEBUG_5_MUX_SEL 0
#define GPIO_DEBUG_6_MUX_SEL 0
#define GPIO_DEBUG_7_MUX_SEL 0
#define I2C1_SCL_MUX_SEL 0
#define I2C1_SDA_MUX_SEL 0
#define I2C2_SCL_MUX_SEL 2
#define I2C2_SDA_MUX_SEL 2
#define I2C3_SCL_MUX_SEL 1
#define I2C3_SDA_MUX_SEL 1
#define I2C4_SCL_MUX_SEL 1
#define I2C4_SDA_MUX_SEL 1
#define I2C5_SCL_MUX_SEL 1
#define I2C5_SDA_MUX_SEL 1
#define I2C6_SCL_MUX_SEL 1
#define I2C6_SDA_MUX_SEL 1
#define I2C7_SCL_MUX_SEL 1
#define I2C7_SDA_MUX_SEL 1
#define JTAG_TCK_A55_MUX_SEL 3
#define JTAG_TCK_M4_MUX_SEL 3
#define JTAG_TDI_A55_MUX_SEL 3
#define JTAG_TDI_M4_MUX_SEL 3
#define JTAG_TDO_A55_MUX_SEL 3
#define JTAG_TDO_M4_MUX_SEL 3
#define JTAG_TMS_A55_MUX_SEL 3
#define JTAG_TMS_M4_MUX_SEL 3
#define JTAG_TRSTB_A55_MUX_SEL 3
#define JTAG_TRSTB_M4_MUX_SEL 3
#define LED_STATUS_0_MUX_SEL 5
#define LED_STATUS_1_MUX_SEL 5
#define LED_STATUS_2_MUX_SEL 5
#define LED_STATUS_3_MUX_SEL 5

#define ONE_PPS_CLK_OUTPUT_SE_MUX_SEL 1
#define OTP_CLK_OUTPUT_MUX_SEL 3
#define POWERDOWN_MUX_SEL 5
#define POWERREBOOTREGULATOR_ENABLE_PULLDOWN_MUX_SEL 0
#define PPI16_CLK_MUX_SEL 2
#define PPI16_PDI_0_MUX_SEL 2
#define PPI16_PDI_1_MUX_SEL 2
#define PPI16_PDI_2_MUX_SEL 2
#define PPI16_PDI_3_MUX_SEL 2
#define PPI16_PDI_4_MUX_SEL 2
#define PPI16_PDI_5_MUX_SEL 2
#define PPI16_PDI_6_MUX_SEL 2
#define PPI16_PDI_7_MUX_SEL 2
#define PPI16_PDI_8_MUX_SEL 2
#define PPI16_PDI_9_MUX_SEL 2
#define PPI16_PDI_10_MUX_SEL 2
#define PPI16_PDI_11_MUX_SEL 2
#define PPI16_PDI_12_MUX_SEL 2
#define PPI16_PDI_13_MUX_SEL 2
#define PPI16_PDI_14_MUX_SEL 2
#define PPI16_PDI_15_MUX_SEL 2
#define PPI16_PEB_MUX_SEL 2
#define PWM_0_MUX_SEL 1
#define PWM_1_MUX_SEL 5
#define PWM_2_MUX_SEL 5
#define PWM_3_MUX_SEL 5
#define PWM_4_MUX_SEL 5
#define PWM_5_MUX_SEL 5
#define PWM_6_MUX_SEL 5
#define PWM_7_MUX_SEL 2
#define PWM_8_MUX_SEL 2
#define PWM_9_MUX_SEL 2
#define PWM_10_MUX_SEL 2
#define PWM_11_MUX_SEL 2
#define PWM_12_MUX_SEL 1
#define PWM_13_MUX_SEL 1
#define PWM_14_MUX_SEL 1
#define PWM_15_MUX_SEL 1
#define QSFP_INTERRUPT_MUX_SEL 0
#define QSFP_MODPRS_0_MUX_SEL 0
#define QSFP_MODPRS_1_MUX_SEL 2
#define QSFP_MODSEL_0_MUX_SEL 0
#define QSFP_MODSEL_1_MUX_SEL 2
#define QSFP_RESET_MUX_SEL 0
#define QSPI_FLASH_CLK_MUX_SEL 0
#define QSPI_FLASH_D0_MUX_SEL 0
#define QSPI_FLASH_D1_MUX_SEL 0
#define QSPI_FLASH_D2_MUX_SEL 0
#define QSPI_FLASH_D3_MUX_SEL 0
#define QSPI_FLASH_RESETN_MUX_SEL 0
#define QSPI_FLASH_SELB_MUX_SEL 0
#define QSPI_FLOW_READY_MUX_SEL 1
#define REBOOTB_MUX_SEL 5
#define RFFE_0_MUX_SEL 0
#define RFFE_1_MUX_SEL 0
#define RFFE_2_MUX_SEL 0
#define RFFE_3_MUX_SEL 0
#define RFFE_4_MUX_SEL 0
#define RFFE_5_MUX_SEL 0
#define RFFE_6_MUX_SEL 0
#define RFFE_7_MUX_SEL 0
#define RFFE_8_MUX_SEL 0
#define RFFE_9_MUX_SEL 0
#define RFFE_10_MUX_SEL 0
#define RFFE_11_MUX_SEL 0
#define RFFE_12_MUX_SEL 0
#define RFFE_13_MUX_SEL 2
#define RFFE_14_MUX_SEL 2
#define RFFE_15_MUX_SEL 2
#define RFFE_16_MUX_SEL 2
#define RFFE_17_MUX_SEL 2
#define RFFE_18_MUX_SEL 2
#define RFFE_19_MUX_SEL 2
#define RFFE_20_MUX_SEL 2
#define RFFE_21_MUX_SEL 2
#define RFFE_22_MUX_SEL 2
#define RFFE_23_MUX_SEL 2
#define RFFE_24_MUX_SEL 2
#define RFFE_25_MUX_SEL 2
#define RFFE_26_MUX_SEL 2
#define RFFE_27_MUX_SEL 2
#define RFFE_28_MUX_SEL 2
#define RFFE_29_MUX_SEL 2
#define RFFE_30_MUX_SEL 5
#define RFFE_31_MUX_SEL 5
#define RFFE_32_MUX_SEL 5
#define RFFE_33_MUX_SEL 5
#define RFFE_34_MUX_SEL 5
#define RFFE_35_MUX_SEL 5
#define RFFE_36_MUX_SEL 5
#define RFFE_37_MUX_SEL 5
#define RFFE_38_MUX_SEL 5
#define RFFE_39_MUX_SEL 5
#define RFFE_40_MUX_SEL 5
#define RFFE_41_MUX_SEL 5
#define RFFE_42_MUX_SEL 5
#define RFFE_43_MUX_SEL 5
#define RFFE_44_MUX_SEL 5
#define RFFE_45_MUX_SEL 5
#define RFFE_46_MUX_SEL 0
#define RTC_INT_MUX_SEL 1
#define SD_CARDDETECT_MUX_SEL 0
#define SD_CLK_SEL_MUX_SEL 0
#define SD_CMD_MUX_SEL 0
#define SD_DATA0_MUX_SEL 0
#define SD_DATA1_MUX_SEL 0
#define SD_DATA2_MUX_SEL 0
#define SD_DATA3_MUX_SEL 0
#define SFP0_MOD_ABS_MUX_SEL 1
#define SFP0_RS0_MUX_SEL 5
#define SFP0_RS1_MUX_SEL 5
#define SFP0_RX_LOS_MUX_SEL 1
#define SFP0_TXFAULT_MUX_SEL 1
#define SFP0_TX_DISABLE_MUX_SEL 1
#define SFP1_MOD_ABS_MUX_SEL 5
#define SFP1_RS0_MUX_SEL 5
#define SFP1_RS1_MUX_SEL 5
#define SFP1_RX_LOS_MUX_SEL 5
#define SFP1_TXFAULT_MUX_SEL 5
#define SFP1_TX_DISABLE_MUX_SEL 5
#define SPI_MASTER0_SELB_1_MUX_SEL 0
#define SPI_MASTER0_SELB_2_MUX_SEL 0
#define SPI_MASTER0_SELB_3_MUX_SEL 0
#define SPI_MASTER1_CLK_MUX_SEL 0
#define SPI_MASTER1_MISO_MUX_SEL 0
#define SPI_MASTER1_MOSI_MUX_SEL 0
#define SPI_MASTER1_SELB_0_MUX_SEL 0
#define SPI_MASTER1_SELB_1_MUX_SEL 0
#define SPI_MASTER1_SELB_2_MUX_SEL 0
#define SPI_MASTER1_SELB_3_MUX_SEL 0
#define SPI_MASTER2_CLK_MUX_SEL 0
#define SPI_MASTER2_MISO_MUX_SEL 0
#define SPI_MASTER2_MOSI_MUX_SEL 0
#define SPI_MASTER2_SELB_MUX_SEL 0
#define SPI_MASTER3_CLK_MUX_SEL 1
#define SPI_MASTER3_MISO_MUX_SEL 1
#define SPI_MASTER3_MOSI_MUX_SEL 1
#define SPI_MASTER3_SELB_MUX_SEL 1
#define SPI_MASTER4_CLK_MUX_SEL 1
#define SPI_MASTER4_MISO_MUX_SEL 1
#define SPI_MASTER4_MOSI_MUX_SEL 1
#define SPI_MASTER4_SELB_MUX_SEL 1
#define SPI_MASTER5_CLK_MUX_SEL 1
#define SPI_MASTER5_MISO_MUX_SEL 1
#define SPI_MASTER5_MOSI_MUX_SEL 1
#define SPI_MASTER5_SELB_MUX_SEL 1
#define SPI_SLAVE_CLK_MUX_SEL 3
#define SPI_SLAVE_MISO_MUX_SEL 3
#define SPI_SLAVE_MOSI_MUX_SEL 3
#define SPI_SLAVE_SELB_MUX_SEL 3
#define TEMP_SENSOR_INT0_MUX_SEL 0
#define TEMP_SENSOR_INT1_MUX_SEL 0
#define TE_UART_RXD_MUX_SEL 1
#define TE_UART_TXD_MUX_SEL 1
#define TRACE_CLK_MUX_SEL 2
#define TRACE_D0_MUX_SEL 2
#define TRACE_D1_MUX_SEL 2
#define TRACE_D2_MUX_SEL 2
#define TRACE_D3_MUX_SEL 2
#define TRACE_D4_MUX_SEL 2
#define TRACE_D5_MUX_SEL 2
#define TRACE_D6_MUX_SEL 2
#define TRACE_D7_MUX_SEL 2
#define UART0_CTSIN_MUX_SEL 0
#define UART0_RTSOUT_MUX_SEL 0
#define UART0_RXSIN_MUX_SEL 0
#define UART0_TXSOUT_MUX_SEL 0
#define UART1_CTSIN_MUX_SEL 1
#define UART1_RTSOUT_MUX_SEL 1
#define UART1_RXSIN_MUX_SEL 0
#define UART1_TXSOUT_MUX_SEL 0
#define UART2_CTSIN_MUX_SEL 1
#define UART2_RTSOUT_MUX_SEL 1
#define UART2_RXSIN_MUX_SEL 0
#define UART2_TXSOUT_MUX_SEL 0
#define UART3_CTSIN_MUX_SEL 1
#define UART3_RTSOUT_MUX_SEL 1
#define UART3_RXSIN_MUX_SEL 1
#define UART3_TXSOUT_MUX_SEL 1
#define UART4_CTSIN_MUX_SEL 1
#define UART4_RTSOUT_MUX_SEL 1
#define UART4_RXSIN_MUX_SEL 1
#define UART4_TXSOUT_MUX_SEL 1

/* Mux Source Select for dedicated IO (DIO) */
#define BOOT_MODE_0_DIO_MUX_SEL 0xffff
#define BOOT_MODE_1_DIO_MUX_SEL 0xffff
#define BOOT_MODE_2_DIO_MUX_SEL 0xffff
#define BOOT_MODE_3_DIO_MUX_SEL 0xffff
#define SPI_MASTER0_MISO_DIO_MUX_SEL 0xffff
#define SPI_MASTER0_MOSI_DIO_MUX_SEL 0xffff
#define SPI_MASTER0_CLK_DIO_MUX_SEL 0xffff
#define SPI_MASTER0_SELB_0_DIO_MUX_SEL 0xffff
#define I2C0_SCL_DIO_MUX_SEL 0xffff
#define I2C0_SDA_DIO_MUX_SEL 0xffff
#define TEST_EN_DIO_MUX_SEL 0xffff
#define TEST_CONTROL_3_DIO_MUX_SEL 0xffff
#define TEST_CONTROL_2_DIO_MUX_SEL 0xffff
#define TEST_CONTROL_1_DIO_MUX_SEL 0xffff
#define TEST_CONTROL_0_DIO_MUX_SEL 0xffff
#define RESETFORSECONDARYSAMANA_DIO_MUX_SEL 0xffff
#define CLOCK_STATUS_IN_0_DIO_MUX_SEL 0xffff
#define CLOCK_STATUS_IN_1_DIO_MUX_SEL 0xffff
#define DYINGGASPDETECTION_POWERCONTROL_DIO_MUX_SEL 0xffff
#define ETHERNET_RECOVERED_CLK_DIO_MUX_SEL 0xffff
#define CLK_RESET_OUT_DIO_MUX_SEL 0xffff
#define CLK_SEL_DIO_MUX_SEL 0xffff
#define ROSC_BYPASS_INPUT_DIO_MUX_SEL 0xffff

/* Source IDs for pins */
typedef enum {
	A55_GPIO_NS_0					= 0,
	A55_GPIO_NS_1					= 1,
	A55_GPIO_NS_2					= 2,
	A55_GPIO_NS_3					= 3,
	A55_GPIO_NS_4					= 4,
	A55_GPIO_NS_5					= 5,
	A55_GPIO_NS_6					= 6,
	A55_GPIO_NS_7					= 7,
	A55_GPIO_NS_8					= 8,
	A55_GPIO_NS_9					= 9,
	A55_GPIO_NS_10					= 10,
	A55_GPIO_NS_11					= 11,
	A55_GPIO_NS_12					= 12,
	A55_GPIO_NS_13					= 13,
	A55_GPIO_NS_14					= 14,
	A55_GPIO_NS_15					= 15,
	A55_GPIO_NS_16					= 16,
	A55_GPIO_NS_17					= 17,
	A55_GPIO_NS_18					= 18,
	A55_GPIO_NS_19					= 19,
	A55_GPIO_NS_20					= 20,
	A55_GPIO_NS_21					= 21,
	A55_GPIO_NS_22					= 22,
	A55_GPIO_NS_23					= 23,
	A55_GPIO_NS_24					= 24,
	A55_GPIO_NS_25					= 25,
	A55_GPIO_NS_26					= 26,
	A55_GPIO_NS_27					= 27,
	A55_GPIO_NS_28					= 28,
	A55_GPIO_NS_29					= 29,
	A55_GPIO_NS_30					= 30,
	A55_GPIO_NS_31					= 31,
	A55_GPIO_NS_32					= 32,
	A55_GPIO_NS_33					= 33,
	A55_GPIO_NS_34					= 34,
	A55_GPIO_NS_35					= 35,
	A55_GPIO_NS_36					= 36,
	A55_GPIO_NS_37					= 37,
	A55_GPIO_NS_38					= 38,
	A55_GPIO_NS_39					= 39,
	A55_GPIO_NS_40					= 40,
	A55_GPIO_NS_41					= 41,
	A55_GPIO_NS_42					= 42,
	A55_GPIO_NS_43					= 43,
	A55_GPIO_NS_44					= 44,
	A55_GPIO_NS_45					= 45,
	A55_GPIO_NS_46					= 46,
	A55_GPIO_NS_47					= 47,
	A55_GPIO_NS_48					= 48,
	A55_GPIO_NS_49					= 49,
	A55_GPIO_NS_50					= 50,
	A55_GPIO_NS_51					= 51,
	A55_GPIO_NS_52					= 52,
	A55_GPIO_NS_53					= 53,
	A55_GPIO_NS_54					= 54,
	A55_GPIO_NS_55					= 55,
	A55_GPIO_NS_56					= 56,
	A55_GPIO_NS_57					= 57,
	A55_GPIO_NS_58					= 58,
	A55_GPIO_NS_59					= 59,
	A55_GPIO_NS_60					= 60,
	A55_GPIO_NS_61					= 61,
	A55_GPIO_NS_62					= 62,
	A55_GPIO_NS_63					= 63,
	A55_GPIO_NS_64					= 64,
	A55_GPIO_NS_65					= 65,
	A55_GPIO_NS_66					= 66,
	A55_GPIO_NS_67					= 67,
	A55_GPIO_NS_68					= 68,
	A55_GPIO_NS_69					= 69,
	A55_GPIO_NS_70					= 70,
	A55_GPIO_NS_71					= 71,
	A55_GPIO_NS_72					= 72,
	A55_GPIO_NS_73					= 73,
	A55_GPIO_NS_74					= 74,
	A55_GPIO_NS_75					= 75,
	A55_GPIO_NS_76					= 76,
	A55_GPIO_NS_77					= 77,
	A55_GPIO_NS_78					= 78,
	A55_GPIO_NS_79					= 79,
	A55_GPIO_NS_80					= 80,
	A55_GPIO_NS_81					= 81,
	A55_GPIO_NS_82					= 82,
	A55_GPIO_NS_83					= 83,
	A55_GPIO_NS_84					= 84,
	A55_GPIO_NS_85					= 85,
	A55_GPIO_NS_86					= 86,
	A55_GPIO_NS_87					= 87,
	A55_GPIO_NS_88					= 88,
	A55_GPIO_NS_89					= 89,
	A55_GPIO_NS_90					= 90,
	A55_GPIO_NS_91					= 91,
	A55_GPIO_NS_92					= 92,
	A55_GPIO_NS_93					= 93,
	A55_GPIO_NS_94					= 94,
	A55_GPIO_NS_95					= 95,
	A55_GPIO_NS_96					= 96,
	A55_GPIO_NS_97					= 97,
	A55_GPIO_NS_98					= 98,
	A55_GPIO_NS_99					= 99,
	A55_GPIO_NS_100					= 100,
	A55_GPIO_NS_101					= 101,
	A55_GPIO_NS_102					= 102,
	A55_GPIO_S_0					= 103,
	A55_GPIO_S_1					= 104,
	A55_GPIO_S_2					= 105,
	A55_GPIO_S_3					= 106,
	A55_GPIO_S_4					= 107,
	A55_GPIO_S_5					= 108,
	A55_GPIO_S_6					= 109,
	A55_GPIO_S_7					= 110,
	A55_GPIO_S_8					= 111,
	A55_GPIO_S_9					= 112,
	A55_GPIO_S_10					= 113,
	A55_GPIO_S_11					= 114,
	A55_GPIO_S_12					= 115,
	A55_GPIO_S_13					= 116,
	A55_GPIO_S_14					= 117,
	A55_GPIO_S_15					= 118,
	A55_GPIO_S_16					= 119,
	A55_GPIO_S_17					= 120,
	A55_GPIO_S_18					= 121,
	A55_GPIO_S_19					= 122,
	A55_GPIO_S_20					= 123,
	A55_GPIO_S_21					= 124,
	A55_GPIO_S_22					= 125,
	A55_GPIO_S_23					= 126,
	A55_GPIO_S_24					= 127,
	A55_GPIO_S_25					= 128,
	A55_GPIO_S_26					= 129,
	A55_GPIO_S_27					= 130,
	A55_GPIO_S_28					= 131,
	A55_GPIO_S_29					= 132,
	A55_GPIO_S_30					= 133,
	A55_GPIO_S_31					= 134,
	A55_GPIO_S_32					= 135,
	A55_GPIO_S_33					= 136,
	A55_GPIO_S_34					= 137,
	A55_GPIO_S_35					= 138,
	A55_GPIO_S_36					= 139,
	A55_GPIO_S_37					= 140,
	A55_GPIO_S_38					= 141,
	A55_GPIO_S_39					= 142,
	A55_GPIO_S_40					= 143,
	A55_GPIO_S_41					= 144,
	A55_GPIO_S_42					= 145,
	A55_GPIO_S_43					= 146,
	A55_GPIO_S_44					= 147,
	A55_GPIO_S_45					= 148,
	A55_GPIO_S_46					= 149,
	A55_GPIO_S_47					= 150,
	A55_GPIO_S_48					= 151,
	A55_GPIO_S_49					= 152,
	A55_GPIO_S_50					= 153,
	A55_GPIO_S_51					= 154,
	A55_GPIO_S_52					= 155,
	A55_GPIO_S_53					= 156,
	A55_GPIO_S_54					= 157,
	A55_GPIO_S_55					= 158,
	A55_GPIO_S_56					= 159,
	A55_GPIO_S_57					= 160,
	A55_GPIO_S_58					= 161,
	A55_GPIO_S_59					= 162,
	A55_GPIO_S_60					= 163,
	A55_GPIO_S_61					= 164,
	A55_GPIO_S_62					= 165,
	A55_GPIO_S_63					= 166,
	A55_GPIO_S_64					= 167,
	A55_GPIO_S_65					= 168,
	A55_GPIO_S_66					= 169,
	A55_GPIO_S_67					= 170,
	A55_GPIO_S_68					= 171,
	A55_GPIO_S_69					= 172,
	A55_GPIO_S_70					= 173,
	A55_GPIO_S_71					= 174,
	A55_GPIO_S_72					= 175,
	A55_GPIO_S_73					= 176,
	A55_GPIO_S_74					= 177,
	A55_GPIO_S_75					= 178,
	A55_GPIO_S_76					= 179,
	A55_GPIO_S_77					= 180,
	A55_GPIO_S_78					= 181,
	A55_GPIO_S_79					= 182,
	A55_GPIO_S_80					= 183,
	A55_GPIO_S_81					= 184,
	A55_GPIO_S_82					= 185,
	A55_GPIO_S_83					= 186,
	A55_GPIO_S_84					= 187,
	A55_GPIO_S_85					= 188,
	A55_GPIO_S_86					= 189,
	A55_GPIO_S_87					= 190,
	A55_GPIO_S_88					= 191,
	A55_GPIO_S_89					= 192,
	A55_GPIO_S_90					= 193,
	A55_GPIO_S_91					= 194,
	A55_GPIO_S_92					= 195,
	A55_GPIO_S_93					= 196,
	A55_GPIO_S_94					= 197,
	A55_GPIO_S_95					= 198,
	A55_GPIO_S_96					= 199,
	A55_GPIO_S_97					= 200,
	A55_GPIO_S_98					= 201,
	A55_GPIO_S_99					= 202,
	A55_GPIO_S_100					= 203,
	A55_GPIO_S_101					= 204,
	A55_GPIO_S_102					= 205,
	DEBUG_CLK_INPUT					= 206,
	EMAC_CLK_RX					= 207,
	EMAC_CLK_TX					= 208,
	EMAC_GMII_MDC					= 209,
	EMAC_GMII_MDIO					= 210,
	EMAC_PHY_INTR					= 211,
	EMAC_PHY_RXD_0					= 212,
	EMAC_PHY_RXD_1					= 213,
	EMAC_PHY_RXD_2					= 214,
	EMAC_PHY_RXD_3					= 215,
	EMAC_PHY_RX_DV					= 216,
	EMAC_PHY_TXD_0					= 217,
	EMAC_PHY_TXD_1					= 218,
	EMAC_PHY_TXD_2					= 219,
	EMAC_PHY_TXD_3					= 220,
	EMAC_PHY_TXEN					= 221,
	EMAC_RESETN					= 222,
	GNSS_INTERRUPT					= 223,
	GPINT_INTERRUPT_INPUT_SECONDARY_TO_PRIMARY	= 224,
	GPINT_OUTPUT_0					= 225,
	GPINT_OUTPUT_1					= 226,
	GPIO_DEBUG_0					= 227,
	GPIO_DEBUG_1					= 228,
	GPIO_DEBUG_2					= 229,
	GPIO_DEBUG_3					= 230,
	GPIO_DEBUG_4					= 231,
	GPIO_DEBUG_5					= 232,
	GPIO_DEBUG_6					= 233,
	GPIO_DEBUG_7					= 234,
	I2C1_SCL					= 235,
	I2C1_SDA					= 236,
	I2C2_SCL					= 237,
	I2C2_SDA					= 238,
	I2C3_SCL					= 239,
	I2C3_SDA					= 240,
	I2C4_SCL					= 241,
	I2C4_SDA					= 242,
	I2C5_SCL					= 243,
	I2C5_SDA					= 244,
	I2C6_SCL					= 245,
	I2C6_SDA					= 246,
	I2C7_SCL					= 247,
	I2C7_SDA					= 248,
	JTAG_TCK_A55					= 249,
	JTAG_TCK_M4					= 250,
	JTAG_TDI_A55					= 251,
	JTAG_TDI_M4					= 252,
	JTAG_TDO_A55					= 253,
	JTAG_TDO_M4					= 254,
	JTAG_TMS_A55					= 255,
	JTAG_TMS_M4					= 256,
	JTAG_TRSTB_A55					= 257,
	JTAG_TRSTB_M4					= 258,
	LED_STATUS_0					= 259,
	LED_STATUS_1					= 260,
	LED_STATUS_2					= 261,
	LED_STATUS_3					= 262,
	NO_SIGNAL					= 263,
	ONE_PPS_CLK_OUTPUT_SE				= 264,
	OTP_CLK_OUTPUT					= 265,
	POWERDOWN					= 266,
	POWERREBOOTREGULATOR_ENABLE_PULLDOWN		= 267,
	PPI16_CLK					= 268,
	PPI16_PDI_0					= 269,
	PPI16_PDI_1					= 270,
	PPI16_PDI_2					= 271,
	PPI16_PDI_3					= 272,
	PPI16_PDI_4					= 273,
	PPI16_PDI_5					= 274,
	PPI16_PDI_6					= 275,
	PPI16_PDI_7					= 276,
	PPI16_PDI_8					= 277,
	PPI16_PDI_9					= 278,
	PPI16_PDI_10					= 279,
	PPI16_PDI_11					= 280,
	PPI16_PDI_12					= 281,
	PPI16_PDI_13					= 282,
	PPI16_PDI_14					= 283,
	PPI16_PDI_15					= 284,
	PPI16_PEB					= 285,
	PWM_0						= 286,
	PWM_1						= 287,
	PWM_2						= 288,
	PWM_3						= 289,
	PWM_4						= 290,
	PWM_5						= 291,
	PWM_6						= 292,
	PWM_7						= 293,
	PWM_8						= 294,
	PWM_9						= 295,
	PWM_10						= 296,
	PWM_11						= 297,
	PWM_12						= 298,
	PWM_13						= 299,
	PWM_14						= 300,
	PWM_15						= 301,
	QSFP_INTERRUPT					= 302,
	QSFP_MODPRS_0					= 303,
	QSFP_MODPRS_1					= 304,
	QSFP_MODSEL_0					= 305,
	QSFP_MODSEL_1					= 306,
	QSFP_RESET					= 307,
	QSPI_FLASH_CLK					= 308,
	QSPI_FLASH_D0					= 309,
	QSPI_FLASH_D1					= 310,
	QSPI_FLASH_D2					= 311,
	QSPI_FLASH_D3					= 312,
	QSPI_FLASH_RESETN				= 313,
	QSPI_FLASH_SELB					= 314,
	QSPI_FLOW_READY					= 315,
	REBOOTB						= 316,
	RFFE_0						= 317,
	RFFE_1						= 318,
	RFFE_2						= 319,
	RFFE_3						= 320,
	RFFE_4						= 321,
	RFFE_5						= 322,
	RFFE_6						= 323,
	RFFE_7						= 324,
	RFFE_8						= 325,
	RFFE_9						= 326,
	RFFE_10						= 327,
	RFFE_11						= 328,
	RFFE_12						= 329,
	RFFE_13						= 330,
	RFFE_14						= 331,
	RFFE_15						= 332,
	RFFE_16						= 333,
	RFFE_17						= 334,
	RFFE_18						= 335,
	RFFE_19						= 336,
	RFFE_20						= 337,
	RFFE_21						= 338,
	RFFE_22						= 339,
	RFFE_23						= 340,
	RFFE_24						= 341,
	RFFE_25						= 342,
	RFFE_26						= 343,
	RFFE_27						= 344,
	RFFE_28						= 345,
	RFFE_29						= 346,
	RFFE_30						= 347,
	RFFE_31						= 348,
	RFFE_32						= 349,
	RFFE_33						= 350,
	RFFE_34						= 351,
	RFFE_35						= 352,
	RFFE_36						= 353,
	RFFE_37						= 354,
	RFFE_38						= 355,
	RFFE_39						= 356,
	RFFE_40						= 357,
	RFFE_41						= 358,
	RFFE_42						= 359,
	RFFE_43						= 360,
	RFFE_44						= 361,
	RFFE_45						= 362,
	RFFE_46						= 363,
	RTC_INT						= 364,
	SD_CARDDETECT					= 365,
	SD_CLK_SEL					= 366,
	SD_CMD						= 367,
	SD_DATA0					= 368,
	SD_DATA1					= 369,
	SD_DATA2					= 370,
	SD_DATA3					= 371,
	SFP0_MOD_ABS					= 372,
	SFP0_RS0					= 373,
	SFP0_RS1					= 374,
	SFP0_RX_LOS					= 375,
	SFP0_TXFAULT					= 376,
	SFP0_TX_DISABLE					= 377,
	SFP1_MOD_ABS					= 378,
	SFP1_RS0					= 379,
	SFP1_RS1					= 380,
	SFP1_RX_LOS					= 381,
	SFP1_TXFAULT					= 382,
	SFP1_TX_DISABLE					= 383,
	SPI_MASTER0_SELB_1				= 384,
	SPI_MASTER0_SELB_2				= 385,
	SPI_MASTER0_SELB_3				= 386,
	SPI_MASTER1_CLK					= 387,
	SPI_MASTER1_MISO				= 388,
	SPI_MASTER1_MOSI				= 389,
	SPI_MASTER1_SELB_0				= 390,
	SPI_MASTER1_SELB_1				= 391,
	SPI_MASTER1_SELB_2				= 392,
	SPI_MASTER1_SELB_3				= 393,
	SPI_MASTER2_CLK					= 394,
	SPI_MASTER2_MISO				= 395,
	SPI_MASTER2_MOSI				= 396,
	SPI_MASTER2_SELB				= 397,
	SPI_MASTER3_CLK					= 398,
	SPI_MASTER3_MISO				= 399,
	SPI_MASTER3_MOSI				= 400,
	SPI_MASTER3_SELB				= 401,
	SPI_MASTER4_CLK					= 402,
	SPI_MASTER4_MISO				= 403,
	SPI_MASTER4_MOSI				= 404,
	SPI_MASTER4_SELB				= 405,
	SPI_MASTER5_CLK					= 406,
	SPI_MASTER5_MISO				= 407,
	SPI_MASTER5_MOSI				= 408,
	SPI_MASTER5_SELB				= 409,
	SPI_SLAVE_CLK					= 410,
	SPI_SLAVE_MISO					= 411,
	SPI_SLAVE_MOSI					= 412,
	SPI_SLAVE_SELB					= 413,
	TEMP_SENSOR_INT0				= 414,
	TEMP_SENSOR_INT1				= 415,
	TE_UART_RXD					= 416,
	TE_UART_TXD					= 417,
	TRACE_CLK					= 418,
	TRACE_D0					= 419,
	TRACE_D1					= 420,
	TRACE_D2					= 421,
	TRACE_D3					= 422,
	TRACE_D4					= 423,
	TRACE_D5					= 424,
	TRACE_D6					= 425,
	TRACE_D7					= 426,
	UART0_CTSIN					= 427,
	UART0_RTSOUT					= 428,
	UART0_RXSIN					= 429,
	UART0_TXSOUT					= 430,
	UART1_CTSIN					= 431,
	UART1_RTSOUT					= 432,
	UART1_RXSIN					= 433,
	UART1_TXSOUT					= 434,
	UART2_CTSIN					= 435,
	UART2_RTSOUT					= 436,
	UART2_RXSIN					= 437,
	UART2_TXSOUT					= 438,
	UART3_CTSIN					= 439,
	UART3_RTSOUT					= 440,
	UART3_RXSIN					= 441,
	UART3_TXSOUT					= 442,
	UART4_CTSIN					= 443,
	UART4_RTSOUT					= 444,
	UART4_RXSIN					= 445,
	UART4_TXSOUT					= 446,
} pinmux_source_t;

extern uint16_t pinmux_config[][ADRV906X_PINMUX_SRC_PER_PIN];

#endif /* __ADRV906X_PINMUX_SOURCE_DEF_H__ */
