 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MyDesign
Version: K-2015.06-SP1
Date   : Sun Nov 12 16:06:00 2017
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: FILTER1_Q3/clk_r_REG796_S6
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: FILTER1_Q3/clk_r_REG797_S7
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FILTER1_Q3/clk_r_REG796_S6/CK (DFF_X1)                  0.00       0.00 r
  FILTER1_Q3/clk_r_REG796_S6/Q (DFF_X1)                   0.36       0.36 r
  FILTER1_Q3/clk_r_REG797_S7/D (DFF_X2)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  FILTER1_Q3/clk_r_REG797_S7/CK (DFF_X2)                  0.00       0.05 r
  library hold time                                      -0.07      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


1
