#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 29 15:44:17 2023
# Process ID: 20293
# Current directory: /home/jay/Kanish/pr_version_5/pr_version_5.runs/design_1_input_formatting_0_0_synth_1
# Command line: vivado -log design_1_input_formatting_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_input_formatting_0_0.tcl
# Log file: /home/jay/Kanish/pr_version_5/pr_version_5.runs/design_1_input_formatting_0_0_synth_1/design_1_input_formatting_0_0.vds
# Journal file: /home/jay/Kanish/pr_version_5/pr_version_5.runs/design_1_input_formatting_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_input_formatting_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jay/Kanish/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_input_formatting_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_input_formatting_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20361 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1797.359 ; gain = 153.715 ; free physical = 7094 ; free virtual = 16992
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_input_formatting_0_0' [/home/jay/Kanish/pr_version_5/pr_version_5.srcs/sources_1/bd/design_1/ip/design_1_input_formatting_0_0/synth/design_1_input_formatting_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'input_formatting' [/home/jay/Kanish/pr_version_5/pr_version_5.srcs/sources_1/imports/jay/pr_version_4/pr_version_4.srcs/sources_1/imports/sources_1/imports/verilog_files/input_formatting.v:1]
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter REG_WIDTH bound to: 16 - type: integer 
	Parameter MATRIX_SIZE bound to: 3 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
	Parameter BRAM_DATAWIDTH bound to: 48 - type: integer 
	Parameter BRAM_WIDTH bound to: 28 - type: integer 
	Parameter COE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter OUT_BUSWIDTH bound to: 80 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element o_ena_reg was removed.  [/home/jay/Kanish/pr_version_5/pr_version_5.srcs/sources_1/imports/jay/pr_version_4/pr_version_4.srcs/sources_1/imports/sources_1/imports/verilog_files/input_formatting.v:29]
WARNING: [Synth 8-6014] Unused sequential element o_wea_reg was removed.  [/home/jay/Kanish/pr_version_5/pr_version_5.srcs/sources_1/imports/jay/pr_version_4/pr_version_4.srcs/sources_1/imports/sources_1/imports/verilog_files/input_formatting.v:30]
WARNING: [Synth 8-6014] Unused sequential element o_addr_reg was removed.  [/home/jay/Kanish/pr_version_5/pr_version_5.srcs/sources_1/imports/jay/pr_version_4/pr_version_4.srcs/sources_1/imports/sources_1/imports/verilog_files/input_formatting.v:31]
INFO: [Synth 8-6155] done synthesizing module 'input_formatting' (1#1) [/home/jay/Kanish/pr_version_5/pr_version_5.srcs/sources_1/imports/jay/pr_version_4/pr_version_4.srcs/sources_1/imports/sources_1/imports/verilog_files/input_formatting.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_input_formatting_0_0' (2#1) [/home/jay/Kanish/pr_version_5/pr_version_5.srcs/sources_1/bd/design_1/ip/design_1_input_formatting_0_0/synth/design_1_input_formatting_0_0.v:58]
WARNING: [Synth 8-3331] design input_formatting has unconnected port i_data_bram[27]
WARNING: [Synth 8-3331] design input_formatting has unconnected port i_enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1853.078 ; gain = 209.434 ; free physical = 7001 ; free virtual = 16899
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1856.047 ; gain = 212.402 ; free physical = 7049 ; free virtual = 16948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1856.047 ; gain = 212.402 ; free physical = 7049 ; free virtual = 16948
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.758 ; gain = 0.000 ; free physical = 6811 ; free virtual = 16715
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1998.758 ; gain = 0.000 ; free physical = 6817 ; free virtual = 16722
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1998.758 ; gain = 355.113 ; free physical = 6995 ; free virtual = 16894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1998.758 ; gain = 355.113 ; free physical = 6995 ; free virtual = 16894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1998.758 ; gain = 355.113 ; free physical = 6995 ; free virtual = 16893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1998.758 ; gain = 355.113 ; free physical = 6984 ; free virtual = 16883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module input_formatting 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_input_formatting_0_0 has unconnected port i_data_bram[27]
WARNING: [Synth 8-3331] design design_1_input_formatting_0_0 has unconnected port i_enable
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[8]' (FDE) to 'inst/o_left_inputs_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[9]' (FDE) to 'inst/o_left_inputs_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[10]' (FDE) to 'inst/o_left_inputs_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[11]' (FDE) to 'inst/o_left_inputs_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[12]' (FDE) to 'inst/o_left_inputs_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[13]' (FDE) to 'inst/o_left_inputs_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[14]' (FDE) to 'inst/o_left_inputs_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[24]' (FDE) to 'inst/o_left_inputs_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[25]' (FDE) to 'inst/o_left_inputs_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[26]' (FDE) to 'inst/o_left_inputs_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[27]' (FDE) to 'inst/o_left_inputs_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[28]' (FDE) to 'inst/o_left_inputs_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[29]' (FDE) to 'inst/o_left_inputs_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[30]' (FDE) to 'inst/o_left_inputs_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[40]' (FDE) to 'inst/o_left_inputs_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[41]' (FDE) to 'inst/o_left_inputs_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[42]' (FDE) to 'inst/o_left_inputs_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[43]' (FDE) to 'inst/o_left_inputs_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[44]' (FDE) to 'inst/o_left_inputs_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[45]' (FDE) to 'inst/o_left_inputs_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[46]' (FDE) to 'inst/o_left_inputs_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[56]' (FDE) to 'inst/o_left_inputs_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[57]' (FDE) to 'inst/o_left_inputs_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[58]' (FDE) to 'inst/o_left_inputs_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[59]' (FDE) to 'inst/o_left_inputs_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[60]' (FDE) to 'inst/o_left_inputs_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[61]' (FDE) to 'inst/o_left_inputs_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[62]' (FDE) to 'inst/o_left_inputs_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[72]' (FDE) to 'inst/o_left_inputs_reg[79]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[73]' (FDE) to 'inst/o_left_inputs_reg[79]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[74]' (FDE) to 'inst/o_left_inputs_reg[79]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[75]' (FDE) to 'inst/o_left_inputs_reg[79]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[76]' (FDE) to 'inst/o_left_inputs_reg[79]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[77]' (FDE) to 'inst/o_left_inputs_reg[79]'
INFO: [Synth 8-3886] merging instance 'inst/o_left_inputs_reg[78]' (FDE) to 'inst/o_left_inputs_reg[79]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1998.758 ; gain = 355.113 ; free physical = 6968 ; free virtual = 16867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1998.758 ; gain = 355.113 ; free physical = 6580 ; free virtual = 16480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1998.758 ; gain = 355.113 ; free physical = 6579 ; free virtual = 16480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1998.758 ; gain = 355.113 ; free physical = 6576 ; free virtual = 16477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1998.758 ; gain = 355.113 ; free physical = 6613 ; free virtual = 16514
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1998.758 ; gain = 355.113 ; free physical = 6614 ; free virtual = 16515
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1998.758 ; gain = 355.113 ; free physical = 6619 ; free virtual = 16520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1998.758 ; gain = 355.113 ; free physical = 6621 ; free virtual = 16521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1998.758 ; gain = 355.113 ; free physical = 6627 ; free virtual = 16528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1998.758 ; gain = 355.113 ; free physical = 6627 ; free virtual = 16528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |     2|
|3     |LUT2   |    18|
|4     |LUT4   |    12|
|5     |LUT5   |     2|
|6     |LUT6   |    33|
|7     |FDRE   |    78|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |   157|
|2     |  inst   |input_formatting |   157|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1998.758 ; gain = 355.113 ; free physical = 6629 ; free virtual = 16530
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1998.758 ; gain = 212.402 ; free physical = 6724 ; free virtual = 16625
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1998.758 ; gain = 355.113 ; free physical = 6724 ; free virtual = 16625
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.758 ; gain = 0.000 ; free physical = 6735 ; free virtual = 16636
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1998.758 ; gain = 560.680 ; free physical = 6824 ; free virtual = 16725
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.758 ; gain = 0.000 ; free physical = 6826 ; free virtual = 16727
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jay/Kanish/pr_version_5/pr_version_5.runs/design_1_input_formatting_0_0_synth_1/design_1_input_formatting_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.758 ; gain = 0.000 ; free physical = 6813 ; free virtual = 16714
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jay/Kanish/pr_version_5/pr_version_5.runs/design_1_input_formatting_0_0_synth_1/design_1_input_formatting_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_input_formatting_0_0_utilization_synth.rpt -pb design_1_input_formatting_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 15:44:44 2023...
