Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim-master/ipc1_public/server_037.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3323244 heartbeat IPC: 3.00911 cumulative IPC: 3.00911 (Simulation time: 0 hr 0 min 24 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6643937 heartbeat IPC: 3.01142 cumulative IPC: 3.01026 (Simulation time: 0 hr 0 min 48 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10012389 heartbeat IPC: 2.96872 cumulative IPC: 2.99629 (Simulation time: 0 hr 1 min 11 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13334664 heartbeat IPC: 3.00998 cumulative IPC: 2.9997 (Simulation time: 0 hr 1 min 34 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 16656258 heartbeat IPC: 3.0106 cumulative IPC: 3.00187 (Simulation time: 0 hr 1 min 58 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 16656258 (Simulation time: 0 hr 1 min 58 sec) 

Heartbeat CPU 0 instructions: 60000001 cycles: 23135260 heartbeat IPC: 1.54345 cumulative IPC: 1.54345 (Simulation time: 0 hr 2 min 23 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 29730281 heartbeat IPC: 1.5163 cumulative IPC: 1.52975 (Simulation time: 0 hr 2 min 49 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 36188196 heartbeat IPC: 1.54849 cumulative IPC: 1.53595 (Simulation time: 0 hr 3 min 16 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 42671202 heartbeat IPC: 1.54249 cumulative IPC: 1.53758 (Simulation time: 0 hr 3 min 44 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/tongjie/ChampSim-master/ipc1_public/server_037.champsimtrace.xz
Heartbeat CPU 0 instructions: 100000000 cycles: 49180981 heartbeat IPC: 1.53615 cumulative IPC: 1.53729 (Simulation time: 0 hr 4 min 11 sec) 
Finished CPU 0 instructions: 50000001 cycles: 32524724 cumulative IPC: 1.53729 (Simulation time: 0 hr 4 min 11 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.53729 instructions: 50000001 cycles: 32524724
L1D TOTAL     ACCESS:   18751022  HIT:   17773028  MISS:     977994
L1D LOAD      ACCESS:    6389074  HIT:    5897874  MISS:     491200
L1D RFO       ACCESS:    6208026  HIT:    6143912  MISS:      64114
L1D PREFETCH  ACCESS:    6153922  HIT:    5731242  MISS:     422680
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   15451453  ISSUED:   15034313  USEFUL:     236100  USELESS:     611052
L1D AVERAGE MISS LATENCY: 28.8398 cycles
L1I TOTAL     ACCESS:   14118178  HIT:    9923959  MISS:    4194219
L1I LOAD      ACCESS:    9300556  HIT:    8978267  MISS:     322289
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    4817622  HIT:     945692  MISS:    3871930
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:  130825370  ISSUED:   27831636  USEFUL:    7359027  USELESS:     245771
L1I AVERAGE MISS LATENCY: 15.1174 cycles
L2C TOTAL     ACCESS:    7484923  HIT:    7185095  MISS:     299828
L2C LOAD      ACCESS:     720896  HIT:     577680  MISS:     143216
L2C RFO       ACCESS:      63911  HIT:      37232  MISS:      26679
L2C PREFETCH  ACCESS:    6410643  HIT:    6281612  MISS:     129031
L2C WRITEBACK ACCESS:     289473  HIT:     288571  MISS:        902
L2C PREFETCH  REQUESTED:   11778574  ISSUED:   11592979  USEFUL:      12196  USELESS:     243481
L2C AVERAGE MISS LATENCY: 46.0579 cycles
LLC TOTAL     ACCESS:    1630930  HIT:    1578506  MISS:      52424
LLC LOAD      ACCESS:     143191  HIT:     129629  MISS:      13562
LLC RFO       ACCESS:      26679  HIT:      21966  MISS:       4713
LLC PREFETCH  ACCESS:    1327410  HIT:    1293793  MISS:      33617
LLC WRITEBACK ACCESS:     133650  HIT:     133118  MISS:        532
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       7810  USELESS:      49288
LLC AVERAGE MISS LATENCY: 164.73 cycles
Major fault: 0 Minor fault: 5652
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       8579  ROW_BUFFER_MISS:      43313
 DBUS_CONGESTED:      22335
 WQ ROW_BUFFER_HIT:       1307  ROW_BUFFER_MISS:      10459  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.913% MPKI: 0.15656 Average ROB Occupancy at Mispredict: 208.922

Branch types
NOT_BRANCH: 41001718 82.0034%
BRANCH_DIRECT_JUMP: 541941 1.08388%
BRANCH_INDIRECT: 59716 0.119432%
BRANCH_CONDITIONAL: 5916853 11.8337%
BRANCH_DIRECT_CALL: 1005464 2.01093%
BRANCH_INDIRECT_CALL: 234433 0.468866%
BRANCH_RETURN: 1239877 2.47975%
BRANCH_OTHER: 0 0%

