// Seed: 1624042538
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic id_3;
  wire  id_4;
  assign id_3 = 1;
  genvar id_5;
  assign id_5 = id_1;
  logic id_6 = -1;
  wire [-1 : 1] id_7;
  assign id_3 = id_3;
  assign id_6 = id_7;
  static logic id_8;
  ;
  always assume (id_6);
  wire id_9 = !id_4;
endmodule
module module_1 (
    input  tri  id_0,
    input  wor  id_1,
    output tri  id_2,
    input  tri1 id_3,
    output tri1 id_4,
    inout  wor  id_5
);
  logic id_7;
  logic [-1 'b0 : 1] id_8;
  ;
  assign id_2 = -1;
  always begin : LABEL_0
    assign id_4 = -1'b0;
  end
  id_9 :
  assert property (@(posedge id_0, posedge {id_5, 1} or posedge id_7) id_5)
  else;
  supply1 id_10;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
