

================================================================
== Vivado HLS Report for 'avgpool'
================================================================
* Date:           Sun Dec 16 18:15:16 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimization_sub1x1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  30209|  30209|  30209|  30209|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  30208|  30208|        59|          -|          -|   512|    no    |
        | + Loop 1.1      |     56|     56|        14|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |     12|     12|         3|          -|          -|     4|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond35)
3 --> 
	7  / (exitcond34)
	4  / (!exitcond34)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_8 (10)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1114
:0  br label %1


 <State 2>: 3.02ns
ST_2: co (12)  [1/1] 0.00ns
:0  %co = phi i10 [ 0, %0 ], [ %co_33, %_ifconv1 ]

ST_2: exitcond35 (13)  [1/1] 3.02ns  loc: acceleartor_hls_padding/components.cpp:1114
:1  %exitcond35 = icmp eq i10 %co, -512

ST_2: empty (14)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_2: co_33 (15)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1114
:3  %co_33 = add i10 %co, 1

ST_2: StgValue_13 (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1114
:4  br i1 %exitcond35, label %2, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_2: tmp (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1118
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %tmp = zext i10 %co to i64

ST_2: tmp_675 (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1114
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %tmp_675 = trunc i10 %co to i3

ST_2: newIndex (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1114
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %newIndex = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %co, i32 3, i32 9)

ST_2: tmp_s (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1114
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %newIndex, i2 0)

ST_2: tmp_712_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1116
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  %tmp_712_cast = zext i9 %tmp_s to i10

ST_2: StgValue_19 (23)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1116
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  br label %.loopexit

ST_2: StgValue_20 (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1123
:0  ret void


 <State 3>: 2.32ns
ST_3: p_Val2_s (25)  [1/1] 0.00ns
.loopexit:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %p_Val2_63, %.loopexit.loopexit ]

ST_3: h (26)  [1/1] 0.00ns
.loopexit:1  %h = phi i3 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %h_31, %.loopexit.loopexit ]

ST_3: exitcond34 (27)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1116
.loopexit:2  %exitcond34 = icmp eq i3 %h, -4

ST_3: empty_213 (28)  [1/1] 0.00ns
.loopexit:3  %empty_213 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: h_31 (29)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:1116
.loopexit:4  %h_31 = add i3 %h, 1

ST_3: StgValue_26 (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1116
.loopexit:5  br i1 %exitcond34, label %_ifconv1, label %.preheader.preheader

ST_3: tmp_cast (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1116
.preheader.preheader:0  %tmp_cast = zext i3 %h to i10

ST_3: tmp_555 (33)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1116
.preheader.preheader:1  %tmp_555 = add i10 %tmp_cast, %tmp_712_cast

ST_3: tmp_716_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1117
.preheader.preheader:2  %tmp_716_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_555, i2 0)

ST_3: StgValue_30 (35)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1117
.preheader.preheader:3  br label %.preheader

ST_3: tmp_tr (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1121
_ifconv1:0  %tmp_tr = sext i8 %p_Val2_s to i9

ST_3: p_neg (84)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1121
_ifconv1:2  %p_neg = sub i9 0, %tmp_tr

ST_3: tmp_554 (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1121
_ifconv1:3  %tmp_554 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %p_neg, i32 4, i32 8)


 <State 4>: 5.58ns
ST_4: p_Val2_63 (37)  [1/1] 0.00ns
.preheader:0  %p_Val2_63 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_4: w (38)  [1/1] 0.00ns
.preheader:1  %w = phi i3 [ 0, %.preheader.preheader ], [ %w_36, %_ifconv ]

ST_4: exitcond (39)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1117
.preheader:2  %exitcond = icmp eq i3 %w, -4

ST_4: empty_214 (40)  [1/1] 0.00ns
.preheader:3  %empty_214 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: w_36 (41)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:1117
.preheader:4  %w_36 = add i3 %w, 1

ST_4: StgValue_39 (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1117
.preheader:5  br i1 %exitcond, label %.loopexit.loopexit, label %_ifconv

ST_4: tmp_280_cast (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:0  %tmp_280_cast = zext i3 %w to i12

ST_4: tmp_556 (45)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:1  %tmp_556 = add i12 %tmp_716_cast, %tmp_280_cast

ST_4: tmp_717_cast (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:2  %tmp_717_cast = zext i12 %tmp_556 to i64

ST_4: conv_last_output_V_0 (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:3  %conv_last_output_V_0 = getelementptr [1024 x i8]* @conv_last_output_V_0, i64 0, i64 %tmp_717_cast

ST_4: conv_last_output_V_2 (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:4  %conv_last_output_V_2 = getelementptr [1024 x i8]* @conv_last_output_V_2, i64 0, i64 %tmp_717_cast

ST_4: conv_last_output_V_6 (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:5  %conv_last_output_V_6 = getelementptr [1024 x i8]* @conv_last_output_V_6, i64 0, i64 %tmp_717_cast

ST_4: conv_last_output_V_4 (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:6  %conv_last_output_V_4 = getelementptr [1024 x i8]* @conv_last_output_V_4, i64 0, i64 %tmp_717_cast

ST_4: conv_last_output_V_7 (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:7  %conv_last_output_V_7 = getelementptr [1024 x i8]* @conv_last_output_V_7, i64 0, i64 %tmp_717_cast

ST_4: conv_last_output_V_3 (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:8  %conv_last_output_V_3 = getelementptr [1024 x i8]* @conv_last_output_V_3, i64 0, i64 %tmp_717_cast

ST_4: conv_last_output_V_5 (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:9  %conv_last_output_V_5 = getelementptr [1024 x i8]* @conv_last_output_V_5, i64 0, i64 %tmp_717_cast

ST_4: conv_last_output_V_1 (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:10  %conv_last_output_V_1 = getelementptr [1024 x i8]* @conv_last_output_V_1, i64 0, i64 %tmp_717_cast

ST_4: conv_last_output_V_0_6 (56)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:12  %conv_last_output_V_0_6 = load i8* %conv_last_output_V_0, align 1

ST_4: conv_last_output_V_1_6 (57)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:13  %conv_last_output_V_1_6 = load i8* %conv_last_output_V_1, align 1

ST_4: conv_last_output_V_2_6 (58)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:14  %conv_last_output_V_2_6 = load i8* %conv_last_output_V_2, align 1

ST_4: conv_last_output_V_3_6 (59)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:15  %conv_last_output_V_3_6 = load i8* %conv_last_output_V_3, align 1

ST_4: conv_last_output_V_4_6 (60)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:16  %conv_last_output_V_4_6 = load i8* %conv_last_output_V_4, align 1

ST_4: conv_last_output_V_5_6 (61)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:17  %conv_last_output_V_5_6 = load i8* %conv_last_output_V_5, align 1

ST_4: conv_last_output_V_6_6 (62)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:18  %conv_last_output_V_6_6 = load i8* %conv_last_output_V_6, align 1

ST_4: conv_last_output_V_7_6 (63)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:19  %conv_last_output_V_7_6 = load i8* %conv_last_output_V_7, align 1

ST_4: StgValue_59 (80)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 5>: 8.05ns
ST_5: tmp_281 (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1118
_ifconv:11  %tmp_281 = sext i8 %p_Val2_63 to i9

ST_5: conv_last_output_V_0_6 (56)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:12  %conv_last_output_V_0_6 = load i8* %conv_last_output_V_0, align 1

ST_5: conv_last_output_V_1_6 (57)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:13  %conv_last_output_V_1_6 = load i8* %conv_last_output_V_1, align 1

ST_5: conv_last_output_V_2_6 (58)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:14  %conv_last_output_V_2_6 = load i8* %conv_last_output_V_2, align 1

ST_5: conv_last_output_V_3_6 (59)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:15  %conv_last_output_V_3_6 = load i8* %conv_last_output_V_3, align 1

ST_5: conv_last_output_V_4_6 (60)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:16  %conv_last_output_V_4_6 = load i8* %conv_last_output_V_4, align 1

ST_5: conv_last_output_V_5_6 (61)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:17  %conv_last_output_V_5_6 = load i8* %conv_last_output_V_5, align 1

ST_5: conv_last_output_V_6_6 (62)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:18  %conv_last_output_V_6_6 = load i8* %conv_last_output_V_6, align 1

ST_5: conv_last_output_V_7_6 (63)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:19  %conv_last_output_V_7_6 = load i8* %conv_last_output_V_7, align 1

ST_5: p_Val2_64 (64)  [1/1] 2.48ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:20  %p_Val2_64 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %conv_last_output_V_0_6, i8 %conv_last_output_V_1_6, i8 %conv_last_output_V_2_6, i8 %conv_last_output_V_3_6, i8 %conv_last_output_V_4_6, i8 %conv_last_output_V_5_6, i8 %conv_last_output_V_6_6, i8 %conv_last_output_V_7_6, i3 %tmp_675)

ST_5: tmp_282 (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1118
_ifconv:21  %tmp_282 = sext i8 %p_Val2_64 to i9

ST_5: p_Val2_65 (66)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1118
_ifconv:22  %p_Val2_65 = add i9 %tmp_281, %tmp_282

ST_5: isneg (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1118
_ifconv:23  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_65, i32 8)

ST_5: p_Val2_66 (68)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1118
_ifconv:24  %p_Val2_66 = add i8 %p_Val2_64, %p_Val2_63

ST_5: newsignbit (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1118
_ifconv:25  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_66, i32 7)


 <State 6>: 4.14ns
ST_6: tmp_283 (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1118 (grouped into LUT with out node p_Val2_1)
_ifconv:26  %tmp_283 = xor i1 %newsignbit, true

ST_6: underflow (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1118 (grouped into LUT with out node p_Val2_1)
_ifconv:27  %underflow = and i1 %isneg, %tmp_283

ST_6: brmerge_i_i_i (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1118 (grouped into LUT with out node sum_V)
_ifconv:28  %brmerge_i_i_i = xor i1 %isneg, %newsignbit

ST_6: isneg_not (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1118 (grouped into LUT with out node sum_V)
_ifconv:29  %isneg_not = xor i1 %isneg, true

ST_6: brmerge (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1118 (grouped into LUT with out node sum_V)
_ifconv:30  %brmerge = or i1 %newsignbit, %isneg_not

ST_6: p_Val2_101_mux (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1118 (grouped into LUT with out node sum_V)
_ifconv:31  %p_Val2_101_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_66

ST_6: p_Val2_1 (76)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1118 (out node of the LUT)
_ifconv:32  %p_Val2_1 = select i1 %underflow, i8 -128, i8 %p_Val2_66

ST_6: sum_V (77)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1118 (out node of the LUT)
_ifconv:33  %sum_V = select i1 %brmerge, i8 %p_Val2_101_mux, i8 %p_Val2_1

ST_6: StgValue_83 (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1117
_ifconv:34  br label %.preheader


 <State 7>: 7.66ns
ST_7: tmp_676 (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1121
_ifconv1:1  %tmp_676 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_s, i32 7)

ST_7: p_lshr_cast (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1121
_ifconv1:4  %p_lshr_cast = zext i5 %tmp_554 to i6

ST_7: p_neg_t (87)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1121
_ifconv1:5  %p_neg_t = sub i6 0, %p_lshr_cast

ST_7: tmp_76 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1121
_ifconv1:6  %tmp_76 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %p_Val2_s, i32 4, i32 7)

ST_7: tmp_77 (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1121
_ifconv1:7  %tmp_77 = sext i4 %tmp_76 to i5

ST_7: p_lshr_f_cast (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1121
_ifconv1:8  %p_lshr_f_cast = zext i5 %tmp_77 to i6

ST_7: tmp_78 (91)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1121
_ifconv1:9  %tmp_78 = select i1 %tmp_676, i6 %p_neg_t, i6 %p_lshr_f_cast

ST_7: p_Val2_62 (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1121
_ifconv1:10  %p_Val2_62 = sext i6 %tmp_78 to i8

ST_7: output_V_addr (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1121
_ifconv1:11  %output_V_addr = getelementptr [512 x i8]* %output_V, i64 0, i64 %tmp

ST_7: StgValue_93 (94)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1121
_ifconv1:12  store i8 %p_Val2_62, i8* %output_V_addr, align 1

ST_7: StgValue_94 (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1114
_ifconv1:13  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_last_output_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_last_output_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_last_output_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_last_output_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_last_output_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_last_output_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_last_output_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_last_output_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8             (br               ) [ 01111111]
co                     (phi              ) [ 00100000]
exitcond35             (icmp             ) [ 00111111]
empty                  (speclooptripcount) [ 00000000]
co_33                  (add              ) [ 01111111]
StgValue_13            (br               ) [ 00000000]
tmp                    (zext             ) [ 00011111]
tmp_675                (trunc            ) [ 00011110]
newIndex               (partselect       ) [ 00000000]
tmp_s                  (bitconcatenate   ) [ 00000000]
tmp_712_cast           (zext             ) [ 00011110]
StgValue_19            (br               ) [ 00111111]
StgValue_20            (ret              ) [ 00000000]
p_Val2_s               (phi              ) [ 00011111]
h                      (phi              ) [ 00010000]
exitcond34             (icmp             ) [ 00111111]
empty_213              (speclooptripcount) [ 00000000]
h_31                   (add              ) [ 00111111]
StgValue_26            (br               ) [ 00000000]
tmp_cast               (zext             ) [ 00000000]
tmp_555                (add              ) [ 00000000]
tmp_716_cast           (bitconcatenate   ) [ 00001110]
StgValue_30            (br               ) [ 00111111]
tmp_tr                 (sext             ) [ 00000000]
p_neg                  (sub              ) [ 00000000]
tmp_554                (partselect       ) [ 00000001]
p_Val2_63              (phi              ) [ 00111101]
w                      (phi              ) [ 00001000]
exitcond               (icmp             ) [ 00111111]
empty_214              (speclooptripcount) [ 00000000]
w_36                   (add              ) [ 00111111]
StgValue_39            (br               ) [ 00000000]
tmp_280_cast           (zext             ) [ 00000000]
tmp_556                (add              ) [ 00000000]
tmp_717_cast           (zext             ) [ 00000000]
conv_last_output_V_0   (getelementptr    ) [ 00000100]
conv_last_output_V_2   (getelementptr    ) [ 00000100]
conv_last_output_V_6   (getelementptr    ) [ 00000100]
conv_last_output_V_4   (getelementptr    ) [ 00000100]
conv_last_output_V_7   (getelementptr    ) [ 00000100]
conv_last_output_V_3   (getelementptr    ) [ 00000100]
conv_last_output_V_5   (getelementptr    ) [ 00000100]
conv_last_output_V_1   (getelementptr    ) [ 00000100]
StgValue_59            (br               ) [ 00111111]
tmp_281                (sext             ) [ 00000000]
conv_last_output_V_0_6 (load             ) [ 00000000]
conv_last_output_V_1_6 (load             ) [ 00000000]
conv_last_output_V_2_6 (load             ) [ 00000000]
conv_last_output_V_3_6 (load             ) [ 00000000]
conv_last_output_V_4_6 (load             ) [ 00000000]
conv_last_output_V_5_6 (load             ) [ 00000000]
conv_last_output_V_6_6 (load             ) [ 00000000]
conv_last_output_V_7_6 (load             ) [ 00000000]
p_Val2_64              (mux              ) [ 00000000]
tmp_282                (sext             ) [ 00000000]
p_Val2_65              (add              ) [ 00000000]
isneg                  (bitselect        ) [ 00000010]
p_Val2_66              (add              ) [ 00000010]
newsignbit             (bitselect        ) [ 00000010]
tmp_283                (xor              ) [ 00000000]
underflow              (and              ) [ 00000000]
brmerge_i_i_i          (xor              ) [ 00000000]
isneg_not              (xor              ) [ 00000000]
brmerge                (or               ) [ 00000000]
p_Val2_101_mux         (select           ) [ 00000000]
p_Val2_1               (select           ) [ 00000000]
sum_V                  (select           ) [ 00111111]
StgValue_83            (br               ) [ 00111111]
tmp_676                (bitselect        ) [ 00000000]
p_lshr_cast            (zext             ) [ 00000000]
p_neg_t                (sub              ) [ 00000000]
tmp_76                 (partselect       ) [ 00000000]
tmp_77                 (sext             ) [ 00000000]
p_lshr_f_cast          (zext             ) [ 00000000]
tmp_78                 (select           ) [ 00000000]
p_Val2_62              (sext             ) [ 00000000]
output_V_addr          (getelementptr    ) [ 00000000]
StgValue_93            (store            ) [ 00000000]
StgValue_94            (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_last_output_V_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_last_output_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_last_output_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_last_output_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_last_output_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_last_output_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_last_output_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_last_output_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_last_output_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_last_output_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_last_output_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_last_output_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_last_output_V_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_last_output_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_last_output_V_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_last_output_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i8.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="conv_last_output_V_0_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="12" slack="0"/>
<pin id="82" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_last_output_V_0/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="conv_last_output_V_2_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="12" slack="0"/>
<pin id="89" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_last_output_V_2/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="conv_last_output_V_6_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="12" slack="0"/>
<pin id="96" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_last_output_V_6/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="conv_last_output_V_4_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="12" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_last_output_V_4/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="conv_last_output_V_7_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="12" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_last_output_V_7/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="conv_last_output_V_3_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="12" slack="0"/>
<pin id="117" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_last_output_V_3/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="conv_last_output_V_5_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="12" slack="0"/>
<pin id="124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_last_output_V_5/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="conv_last_output_V_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="12" slack="0"/>
<pin id="131" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_last_output_V_1/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_last_output_V_0_6/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="142" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_last_output_V_1_6/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_last_output_V_2_6/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="152" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_last_output_V_3_6/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="157" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_last_output_V_4_6/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="162" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_last_output_V_5_6/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="167" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_last_output_V_6_6/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="172" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_last_output_V_7_6/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="output_V_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="10" slack="2"/>
<pin id="178" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/7 "/>
</bind>
</comp>

<comp id="181" class="1004" name="StgValue_93_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_93/7 "/>
</bind>
</comp>

<comp id="186" class="1005" name="co_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="1"/>
<pin id="188" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="co_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="10" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="p_Val2_s_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="1"/>
<pin id="199" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_Val2_s_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="8" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="209" class="1005" name="h_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="1"/>
<pin id="211" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="h_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="3" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="p_Val2_63_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="1"/>
<pin id="222" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_63 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_Val2_63_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="8" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_63/4 "/>
</bind>
</comp>

<comp id="232" class="1005" name="w_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="1"/>
<pin id="234" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="w_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="3" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="exitcond35_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="0" index="1" bw="10" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond35/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="co_33_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_33/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_675_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_675/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="newIndex_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="0" index="1" bw="10" slack="0"/>
<pin id="266" dir="0" index="2" bw="3" slack="0"/>
<pin id="267" dir="0" index="3" bw="5" slack="0"/>
<pin id="268" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_s_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="0"/>
<pin id="275" dir="0" index="1" bw="7" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_712_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="9" slack="0"/>
<pin id="283" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_712_cast/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="exitcond34_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond34/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="h_31_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_31/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_555_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="0"/>
<pin id="303" dir="0" index="1" bw="9" slack="1"/>
<pin id="304" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_555/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_716_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="12" slack="0"/>
<pin id="308" dir="0" index="1" bw="10" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_716_cast/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_tr_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_tr/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_neg_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_554_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="0" index="1" bw="9" slack="0"/>
<pin id="327" dir="0" index="2" bw="4" slack="0"/>
<pin id="328" dir="0" index="3" bw="5" slack="0"/>
<pin id="329" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_554/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="exitcond_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="0" index="1" bw="3" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="w_36_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_36/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_280_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_280_cast/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_556_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="12" slack="1"/>
<pin id="352" dir="0" index="1" bw="3" slack="0"/>
<pin id="353" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_556/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_717_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="12" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_717_cast/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_281_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="1"/>
<pin id="369" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_281/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="p_Val2_64_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="0"/>
<pin id="374" dir="0" index="2" bw="8" slack="0"/>
<pin id="375" dir="0" index="3" bw="8" slack="0"/>
<pin id="376" dir="0" index="4" bw="8" slack="0"/>
<pin id="377" dir="0" index="5" bw="8" slack="0"/>
<pin id="378" dir="0" index="6" bw="8" slack="0"/>
<pin id="379" dir="0" index="7" bw="8" slack="0"/>
<pin id="380" dir="0" index="8" bw="8" slack="0"/>
<pin id="381" dir="0" index="9" bw="3" slack="3"/>
<pin id="382" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_64/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_282_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_282/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_Val2_65_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="0"/>
<pin id="399" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_65/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="isneg_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="9" slack="0"/>
<pin id="405" dir="0" index="2" bw="5" slack="0"/>
<pin id="406" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_Val2_66_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="1"/>
<pin id="413" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_66/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="newsignbit_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="0"/>
<pin id="419" dir="0" index="2" bw="4" slack="0"/>
<pin id="420" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_283_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_283/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="underflow_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="brmerge_i_i_i_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="0" index="1" bw="1" slack="1"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i_i/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="isneg_not_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="brmerge_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_Val2_101_mux_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="8" slack="0"/>
<pin id="451" dir="0" index="2" bw="8" slack="1"/>
<pin id="452" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_101_mux/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_Val2_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="0"/>
<pin id="458" dir="0" index="2" bw="8" slack="1"/>
<pin id="459" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_1/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sum_V_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="0" index="2" bw="8" slack="0"/>
<pin id="466" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_676_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="8" slack="1"/>
<pin id="473" dir="0" index="2" bw="4" slack="0"/>
<pin id="474" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_676/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_lshr_cast_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="1"/>
<pin id="480" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_cast/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_neg_t_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="5" slack="0"/>
<pin id="484" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_76_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="1"/>
<pin id="490" dir="0" index="2" bw="4" slack="0"/>
<pin id="491" dir="0" index="3" bw="4" slack="0"/>
<pin id="492" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_76/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_77_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="0"/>
<pin id="499" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_77/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="p_lshr_f_cast_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_f_cast/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_78_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="6" slack="0"/>
<pin id="508" dir="0" index="2" bw="5" slack="0"/>
<pin id="509" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_78/7 "/>
</bind>
</comp>

<comp id="513" class="1004" name="p_Val2_62_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="6" slack="0"/>
<pin id="515" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_62/7 "/>
</bind>
</comp>

<comp id="521" class="1005" name="co_33_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="10" slack="0"/>
<pin id="523" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="co_33 "/>
</bind>
</comp>

<comp id="526" class="1005" name="tmp_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="2"/>
<pin id="528" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="531" class="1005" name="tmp_675_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="3"/>
<pin id="533" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="tmp_675 "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_712_cast_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="10" slack="1"/>
<pin id="538" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_712_cast "/>
</bind>
</comp>

<comp id="544" class="1005" name="h_31_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="0"/>
<pin id="546" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="h_31 "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_716_cast_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="12" slack="1"/>
<pin id="551" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_716_cast "/>
</bind>
</comp>

<comp id="554" class="1005" name="tmp_554_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="1"/>
<pin id="556" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_554 "/>
</bind>
</comp>

<comp id="562" class="1005" name="w_36_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="0"/>
<pin id="564" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="w_36 "/>
</bind>
</comp>

<comp id="567" class="1005" name="conv_last_output_V_0_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="10" slack="1"/>
<pin id="569" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_last_output_V_0 "/>
</bind>
</comp>

<comp id="572" class="1005" name="conv_last_output_V_2_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="10" slack="1"/>
<pin id="574" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_last_output_V_2 "/>
</bind>
</comp>

<comp id="577" class="1005" name="conv_last_output_V_6_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="10" slack="1"/>
<pin id="579" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_last_output_V_6 "/>
</bind>
</comp>

<comp id="582" class="1005" name="conv_last_output_V_4_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="10" slack="1"/>
<pin id="584" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_last_output_V_4 "/>
</bind>
</comp>

<comp id="587" class="1005" name="conv_last_output_V_7_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="10" slack="1"/>
<pin id="589" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_last_output_V_7 "/>
</bind>
</comp>

<comp id="592" class="1005" name="conv_last_output_V_3_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="10" slack="1"/>
<pin id="594" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_last_output_V_3 "/>
</bind>
</comp>

<comp id="597" class="1005" name="conv_last_output_V_5_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="10" slack="1"/>
<pin id="599" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_last_output_V_5 "/>
</bind>
</comp>

<comp id="602" class="1005" name="conv_last_output_V_1_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="10" slack="1"/>
<pin id="604" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_last_output_V_1 "/>
</bind>
</comp>

<comp id="607" class="1005" name="isneg_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="614" class="1005" name="p_Val2_66_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="1"/>
<pin id="616" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_66 "/>
</bind>
</comp>

<comp id="620" class="1005" name="newsignbit_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="1"/>
<pin id="622" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="627" class="1005" name="sum_V_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="1"/>
<pin id="629" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="58" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="58" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="58" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="58" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="58" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="58" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="58" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="78" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="127" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="85" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="113" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="99" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="120" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="92" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="106" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="58" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="220" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="230"><net_src comp="197" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="224" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="190" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="20" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="190" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="190" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="190" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="190" pin="4"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="30" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="32" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="263" pin="4"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="36" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="213" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="42" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="213" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="213" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="48" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="301" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="201" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="50" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="318" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="54" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="56" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="338"><net_src comp="236" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="42" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="236" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="236" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="350" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="362"><net_src comp="355" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="364"><net_src comp="355" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="366"><net_src comp="355" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="370"><net_src comp="220" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="383"><net_src comp="60" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="384"><net_src comp="134" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="385"><net_src comp="139" pin="2"/><net_sink comp="371" pin=2"/></net>

<net id="386"><net_src comp="144" pin="2"/><net_sink comp="371" pin=3"/></net>

<net id="387"><net_src comp="149" pin="2"/><net_sink comp="371" pin=4"/></net>

<net id="388"><net_src comp="154" pin="2"/><net_sink comp="371" pin=5"/></net>

<net id="389"><net_src comp="159" pin="2"/><net_sink comp="371" pin=6"/></net>

<net id="390"><net_src comp="164" pin="2"/><net_sink comp="371" pin=7"/></net>

<net id="391"><net_src comp="169" pin="2"/><net_sink comp="371" pin=8"/></net>

<net id="395"><net_src comp="371" pin="10"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="367" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="62" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="396" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="56" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="371" pin="10"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="220" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="64" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="66" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="68" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="442"><net_src comp="68" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="438" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="434" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="70" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="429" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="72" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="467"><net_src comp="443" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="448" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="455" pin="3"/><net_sink comp="462" pin=2"/></net>

<net id="475"><net_src comp="64" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="197" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="66" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="485"><net_src comp="74" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="493"><net_src comp="76" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="197" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="54" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="66" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="500"><net_src comp="487" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="497" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="470" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="481" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="501" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="516"><net_src comp="505" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="524"><net_src comp="249" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="529"><net_src comp="255" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="534"><net_src comp="259" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="371" pin=9"/></net>

<net id="539"><net_src comp="281" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="547"><net_src comp="291" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="552"><net_src comp="306" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="557"><net_src comp="324" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="565"><net_src comp="340" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="570"><net_src comp="78" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="575"><net_src comp="85" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="580"><net_src comp="92" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="585"><net_src comp="99" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="590"><net_src comp="106" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="595"><net_src comp="113" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="600"><net_src comp="120" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="605"><net_src comp="127" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="610"><net_src comp="402" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="613"><net_src comp="607" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="617"><net_src comp="410" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="623"><net_src comp="416" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="630"><net_src comp="462" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="224" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {7 }
 - Input state : 
	Port: avgpool : conv_last_output_V_0 | {4 5 }
	Port: avgpool : conv_last_output_V_1 | {4 5 }
	Port: avgpool : conv_last_output_V_2 | {4 5 }
	Port: avgpool : conv_last_output_V_3 | {4 5 }
	Port: avgpool : conv_last_output_V_4 | {4 5 }
	Port: avgpool : conv_last_output_V_5 | {4 5 }
	Port: avgpool : conv_last_output_V_6 | {4 5 }
	Port: avgpool : conv_last_output_V_7 | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond35 : 1
		co_33 : 1
		StgValue_13 : 2
		tmp : 1
		tmp_675 : 1
		newIndex : 1
		tmp_s : 2
		tmp_712_cast : 3
	State 3
		exitcond34 : 1
		h_31 : 1
		StgValue_26 : 2
		tmp_cast : 1
		tmp_555 : 2
		tmp_716_cast : 3
		tmp_tr : 1
		p_neg : 2
		tmp_554 : 3
	State 4
		exitcond : 1
		w_36 : 1
		StgValue_39 : 2
		tmp_280_cast : 1
		tmp_556 : 2
		tmp_717_cast : 3
		conv_last_output_V_0 : 4
		conv_last_output_V_2 : 4
		conv_last_output_V_6 : 4
		conv_last_output_V_4 : 4
		conv_last_output_V_7 : 4
		conv_last_output_V_3 : 4
		conv_last_output_V_5 : 4
		conv_last_output_V_1 : 4
		conv_last_output_V_0_6 : 5
		conv_last_output_V_1_6 : 5
		conv_last_output_V_2_6 : 5
		conv_last_output_V_3_6 : 5
		conv_last_output_V_4_6 : 5
		conv_last_output_V_5_6 : 5
		conv_last_output_V_6_6 : 5
		conv_last_output_V_7_6 : 5
	State 5
		p_Val2_64 : 1
		tmp_282 : 2
		p_Val2_65 : 3
		isneg : 4
		p_Val2_66 : 2
		newsignbit : 3
	State 6
		sum_V : 1
	State 7
		p_neg_t : 1
		tmp_77 : 1
		p_lshr_f_cast : 2
		tmp_78 : 3
		p_Val2_62 : 4
		StgValue_93 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |      co_33_fu_249     |    35   |    15   |
|          |      h_31_fu_291      |    14   |    9    |
|          |     tmp_555_fu_301    |    32   |    14   |
|    add   |      w_36_fu_340      |    14   |    9    |
|          |     tmp_556_fu_350    |    41   |    17   |
|          |    p_Val2_65_fu_396   |    29   |    13   |
|          |    p_Val2_66_fu_410   |    29   |    13   |
|----------|-----------------------|---------|---------|
|    mux   |    p_Val2_64_fu_371   |   150   |    45   |
|----------|-----------------------|---------|---------|
|    sub   |      p_neg_fu_318     |    29   |    13   |
|          |     p_neg_t_fu_481    |    20   |    10   |
|----------|-----------------------|---------|---------|
|          | p_Val2_101_mux_fu_448 |    0    |    8    |
|  select  |    p_Val2_1_fu_455    |    0    |    8    |
|          |      sum_V_fu_462     |    0    |    8    |
|          |     tmp_78_fu_505     |    0    |    6    |
|----------|-----------------------|---------|---------|
|          |   exitcond35_fu_243   |    0    |    5    |
|   icmp   |   exitcond34_fu_285   |    0    |    1    |
|          |    exitcond_fu_334    |    0    |    1    |
|----------|-----------------------|---------|---------|
|          |     tmp_283_fu_424    |    0    |    2    |
|    xor   |  brmerge_i_i_i_fu_434 |    0    |    2    |
|          |    isneg_not_fu_438   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    and   |    underflow_fu_429   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    or    |     brmerge_fu_443    |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_255      |    0    |    0    |
|          |  tmp_712_cast_fu_281  |    0    |    0    |
|          |    tmp_cast_fu_297    |    0    |    0    |
|   zext   |  tmp_280_cast_fu_346  |    0    |    0    |
|          |  tmp_717_cast_fu_355  |    0    |    0    |
|          |   p_lshr_cast_fu_478  |    0    |    0    |
|          |  p_lshr_f_cast_fu_501 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |     tmp_675_fu_259    |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    newIndex_fu_263    |    0    |    0    |
|partselect|     tmp_554_fu_324    |    0    |    0    |
|          |     tmp_76_fu_487     |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_273     |    0    |    0    |
|          |  tmp_716_cast_fu_306  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     tmp_tr_fu_314     |    0    |    0    |
|          |     tmp_281_fu_367    |    0    |    0    |
|   sext   |     tmp_282_fu_392    |    0    |    0    |
|          |     tmp_77_fu_497     |    0    |    0    |
|          |    p_Val2_62_fu_513   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      isneg_fu_402     |    0    |    0    |
| bitselect|   newsignbit_fu_416   |    0    |    0    |
|          |     tmp_676_fu_470    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |   393   |   205   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        co_33_reg_521       |   10   |
|         co_reg_186         |   10   |
|conv_last_output_V_0_reg_567|   10   |
|conv_last_output_V_1_reg_602|   10   |
|conv_last_output_V_2_reg_572|   10   |
|conv_last_output_V_3_reg_592|   10   |
|conv_last_output_V_4_reg_582|   10   |
|conv_last_output_V_5_reg_597|   10   |
|conv_last_output_V_6_reg_577|   10   |
|conv_last_output_V_7_reg_587|   10   |
|        h_31_reg_544        |    3   |
|          h_reg_209         |    3   |
|        isneg_reg_607       |    1   |
|     newsignbit_reg_620     |    1   |
|      p_Val2_63_reg_220     |    8   |
|      p_Val2_66_reg_614     |    8   |
|      p_Val2_s_reg_197      |    8   |
|        sum_V_reg_627       |    8   |
|       tmp_554_reg_554      |    5   |
|       tmp_675_reg_531      |    3   |
|    tmp_712_cast_reg_536    |   10   |
|    tmp_716_cast_reg_549    |   12   |
|         tmp_reg_526        |   64   |
|        w_36_reg_562        |    3   |
|          w_reg_232         |    3   |
+----------------------------+--------+
|            Total           |   240  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_134 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_139 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_144 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_149 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_154 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_159 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_164 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_169 |  p0  |   2  |  10  |   20   ||    9    |
|  p_Val2_s_reg_197 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   176  ||  14.292 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   393  |   205  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   81   |
|  Register |    -   |   240  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   633  |   286  |
+-----------+--------+--------+--------+
