0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.sim/sim_circuit4/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_circuit4/new/circuit4_tb.v,1537155392,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SUB.v,,circuit4_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/ADD.v,1536047335,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/MUX2x1.v,,ADD,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/COMP.v,1536046616,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/REG.v,,COMP,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/MUX2x1.v,1536046882,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SHL.v,,MUX2x1,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/REG.v,1536046072,verilog,,,,REG,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SHL.v,1536384764,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/COMP.v,,SHL,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SHR.v,1536384338,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit4.v,,SHR,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SUB.v,1536047808,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SHR.v,,SUB,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit4.v,1537154276,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/ADD.v,,circuit4,,,,,,,,
