
[MIPS Processor Pipelining and Hazards](src/01.MIPS%20Processor%20Pipelining%20and%20Hazards.md) 

[Performance Evaluation and Metrics](src/01.Performance%20Evaluation%20and%20Metrics.md)

[Branch Prediction Techniques](src/04.Branch%20Prediction%20Techniques.md) 

[Multithreading Architectures](src/02.Multithreading%20Architectures.md)

[Instruction Level Parallelism](src/03.Instruction%20Level%20Parallelism.md)

[Branch Prediction Techniques](src/04.Branch%20Prediction%20Techniques.md)

[Scheduling](src/05.Scheduling.md)

[VLIW - Static Scheduling](src/06.VLIW%20-%20Static%20Scheduling.md)

[Dynamic Scheduling](src/07.Dynamic%20Scheduling.md)
- Scoreboard Dynamic Scheduling  
- Tomasulo Dynamic Scheduling

[ReOrder buffer](src/08.ReOrder%20buffer.md) 

[Explicit Register Renaming](src/09.Explicit%20Register%20Renaming.md) 

[Exceptions Handling](src/10.Exceptions%20Handling.md)

[Parallel Architectures](src/12.Parallel%20Architectures.md) 

[Memory Hierarchy](src/13.Memory%20Hierarchy.md) 


