;redcode
;assert 1
	SPL 0, <-2
	MOV <302, <-20
	SPL 400, 90
	SPL <480, #176
	MOV -11, <-20
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, 11
	SLT #0, 9
	SLT #911, 920
	MOV -7, <-26
	JMP 271, #60
	SPL 0, 11
	SLT #0, 9
	SPL 0, 11
	SLT #0, 9
	SLT #0, 9
	SLT #0, 9
	SPL 0, 11
	SPL -117, @-28
	SPL 40, 9
	SUB #40, 9
	SUB #48, -17
	JMP 40, 9
	SUB @1, @2
	SPL 101, -30
	MOV -7, <-28
	MOV -7, <-28
	SPL <480, #176
	JMP 271, #60
	SLT #0, 9
	MOV @127, 106
	SPL 0, 11
	SPL 101, -30
	SPL 300, 90
	SPL 0, 90
	SLT #108, @290
	SLT #0, 9
	SPL 300, 90
	SPL <480, #176
	SLT #0, 9
	ADD 0, 110
	ADD 0, 110
	SPL <480, #176
	SPL 400, 90
	SPL <480, #176
	SPL 0, 11
	SLT #0, 9
	MOV <302, <-20
	SPL <480, #176
	SPL 400, 90
	MOV -11, <-20
