{"files":[{"patch":"@@ -8748,0 +8748,42 @@\n+instruct minI_zero_reg(iRegINoSp dst, immI0 zero)\n+%{\n+  match(Set dst (MinI zero dst));\n+\n+  ins_cost(BRANCH_COST + ALU_COST);\n+  format %{\n+    \"blez $dst, skip\\t#@minI_zero_reg\\n\\t\"\n+    \"mv   $dst, zr\\n\\t\"\n+    \"skip:\"\n+  %}\n+\n+  ins_encode %{\n+    Label Lskip;\n+    __ blez(as_Register($dst$$reg), Lskip);\n+    __ mv(as_Register($dst$$reg), zr);\n+    __ bind(Lskip);\n+  %}\n+\n+  ins_pipe(pipe_class_default);\n+%}\n+\n+instruct maxI_zero_reg(iRegINoSp dst, immI0 zero)\n+%{\n+  match(Set dst (MaxI zero dst));\n+\n+  ins_cost(BRANCH_COST + ALU_COST);\n+  format %{\n+    \"bgez $dst, skip\\t#@maxI_zero_reg\\n\\t\"\n+    \"mv   $dst, zr\\n\\t\"\n+    \"skip:\"\n+  %}\n+\n+  ins_encode %{\n+    Label Lskip;\n+    __ bgez(as_Register($dst$$reg), Lskip);\n+    __ mv(as_Register($dst$$reg), zr);\n+    __ bind(Lskip);\n+  %}\n+\n+  ins_pipe(pipe_class_default);\n+%}\n+\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":42,"deletions":0,"binary":false,"changes":42,"status":"modified"}]}