{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499438120156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499438120157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 16:35:20 2017 " "Processing started: Fri Jul 07 16:35:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499438120157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499438120157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 333a -c 333a " "Command: quartus_map --read_settings_files=on --write_settings_files=off 333a -c 333a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499438120158 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1499438120450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_counter-Behavioral " "Found design unit 1: bcd_counter-Behavioral" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499438128508 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter " "Found entity 1: bcd_counter" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499438128508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499438128508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg-behavorial " "Found design unit 1: sevenseg-behavorial" {  } { { "sevenseg.vhd" "" { Text "H:/Aufgabe333A/sevenseg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499438128515 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.vhd" "" { Text "H:/Aufgabe333A/sevenseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499438128515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499438128515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_digits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file three_digits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 THREE_DIGITS-structural " "Found design unit 1: THREE_DIGITS-structural" {  } { { "THREE_DIGITS.vhd" "" { Text "H:/Aufgabe333A/THREE_DIGITS.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499438128521 ""} { "Info" "ISGN_ENTITY_NAME" "1 THREE_DIGITS " "Found entity 1: THREE_DIGITS" {  } { { "THREE_DIGITS.vhd" "" { Text "H:/Aufgabe333A/THREE_DIGITS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499438128521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499438128521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/scale_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/scale_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scale_clock-Behavioral " "Found design unit 1: scale_clock-Behavioral" {  } { { "output_files/scale_clock.vhd" "" { Text "H:/Aufgabe333A/output_files/scale_clock.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499438128529 ""} { "Info" "ISGN_ENTITY_NAME" "1 scale_clock " "Found entity 1: scale_clock" {  } { { "output_files/scale_clock.vhd" "" { Text "H:/Aufgabe333A/output_files/scale_clock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499438128529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499438128529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_counter24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_counter24-Behavioral " "Found design unit 1: bcd_counter24-Behavioral" {  } { { "bcd_counter24.vhd" "" { Text "H:/Aufgabe333A/bcd_counter24.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499438128539 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter24 " "Found entity 1: bcd_counter24" {  } { { "bcd_counter24.vhd" "" { Text "H:/Aufgabe333A/bcd_counter24.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499438128539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499438128539 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "THREE_DIGITS " "Elaborating entity \"THREE_DIGITS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499438128579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counter bcd_counter:seconds " "Elaborating entity \"bcd_counter\" for hierarchy \"bcd_counter:seconds\"" {  } { { "THREE_DIGITS.vhd" "seconds" { Text "H:/Aufgabe333A/THREE_DIGITS.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499438128591 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D bcd_counter.vhd(21) " "VHDL Process Statement warning at bcd_counter.vhd(21): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499438128592 "|THREE_DIGITS|bcd_counter:seconds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counter24 bcd_counter24:hours " "Elaborating entity \"bcd_counter24\" for hierarchy \"bcd_counter24:hours\"" {  } { { "THREE_DIGITS.vhd" "hours" { Text "H:/Aufgabe333A/THREE_DIGITS.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499438128658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scale_clock scale_clock:CLK1 " "Elaborating entity \"scale_clock\" for hierarchy \"scale_clock:CLK1\"" {  } { { "THREE_DIGITS.vhd" "CLK1" { Text "H:/Aufgabe333A/THREE_DIGITS.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499438128667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:sevenseg1_inst " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:sevenseg1_inst\"" {  } { { "THREE_DIGITS.vhd" "sevenseg1_inst" { Text "H:/Aufgabe333A/THREE_DIGITS.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499438128678 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd_counter:seconds\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd_counter:seconds\|Mod0\"" {  } { { "bcd_counter.vhd" "Mod0" { Text "H:/Aufgabe333A/bcd_counter.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499438129644 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd_counter:seconds\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd_counter:seconds\|Div0\"" {  } { { "bcd_counter.vhd" "Div0" { Text "H:/Aufgabe333A/bcd_counter.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499438129644 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd_counter:minutes\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd_counter:minutes\|Mod0\"" {  } { { "bcd_counter.vhd" "Mod0" { Text "H:/Aufgabe333A/bcd_counter.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499438129644 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd_counter:minutes\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd_counter:minutes\|Div0\"" {  } { { "bcd_counter.vhd" "Div0" { Text "H:/Aufgabe333A/bcd_counter.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499438129644 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1499438129644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_counter:seconds\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bcd_counter:seconds\|lpm_divide:Mod0\"" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499438130026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd_counter:seconds\|lpm_divide:Mod0 " "Instantiated megafunction \"bcd_counter:seconds\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499438130026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499438130026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499438130026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499438130026 ""}  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499438130026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "H:/Aufgabe333A/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499438130092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499438130092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "H:/Aufgabe333A/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499438130158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499438130158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "H:/Aufgabe333A/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499438130229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499438130229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "H:/Aufgabe333A/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499438130349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499438130349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "H:/Aufgabe333A/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499438130445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499438130445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_counter:seconds\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bcd_counter:seconds\|lpm_divide:Div0\"" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499438130736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd_counter:seconds\|lpm_divide:Div0 " "Instantiated megafunction \"bcd_counter:seconds\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499438130736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499438130736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499438130736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499438130736 ""}  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499438130736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "H:/Aufgabe333A/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499438130783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499438130783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "H:/Aufgabe333A/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499438130859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499438130859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "H:/Aufgabe333A/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499438130931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499438130931 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1499438131315 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1499438131315 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:seconds\|temp0\[0\] bcd_counter:seconds\|temp0\[0\]~_emulated bcd_counter:seconds\|temp0\[0\]~1 " "Register \"bcd_counter:seconds\|temp0\[0\]\" is converted into an equivalent circuit using register \"bcd_counter:seconds\|temp0\[0\]~_emulated\" and latch \"bcd_counter:seconds\|temp0\[0\]~1\"" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499438131318 "|THREE_DIGITS|bcd_counter:seconds|temp0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:seconds\|temp0\[1\] bcd_counter:seconds\|temp0\[1\]~_emulated bcd_counter:seconds\|temp0\[1\]~5 " "Register \"bcd_counter:seconds\|temp0\[1\]\" is converted into an equivalent circuit using register \"bcd_counter:seconds\|temp0\[1\]~_emulated\" and latch \"bcd_counter:seconds\|temp0\[1\]~5\"" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499438131318 "|THREE_DIGITS|bcd_counter:seconds|temp0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:seconds\|temp0\[2\] bcd_counter:seconds\|temp0\[2\]~_emulated bcd_counter:seconds\|temp0\[2\]~9 " "Register \"bcd_counter:seconds\|temp0\[2\]\" is converted into an equivalent circuit using register \"bcd_counter:seconds\|temp0\[2\]~_emulated\" and latch \"bcd_counter:seconds\|temp0\[2\]~9\"" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499438131318 "|THREE_DIGITS|bcd_counter:seconds|temp0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:seconds\|temp0\[3\] bcd_counter:seconds\|temp0\[3\]~_emulated bcd_counter:seconds\|temp0\[3\]~13 " "Register \"bcd_counter:seconds\|temp0\[3\]\" is converted into an equivalent circuit using register \"bcd_counter:seconds\|temp0\[3\]~_emulated\" and latch \"bcd_counter:seconds\|temp0\[3\]~13\"" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499438131318 "|THREE_DIGITS|bcd_counter:seconds|temp0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:seconds\|temp1\[0\] bcd_counter:seconds\|temp1\[0\]~_emulated bcd_counter:seconds\|temp1\[0\]~1 " "Register \"bcd_counter:seconds\|temp1\[0\]\" is converted into an equivalent circuit using register \"bcd_counter:seconds\|temp1\[0\]~_emulated\" and latch \"bcd_counter:seconds\|temp1\[0\]~1\"" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499438131318 "|THREE_DIGITS|bcd_counter:seconds|temp1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:seconds\|temp1\[1\] bcd_counter:seconds\|temp1\[1\]~_emulated bcd_counter:seconds\|temp1\[1\]~5 " "Register \"bcd_counter:seconds\|temp1\[1\]\" is converted into an equivalent circuit using register \"bcd_counter:seconds\|temp1\[1\]~_emulated\" and latch \"bcd_counter:seconds\|temp1\[1\]~5\"" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499438131318 "|THREE_DIGITS|bcd_counter:seconds|temp1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:seconds\|temp1\[2\] bcd_counter:seconds\|temp1\[2\]~_emulated bcd_counter:seconds\|temp1\[2\]~9 " "Register \"bcd_counter:seconds\|temp1\[2\]\" is converted into an equivalent circuit using register \"bcd_counter:seconds\|temp1\[2\]~_emulated\" and latch \"bcd_counter:seconds\|temp1\[2\]~9\"" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499438131318 "|THREE_DIGITS|bcd_counter:seconds|temp1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:minutes\|temp0\[0\] bcd_counter:minutes\|temp0\[0\]~_emulated bcd_counter:minutes\|temp0\[0\]~1 " "Register \"bcd_counter:minutes\|temp0\[0\]\" is converted into an equivalent circuit using register \"bcd_counter:minutes\|temp0\[0\]~_emulated\" and latch \"bcd_counter:minutes\|temp0\[0\]~1\"" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499438131318 "|THREE_DIGITS|bcd_counter:minutes|temp0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:minutes\|temp0\[1\] bcd_counter:minutes\|temp0\[1\]~_emulated bcd_counter:minutes\|temp0\[1\]~5 " "Register \"bcd_counter:minutes\|temp0\[1\]\" is converted into an equivalent circuit using register \"bcd_counter:minutes\|temp0\[1\]~_emulated\" and latch \"bcd_counter:minutes\|temp0\[1\]~5\"" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499438131318 "|THREE_DIGITS|bcd_counter:minutes|temp0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:minutes\|temp0\[2\] bcd_counter:minutes\|temp0\[2\]~_emulated bcd_counter:minutes\|temp0\[2\]~9 " "Register \"bcd_counter:minutes\|temp0\[2\]\" is converted into an equivalent circuit using register \"bcd_counter:minutes\|temp0\[2\]~_emulated\" and latch \"bcd_counter:minutes\|temp0\[2\]~9\"" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499438131318 "|THREE_DIGITS|bcd_counter:minutes|temp0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:minutes\|temp0\[3\] bcd_counter:minutes\|temp0\[3\]~_emulated bcd_counter:minutes\|temp0\[3\]~13 " "Register \"bcd_counter:minutes\|temp0\[3\]\" is converted into an equivalent circuit using register \"bcd_counter:minutes\|temp0\[3\]~_emulated\" and latch \"bcd_counter:minutes\|temp0\[3\]~13\"" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499438131318 "|THREE_DIGITS|bcd_counter:minutes|temp0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:minutes\|temp1\[0\] bcd_counter:minutes\|temp1\[0\]~_emulated bcd_counter:minutes\|temp1\[0\]~1 " "Register \"bcd_counter:minutes\|temp1\[0\]\" is converted into an equivalent circuit using register \"bcd_counter:minutes\|temp1\[0\]~_emulated\" and latch \"bcd_counter:minutes\|temp1\[0\]~1\"" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499438131318 "|THREE_DIGITS|bcd_counter:minutes|temp1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:minutes\|temp1\[1\] bcd_counter:minutes\|temp1\[1\]~_emulated bcd_counter:minutes\|temp1\[1\]~5 " "Register \"bcd_counter:minutes\|temp1\[1\]\" is converted into an equivalent circuit using register \"bcd_counter:minutes\|temp1\[1\]~_emulated\" and latch \"bcd_counter:minutes\|temp1\[1\]~5\"" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499438131318 "|THREE_DIGITS|bcd_counter:minutes|temp1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:minutes\|temp1\[2\] bcd_counter:minutes\|temp1\[2\]~_emulated bcd_counter:minutes\|temp1\[2\]~9 " "Register \"bcd_counter:minutes\|temp1\[2\]\" is converted into an equivalent circuit using register \"bcd_counter:minutes\|temp1\[2\]~_emulated\" and latch \"bcd_counter:minutes\|temp1\[2\]~9\"" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499438131318 "|THREE_DIGITS|bcd_counter:minutes|temp1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:seconds\|temp0\[5\] bcd_counter:seconds\|temp0\[5\]~_emulated bcd_counter:seconds\|temp0\[5\]~17 " "Register \"bcd_counter:seconds\|temp0\[5\]\" is converted into an equivalent circuit using register \"bcd_counter:seconds\|temp0\[5\]~_emulated\" and latch \"bcd_counter:seconds\|temp0\[5\]~17\"" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499438131318 "|THREE_DIGITS|bcd_counter:seconds|temp0[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:seconds\|temp0\[4\] bcd_counter:seconds\|temp0\[4\]~_emulated bcd_counter:seconds\|temp0\[4\]~21 " "Register \"bcd_counter:seconds\|temp0\[4\]\" is converted into an equivalent circuit using register \"bcd_counter:seconds\|temp0\[4\]~_emulated\" and latch \"bcd_counter:seconds\|temp0\[4\]~21\"" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499438131318 "|THREE_DIGITS|bcd_counter:seconds|temp0[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:minutes\|temp0\[5\] bcd_counter:minutes\|temp0\[5\]~_emulated bcd_counter:minutes\|temp0\[5\]~17 " "Register \"bcd_counter:minutes\|temp0\[5\]\" is converted into an equivalent circuit using register \"bcd_counter:minutes\|temp0\[5\]~_emulated\" and latch \"bcd_counter:minutes\|temp0\[5\]~17\"" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499438131318 "|THREE_DIGITS|bcd_counter:minutes|temp0[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:minutes\|temp0\[4\] bcd_counter:minutes\|temp0\[4\]~_emulated bcd_counter:minutes\|temp0\[4\]~21 " "Register \"bcd_counter:minutes\|temp0\[4\]\" is converted into an equivalent circuit using register \"bcd_counter:minutes\|temp0\[4\]~_emulated\" and latch \"bcd_counter:minutes\|temp0\[4\]~21\"" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499438131318 "|THREE_DIGITS|bcd_counter:minutes|temp0[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1499438131318 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1499438131491 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bcd_counter:seconds\|temp1\[31\] Low " "Register bcd_counter:seconds\|temp1\[31\] will power up to Low" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1499438131611 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bcd_counter:seconds\|temp0\[31\] Low " "Register bcd_counter:seconds\|temp0\[31\] will power up to Low" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1499438131611 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bcd_counter:minutes\|temp1\[31\] Low " "Register bcd_counter:minutes\|temp1\[31\] will power up to Low" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1499438131611 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bcd_counter:minutes\|temp0\[31\] Low " "Register bcd_counter:minutes\|temp0\[31\] will power up to Low" {  } { { "bcd_counter.vhd" "" { Text "H:/Aufgabe333A/bcd_counter.vhd" 20 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1499438131611 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1499438131611 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499438132383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499438132383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "636 " "Implemented 636 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499438132694 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499438132694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "580 " "Implemented 580 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1499438132694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499438132694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499438132803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 16:35:32 2017 " "Processing ended: Fri Jul 07 16:35:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499438132803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499438132803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499438132803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499438132803 ""}
