$comment
	File created using the following command:
		vcd file fsm_mealy.msim.vcd -direction
$end
$date
	Thu Aug 31 20:49:35 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module FSM_MEALY_2_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " RST $end
$var reg 1 # X $end
$var wire 1 $ y $end
$var wire 1 % sampler $end
$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , CLK~combout $end
$var wire 1 - CLK~clkctrl_outclk $end
$var wire 1 . X~combout $end
$var wire 1 / Selector1~0_combout $end
$var wire 1 0 RST~combout $end
$var wire 1 1 RST~clkctrl_outclk $end
$var wire 1 2 PR_STATE.B~regout $end
$var wire 1 3 NX_STATE.C~0_combout $end
$var wire 1 4 PR_STATE.C~regout $end
$var wire 1 5 y~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
x%
0&
1'
x(
1)
1*
1+
0,
0-
0.
1/
00
01
02
03
04
15
$end
#25000
1!
1,
1-
0%
#40000
1"
10
11
1%
#50000
0!
0,
0-
0%
#60000
0"
00
01
1%
#75000
1!
1,
1-
0%
#100000
0!
0,
0-
1%
12
#125000
1!
1,
1-
0%
#140000
1#
1.
1%
13
0/
#150000
0!
0,
0-
0%
02
14
03
#160000
0#
0.
1%
05
1$
#175000
1!
1,
1-
0%
#200000
0!
0,
0-
1%
04
15
1/
0$
#225000
1!
1,
1-
0%
#250000
0!
0,
0-
1%
12
#275000
1!
1,
1-
0%
#300000
0!
0,
0-
1%
#325000
1!
1,
1-
0%
#340000
1#
1.
1%
13
0/
#350000
0!
0,
0-
0%
02
14
03
#360000
0#
0.
1%
05
1$
#370000
1#
1.
0%
15
0$
#375000
1!
1,
1-
1%
#390000
0#
0.
0%
05
1$
#400000
0!
0,
0-
1%
04
15
1/
0$
#425000
1!
1,
1-
0%
#450000
0!
0,
0-
1%
12
#475000
1!
1,
1-
0%
#500000
0!
0,
0-
1%
#525000
1!
1,
1-
0%
#550000
0!
0,
0-
1%
#575000
1!
1,
1-
0%
#600000
0!
0,
0-
1%
#625000
1!
1,
1-
0%
#650000
0!
0,
0-
1%
#675000
1!
1,
1-
0%
#700000
0!
0,
0-
1%
#725000
1!
1,
1-
0%
#750000
0!
0,
0-
1%
#775000
1!
1,
1-
0%
#800000
0!
0,
0-
1%
#825000
1!
1,
1-
0%
#850000
0!
0,
0-
1%
#875000
1!
1,
1-
0%
#900000
0!
0,
0-
1%
#925000
1!
1,
1-
0%
#950000
0!
0,
0-
1%
#975000
1!
1,
1-
0%
#1000000
