    ____  ____
   /   /\/   /
  /___/  \  /    VENDOR      : Xilinx Inc.
  \   \   \/     VERSION     : 14.7 (P.20131013)
   \   \         APPLICATION : E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\compxlib.exe
   /   /         CONTENTS    : Compilation Log
  /___/   /\     FILENAME    : compxlib.log
  \   \  /  \    
   \___\/\___\

Release 14.7 - E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\compxlib.exe 14.7 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Processing command line ...
Library Source Paths => 'E:/ISE/14.7/ISE_DS/ISE'
Current Working Directory => 'C:\Users\mohsen\Desktop\shift_add_mul'
Compilation Mode = FAST
Execute Mode = ON
Scheduling library installation & compilation for architectures: spartan3e

Scheduling library installation & compilation for libraries: simprim unisim xilinxcorelib edk

Signature:-
------------------------------------------------------------------------------
E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\compxlib.exe -s mti_se -l verilog -arch spartan3e -lib unisim -lib simprim -lib xilinxcorelib -lib edk -exclude_superseded -intstyle ise 
------------------------------------------------------------------------------

Setting up the simulator 'mti_se' for compilation ...
The executable path is set to 'C:\modeltech64_2020.4\win64' ...
Setting up the source libraries for simulator 'mti_se' ...
Retrieving the .pao files for EDK library ...
Building the library hierarchies from the .pao files for EDK library ...
Assigning the netlist files to the hierarchies for EDK library ...



Compiling Xilinx HDL Libraries for 'mti_se' simulator
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Language => 'verilog,vhdl'
Output directory => 'E:\ISE\14.7\ISE_DS\ISE'


Library verilog.unisim will be compiled, because precompiled info is outdated.
--> Compiling verilog.unisim library ...
    > verilog.unisim library compiled from E:/ISE/14.7/ISE_DS/ISE/verilog/src/unisims
    > verilog.unisim library compiled to E:\ISE\14.7\ISE_DS\ISE\verilog\mti_se\2020.4\nt64/unisims_ver
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se:verilog:unisim)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap unisims_ver E:\ISE\14.7\ISE_DS\ISE\verilog\mti_se\2020.4\nt64/unisims_ver 
Modifying modelsim.ini

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1


END_COMPILATION_MESSAGES(mti_se:verilog:unisim)
==============================================================================
    > Log file 'E:\ISE\14.7\ISE_DS\ISE\verilog\mti_se\2020.4\nt64/unisims_ver/.cxl.verilog.unisim.unisims_ver.nt64.log' generated

Library verilog.unisim:verilog.unimacro will be compiled, because precompiled info is outdated.
--> Compiling verilog.unisim:verilog.unimacro library ...
    > verilog.unisim:verilog.unimacro library compiled from E:/ISE/14.7/ISE_DS/ISE/verilog/src/unimacro
    > verilog.unisim:verilog.unimacro library compiled to E:\ISE\14.7\ISE_DS\ISE\verilog\mti_se\2020.4\nt64/unimacro_ver
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se:verilog:unimacro)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap unimacro_ver E:\ISE\14.7\ISE_DS\ISE\verilog\mti_se\2020.4\nt64/unimacro_ver 
Modifying modelsim.ini

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1


END_COMPILATION_MESSAGES(mti_se:verilog:unimacro)
==============================================================================
    > Log file 'E:\ISE\14.7\ISE_DS\ISE\verilog\mti_se\2020.4\nt64/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.nt64.log' generated
compxlib[verilog.unisim:verilog.unimacro]: 1 error(s), 1 warning(s)

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se:verilog:unimacro)' and 'END_COMPILATION_MESSAGES(mti_se:verilog:unimacro)' in the log file compxlib.log for details of compilation error(s).

compxlib[verilog.unisim]: 2 error(s), 2 warning(s), 14.29 % complete


INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se:verilog:unisim)' and 'END_COMPILATION_MESSAGES(mti_se:verilog:unisim)' in the log file compxlib.log for details of compilation error(s).


Library vhdl.unisim will be compiled, because precompiled info is outdated.
--> Compiling vhdl.unisim library ...
    > vhdl.unisim library compiled from E:/ISE/14.7/ISE_DS/ISE/vhdl/src/unisims
    > vhdl.unisim library compiled to E:\ISE\14.7\ISE_DS\ISE\vhdl\mti_se\2020.4\nt64/unisim
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se:vhdl:unisim)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap unisim E:\ISE\14.7\ISE_DS\ISE\vhdl\mti_se\2020.4\nt64/unisim 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1


END_COMPILATION_MESSAGES(mti_se:vhdl:unisim)
==============================================================================
    > Log file 'E:\ISE\14.7\ISE_DS\ISE\vhdl\mti_se\2020.4\nt64/unisim/.cxl.vhdl.unisim.unisim.nt64.log' generated

Library vhdl.unisim:vhdl.unimacro will be compiled, because precompiled info is outdated.
--> Compiling vhdl.unisim:vhdl.unimacro library ...
    > vhdl.unisim:vhdl.unimacro library compiled from E:/ISE/14.7/ISE_DS/ISE/vhdl/src/unimacro
    > vhdl.unisim:vhdl.unimacro library compiled to E:\ISE\14.7\ISE_DS\ISE\vhdl\mti_se\2020.4\nt64/unimacro
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se:vhdl:unimacro)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap unimacro E:\ISE\14.7\ISE_DS\ISE\vhdl\mti_se\2020.4\nt64/unimacro 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1


END_COMPILATION_MESSAGES(mti_se:vhdl:unimacro)
==============================================================================
    > Log file 'E:\ISE\14.7\ISE_DS\ISE\vhdl\mti_se\2020.4\nt64/unimacro/.cxl.vhdl.unimacro.unimacro.nt64.log' generated
compxlib[vhdl.unisim:vhdl.unimacro]: 1 error(s), 1 warning(s)

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se:vhdl:unimacro)' and 'END_COMPILATION_MESSAGES(mti_se:vhdl:unimacro)' in the log file compxlib.log for details of compilation error(s).

compxlib[vhdl.unisim]: 2 error(s), 2 warning(s), 28.57 % complete


INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se:vhdl:unisim)' and 'END_COMPILATION_MESSAGES(mti_se:vhdl:unisim)' in the log file compxlib.log for details of compilation error(s).


Library verilog.simprim will be compiled, because precompiled info is outdated.
--> Compiling verilog.simprim library ...
    > verilog.simprim library compiled from E:/ISE/14.7/ISE_DS/ISE/verilog/src/simprims
    > verilog.simprim library compiled to E:\ISE\14.7\ISE_DS\ISE\verilog\mti_se\2020.4\nt64/simprims_ver
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se:verilog:simprim)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap simprims_ver E:\ISE\14.7\ISE_DS\ISE\verilog\mti_se\2020.4\nt64/simprims_ver 
Modifying modelsim.ini

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1


END_COMPILATION_MESSAGES(mti_se:verilog:simprim)
==============================================================================
    > Log file 'E:\ISE\14.7\ISE_DS\ISE\verilog\mti_se\2020.4\nt64/simprims_ver/.cxl.verilog.simprim.simprims_ver.nt64.log' generated
compxlib[verilog.simprim]: 1 error(s), 1 warning(s), 42.86 % complete


INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se:verilog:simprim)' and 'END_COMPILATION_MESSAGES(mti_se:verilog:simprim)' in the log file compxlib.log for details of compilation error(s).


Library vhdl.simprim will be compiled, because precompiled info is outdated.
--> Compiling vhdl.simprim library ...
    > vhdl.simprim library compiled from E:/ISE/14.7/ISE_DS/ISE/vhdl/src/simprims
    > vhdl.simprim library compiled to E:\ISE\14.7\ISE_DS\ISE\vhdl\mti_se\2020.4\nt64/simprim
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se:vhdl:simprim)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap simprim E:\ISE\14.7\ISE_DS\ISE\vhdl\mti_se\2020.4\nt64/simprim 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1


END_COMPILATION_MESSAGES(mti_se:vhdl:simprim)
==============================================================================
    > Log file 'E:\ISE\14.7\ISE_DS\ISE\vhdl\mti_se\2020.4\nt64/simprim/.cxl.vhdl.simprim.simprim.nt64.log' generated
compxlib[vhdl.simprim]: 1 error(s), 1 warning(s), 57.14 % complete


INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se:vhdl:simprim)' and 'END_COMPILATION_MESSAGES(mti_se:vhdl:simprim)' in the log file compxlib.log for details of compilation error(s).


Library verilog.xilinxcorelib will be compiled, because precompiled info is outdated.
--> Compiling verilog.xilinxcorelib library ...
    > verilog.xilinxcorelib library compiled from E:/ISE/14.7/ISE_DS/ISE/verilog/src/XilinxCoreLib
    > verilog.xilinxcorelib library compiled to E:\ISE\14.7\ISE_DS\ISE\verilog\mti_se\2020.4\nt64/xilinxcorelib_ver
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se:verilog:xilinxcorelib)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap xilinxcorelib_ver E:\ISE\14.7\ISE_DS\ISE\verilog\mti_se\2020.4\nt64/xilinxcorelib_ver 
Modifying modelsim.ini

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1


END_COMPILATION_MESSAGES(mti_se:verilog:xilinxcorelib)
==============================================================================
    > Log file 'E:\ISE\14.7\ISE_DS\ISE\verilog\mti_se\2020.4\nt64/xilinxcorelib_ver/.cxl.verilog.xilinxcorelib.xilinxcorelib_ver.nt64.log' generated
compxlib[verilog.xilinxcorelib]: 1 error(s), 1 warning(s), 71.43 % complete


INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se:verilog:xilinxcorelib)' and 'END_COMPILATION_MESSAGES(mti_se:verilog:xilinxcorelib)' in the log file compxlib.log for details of compilation error(s).


Library vhdl.xilinxcorelib will be compiled, because precompiled info is outdated.
--> Compiling vhdl.xilinxcorelib library ...
    > vhdl.xilinxcorelib library compiled from E:/ISE/14.7/ISE_DS/ISE/vhdl/src/XilinxCoreLib
    > vhdl.xilinxcorelib library compiled to E:\ISE\14.7\ISE_DS\ISE\vhdl\mti_se\2020.4\nt64/xilinxcorelib
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se:vhdl:xilinxcorelib)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap xilinxcorelib E:\ISE\14.7\ISE_DS\ISE\vhdl\mti_se\2020.4\nt64/xilinxcorelib 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1


END_COMPILATION_MESSAGES(mti_se:vhdl:xilinxcorelib)
==============================================================================
    > Log file 'E:\ISE\14.7\ISE_DS\ISE\vhdl\mti_se\2020.4\nt64/xilinxcorelib/.cxl.vhdl.xilinxcorelib.xilinxcorelib.nt64.log' generated
compxlib[vhdl.xilinxcorelib]: 1 error(s), 1 warning(s), 85.71 % complete


INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se:vhdl:xilinxcorelib)' and 'END_COMPILATION_MESSAGES(mti_se:vhdl:xilinxcorelib)' in the log file compxlib.log for details of compilation error(s).

Generating the file - 'E:\ISE\14.7\ISE_DS\ISE/.compedklib_ise_info' for EDK ...

Library edk will be compiled, because no precompiled info.
Exclude Superseded EDK child library cdn_axi3_master_bfm_wrap_v1_00_a.
Exclude Superseded EDK child library cdn_axi3_master_bfm_wrap_v2_01_a.

Library edk:cdn_axi3_master_bfm_wrap_v2_01_b will be compiled, because precompiled info is outdated.
--> Compiling edk:cdn_axi3_master_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi3_master_bfm_wrap_v2_01_b library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxBFMinterface/pcores/cdn_axi3_master_bfm_wrap_v2_01_b/data/cdn_axi3_master_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi3_master_bfm_wrap_v2_01_b library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/cdn_axi3_master_bfm_wrap_v2_01_b'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::cdn_axi3_master_bfm_wrap_v2_01_b)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap cdn_axi3_master_bfm_wrap_v2_01_b E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/cdn_axi3_master_bfm_wrap_v2_01_b 
Modifying modelsim.ini

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::cdn_axi3_master_bfm_wrap_v2_01_b)
==============================================================================
compxlib[edk:cdn_axi3_master_bfm_wrap_v2_01_b]: 1 error(s), 1 warning(s), 0.66 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::cdn_axi3_master_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(mti_se::cdn_axi3_master_bfm_wrap_v2_01_b)' in the log file compxlib.log for details of compilation
   error(s).

Exclude Superseded EDK child library cdn_axi3_slave_bfm_wrap_v1_00_a.
Exclude Superseded EDK child library cdn_axi3_slave_bfm_wrap_v2_01_a.

Library edk:cdn_axi3_slave_bfm_wrap_v2_01_b will be compiled, because precompiled info is outdated.
--> Compiling edk:cdn_axi3_slave_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi3_slave_bfm_wrap_v2_01_b library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxBFMinterface/pcores/cdn_axi3_slave_bfm_wrap_v2_01_b/data/cdn_axi3_slave_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi3_slave_bfm_wrap_v2_01_b library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/cdn_axi3_slave_bfm_wrap_v2_01_b'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::cdn_axi3_slave_bfm_wrap_v2_01_b)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap cdn_axi3_slave_bfm_wrap_v2_01_b E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/cdn_axi3_slave_bfm_wrap_v2_01_b 
Modifying modelsim.ini

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::cdn_axi3_slave_bfm_wrap_v2_01_b)
==============================================================================
compxlib[edk:cdn_axi3_slave_bfm_wrap_v2_01_b]: 1 error(s), 1 warning(s), 1.31 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::cdn_axi3_slave_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(mti_se::cdn_axi3_slave_bfm_wrap_v2_01_b)' in the log file compxlib.log for details of compilation
   error(s).

Exclude Superseded EDK child library cdn_axi4_lite_master_bfm_wrap_v1_00_a.
Exclude Superseded EDK child library cdn_axi4_lite_master_bfm_wrap_v2_00_a.
Exclude Superseded EDK child library cdn_axi4_lite_master_bfm_wrap_v2_01_a.

Library edk:cdn_axi4_lite_master_bfm_wrap_v2_01_b will be compiled, because precompiled info is outdated.
--> Compiling edk:cdn_axi4_lite_master_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_lite_master_bfm_wrap_v2_01_b library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_lite_master_bfm_wrap_v2_01_b/data/cdn_axi4_lite_master_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_lite_master_bfm_wrap_v2_01_b library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/cdn_axi4_lite_master_bfm_wrap_v2_01_b'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::cdn_axi4_lite_master_bfm_wrap_v2_01_b)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap cdn_axi4_lite_master_bfm_wrap_v2_01_b E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/cdn_axi4_lite_master_bfm_wrap_v2_01_b 
Modifying modelsim.ini

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::cdn_axi4_lite_master_bfm_wrap_v2_01_b)
==============================================================================
compxlib[edk:cdn_axi4_lite_master_bfm_wrap_v2_01_b]: 1 error(s), 1 warning(s), 2.19 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::cdn_axi4_lite_master_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(mti_se::cdn_axi4_lite_master_bfm_wrap_v2_01_b)' in the log file compxlib.log for details of
   compilation error(s).

Exclude Superseded EDK child library cdn_axi4_lite_slave_bfm_wrap_v1_00_a.
Exclude Superseded EDK child library cdn_axi4_lite_slave_bfm_wrap_v2_00_a.
Exclude Superseded EDK child library cdn_axi4_lite_slave_bfm_wrap_v2_01_a.

Library edk:cdn_axi4_lite_slave_bfm_wrap_v2_01_b will be compiled, because precompiled info is outdated.
--> Compiling edk:cdn_axi4_lite_slave_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_lite_slave_bfm_wrap_v2_01_b library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_lite_slave_bfm_wrap_v2_01_b/data/cdn_axi4_lite_slave_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_lite_slave_bfm_wrap_v2_01_b library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/cdn_axi4_lite_slave_bfm_wrap_v2_01_b'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::cdn_axi4_lite_slave_bfm_wrap_v2_01_b)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap cdn_axi4_lite_slave_bfm_wrap_v2_01_b E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/cdn_axi4_lite_slave_bfm_wrap_v2_01_b 
Modifying modelsim.ini

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::cdn_axi4_lite_slave_bfm_wrap_v2_01_b)
==============================================================================
compxlib[edk:cdn_axi4_lite_slave_bfm_wrap_v2_01_b]: 1 error(s), 1 warning(s), 3.06 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::cdn_axi4_lite_slave_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(mti_se::cdn_axi4_lite_slave_bfm_wrap_v2_01_b)' in the log file compxlib.log for details of
   compilation error(s).

Exclude Superseded EDK child library cdn_axi4_master_bfm_wrap_v1_00_a.
Exclude Superseded EDK child library cdn_axi4_master_bfm_wrap_v2_00_a.
Exclude Superseded EDK child library cdn_axi4_master_bfm_wrap_v2_01_a.

Library edk:cdn_axi4_master_bfm_wrap_v2_01_b will be compiled, because precompiled info is outdated.
--> Compiling edk:cdn_axi4_master_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_master_bfm_wrap_v2_01_b library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_master_bfm_wrap_v2_01_b/data/cdn_axi4_master_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_master_bfm_wrap_v2_01_b library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/cdn_axi4_master_bfm_wrap_v2_01_b'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::cdn_axi4_master_bfm_wrap_v2_01_b)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap cdn_axi4_master_bfm_wrap_v2_01_b E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/cdn_axi4_master_bfm_wrap_v2_01_b 
Modifying modelsim.ini

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::cdn_axi4_master_bfm_wrap_v2_01_b)
==============================================================================
compxlib[edk:cdn_axi4_master_bfm_wrap_v2_01_b]: 1 error(s), 1 warning(s), 3.94 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::cdn_axi4_master_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(mti_se::cdn_axi4_master_bfm_wrap_v2_01_b)' in the log file compxlib.log for details of compilation
   error(s).

Exclude Superseded EDK child library cdn_axi4_slave_bfm_wrap_v1_00_a.
Exclude Superseded EDK child library cdn_axi4_slave_bfm_wrap_v2_00_a.
Exclude Superseded EDK child library cdn_axi4_slave_bfm_wrap_v2_01_a.

Library edk:cdn_axi4_slave_bfm_wrap_v2_01_b will be compiled, because precompiled info is outdated.
--> Compiling edk:cdn_axi4_slave_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_slave_bfm_wrap_v2_01_b library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_slave_bfm_wrap_v2_01_b/data/cdn_axi4_slave_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_slave_bfm_wrap_v2_01_b library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/cdn_axi4_slave_bfm_wrap_v2_01_b'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::cdn_axi4_slave_bfm_wrap_v2_01_b)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap cdn_axi4_slave_bfm_wrap_v2_01_b E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/cdn_axi4_slave_bfm_wrap_v2_01_b 
Modifying modelsim.ini

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::cdn_axi4_slave_bfm_wrap_v2_01_b)
==============================================================================
compxlib[edk:cdn_axi4_slave_bfm_wrap_v2_01_b]: 1 error(s), 1 warning(s), 4.81 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::cdn_axi4_slave_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(mti_se::cdn_axi4_slave_bfm_wrap_v2_01_b)' in the log file compxlib.log for details of compilation
   error(s).

Exclude Superseded EDK child library cdn_axi4_streaming_master_bfm_wrap_v1_00_a.
Exclude Superseded EDK child library cdn_axi4_streaming_master_bfm_wrap_v2_01_a.

Library edk:cdn_axi4_streaming_master_bfm_wrap_v2_01_b will be compiled, because precompiled info is outdated.
--> Compiling edk:cdn_axi4_streaming_master_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_streaming_master_bfm_wrap_v2_01_b library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_streaming_master_bfm_wrap_v2_01_b/data/cdn_axi4_streaming_master_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_streaming_master_bfm_wrap_v2_01_b library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/cdn_axi4_streaming_master_bfm_wrap_v2_01_b'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::cdn_axi4_streaming_master_bfm_wrap_v2_01_b)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap cdn_axi4_streaming_master_bfm_wrap_v2_01_b E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/cdn_axi4_streaming_master_bfm_wrap_v2_01_b 
Modifying modelsim.ini

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::cdn_axi4_streaming_master_bfm_wrap_v2_01_b)
==============================================================================
compxlib[edk:cdn_axi4_streaming_master_bfm_wrap_v2_01_b]: 1 error(s), 1 warning(s), 5.47 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::cdn_axi4_streaming_master_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(mti_se::cdn_axi4_streaming_master_bfm_wrap_v2_01_b)' in the log file compxlib.log for
   details of compilation error(s).

Exclude Superseded EDK child library cdn_axi4_streaming_slave_bfm_wrap_v1_00_a.
Exclude Superseded EDK child library cdn_axi4_streaming_slave_bfm_wrap_v2_01_a.

Library edk:cdn_axi4_streaming_slave_bfm_wrap_v2_01_b will be compiled, because precompiled info is outdated.
--> Compiling edk:cdn_axi4_streaming_slave_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_streaming_slave_bfm_wrap_v2_01_b library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_streaming_slave_bfm_wrap_v2_01_b/data/cdn_axi4_streaming_slave_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_streaming_slave_bfm_wrap_v2_01_b library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/cdn_axi4_streaming_slave_bfm_wrap_v2_01_b'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::cdn_axi4_streaming_slave_bfm_wrap_v2_01_b)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap cdn_axi4_streaming_slave_bfm_wrap_v2_01_b E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/cdn_axi4_streaming_slave_bfm_wrap_v2_01_b 
Modifying modelsim.ini

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::cdn_axi4_streaming_slave_bfm_wrap_v2_01_b)
==============================================================================
compxlib[edk:cdn_axi4_streaming_slave_bfm_wrap_v2_01_b]: 1 error(s), 1 warning(s), 6.13 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::cdn_axi4_streaming_slave_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(mti_se::cdn_axi4_streaming_slave_bfm_wrap_v2_01_b)' in the log file compxlib.log for details
   of compilation error(s).


Library edk:proc_common_v3_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:proc_common_v3_00_a library ...
    > edk:proc_common_v3_00_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/data/proc_common_v2_1_0.pao'
    > edk:proc_common_v3_00_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/proc_common_v3_00_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::proc_common_v3_00_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap proc_common_v3_00_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/proc_common_v3_00_a 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::proc_common_v3_00_a)
==============================================================================
compxlib[edk:proc_common_v3_00_a]: 1 error(s), 1 warning(s), 6.35 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::proc_common_v3_00_a)' and 'END_COMPILATION_MESSAGES(mti_se::proc_common_v3_00_a)' in the log file compxlib.log for details of compilation error(s).

Exclude Superseded EDK child library ahblite_axi_bridge_v1_00_a.

Library edk:common_v1_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:common_v1_00_a library ...
    > edk:common_v1_00_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/common_v1_00_a/data/common_v2_1_0.pao'
    > edk:common_v1_00_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/common_v1_00_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::common_v1_00_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap common_v1_00_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/common_v1_00_a 
Modifying modelsim.ini

Archive:  E:/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/common_v1_00_a/simmodels/mti_vhdl.zip
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/_info  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/_vmake  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/family/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/family/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/family/_vhdl.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/family/_vhdl.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/family/body.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/family/body.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/family/body.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/family/body.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/common_types/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/common_types/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/common_types/_vhdl.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/common_types/_vhdl.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/common_types/body.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/common_types/body.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/common_types/body.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/common_types/body.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/pselect/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/pselect/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/pselect/imp.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/pselect/imp.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/pselect/imp.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/pselect/imp.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/mux_encode_sel/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/mux_encode_sel/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/mux_encode_sel/imp.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/mux_encode_sel/imp.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/mux_encode_sel/imp.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/mux_encode_sel/imp.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/mux_onehot/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/mux_onehot/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/mux_onehot/imp.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/mux_onehot/imp.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/mux_onehot/imp.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/mux_onehot/imp.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/or_bits/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/or_bits/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/or_bits/implementation.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/or_bits/implementation.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/or_bits/implementation.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/or_bits/implementation.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/or_muxcy/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/or_muxcy/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/or_muxcy/implementation.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/or_muxcy/implementation.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/or_muxcy/implementation.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/or_muxcy/implementation.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/or_gate/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/or_gate/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/or_gate/imp.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/or_gate/imp.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/or_gate/imp.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/common_v1_00_a/or_gate/imp.rw  

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Warning: (vcom-13192) Switch '-93' provided with -refresh will have no effect.
** Warning: (vcom-13192) Switch '-explicit' provided with -refresh will have no effect.
** Warning: (vcom-13192) Switch '-32' provided with -refresh will have no effect.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
** Warning: (vlog-13192) Switch '-32' provided with -refresh will have no effect.
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::common_v1_00_a)
==============================================================================
compxlib[edk:common_v1_00_a]: 2 error(s), 6 warning(s), 6.78 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::common_v1_00_a)' and 'END_COMPILATION_MESSAGES(mti_se::common_v1_00_a)' in the log file compxlib.log for details of compilation error(s).


Library edk:apu_fpu_v3_10_a will be compiled, because precompiled info is outdated.
--> Compiling edk:apu_fpu_v3_10_a library ...
    > edk:apu_fpu_v3_10_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/apu_fpu_v3_10_a/data/apu_fpu_v2_1_0.pao'
    > edk:apu_fpu_v3_10_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/apu_fpu_v3_10_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::apu_fpu_v3_10_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap apu_fpu_v3_10_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/apu_fpu_v3_10_a 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::apu_fpu_v3_10_a)
==============================================================================
compxlib[edk:apu_fpu_v3_10_a]: 1 error(s), 1 warning(s), 7.00 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::apu_fpu_v3_10_a)' and 'END_COMPILATION_MESSAGES(mti_se::apu_fpu_v3_10_a)' in the log file compxlib.log for details of compilation error(s).


Library edk:apu_fpu_virtex5_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:apu_fpu_virtex5_v1_01_a library ...
    > edk:apu_fpu_virtex5_v1_01_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/apu_fpu_virtex5_v1_01_a/data/apu_fpu_virtex5_v2_1_0.pao'
    > edk:apu_fpu_virtex5_v1_01_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/apu_fpu_virtex5_v1_01_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::apu_fpu_virtex5_v1_01_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap apu_fpu_virtex5_v1_01_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/apu_fpu_virtex5_v1_01_a 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::apu_fpu_virtex5_v1_01_a)
==============================================================================
compxlib[edk:apu_fpu_virtex5_v1_01_a]: 1 error(s), 1 warning(s), 7.22 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::apu_fpu_virtex5_v1_01_a)' and 'END_COMPILATION_MESSAGES(mti_se::apu_fpu_virtex5_v1_01_a)' in the log file compxlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi2axi_connector_v1_00_a.
Exclude Superseded EDK child library axi_7series_ddrx_v1_06_a.
Exclude Superseded EDK child library axi_7series_ddrx_v1_07_a.
Exclude Superseded EDK child library axi_7series_ddrx_v1_08_a.
Exclude Superseded EDK child library axi_ahblite_bridge_v1_00_a.
Exclude Superseded EDK child library axi_ahblite_bridge_v1_01_a.
Exclude Superseded EDK child library axi_apb_bridge_v1_00_a.
Exclude Superseded EDK child library axi_apb_bridge_v1_01_a.
Exclude Superseded EDK child library axi_bram_ctrl_v1_03_a.

Library edk:lib_common_v1_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:lib_common_v1_00_a library ...
    > edk:lib_common_v1_00_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/data/lib_common_v2_1_0.pao'
    > edk:lib_common_v1_00_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/lib_common_v1_00_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::lib_common_v1_00_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap lib_common_v1_00_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/lib_common_v1_00_a 
Modifying modelsim.ini

Archive:  E:/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/simmodels/mti_vhdl.zip
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_00_a/_info  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_00_a/_vmake  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_00_a/addr_iet_inc_ip_bus/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_00_a/addr_iet_inc_ip_bus/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_00_a/addr_iet_inc_ip_bus/implementation.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_00_a/addr_iet_inc_ip_bus/implementation.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_00_a/addr_iet_inc_ip_bus/implementation.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_00_a/addr_iet_inc_ip_bus/implementation.rw  

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Warning: (vcom-13192) Switch '-93' provided with -refresh will have no effect.
** Warning: (vcom-13192) Switch '-explicit' provided with -refresh will have no effect.
** Warning: (vcom-13192) Switch '-32' provided with -refresh will have no effect.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
** Warning: (vlog-13192) Switch '-32' provided with -refresh will have no effect.
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::lib_common_v1_00_a)
==============================================================================
compxlib[edk:lib_common_v1_00_a]: 2 error(s), 6 warning(s), 9.41 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::lib_common_v1_00_a)' and 'END_COMPILATION_MESSAGES(mti_se::lib_common_v1_00_a)' in the log file compxlib.log for details of compilation error(s).


Library edk:axi_lite_ipif_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_lite_ipif_v1_01_a library ...
    > edk:axi_lite_ipif_v1_01_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/data/axi_lite_ipif_v2_1_0.pao'
    > edk:axi_lite_ipif_v1_01_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_lite_ipif_v1_01_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::axi_lite_ipif_v1_01_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap axi_lite_ipif_v1_01_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_lite_ipif_v1_01_a 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::axi_lite_ipif_v1_01_a)
==============================================================================
compxlib[edk:axi_lite_ipif_v1_01_a]: 1 error(s), 1 warning(s), 9.63 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::axi_lite_ipif_v1_01_a)' and 'END_COMPILATION_MESSAGES(mti_se::axi_lite_ipif_v1_01_a)' in the log file compxlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_can_v1_01_a.
Exclude Superseded EDK child library axi_can_v1_02_a.
Exclude Superseded EDK child library axi_can_v1_03_a.
Exclude Superseded EDK child library axi_datamover_v3_00_a.

Library edk:axi_sg_v3_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_sg_v3_00_a library ...
    > edk:axi_sg_v3_00_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v3_00_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_sg_v3_00_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::axi_sg_v3_00_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap axi_sg_v3_00_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_sg_v3_00_a 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::axi_sg_v3_00_a)
==============================================================================
compxlib[edk:axi_sg_v3_00_a]: 1 error(s), 1 warning(s), 10.72 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::axi_sg_v3_00_a)' and 'END_COMPILATION_MESSAGES(mti_se::axi_sg_v3_00_a)' in the log file compxlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_cdma_v3_02_a.

Library edk:axi_datamover_v4_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_datamover_v4_00_a library ...
    > edk:axi_datamover_v4_00_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_00_a/data/axi_datamover_v2_1_0.pao'
    > edk:axi_datamover_v4_00_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_datamover_v4_00_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::axi_datamover_v4_00_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap axi_datamover_v4_00_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_datamover_v4_00_a 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::axi_datamover_v4_00_a)
==============================================================================
compxlib[edk:axi_datamover_v4_00_a]: 1 error(s), 1 warning(s), 11.16 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::axi_datamover_v4_00_a)' and 'END_COMPILATION_MESSAGES(mti_se::axi_datamover_v4_00_a)' in the log file compxlib.log for details of compilation error(s).


Library edk:axi_sg_v4_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_sg_v4_00_a library ...
    > edk:axi_sg_v4_00_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_00_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v4_00_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_sg_v4_00_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::axi_sg_v4_00_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap axi_sg_v4_00_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_sg_v4_00_a 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::axi_sg_v4_00_a)
==============================================================================
compxlib[edk:axi_sg_v4_00_a]: 1 error(s), 1 warning(s), 11.38 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::axi_sg_v4_00_a)' and 'END_COMPILATION_MESSAGES(mti_se::axi_sg_v4_00_a)' in the log file compxlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_cdma_v3_03_a.
Exclude Superseded EDK child library axi_datamover_v4_02_a.

Library edk:axi_sg_v4_03_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_sg_v4_03_a library ...
    > edk:axi_sg_v4_03_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v4_03_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_sg_v4_03_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::axi_sg_v4_03_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap axi_sg_v4_03_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_sg_v4_03_a 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::axi_sg_v4_03_a)
==============================================================================
compxlib[edk:axi_sg_v4_03_a]: 1 error(s), 1 warning(s), 12.04 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::axi_sg_v4_03_a)' and 'END_COMPILATION_MESSAGES(mti_se::axi_sg_v4_03_a)' in the log file compxlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_cdma_v3_04_a.
Exclude Superseded EDK child library axi_chip2chip_v1_00_a.
Exclude Superseded EDK child library axi_chip2chip_v2_00_a.
Exclude Superseded EDK child library axi_chip2chip_v3_00_a.

Library edk:axi_datamover_v4_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_datamover_v4_01_a library ...
    > edk:axi_datamover_v4_01_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_01_a/data/axi_datamover_v2_1_0.pao'
    > edk:axi_datamover_v4_01_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_datamover_v4_01_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::axi_datamover_v4_01_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap axi_datamover_v4_01_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_datamover_v4_01_a 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::axi_datamover_v4_01_a)
==============================================================================
compxlib[edk:axi_datamover_v4_01_a]: 1 error(s), 1 warning(s), 13.13 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::axi_datamover_v4_01_a)' and 'END_COMPILATION_MESSAGES(mti_se::axi_datamover_v4_01_a)' in the log file compxlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_dma_v5_00_a.

Library edk:axi_sg_v4_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_sg_v4_01_a library ...
    > edk:axi_sg_v4_01_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_01_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v4_01_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_sg_v4_01_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::axi_sg_v4_01_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap axi_sg_v4_01_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_sg_v4_01_a 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::axi_sg_v4_01_a)
==============================================================================
compxlib[edk:axi_sg_v4_01_a]: 1 error(s), 1 warning(s), 13.57 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::axi_sg_v4_01_a)' and 'END_COMPILATION_MESSAGES(mti_se::axi_sg_v4_01_a)' in the log file compxlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_dma_v6_01_a.

Library edk:axi_sg_v4_02_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_sg_v4_02_a library ...
    > edk:axi_sg_v4_02_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_02_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v4_02_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_sg_v4_02_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::axi_sg_v4_02_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap axi_sg_v4_02_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_sg_v4_02_a 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::axi_sg_v4_02_a)
==============================================================================
compxlib[edk:axi_sg_v4_02_a]: 1 error(s), 1 warning(s), 14.00 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::axi_sg_v4_02_a)' and 'END_COMPILATION_MESSAGES(mti_se::axi_sg_v4_02_a)' in the log file compxlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_dma_v6_02_a.
Exclude Superseded EDK child library axi_dma_v6_03_a.

Library edk:axi_lite_ipif_v1_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_lite_ipif_v1_00_a library ...
    > edk:axi_lite_ipif_v1_00_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_00_a/data/axi_lite_ipif_v2_1_0.pao'
    > edk:axi_lite_ipif_v1_00_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_lite_ipif_v1_00_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::axi_lite_ipif_v1_00_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap axi_lite_ipif_v1_00_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_lite_ipif_v1_00_a 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::axi_lite_ipif_v1_00_a)
==============================================================================
compxlib[edk:axi_lite_ipif_v1_00_a]: 1 error(s), 1 warning(s), 14.66 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::axi_lite_ipif_v1_00_a)' and 'END_COMPILATION_MESSAGES(mti_se::axi_lite_ipif_v1_00_a)' in the log file compxlib.log for details of compilation error(s).


Library edk:axi_slave_burst_v1_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_slave_burst_v1_00_a library ...
    > edk:axi_slave_burst_v1_00_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/data/axi_slave_burst_v2_1_0.pao'
    > edk:axi_slave_burst_v1_00_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_slave_burst_v1_00_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::axi_slave_burst_v1_00_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap axi_slave_burst_v1_00_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_slave_burst_v1_00_a 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::axi_slave_burst_v1_00_a)
==============================================================================
compxlib[edk:axi_slave_burst_v1_00_a]: 1 error(s), 1 warning(s), 14.88 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::axi_slave_burst_v1_00_a)' and 'END_COMPILATION_MESSAGES(mti_se::axi_slave_burst_v1_00_a)' in the log file compxlib.log for details of compilation error(s).


Library edk:emc_common_v5_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:emc_common_v5_00_a library ...
    > edk:emc_common_v5_00_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_00_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v5_00_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/emc_common_v5_00_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::emc_common_v5_00_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap emc_common_v5_00_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/emc_common_v5_00_a 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::emc_common_v5_00_a)
==============================================================================
compxlib[edk:emc_common_v5_00_a]: 1 error(s), 1 warning(s), 15.10 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::emc_common_v5_00_a)' and 'END_COMPILATION_MESSAGES(mti_se::emc_common_v5_00_a)' in the log file compxlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_emc_v1_00_a.

Library edk:emc_common_v5_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:emc_common_v5_01_a library ...
    > edk:emc_common_v5_01_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_01_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v5_01_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/emc_common_v5_01_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::emc_common_v5_01_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap emc_common_v5_01_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/emc_common_v5_01_a 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::emc_common_v5_01_a)
==============================================================================
compxlib[edk:emc_common_v5_01_a]: 1 error(s), 1 warning(s), 15.54 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::emc_common_v5_01_a)' and 'END_COMPILATION_MESSAGES(mti_se::emc_common_v5_01_a)' in the log file compxlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_emc_v1_01_a.

Library edk:emc_common_v5_02_a will be compiled, because precompiled info is outdated.
--> Compiling edk:emc_common_v5_02_a library ...
    > edk:emc_common_v5_02_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_02_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v5_02_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/emc_common_v5_02_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::emc_common_v5_02_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap emc_common_v5_02_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/emc_common_v5_02_a 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::emc_common_v5_02_a)
==============================================================================
compxlib[edk:emc_common_v5_02_a]: 1 error(s), 1 warning(s), 15.97 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::emc_common_v5_02_a)' and 'END_COMPILATION_MESSAGES(mti_se::emc_common_v5_02_a)' in the log file compxlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_emc_v1_02_a.

Library edk:emc_common_v5_03_a will be compiled, because precompiled info is outdated.
--> Compiling edk:emc_common_v5_03_a library ...
    > edk:emc_common_v5_03_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_03_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v5_03_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/emc_common_v5_03_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::emc_common_v5_03_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap emc_common_v5_03_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/emc_common_v5_03_a 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::emc_common_v5_03_a)
==============================================================================
compxlib[edk:emc_common_v5_03_a]: 1 error(s), 1 warning(s), 16.41 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::emc_common_v5_03_a)' and 'END_COMPILATION_MESSAGES(mti_se::emc_common_v5_03_a)' in the log file compxlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_emc_v1_03_a.

Library edk:emc_common_v5_03_b will be compiled, because precompiled info is outdated.
--> Compiling edk:emc_common_v5_03_b library ...
    > edk:emc_common_v5_03_b library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_03_b/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v5_03_b library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/emc_common_v5_03_b'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::emc_common_v5_03_b)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap emc_common_v5_03_b E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/emc_common_v5_03_b 
Modifying modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::emc_common_v5_03_b)
==============================================================================
compxlib[edk:emc_common_v5_03_b]: 1 error(s), 1 warning(s), 16.85 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::emc_common_v5_03_b)' and 'END_COMPILATION_MESSAGES(mti_se::emc_common_v5_03_b)' in the log file compxlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_emc_v1_03_b.

Library edk:axi_enhanced_pcie_v1_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_enhanced_pcie_v1_00_a library ...
    > edk:axi_enhanced_pcie_v1_00_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_enhanced_pcie_v1_00_a/data/axi_enhanced_pcie_v2_1_0.pao'
    > edk:axi_enhanced_pcie_v1_00_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_enhanced_pcie_v1_00_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::axi_enhanced_pcie_v1_00_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap axi_enhanced_pcie_v1_00_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_enhanced_pcie_v1_00_a 
Modifying modelsim.ini

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::axi_enhanced_pcie_v1_00_a)
==============================================================================
compxlib[edk:axi_enhanced_pcie_v1_00_a]: 2 error(s), 2 warning(s), 17.29 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::axi_enhanced_pcie_v1_00_a)' and 'END_COMPILATION_MESSAGES(mti_se::axi_enhanced_pcie_v1_00_a)' in the log file compxlib.log for details of compilation error(s).


Library edk:axi_enhanced_pcie_v1_02_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_enhanced_pcie_v1_02_a library ...
    > edk:axi_enhanced_pcie_v1_02_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_enhanced_pcie_v1_02_a/data/axi_enhanced_pcie_v2_1_0.pao'
    > edk:axi_enhanced_pcie_v1_02_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_enhanced_pcie_v1_02_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::axi_enhanced_pcie_v1_02_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap axi_enhanced_pcie_v1_02_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_enhanced_pcie_v1_02_a 
Modifying modelsim.ini

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::axi_enhanced_pcie_v1_02_a)
==============================================================================
compxlib[edk:axi_enhanced_pcie_v1_02_a]: 2 error(s), 2 warning(s), 17.51 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::axi_enhanced_pcie_v1_02_a)' and 'END_COMPILATION_MESSAGES(mti_se::axi_enhanced_pcie_v1_02_a)' in the log file compxlib.log for details of compilation error(s).


Library edk:axi_enhanced_pcie_v1_03_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_enhanced_pcie_v1_03_a library ...
    > edk:axi_enhanced_pcie_v1_03_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_enhanced_pcie_v1_03_a/data/axi_enhanced_pcie_v2_1_0.pao'
    > edk:axi_enhanced_pcie_v1_03_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_enhanced_pcie_v1_03_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::axi_enhanced_pcie_v1_03_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap axi_enhanced_pcie_v1_03_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_enhanced_pcie_v1_03_a 
Modifying modelsim.ini

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::axi_enhanced_pcie_v1_03_a)
==============================================================================
compxlib[edk:axi_enhanced_pcie_v1_03_a]: 2 error(s), 2 warning(s), 17.72 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::axi_enhanced_pcie_v1_03_a)' and 'END_COMPILATION_MESSAGES(mti_se::axi_enhanced_pcie_v1_03_a)' in the log file compxlib.log for details of compilation error(s).


Library edk:axi_enhanced_pcie_v1_04_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_enhanced_pcie_v1_04_a library ...
    > edk:axi_enhanced_pcie_v1_04_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_enhanced_pcie_v1_04_a/data/axi_enhanced_pcie_v2_1_0.pao'
    > edk:axi_enhanced_pcie_v1_04_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_enhanced_pcie_v1_04_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::axi_enhanced_pcie_v1_04_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap axi_enhanced_pcie_v1_04_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_enhanced_pcie_v1_04_a 
Modifying modelsim.ini

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::axi_enhanced_pcie_v1_04_a)
==============================================================================
compxlib[edk:axi_enhanced_pcie_v1_04_a]: 2 error(s), 2 warning(s), 17.94 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::axi_enhanced_pcie_v1_04_a)' and 'END_COMPILATION_MESSAGES(mti_se::axi_enhanced_pcie_v1_04_a)' in the log file compxlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_epc_v1_00_a.

Library edk:lib_common_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:lib_common_v1_01_a library ...
    > edk:lib_common_v1_01_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_01_a/data/lib_common_v2_1_0.pao'
    > edk:lib_common_v1_01_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/lib_common_v1_01_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::lib_common_v1_01_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap lib_common_v1_01_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/lib_common_v1_01_a 
Modifying modelsim.ini

Archive:  E:/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_01_a/simmodels/mti_vhdl.zip
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/_info  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/_vmake  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/hwt_pkg/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/hwt_pkg/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/hwt_pkg/_vhdl.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/hwt_pkg/_vhdl.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/hwt/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/hwt/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/hwt/rtl.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/hwt/rtl.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/hwt/rtl.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/hwt/rtl.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/timeouttest/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/timeouttest/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/timeouttest/bench.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/timeouttest/bench.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/timeouttest/bench.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/timeouttest/bench.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/addr_iet_inc_ip_bus/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/addr_iet_inc_ip_bus/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/addr_iet_inc_ip_bus/implementation.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/addr_iet_inc_ip_bus/implementation.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/addr_iet_inc_ip_bus/implementation.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/lib_common_v1_01_a/addr_iet_inc_ip_bus/implementation.rw  

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Warning: (vcom-13192) Switch '-93' provided with -refresh will have no effect.
** Warning: (vcom-13192) Switch '-explicit' provided with -refresh will have no effect.
** Warning: (vcom-13192) Switch '-32' provided with -refresh will have no effect.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
** Warning: (vlog-13192) Switch '-32' provided with -refresh will have no effect.
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::lib_common_v1_01_a)
==============================================================================
compxlib[edk:lib_common_v1_01_a]: 2 error(s), 6 warning(s), 18.38 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::lib_common_v1_01_a)' and 'END_COMPILATION_MESSAGES(mti_se::lib_common_v1_01_a)' in the log file compxlib.log for details of compilation error(s).


Library edk:axi_ethernet_avb_wrap_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_ethernet_avb_wrap_v1_01_a library ...
    > edk:axi_ethernet_avb_wrap_v1_01_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernet_avb_wrap_v1_01_a/data/axi_ethernet_avb_wrap_v2_1_0.pao'
    > edk:axi_ethernet_avb_wrap_v1_01_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_ethernet_avb_wrap_v1_01_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::axi_ethernet_avb_wrap_v1_01_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap axi_ethernet_avb_wrap_v1_01_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_ethernet_avb_wrap_v1_01_a 
Modifying modelsim.ini

Archive:  E:/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernet_avb_wrap_v1_01_a/simmodels/mti_vhdl.zip
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/_info  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/_vmake  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/mult_gen_v11_0_xst/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/mult_gen_v11_0_xst/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/mult_gen_v11_0_xst/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/mult_gen_v11_0_xst/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/mult_gen_v11_0_xst/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/reset_sync/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/reset_sync/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/reset_sync/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/reset_sync/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/reset_sync/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/sync_block/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/sync_block/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/sync_block/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/sync_block/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/sync_block/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/generic_host_if/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/generic_host_if/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/generic_host_if/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/generic_host_if/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/generic_host_if/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/cpu_reclock/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/cpu_reclock/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/cpu_reclock/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/cpu_reclock/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/cpu_reclock/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/configuration/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/configuration/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/configuration/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/configuration/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/configuration/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/address_compare/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/address_compare/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/address_compare/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/address_compare/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/address_compare/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/address_filter/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/address_filter/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/address_filter/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/address_filter/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/address_filter/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/legacy/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/legacy/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/legacy/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/legacy/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/legacy/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/plb_intf/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/plb_intf/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/plb_intf/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/plb_intf/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/plb_intf/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rx_cpu_logic/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rx_cpu_logic/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rx_cpu_logic/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rx_cpu_logic/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rx_cpu_logic/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rx_mac_logic/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rx_mac_logic/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rx_mac_logic/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rx_mac_logic/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rx_mac_logic/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/tx_cpu_logic/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/tx_cpu_logic/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/tx_cpu_logic/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/tx_cpu_logic/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/tx_cpu_logic/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/tx_mac_logic/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/tx_mac_logic/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/tx_mac_logic/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/tx_mac_logic/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/tx_mac_logic/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rx_ptp_packet_buffer/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rx_ptp_packet_buffer/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rx_ptp_packet_buffer/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rx_ptp_packet_buffer/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rx_ptp_packet_buffer/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/tx_ptp_packet_buffer/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/tx_ptp_packet_buffer/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/tx_ptp_packet_buffer/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/tx_ptp_packet_buffer/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/tx_ptp_packet_buffer/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/ptp_packet_buffer/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/ptp_packet_buffer/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/ptp_packet_buffer/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/ptp_packet_buffer/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/ptp_packet_buffer/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rtc_as_to_1722_convert/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rtc_as_to_1722_convert/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rtc_as_to_1722_convert/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rtc_as_to_1722_convert/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rtc_as_to_1722_convert/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rtc_configuration/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rtc_configuration/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rtc_configuration/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rtc_configuration/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rtc_configuration/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/gen_pulse8k/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/gen_pulse8k/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/gen_pulse8k/rtl.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/gen_pulse8k/rtl.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/gen_pulse8k/rtl.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/gen_pulse8k/rtl.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rtc/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rtc/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rtc/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rtc/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rtc/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rtc_sample/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rtc_sample/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rtc_sample/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rtc_sample/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rtc_sample/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rx_splitter/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rx_splitter/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rx_splitter/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rx_splitter/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rx_splitter/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/credit_count/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/credit_count/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/credit_count/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/credit_count/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/credit_count/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/packet_control/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/packet_control/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/packet_control/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/packet_control/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/packet_control/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/packet_count/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/packet_count/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/packet_count/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/packet_count/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/packet_count/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rate_control_top/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rate_control_top/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rate_control_top/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rate_control_top/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/rate_control_top/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/arbiter/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/arbiter/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/arbiter/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/arbiter/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/arbiter/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/tx_arbiter/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/tx_arbiter/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/tx_arbiter/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/tx_arbiter/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/tx_arbiter/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/eth_avb_endpoint/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/eth_avb_endpoint/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/eth_avb_endpoint/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/eth_avb_endpoint/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/eth_avb_endpoint/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/eth_avb_endpoint_pcore/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/eth_avb_endpoint_pcore/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/eth_avb_endpoint_pcore/imp.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/eth_avb_endpoint_pcore/imp.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/eth_avb_endpoint_pcore/imp.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/eth_avb_endpoint_pcore/imp.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/axi_ethernet_avb_wrap/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/axi_ethernet_avb_wrap/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/axi_ethernet_avb_wrap/imp.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/axi_ethernet_avb_wrap/imp.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/axi_ethernet_avb_wrap/imp.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v1_01_a/axi_ethernet_avb_wrap/imp.rw  

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Warning: (vcom-13192) Switch '-93' provided with -refresh will have no effect.
** Warning: (vcom-13192) Switch '-explicit' provided with -refresh will have no effect.
** Warning: (vcom-13192) Switch '-32' provided with -refresh will have no effect.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
** Warning: (vlog-13192) Switch '-32' provided with -refresh will have no effect.
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::axi_ethernet_avb_wrap_v1_01_a)
==============================================================================
compxlib[edk:axi_ethernet_avb_wrap_v1_01_a]: 2 error(s), 6 warning(s), 18.60 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::axi_ethernet_avb_wrap_v1_01_a)' and 'END_COMPILATION_MESSAGES(mti_se::axi_ethernet_avb_wrap_v1_01_a)' in the log file compxlib.log for details of compilation
   error(s).


Library edk:axi_ethernet_avb_wrap_v2_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_ethernet_avb_wrap_v2_01_a library ...
    > edk:axi_ethernet_avb_wrap_v2_01_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernet_avb_wrap_v2_01_a/data/axi_ethernet_avb_wrap_v2_1_0.pao'
    > edk:axi_ethernet_avb_wrap_v2_01_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_ethernet_avb_wrap_v2_01_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::axi_ethernet_avb_wrap_v2_01_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap axi_ethernet_avb_wrap_v2_01_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_ethernet_avb_wrap_v2_01_a 
Modifying modelsim.ini

Archive:  E:/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernet_avb_wrap_v2_01_a/simmodels/mti_vhdl.zip
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/_info  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/_vmake  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/mult_gen_v11_0_xst/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/mult_gen_v11_0_xst/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/mult_gen_v11_0_xst/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/mult_gen_v11_0_xst/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/mult_gen_v11_0_xst/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/reset_sync/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/reset_sync/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/reset_sync/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/reset_sync/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/reset_sync/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/sync_block/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/sync_block/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/sync_block/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/sync_block/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/sync_block/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/generic_host_if/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/generic_host_if/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/generic_host_if/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/generic_host_if/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/generic_host_if/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/cpu_reclock/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/cpu_reclock/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/cpu_reclock/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/cpu_reclock/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/cpu_reclock/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/configuration/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/configuration/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/configuration/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/configuration/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/configuration/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/address_compare/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/address_compare/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/address_compare/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/address_compare/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/address_compare/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/address_filter/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/address_filter/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/address_filter/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/address_filter/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/address_filter/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/legacy/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/legacy/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/legacy/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/legacy/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/legacy/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/plb_intf/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/plb_intf/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/plb_intf/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/plb_intf/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/plb_intf/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rx_cpu_logic/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rx_cpu_logic/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rx_cpu_logic/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rx_cpu_logic/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rx_cpu_logic/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rx_mac_logic/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rx_mac_logic/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rx_mac_logic/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rx_mac_logic/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rx_mac_logic/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/tx_cpu_logic/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/tx_cpu_logic/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/tx_cpu_logic/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/tx_cpu_logic/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/tx_cpu_logic/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/tx_mac_logic/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/tx_mac_logic/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/tx_mac_logic/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/tx_mac_logic/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/tx_mac_logic/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rx_ptp_packet_buffer/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rx_ptp_packet_buffer/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rx_ptp_packet_buffer/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rx_ptp_packet_buffer/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rx_ptp_packet_buffer/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/tx_ptp_packet_buffer/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/tx_ptp_packet_buffer/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/tx_ptp_packet_buffer/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/tx_ptp_packet_buffer/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/tx_ptp_packet_buffer/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/ptp_packet_buffer/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/ptp_packet_buffer/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/ptp_packet_buffer/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/ptp_packet_buffer/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/ptp_packet_buffer/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rtc_as_to_1722_convert/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rtc_as_to_1722_convert/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rtc_as_to_1722_convert/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rtc_as_to_1722_convert/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rtc_as_to_1722_convert/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rtc_configuration/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rtc_configuration/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rtc_configuration/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rtc_configuration/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rtc_configuration/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/gen_pulse8k/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/gen_pulse8k/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/gen_pulse8k/rtl.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/gen_pulse8k/rtl.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/gen_pulse8k/rtl.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/gen_pulse8k/rtl.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rtc/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rtc/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rtc/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rtc/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rtc/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rtc_sample/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rtc_sample/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rtc_sample/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rtc_sample/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rtc_sample/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rx_splitter/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rx_splitter/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rx_splitter/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rx_splitter/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rx_splitter/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/credit_count/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/credit_count/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/credit_count/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/credit_count/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/credit_count/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/packet_control/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/packet_control/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/packet_control/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/packet_control/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/packet_control/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/packet_count/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/packet_count/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/packet_count/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/packet_count/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/packet_count/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rate_control_top/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rate_control_top/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rate_control_top/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rate_control_top/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/rate_control_top/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/arbiter/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/arbiter/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/arbiter/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/arbiter/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/arbiter/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/tx_arbiter/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/tx_arbiter/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/tx_arbiter/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/tx_arbiter/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/tx_arbiter/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/eth_avb_endpoint/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/eth_avb_endpoint/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/eth_avb_endpoint/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/eth_avb_endpoint/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/eth_avb_endpoint/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/eth_avb_endpoint_pcore/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/eth_avb_endpoint_pcore/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/eth_avb_endpoint_pcore/imp.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/eth_avb_endpoint_pcore/imp.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/eth_avb_endpoint_pcore/imp.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/eth_avb_endpoint_pcore/imp.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/axi_ethernet_avb_wrap/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/axi_ethernet_avb_wrap/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/axi_ethernet_avb_wrap/imp.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/axi_ethernet_avb_wrap/imp.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/axi_ethernet_avb_wrap/imp.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v2_01_a/axi_ethernet_avb_wrap/imp.rw  

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Warning: (vcom-13192) Switch '-93' provided with -refresh will have no effect.
** Warning: (vcom-13192) Switch '-explicit' provided with -refresh will have no effect.
** Warning: (vcom-13192) Switch '-32' provided with -refresh will have no effect.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
** Warning: (vlog-13192) Switch '-32' provided with -refresh will have no effect.
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::axi_ethernet_avb_wrap_v2_01_a)
==============================================================================
compxlib[edk:axi_ethernet_avb_wrap_v2_01_a]: 2 error(s), 6 warning(s), 18.82 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::axi_ethernet_avb_wrap_v2_01_a)' and 'END_COMPILATION_MESSAGES(mti_se::axi_ethernet_avb_wrap_v2_01_a)' in the log file compxlib.log for details of compilation
   error(s).


Library edk:axi_ethernet_avb_wrap_v3_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_ethernet_avb_wrap_v3_00_a library ...
    > edk:axi_ethernet_avb_wrap_v3_00_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernet_avb_wrap_v3_00_a/data/axi_ethernet_avb_wrap_v2_1_0.pao'
    > edk:axi_ethernet_avb_wrap_v3_00_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_ethernet_avb_wrap_v3_00_a'
==============================================================================
BEGIN_COMPILATION_MESSAGES(mti_se::axi_ethernet_avb_wrap_v3_00_a)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap axi_ethernet_avb_wrap_v3_00_a E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_ethernet_avb_wrap_v3_00_a 
Modifying modelsim.ini

Archive:  E:/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernet_avb_wrap_v3_00_a/simmodels/mti_vhdl.zip
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/_info  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/_vmake  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/mult_gen_v11_0_xst/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/mult_gen_v11_0_xst/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/mult_gen_v11_0_xst/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/mult_gen_v11_0_xst/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/mult_gen_v11_0_xst/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/reset_sync_avb/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/reset_sync_avb/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/reset_sync_avb/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/reset_sync_avb/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/reset_sync_avb/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/sync_block/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/sync_block/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/sync_block/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/sync_block/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/sync_block/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/generic_host_if/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/generic_host_if/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/generic_host_if/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/generic_host_if/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/generic_host_if/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/cpu_reclock/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/cpu_reclock/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/cpu_reclock/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/cpu_reclock/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/cpu_reclock/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/config_stat/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/config_stat/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/config_stat/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/config_stat/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/config_stat/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/address_compare/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/address_compare/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/address_compare/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/address_compare/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/address_compare/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/address_filter/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/address_filter/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/address_filter/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/address_filter/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/address_filter/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/legacy/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/legacy/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/legacy/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/legacy/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/legacy/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/plb_intf/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/plb_intf/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/plb_intf/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/plb_intf/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/plb_intf/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rx_cpu_logic/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rx_cpu_logic/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rx_cpu_logic/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rx_cpu_logic/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rx_cpu_logic/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rx_mac_logic/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rx_mac_logic/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rx_mac_logic/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rx_mac_logic/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rx_mac_logic/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/tx_cpu_logic/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/tx_cpu_logic/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/tx_cpu_logic/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/tx_cpu_logic/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/tx_cpu_logic/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/tx_mac_logic/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/tx_mac_logic/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/tx_mac_logic/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/tx_mac_logic/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/tx_mac_logic/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rx_ptp_packet_buffer/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rx_ptp_packet_buffer/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rx_ptp_packet_buffer/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rx_ptp_packet_buffer/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rx_ptp_packet_buffer/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/tx_ptp_packet_buffer/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/tx_ptp_packet_buffer/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/tx_ptp_packet_buffer/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/tx_ptp_packet_buffer/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/tx_ptp_packet_buffer/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/ptp_packet_buffer/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/ptp_packet_buffer/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/ptp_packet_buffer/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/ptp_packet_buffer/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/ptp_packet_buffer/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rtc_as_to_1722_convert/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rtc_as_to_1722_convert/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rtc_as_to_1722_convert/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rtc_as_to_1722_convert/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rtc_as_to_1722_convert/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rtc_configuration/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rtc_configuration/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rtc_configuration/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rtc_configuration/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rtc_configuration/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/gen_pulse8k/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/gen_pulse8k/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/gen_pulse8k/rtl.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/gen_pulse8k/rtl.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/gen_pulse8k/rtl.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/gen_pulse8k/rtl.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rtc/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rtc/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rtc/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rtc/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rtc/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rtc_sample/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rtc_sample/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rtc_sample/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rtc_sample/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rtc_sample/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rx_splitter/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rx_splitter/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rx_splitter/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rx_splitter/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rx_splitter/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/credit_count/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/credit_count/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/credit_count/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/credit_count/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/credit_count/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/packet_control/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/packet_control/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/packet_control/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/packet_control/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/packet_control/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/packet_count/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/packet_count/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/packet_count/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/packet_count/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/packet_count/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rate_control_top/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rate_control_top/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rate_control_top/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rate_control_top/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/rate_control_top/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/arbiter/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/arbiter/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/arbiter/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/arbiter/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/arbiter/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/tx_arbiter/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/tx_arbiter/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/tx_arbiter/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/tx_arbiter/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/tx_arbiter/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/eth_avb_endpoint/_primary.vhd  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/eth_avb_endpoint/verilog.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/eth_avb_endpoint/verilog.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/eth_avb_endpoint/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/eth_avb_endpoint/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/eth_avb_endpoint_pcore/_primary.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/eth_avb_endpoint_pcore/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/eth_avb_endpoint_pcore/imp.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/eth_avb_endpoint_pcore/imp.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/eth_avb_endpoint_pcore/imp.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/eth_avb_endpoint_pcore/imp.rw  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/axi_ethernet_avb_wrap/_primary.dbs  
 extracting: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/axi_ethernet_avb_wrap/_primary.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/axi_ethernet_avb_wrap/imp.dbs  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/axi_ethernet_avb_wrap/imp.dat  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/axi_ethernet_avb_wrap/imp.asm  
  inflating: E:/ISE/14.7/ISE_DS/ISE/mti_se/2020.4/nt64/edk/axi_ethernet_avb_wrap_v3_00_a/axi_ethernet_avb_wrap/imp.rw  

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
** Warning: (vcom-13192) Switch '-93' provided with -refresh will have no effect.
** Warning: (vcom-13192) Switch '-explicit' provided with -refresh will have no effect.
** Warning: (vcom-13192) Switch '-32' provided with -refresh will have no effect.
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.

** Warning: (vlog-159) Mode option -32 is not supported in this context and will be ignored.
** Warning: (vlog-13192) Switch '-32' provided with -refresh will have no effect.
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.


END_COMPILATION_MESSAGES(mti_se::axi_ethernet_avb_wrap_v3_00_a)
==============================================================================
compxlib[edk:axi_ethernet_avb_wrap_v3_00_a]: 2 error(s), 6 warning(s), 19.04 % complete

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::axi_ethernet_avb_wrap_v3_00_a)' and 'END_COMPILATION_MESSAGES(mti_se::axi_ethernet_avb_wrap_v3_00_a)' in the log file compxlib.log for details of compilation
   error(s).


Library edk:axi_ethernet_pcs_pma_wrap_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_ethernet_pcs_pma_wrap_v1_01_a library ...
    > edk:axi_ethernet_pcs_pma_wrap_v1_01_a library compiled from 'E:\ISE\14.7\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernet_pcs_pma_wrap_v1_01_a/data/axi_ethernet_pcs_pma_wrap_v2_1_0.pao'
    > edk:axi_ethernet_pcs_pma_wrap_v1_01_a library compiled to 'E:\ISE\14.7\ISE_DS\ISE\mti_se\2020.4\nt64/edk/axi_ethernet_pcs_pma_wrap_v1_01_a'
