0.6
2018.3
Dec  7 2018
00:33:28
D:/project_3/project_3.sim/sim_2/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/project_3/project_3.srcs/sim_2/new/tb.v,1706952392,verilog,,,,tb,,,,,,,,
D:/project_3/project_3.srcs/sources_1/new/four_bit_adder.v,1706952414,verilog,,D:/project_3/project_3.srcs/sim_2/new/tb.v,,four_bit_adder;full_adder,,,,,,,,
