

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_clk_wiz/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/dout[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 2 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/cl_eoc_i[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/cl_eoc_i[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 2 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/cl_fetch_en_o[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/cl_fetch_en_o[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 32 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 2 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/cl_busy_i[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/cl_busy_i[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 32 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 32 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 32 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 32 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 32 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 32 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/rd_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/data_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/rd_rst_busy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/overflow]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/rd_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_rd_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/wr_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/underflow]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/wr_rst_busy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_data_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/aux_rst_o]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/data_valid]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_clk_out1]
