Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot systolic_array_tb_behav xil_defaultlib.systolic_array_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 19 for port 'c_in' [C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sources_1/imports/systolic_array/systolic_array.sv:59]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sources_1/imports/systolic_array/processing_element.sv" Line 2. Module processing_element(ARRAY_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sources_1/imports/systolic_array/processing_element.sv" Line 2. Module processing_element(ARRAY_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sources_1/imports/systolic_array/processing_element.sv" Line 2. Module processing_element(ARRAY_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sources_1/imports/systolic_array/processing_element.sv" Line 2. Module processing_element(ARRAY_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sources_1/imports/systolic_array/processing_element.sv" Line 2. Module processing_element(ARRAY_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sources_1/imports/systolic_array/processing_element.sv" Line 2. Module processing_element(ARRAY_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sources_1/imports/systolic_array/processing_element.sv" Line 2. Module processing_element(ARRAY_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sources_1/imports/systolic_array/processing_element.sv" Line 2. Module processing_element(ARRAY_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sources_1/imports/systolic_array/processing_element.sv" Line 2. Module processing_element(ARRAY_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sources_1/imports/systolic_array/processing_element.sv" Line 2. Module processing_element(ARRAY_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sources_1/imports/systolic_array/processing_element.sv" Line 2. Module processing_element(ARRAY_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sources_1/imports/systolic_array/processing_element.sv" Line 2. Module processing_element(ARRAY_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sources_1/imports/systolic_array/processing_element.sv" Line 2. Module processing_element(ARRAY_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sources_1/imports/systolic_array/processing_element.sv" Line 2. Module processing_element(ARRAY_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sources_1/imports/systolic_array/processing_element.sv" Line 2. Module processing_element(ARRAY_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sources_1/imports/systolic_array/processing_element.sv" Line 2. Module processing_element(ARRAY_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sources_1/imports/systolic_array/processing_element.sv" Line 2. Module processing_element(ARRAY_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sources_1/imports/systolic_array/processing_element.sv" Line 2. Module processing_element(ARRAY_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.processing_element(ARRAY_SIZE=3)
Compiling module xil_defaultlib.systolic_array(ARRAY_SIZE=3)
Compiling module xil_defaultlib.systolic_array_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot systolic_array_tb_behav
