/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   stm32_min_dev_blue.dts.pre.tmp
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE\dts\bindings
 *
 * Nodes in dependency order (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /cpus
 *   4   /cpus/cpu@0
 *   5   /leds
 *   6   /soc
 *   7   /soc/pin-controller@40010800
 *   8   /soc/rcc@40021000
 *   9   /soc/pin-controller@40010800/gpio@40011000
 *   10  /leds/led
 *   11  /memory@20000000
 *   12  /soc/interrupt-controller@e000e100
 *   13  /soc/adc@40012400
 *   14  /soc/dma@40020000
 *   15  /soc/flash-controller@40022000
 *   16  /soc/flash-controller@40022000/flash@8000000
 *   17  /soc/i2c@40005400
 *   18  /soc/i2c@40005800
 *   19  /soc/pin-controller@40010800/gpio@40010800
 *   20  /soc/pin-controller@40010800/gpio@40010c00
 *   21  /soc/pin-controller@40010800/gpio@40011400
 *   22  /soc/pin-controller@40010800/gpio@40011800
 *   23  /soc/serial@40004400
 *   24  /soc/serial@40004800
 *   25  /soc/serial@40013800
 *   26  /soc/spi@40003800
 *   27  /soc/spi@40013000
 *   28  /soc/timer@e000e010
 *   29  /soc/timers@40000000
 *   30  /soc/timers@40000000/pwm
 *   31  /soc/timers@40000400
 *   32  /soc/timers@40000400/pwm
 *   33  /soc/timers@40000800
 *   34  /soc/timers@40000800/pwm
 *   35  /soc/timers@40012c00
 *   36  /soc/timers@40012c00/pwm
 *   37  /usbphy
 *   38  /soc/usb@40005c00
 *   39  /soc/watchdog@40002c00
 *   40  /soc/watchdog@40003000
 */

/*
 * Devicetree node:
 *   /soc/interrupt-controller@e000e100
 *
 * Binding (compatible = arm,v7m-nvic):
 *   $ZEPHYR_BASE\dts\bindings\interrupt-controller\arm,v7m-nvic.yaml
 *
 * Dependency Ordinal: 12
 *
 * Requires:
 *   6   /soc
 *
 * Supports:
 *   13  /soc/adc@40012400
 *   14  /soc/dma@40020000
 *   15  /soc/flash-controller@40022000
 *   17  /soc/i2c@40005400
 *   18  /soc/i2c@40005800
 *   23  /soc/serial@40004400
 *   24  /soc/serial@40004800
 *   25  /soc/serial@40013800
 *   26  /soc/spi@40003800
 *   27  /soc/spi@40013000
 *   38  /soc/usb@40005c00
 *   39  /soc/watchdog@40002c00
 *
 * Description:
 *   ARMv7-M NVIC (Nested Vectored Interrupt Controller)
 */
#define DT_ARM_V7M_NVIC_E000E100_BASE_ADDRESS       0xe000e100
#define DT_INST_0_ARM_V7M_NVIC_BASE_ADDRESS         DT_ARM_V7M_NVIC_E000E100_BASE_ADDRESS
#define DT_ARM_V7M_NVIC_E000E100_SIZE               3072
#define DT_INST_0_ARM_V7M_NVIC_SIZE                 DT_ARM_V7M_NVIC_E000E100_SIZE
/* number of bits of IRQ priorities */
#define DT_ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS 4
#define DT_INST_0_ARM_V7M_NVIC_ARM_NUM_IRQ_PRIORITY_BITS DT_ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
#define DT_INST_0_ARM_V7M_NVIC                      1

/*
 * Devicetree node:
 *   /soc/flash-controller@40022000
 *
 * Binding (compatible = st,stm32f1-flash-controller):
 *   $ZEPHYR_BASE\dts\bindings\flash_controller\st,stm32f1-flash-controller.yaml
 *
 * Dependency Ordinal: 15
 *
 * Requires:
 *   6   /soc
 *   12  /soc/interrupt-controller@e000e100
 *
 * Supports:
 *   16  /soc/flash-controller@40022000/flash@8000000
 *
 * Description:
 *   STM32 F1 flash controller
 */
#define DT_ST_STM32F1_FLASH_CONTROLLER_40022000_BASE_ADDRESS 0x40022000
#define DT_INST_0_ST_STM32F1_FLASH_CONTROLLER_BASE_ADDRESS DT_ST_STM32F1_FLASH_CONTROLLER_40022000_BASE_ADDRESS
#define DT_ST_STM32F1_FLASH_CONTROLLER_40022000_SIZE 1024
#define DT_INST_0_ST_STM32F1_FLASH_CONTROLLER_SIZE  DT_ST_STM32F1_FLASH_CONTROLLER_40022000_SIZE
#define DT_ST_STM32F1_FLASH_CONTROLLER_40022000_IRQ_0 3
#define DT_INST_0_ST_STM32F1_FLASH_CONTROLLER_IRQ_0 DT_ST_STM32F1_FLASH_CONTROLLER_40022000_IRQ_0
#define DT_ST_STM32F1_FLASH_CONTROLLER_40022000_IRQ_0_PRIORITY 0
#define DT_INST_0_ST_STM32F1_FLASH_CONTROLLER_IRQ_0_PRIORITY DT_ST_STM32F1_FLASH_CONTROLLER_40022000_IRQ_0_PRIORITY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32F1_FLASH_CONTROLLER_40022000_LABEL "FLASH_CTRL"
#define DT_INST_0_ST_STM32F1_FLASH_CONTROLLER_LABEL DT_ST_STM32F1_FLASH_CONTROLLER_40022000_LABEL
#define DT_INST_0_ST_STM32F1_FLASH_CONTROLLER       1

/*
 * Devicetree node:
 *   /soc/flash-controller@40022000/flash@8000000
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE\dts\bindings\mtd\soc-nv-flash.yaml
 *
 * Dependency Ordinal: 16
 *
 * Requires:
 *   15  /soc/flash-controller@40022000
 *
 * Description:
 *   Flash node
 */
#define DT_SOC_NV_FLASH_8000000_BASE_ADDRESS        0x8000000
#define DT_INST_0_SOC_NV_FLASH_BASE_ADDRESS         DT_SOC_NV_FLASH_8000000_BASE_ADDRESS
#define DT_SOC_NV_FLASH_8000000_SIZE                65536
#define DT_INST_0_SOC_NV_FLASH_SIZE                 DT_SOC_NV_FLASH_8000000_SIZE
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_SOC_NV_FLASH_8000000_LABEL               "FLASH_STM32"
#define DT_INST_0_SOC_NV_FLASH_LABEL                DT_SOC_NV_FLASH_8000000_LABEL
/* address alignment required by flash erase operations */
#define DT_SOC_NV_FLASH_8000000_ERASE_BLOCK_SIZE    1024
#define DT_INST_0_SOC_NV_FLASH_ERASE_BLOCK_SIZE     DT_SOC_NV_FLASH_8000000_ERASE_BLOCK_SIZE
/* address alignment required by flash write operations */
#define DT_SOC_NV_FLASH_8000000_WRITE_BLOCK_SIZE    2
#define DT_INST_0_SOC_NV_FLASH_WRITE_BLOCK_SIZE     DT_SOC_NV_FLASH_8000000_WRITE_BLOCK_SIZE
#define DT_INST_0_SOC_NV_FLASH                      1

/*
 * Devicetree node:
 *   /soc/rcc@40021000
 *
 * Binding (compatible = st,stm32-rcc):
 *   $ZEPHYR_BASE\dts\bindings\clock\st,stm32-rcc.yaml
 *
 * Dependency Ordinal: 8
 *
 * Requires:
 *   6   /soc
 *
 * Supports:
 *   13  /soc/adc@40012400
 *   14  /soc/dma@40020000
 *   17  /soc/i2c@40005400
 *   18  /soc/i2c@40005800
 *   19  /soc/pin-controller@40010800/gpio@40010800
 *   20  /soc/pin-controller@40010800/gpio@40010c00
 *   9   /soc/pin-controller@40010800/gpio@40011000
 *   21  /soc/pin-controller@40010800/gpio@40011400
 *   22  /soc/pin-controller@40010800/gpio@40011800
 *   23  /soc/serial@40004400
 *   24  /soc/serial@40004800
 *   25  /soc/serial@40013800
 *   26  /soc/spi@40003800
 *   27  /soc/spi@40013000
 *   29  /soc/timers@40000000
 *   31  /soc/timers@40000400
 *   33  /soc/timers@40000800
 *   35  /soc/timers@40012c00
 *   38  /soc/usb@40005c00
 *   39  /soc/watchdog@40002c00
 *
 * Description:
 *   STM32 RCC (Reset and Clock Controller)
 */
#define DT_ST_STM32_RCC_40021000_BASE_ADDRESS       0x40021000
#define DT_INST_0_ST_STM32_RCC_BASE_ADDRESS         DT_ST_STM32_RCC_40021000_BASE_ADDRESS
#define DT_ST_STM32_RCC_40021000_SIZE               1024
#define DT_INST_0_ST_STM32_RCC_SIZE                 DT_ST_STM32_RCC_40021000_SIZE
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_RCC_40021000_LABEL              "STM32_CLK_RCC"
#define DT_INST_0_ST_STM32_RCC_LABEL                DT_ST_STM32_RCC_40021000_LABEL
#define DT_INST_0_ST_STM32_RCC                      1

/*
 * Devicetree node:
 *   /soc/pin-controller@40010800
 *
 * Binding (compatible = st,stm32-pinmux):
 *   $ZEPHYR_BASE\dts\bindings\pinctrl\st,stm32-pinmux.yaml
 *
 * Dependency Ordinal: 7
 *
 * Requires:
 *   6   /soc
 *
 * Supports:
 *   19  /soc/pin-controller@40010800/gpio@40010800
 *   20  /soc/pin-controller@40010800/gpio@40010c00
 *   9   /soc/pin-controller@40010800/gpio@40011000
 *   21  /soc/pin-controller@40010800/gpio@40011400
 *   22  /soc/pin-controller@40010800/gpio@40011800
 *
 * Description:
 *   STM32 PINMUX
 */
#define DT_ST_STM32_PINMUX_40010800_BASE_ADDRESS    0x40010800
#define DT_INST_0_ST_STM32_PINMUX_BASE_ADDRESS      DT_ST_STM32_PINMUX_40010800_BASE_ADDRESS
#define DT_ST_STM32_PINMUX_40010800_SIZE            7168
#define DT_INST_0_ST_STM32_PINMUX_SIZE              DT_ST_STM32_PINMUX_40010800_SIZE
#define DT_INST_0_ST_STM32_PINMUX                   1

/*
 * Devicetree node:
 *   /soc/pin-controller@40010800/gpio@40010800
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 19
 *
 * Requires:
 *   7   /soc/pin-controller@40010800
 *   8   /soc/rcc@40021000
 *
 * Description:
 *   STM32 GPIO node
 */
#define DT_ST_STM32_GPIO_40010800_BASE_ADDRESS      0x40010800
#define DT_INST_0_ST_STM32_GPIO_BASE_ADDRESS        DT_ST_STM32_GPIO_40010800_BASE_ADDRESS
#define DT_ST_STM32_GPIO_40010800_SIZE              1024
#define DT_INST_0_ST_STM32_GPIO_SIZE                DT_ST_STM32_GPIO_40010800_SIZE
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_GPIO_40010800_LABEL             "GPIOA"
#define DT_INST_0_ST_STM32_GPIO_LABEL               DT_ST_STM32_GPIO_40010800_LABEL
#define DT_ST_STM32_GPIO_40010800_CLOCK_CONTROLLER  "STM32_CLK_RCC"
#define DT_INST_0_ST_STM32_GPIO_CLOCK_CONTROLLER    DT_ST_STM32_GPIO_40010800_CLOCK_CONTROLLER
#define DT_ST_STM32_GPIO_40010800_CLOCK_BUS_0       3
#define DT_INST_0_ST_STM32_GPIO_CLOCK_BUS_0         DT_ST_STM32_GPIO_40010800_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40010800_CLOCK_BUS         DT_ST_STM32_GPIO_40010800_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_GPIO_CLOCK_BUS           DT_ST_STM32_GPIO_40010800_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40010800_CLOCK_BITS_0      5
#define DT_INST_0_ST_STM32_GPIO_CLOCK_BITS_0        DT_ST_STM32_GPIO_40010800_CLOCK_BITS_0
#define DT_ST_STM32_GPIO_40010800_CLOCK_BITS        DT_ST_STM32_GPIO_40010800_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_GPIO_CLOCK_BITS          DT_ST_STM32_GPIO_40010800_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_GPIO                     1

/*
 * Devicetree node:
 *   /soc/pin-controller@40010800/gpio@40010c00
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 20
 *
 * Requires:
 *   7   /soc/pin-controller@40010800
 *   8   /soc/rcc@40021000
 *
 * Description:
 *   STM32 GPIO node
 */
#define DT_ST_STM32_GPIO_40010C00_BASE_ADDRESS      0x40010c00
#define DT_INST_1_ST_STM32_GPIO_BASE_ADDRESS        DT_ST_STM32_GPIO_40010C00_BASE_ADDRESS
#define DT_ST_STM32_GPIO_40010C00_SIZE              1024
#define DT_INST_1_ST_STM32_GPIO_SIZE                DT_ST_STM32_GPIO_40010C00_SIZE
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_GPIO_40010C00_LABEL             "GPIOB"
#define DT_INST_1_ST_STM32_GPIO_LABEL               DT_ST_STM32_GPIO_40010C00_LABEL
#define DT_ST_STM32_GPIO_40010C00_CLOCK_CONTROLLER  "STM32_CLK_RCC"
#define DT_INST_1_ST_STM32_GPIO_CLOCK_CONTROLLER    DT_ST_STM32_GPIO_40010C00_CLOCK_CONTROLLER
#define DT_ST_STM32_GPIO_40010C00_CLOCK_BUS_0       3
#define DT_INST_1_ST_STM32_GPIO_CLOCK_BUS_0         DT_ST_STM32_GPIO_40010C00_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40010C00_CLOCK_BUS         DT_ST_STM32_GPIO_40010C00_CLOCK_BUS_0
#define DT_INST_1_ST_STM32_GPIO_CLOCK_BUS           DT_ST_STM32_GPIO_40010C00_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40010C00_CLOCK_BITS_0      9
#define DT_INST_1_ST_STM32_GPIO_CLOCK_BITS_0        DT_ST_STM32_GPIO_40010C00_CLOCK_BITS_0
#define DT_ST_STM32_GPIO_40010C00_CLOCK_BITS        DT_ST_STM32_GPIO_40010C00_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_GPIO_CLOCK_BITS          DT_ST_STM32_GPIO_40010C00_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_GPIO                     1

/*
 * Devicetree node:
 *   /soc/pin-controller@40010800/gpio@40011000
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 9
 *
 * Requires:
 *   7   /soc/pin-controller@40010800
 *   8   /soc/rcc@40021000
 *
 * Supports:
 *   10  /leds/led
 *
 * Description:
 *   STM32 GPIO node
 */
#define DT_ST_STM32_GPIO_40011000_BASE_ADDRESS      0x40011000
#define DT_INST_2_ST_STM32_GPIO_BASE_ADDRESS        DT_ST_STM32_GPIO_40011000_BASE_ADDRESS
#define DT_ST_STM32_GPIO_40011000_SIZE              1024
#define DT_INST_2_ST_STM32_GPIO_SIZE                DT_ST_STM32_GPIO_40011000_SIZE
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_GPIO_40011000_LABEL             "GPIOC"
#define DT_INST_2_ST_STM32_GPIO_LABEL               DT_ST_STM32_GPIO_40011000_LABEL
#define DT_ST_STM32_GPIO_40011000_CLOCK_CONTROLLER  "STM32_CLK_RCC"
#define DT_INST_2_ST_STM32_GPIO_CLOCK_CONTROLLER    DT_ST_STM32_GPIO_40011000_CLOCK_CONTROLLER
#define DT_ST_STM32_GPIO_40011000_CLOCK_BUS_0       3
#define DT_INST_2_ST_STM32_GPIO_CLOCK_BUS_0         DT_ST_STM32_GPIO_40011000_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40011000_CLOCK_BUS         DT_ST_STM32_GPIO_40011000_CLOCK_BUS_0
#define DT_INST_2_ST_STM32_GPIO_CLOCK_BUS           DT_ST_STM32_GPIO_40011000_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40011000_CLOCK_BITS_0      17
#define DT_INST_2_ST_STM32_GPIO_CLOCK_BITS_0        DT_ST_STM32_GPIO_40011000_CLOCK_BITS_0
#define DT_ST_STM32_GPIO_40011000_CLOCK_BITS        DT_ST_STM32_GPIO_40011000_CLOCK_BITS_0
#define DT_INST_2_ST_STM32_GPIO_CLOCK_BITS          DT_ST_STM32_GPIO_40011000_CLOCK_BITS_0
#define DT_INST_2_ST_STM32_GPIO                     1

/*
 * Devicetree node:
 *   /soc/pin-controller@40010800/gpio@40011400
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 21
 *
 * Requires:
 *   7   /soc/pin-controller@40010800
 *   8   /soc/rcc@40021000
 *
 * Description:
 *   STM32 GPIO node
 */
#define DT_ST_STM32_GPIO_40011400_BASE_ADDRESS      0x40011400
#define DT_INST_3_ST_STM32_GPIO_BASE_ADDRESS        DT_ST_STM32_GPIO_40011400_BASE_ADDRESS
#define DT_ST_STM32_GPIO_40011400_SIZE              1024
#define DT_INST_3_ST_STM32_GPIO_SIZE                DT_ST_STM32_GPIO_40011400_SIZE
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_GPIO_40011400_LABEL             "GPIOD"
#define DT_INST_3_ST_STM32_GPIO_LABEL               DT_ST_STM32_GPIO_40011400_LABEL
#define DT_ST_STM32_GPIO_40011400_CLOCK_CONTROLLER  "STM32_CLK_RCC"
#define DT_INST_3_ST_STM32_GPIO_CLOCK_CONTROLLER    DT_ST_STM32_GPIO_40011400_CLOCK_CONTROLLER
#define DT_ST_STM32_GPIO_40011400_CLOCK_BUS_0       3
#define DT_INST_3_ST_STM32_GPIO_CLOCK_BUS_0         DT_ST_STM32_GPIO_40011400_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40011400_CLOCK_BUS         DT_ST_STM32_GPIO_40011400_CLOCK_BUS_0
#define DT_INST_3_ST_STM32_GPIO_CLOCK_BUS           DT_ST_STM32_GPIO_40011400_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40011400_CLOCK_BITS_0      33
#define DT_INST_3_ST_STM32_GPIO_CLOCK_BITS_0        DT_ST_STM32_GPIO_40011400_CLOCK_BITS_0
#define DT_ST_STM32_GPIO_40011400_CLOCK_BITS        DT_ST_STM32_GPIO_40011400_CLOCK_BITS_0
#define DT_INST_3_ST_STM32_GPIO_CLOCK_BITS          DT_ST_STM32_GPIO_40011400_CLOCK_BITS_0
#define DT_INST_3_ST_STM32_GPIO                     1

/*
 * Devicetree node:
 *   /soc/pin-controller@40010800/gpio@40011800
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 22
 *
 * Requires:
 *   7   /soc/pin-controller@40010800
 *   8   /soc/rcc@40021000
 *
 * Description:
 *   STM32 GPIO node
 */
#define DT_ST_STM32_GPIO_40011800_BASE_ADDRESS      0x40011800
#define DT_INST_4_ST_STM32_GPIO_BASE_ADDRESS        DT_ST_STM32_GPIO_40011800_BASE_ADDRESS
#define DT_ST_STM32_GPIO_40011800_SIZE              1024
#define DT_INST_4_ST_STM32_GPIO_SIZE                DT_ST_STM32_GPIO_40011800_SIZE
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_GPIO_40011800_LABEL             "GPIOE"
#define DT_INST_4_ST_STM32_GPIO_LABEL               DT_ST_STM32_GPIO_40011800_LABEL
#define DT_ST_STM32_GPIO_40011800_CLOCK_CONTROLLER  "STM32_CLK_RCC"
#define DT_INST_4_ST_STM32_GPIO_CLOCK_CONTROLLER    DT_ST_STM32_GPIO_40011800_CLOCK_CONTROLLER
#define DT_ST_STM32_GPIO_40011800_CLOCK_BUS_0       3
#define DT_INST_4_ST_STM32_GPIO_CLOCK_BUS_0         DT_ST_STM32_GPIO_40011800_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40011800_CLOCK_BUS         DT_ST_STM32_GPIO_40011800_CLOCK_BUS_0
#define DT_INST_4_ST_STM32_GPIO_CLOCK_BUS           DT_ST_STM32_GPIO_40011800_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40011800_CLOCK_BITS_0      65
#define DT_INST_4_ST_STM32_GPIO_CLOCK_BITS_0        DT_ST_STM32_GPIO_40011800_CLOCK_BITS_0
#define DT_ST_STM32_GPIO_40011800_CLOCK_BITS        DT_ST_STM32_GPIO_40011800_CLOCK_BITS_0
#define DT_INST_4_ST_STM32_GPIO_CLOCK_BITS          DT_ST_STM32_GPIO_40011800_CLOCK_BITS_0
#define DT_INST_4_ST_STM32_GPIO                     1

/*
 * Devicetree node:
 *   /soc/serial@40013800
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE\dts\bindings\serial\st,stm32-usart.yaml
 *
 * Dependency Ordinal: 25
 *
 * Requires:
 *   6   /soc
 *   12  /soc/interrupt-controller@e000e100
 *   8   /soc/rcc@40021000
 *
 * Description:
 *   STM32 USART
 */
#define DT_ST_STM32_USART_40013800_BASE_ADDRESS     0x40013800
#define DT_INST_0_ST_STM32_USART_BASE_ADDRESS       DT_ST_STM32_USART_40013800_BASE_ADDRESS
#define DT_INST_0_ST_STM32_UART_BASE_ADDRESS        DT_ST_STM32_USART_40013800_BASE_ADDRESS
#define DT_ST_STM32_USART_40013800_SIZE             1024
#define DT_INST_0_ST_STM32_USART_SIZE               DT_ST_STM32_USART_40013800_SIZE
#define DT_INST_0_ST_STM32_UART_SIZE                DT_ST_STM32_USART_40013800_SIZE
#define DT_ST_STM32_USART_40013800_IRQ_0            37
#define DT_INST_0_ST_STM32_USART_IRQ_0              DT_ST_STM32_USART_40013800_IRQ_0
#define DT_INST_0_ST_STM32_UART_IRQ_0               DT_ST_STM32_USART_40013800_IRQ_0
#define DT_ST_STM32_USART_40013800_IRQ_0_PRIORITY   0
#define DT_INST_0_ST_STM32_USART_IRQ_0_PRIORITY     DT_ST_STM32_USART_40013800_IRQ_0_PRIORITY
#define DT_INST_0_ST_STM32_UART_IRQ_0_PRIORITY      DT_ST_STM32_USART_40013800_IRQ_0_PRIORITY
/* Initial baud rate setting for UART */
#define DT_ST_STM32_USART_40013800_CURRENT_SPEED    115200
#define DT_INST_0_ST_STM32_USART_CURRENT_SPEED      DT_ST_STM32_USART_40013800_CURRENT_SPEED
#define DT_INST_0_ST_STM32_UART_CURRENT_SPEED       DT_ST_STM32_USART_40013800_CURRENT_SPEED
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_USART_40013800_LABEL            "UART_1"
#define DT_INST_0_ST_STM32_USART_LABEL              DT_ST_STM32_USART_40013800_LABEL
#define DT_INST_0_ST_STM32_UART_LABEL               DT_ST_STM32_USART_40013800_LABEL
/* Set to enable RTS/CTS flow control at boot time */
#define DT_ST_STM32_USART_40013800_HW_FLOW_CONTROL  0
#define DT_INST_0_ST_STM32_USART_HW_FLOW_CONTROL    DT_ST_STM32_USART_40013800_HW_FLOW_CONTROL
#define DT_INST_0_ST_STM32_UART_HW_FLOW_CONTROL     DT_ST_STM32_USART_40013800_HW_FLOW_CONTROL
#define DT_ST_STM32_USART_40013800_CLOCK_CONTROLLER "STM32_CLK_RCC"
#define DT_INST_0_ST_STM32_USART_CLOCK_CONTROLLER   DT_ST_STM32_USART_40013800_CLOCK_CONTROLLER
#define DT_INST_0_ST_STM32_UART_CLOCK_CONTROLLER    DT_ST_STM32_USART_40013800_CLOCK_CONTROLLER
#define DT_ST_STM32_USART_40013800_CLOCK_BUS_0      3
#define DT_INST_0_ST_STM32_USART_CLOCK_BUS_0        DT_ST_STM32_USART_40013800_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_UART_CLOCK_BUS_0         DT_ST_STM32_USART_40013800_CLOCK_BUS_0
#define DT_ST_STM32_USART_40013800_CLOCK_BUS        DT_ST_STM32_USART_40013800_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_USART_CLOCK_BUS          DT_ST_STM32_USART_40013800_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_UART_CLOCK_BUS           DT_ST_STM32_USART_40013800_CLOCK_BUS_0
#define DT_ST_STM32_USART_40013800_CLOCK_BITS_0     16384
#define DT_INST_0_ST_STM32_USART_CLOCK_BITS_0       DT_ST_STM32_USART_40013800_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_UART_CLOCK_BITS_0        DT_ST_STM32_USART_40013800_CLOCK_BITS_0
#define DT_ST_STM32_USART_40013800_CLOCK_BITS       DT_ST_STM32_USART_40013800_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_USART_CLOCK_BITS         DT_ST_STM32_USART_40013800_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_UART_CLOCK_BITS          DT_ST_STM32_USART_40013800_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_USART                    1
#define DT_INST_0_ST_STM32_UART                     1

/*
 * Devicetree node:
 *   /soc/serial@40004400
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE\dts\bindings\serial\st,stm32-usart.yaml
 *
 * Dependency Ordinal: 23
 *
 * Requires:
 *   6   /soc
 *   12  /soc/interrupt-controller@e000e100
 *   8   /soc/rcc@40021000
 *
 * Description:
 *   STM32 USART
 */
#define DT_ST_STM32_USART_40004400_BASE_ADDRESS     0x40004400
#define DT_INST_1_ST_STM32_USART_BASE_ADDRESS       DT_ST_STM32_USART_40004400_BASE_ADDRESS
#define DT_INST_1_ST_STM32_UART_BASE_ADDRESS        DT_ST_STM32_USART_40004400_BASE_ADDRESS
#define DT_ST_STM32_USART_40004400_SIZE             1024
#define DT_INST_1_ST_STM32_USART_SIZE               DT_ST_STM32_USART_40004400_SIZE
#define DT_INST_1_ST_STM32_UART_SIZE                DT_ST_STM32_USART_40004400_SIZE
#define DT_ST_STM32_USART_40004400_IRQ_0            38
#define DT_INST_1_ST_STM32_USART_IRQ_0              DT_ST_STM32_USART_40004400_IRQ_0
#define DT_INST_1_ST_STM32_UART_IRQ_0               DT_ST_STM32_USART_40004400_IRQ_0
#define DT_ST_STM32_USART_40004400_IRQ_0_PRIORITY   0
#define DT_INST_1_ST_STM32_USART_IRQ_0_PRIORITY     DT_ST_STM32_USART_40004400_IRQ_0_PRIORITY
#define DT_INST_1_ST_STM32_UART_IRQ_0_PRIORITY      DT_ST_STM32_USART_40004400_IRQ_0_PRIORITY
/* Initial baud rate setting for UART */
#define DT_ST_STM32_USART_40004400_CURRENT_SPEED    115200
#define DT_INST_1_ST_STM32_USART_CURRENT_SPEED      DT_ST_STM32_USART_40004400_CURRENT_SPEED
#define DT_INST_1_ST_STM32_UART_CURRENT_SPEED       DT_ST_STM32_USART_40004400_CURRENT_SPEED
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_USART_40004400_LABEL            "UART_2"
#define DT_INST_1_ST_STM32_USART_LABEL              DT_ST_STM32_USART_40004400_LABEL
#define DT_INST_1_ST_STM32_UART_LABEL               DT_ST_STM32_USART_40004400_LABEL
/* Set to enable RTS/CTS flow control at boot time */
#define DT_ST_STM32_USART_40004400_HW_FLOW_CONTROL  0
#define DT_INST_1_ST_STM32_USART_HW_FLOW_CONTROL    DT_ST_STM32_USART_40004400_HW_FLOW_CONTROL
#define DT_INST_1_ST_STM32_UART_HW_FLOW_CONTROL     DT_ST_STM32_USART_40004400_HW_FLOW_CONTROL
#define DT_ST_STM32_USART_40004400_CLOCK_CONTROLLER "STM32_CLK_RCC"
#define DT_INST_1_ST_STM32_USART_CLOCK_CONTROLLER   DT_ST_STM32_USART_40004400_CLOCK_CONTROLLER
#define DT_INST_1_ST_STM32_UART_CLOCK_CONTROLLER    DT_ST_STM32_USART_40004400_CLOCK_CONTROLLER
#define DT_ST_STM32_USART_40004400_CLOCK_BUS_0      2
#define DT_INST_1_ST_STM32_USART_CLOCK_BUS_0        DT_ST_STM32_USART_40004400_CLOCK_BUS_0
#define DT_INST_1_ST_STM32_UART_CLOCK_BUS_0         DT_ST_STM32_USART_40004400_CLOCK_BUS_0
#define DT_ST_STM32_USART_40004400_CLOCK_BUS        DT_ST_STM32_USART_40004400_CLOCK_BUS_0
#define DT_INST_1_ST_STM32_USART_CLOCK_BUS          DT_ST_STM32_USART_40004400_CLOCK_BUS_0
#define DT_INST_1_ST_STM32_UART_CLOCK_BUS           DT_ST_STM32_USART_40004400_CLOCK_BUS_0
#define DT_ST_STM32_USART_40004400_CLOCK_BITS_0     131072
#define DT_INST_1_ST_STM32_USART_CLOCK_BITS_0       DT_ST_STM32_USART_40004400_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_UART_CLOCK_BITS_0        DT_ST_STM32_USART_40004400_CLOCK_BITS_0
#define DT_ST_STM32_USART_40004400_CLOCK_BITS       DT_ST_STM32_USART_40004400_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_USART_CLOCK_BITS         DT_ST_STM32_USART_40004400_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_UART_CLOCK_BITS          DT_ST_STM32_USART_40004400_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_USART                    1
#define DT_INST_1_ST_STM32_UART                     1

/*
 * Devicetree node:
 *   /soc/serial@40004800
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE\dts\bindings\serial\st,stm32-usart.yaml
 *
 * Dependency Ordinal: 24
 *
 * Requires:
 *   6   /soc
 *   12  /soc/interrupt-controller@e000e100
 *   8   /soc/rcc@40021000
 *
 * Description:
 *   STM32 USART
 */
#define DT_ST_STM32_USART_40004800_BASE_ADDRESS     0x40004800
#define DT_INST_2_ST_STM32_USART_BASE_ADDRESS       DT_ST_STM32_USART_40004800_BASE_ADDRESS
#define DT_INST_2_ST_STM32_UART_BASE_ADDRESS        DT_ST_STM32_USART_40004800_BASE_ADDRESS
#define DT_ST_STM32_USART_40004800_SIZE             1024
#define DT_INST_2_ST_STM32_USART_SIZE               DT_ST_STM32_USART_40004800_SIZE
#define DT_INST_2_ST_STM32_UART_SIZE                DT_ST_STM32_USART_40004800_SIZE
#define DT_ST_STM32_USART_40004800_IRQ_0            39
#define DT_INST_2_ST_STM32_USART_IRQ_0              DT_ST_STM32_USART_40004800_IRQ_0
#define DT_INST_2_ST_STM32_UART_IRQ_0               DT_ST_STM32_USART_40004800_IRQ_0
#define DT_ST_STM32_USART_40004800_IRQ_0_PRIORITY   0
#define DT_INST_2_ST_STM32_USART_IRQ_0_PRIORITY     DT_ST_STM32_USART_40004800_IRQ_0_PRIORITY
#define DT_INST_2_ST_STM32_UART_IRQ_0_PRIORITY      DT_ST_STM32_USART_40004800_IRQ_0_PRIORITY
/* Initial baud rate setting for UART */
#define DT_ST_STM32_USART_40004800_CURRENT_SPEED    115200
#define DT_INST_2_ST_STM32_USART_CURRENT_SPEED      DT_ST_STM32_USART_40004800_CURRENT_SPEED
#define DT_INST_2_ST_STM32_UART_CURRENT_SPEED       DT_ST_STM32_USART_40004800_CURRENT_SPEED
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_USART_40004800_LABEL            "UART_3"
#define DT_INST_2_ST_STM32_USART_LABEL              DT_ST_STM32_USART_40004800_LABEL
#define DT_INST_2_ST_STM32_UART_LABEL               DT_ST_STM32_USART_40004800_LABEL
/* Set to enable RTS/CTS flow control at boot time */
#define DT_ST_STM32_USART_40004800_HW_FLOW_CONTROL  0
#define DT_INST_2_ST_STM32_USART_HW_FLOW_CONTROL    DT_ST_STM32_USART_40004800_HW_FLOW_CONTROL
#define DT_INST_2_ST_STM32_UART_HW_FLOW_CONTROL     DT_ST_STM32_USART_40004800_HW_FLOW_CONTROL
#define DT_ST_STM32_USART_40004800_CLOCK_CONTROLLER "STM32_CLK_RCC"
#define DT_INST_2_ST_STM32_USART_CLOCK_CONTROLLER   DT_ST_STM32_USART_40004800_CLOCK_CONTROLLER
#define DT_INST_2_ST_STM32_UART_CLOCK_CONTROLLER    DT_ST_STM32_USART_40004800_CLOCK_CONTROLLER
#define DT_ST_STM32_USART_40004800_CLOCK_BUS_0      2
#define DT_INST_2_ST_STM32_USART_CLOCK_BUS_0        DT_ST_STM32_USART_40004800_CLOCK_BUS_0
#define DT_INST_2_ST_STM32_UART_CLOCK_BUS_0         DT_ST_STM32_USART_40004800_CLOCK_BUS_0
#define DT_ST_STM32_USART_40004800_CLOCK_BUS        DT_ST_STM32_USART_40004800_CLOCK_BUS_0
#define DT_INST_2_ST_STM32_USART_CLOCK_BUS          DT_ST_STM32_USART_40004800_CLOCK_BUS_0
#define DT_INST_2_ST_STM32_UART_CLOCK_BUS           DT_ST_STM32_USART_40004800_CLOCK_BUS_0
#define DT_ST_STM32_USART_40004800_CLOCK_BITS_0     262144
#define DT_INST_2_ST_STM32_USART_CLOCK_BITS_0       DT_ST_STM32_USART_40004800_CLOCK_BITS_0
#define DT_INST_2_ST_STM32_UART_CLOCK_BITS_0        DT_ST_STM32_USART_40004800_CLOCK_BITS_0
#define DT_ST_STM32_USART_40004800_CLOCK_BITS       DT_ST_STM32_USART_40004800_CLOCK_BITS_0
#define DT_INST_2_ST_STM32_USART_CLOCK_BITS         DT_ST_STM32_USART_40004800_CLOCK_BITS_0
#define DT_INST_2_ST_STM32_UART_CLOCK_BITS          DT_ST_STM32_USART_40004800_CLOCK_BITS_0
#define DT_INST_2_ST_STM32_USART                    1
#define DT_INST_2_ST_STM32_UART                     1

/*
 * Devicetree node:
 *   /soc/i2c@40005400
 *
 * Binding (compatible = st,stm32-i2c-v1):
 *   $ZEPHYR_BASE\dts\bindings\i2c\st,stm32-i2c-v1.yaml
 *
 * Dependency Ordinal: 17
 *
 * Requires:
 *   6   /soc
 *   12  /soc/interrupt-controller@e000e100
 *   8   /soc/rcc@40021000
 *
 * Description:
 *   STM32 I2C V1 controller
 */
#define DT_ST_STM32_I2C_V1_40005400_BASE_ADDRESS    0x40005400
#define DT_INST_0_ST_STM32_I2C_V1_BASE_ADDRESS      DT_ST_STM32_I2C_V1_40005400_BASE_ADDRESS
#define DT_ST_STM32_I2C_V1_40005400_SIZE            1024
#define DT_INST_0_ST_STM32_I2C_V1_SIZE              DT_ST_STM32_I2C_V1_40005400_SIZE
#define DT_ST_STM32_I2C_V1_40005400_IRQ_0           31
#define DT_INST_0_ST_STM32_I2C_V1_IRQ_0             DT_ST_STM32_I2C_V1_40005400_IRQ_0
#define DT_ST_STM32_I2C_V1_40005400_IRQ_EVENT       DT_ST_STM32_I2C_V1_40005400_IRQ_0
#define DT_INST_0_ST_STM32_I2C_V1_IRQ_EVENT         DT_ST_STM32_I2C_V1_40005400_IRQ_0
#define DT_ST_STM32_I2C_V1_40005400_IRQ_0_PRIORITY  0
#define DT_INST_0_ST_STM32_I2C_V1_IRQ_0_PRIORITY    DT_ST_STM32_I2C_V1_40005400_IRQ_0_PRIORITY
#define DT_ST_STM32_I2C_V1_40005400_IRQ_EVENT_PRIORITY DT_ST_STM32_I2C_V1_40005400_IRQ_0_PRIORITY
#define DT_INST_0_ST_STM32_I2C_V1_IRQ_EVENT_PRIORITY DT_ST_STM32_I2C_V1_40005400_IRQ_0_PRIORITY
#define DT_ST_STM32_I2C_V1_40005400_IRQ_1           32
#define DT_INST_0_ST_STM32_I2C_V1_IRQ_1             DT_ST_STM32_I2C_V1_40005400_IRQ_1
#define DT_ST_STM32_I2C_V1_40005400_IRQ_ERROR       DT_ST_STM32_I2C_V1_40005400_IRQ_1
#define DT_INST_0_ST_STM32_I2C_V1_IRQ_ERROR         DT_ST_STM32_I2C_V1_40005400_IRQ_1
#define DT_ST_STM32_I2C_V1_40005400_IRQ_1_PRIORITY  0
#define DT_INST_0_ST_STM32_I2C_V1_IRQ_1_PRIORITY    DT_ST_STM32_I2C_V1_40005400_IRQ_1_PRIORITY
#define DT_ST_STM32_I2C_V1_40005400_IRQ_ERROR_PRIORITY DT_ST_STM32_I2C_V1_40005400_IRQ_1_PRIORITY
#define DT_INST_0_ST_STM32_I2C_V1_IRQ_ERROR_PRIORITY DT_ST_STM32_I2C_V1_40005400_IRQ_1_PRIORITY
/* Initial clock frequency in Hz */
#define DT_ST_STM32_I2C_V1_40005400_CLOCK_FREQUENCY 400000
#define DT_INST_0_ST_STM32_I2C_V1_CLOCK_FREQUENCY   DT_ST_STM32_I2C_V1_40005400_CLOCK_FREQUENCY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_I2C_V1_40005400_LABEL           "I2C_1"
#define DT_INST_0_ST_STM32_I2C_V1_LABEL             DT_ST_STM32_I2C_V1_40005400_LABEL
/* name of each interrupt */
#define DT_ST_STM32_I2C_V1_40005400_INTERRUPT_NAMES_0 "event"
#define DT_INST_0_ST_STM32_I2C_V1_INTERRUPT_NAMES_0 DT_ST_STM32_I2C_V1_40005400_INTERRUPT_NAMES_0
#define DT_ST_STM32_I2C_V1_40005400_INTERRUPT_NAMES_1 "error"
#define DT_INST_0_ST_STM32_I2C_V1_INTERRUPT_NAMES_1 DT_ST_STM32_I2C_V1_40005400_INTERRUPT_NAMES_1
#define DT_ST_STM32_I2C_V1_40005400_CLOCK_CONTROLLER "STM32_CLK_RCC"
#define DT_INST_0_ST_STM32_I2C_V1_CLOCK_CONTROLLER  DT_ST_STM32_I2C_V1_40005400_CLOCK_CONTROLLER
#define DT_ST_STM32_I2C_V1_40005400_CLOCK_BUS_0     2
#define DT_INST_0_ST_STM32_I2C_V1_CLOCK_BUS_0       DT_ST_STM32_I2C_V1_40005400_CLOCK_BUS_0
#define DT_ST_STM32_I2C_V1_40005400_CLOCK_BUS       DT_ST_STM32_I2C_V1_40005400_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_I2C_V1_CLOCK_BUS         DT_ST_STM32_I2C_V1_40005400_CLOCK_BUS_0
#define DT_ST_STM32_I2C_V1_40005400_CLOCK_BITS_0    2097152
#define DT_INST_0_ST_STM32_I2C_V1_CLOCK_BITS_0      DT_ST_STM32_I2C_V1_40005400_CLOCK_BITS_0
#define DT_ST_STM32_I2C_V1_40005400_CLOCK_BITS      DT_ST_STM32_I2C_V1_40005400_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_I2C_V1_CLOCK_BITS        DT_ST_STM32_I2C_V1_40005400_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_I2C_V1                   1

/*
 * Devicetree node:
 *   /soc/i2c@40005800
 *
 * Binding (compatible = st,stm32-i2c-v1):
 *   $ZEPHYR_BASE\dts\bindings\i2c\st,stm32-i2c-v1.yaml
 *
 * Dependency Ordinal: 18
 *
 * Requires:
 *   6   /soc
 *   12  /soc/interrupt-controller@e000e100
 *   8   /soc/rcc@40021000
 *
 * Description:
 *   STM32 I2C V1 controller
 */
#define DT_ST_STM32_I2C_V1_40005800_BASE_ADDRESS    0x40005800
#define DT_INST_1_ST_STM32_I2C_V1_BASE_ADDRESS      DT_ST_STM32_I2C_V1_40005800_BASE_ADDRESS
#define DT_ST_STM32_I2C_V1_40005800_SIZE            1024
#define DT_INST_1_ST_STM32_I2C_V1_SIZE              DT_ST_STM32_I2C_V1_40005800_SIZE
#define DT_ST_STM32_I2C_V1_40005800_IRQ_0           33
#define DT_INST_1_ST_STM32_I2C_V1_IRQ_0             DT_ST_STM32_I2C_V1_40005800_IRQ_0
#define DT_ST_STM32_I2C_V1_40005800_IRQ_EVENT       DT_ST_STM32_I2C_V1_40005800_IRQ_0
#define DT_INST_1_ST_STM32_I2C_V1_IRQ_EVENT         DT_ST_STM32_I2C_V1_40005800_IRQ_0
#define DT_ST_STM32_I2C_V1_40005800_IRQ_0_PRIORITY  0
#define DT_INST_1_ST_STM32_I2C_V1_IRQ_0_PRIORITY    DT_ST_STM32_I2C_V1_40005800_IRQ_0_PRIORITY
#define DT_ST_STM32_I2C_V1_40005800_IRQ_EVENT_PRIORITY DT_ST_STM32_I2C_V1_40005800_IRQ_0_PRIORITY
#define DT_INST_1_ST_STM32_I2C_V1_IRQ_EVENT_PRIORITY DT_ST_STM32_I2C_V1_40005800_IRQ_0_PRIORITY
#define DT_ST_STM32_I2C_V1_40005800_IRQ_1           34
#define DT_INST_1_ST_STM32_I2C_V1_IRQ_1             DT_ST_STM32_I2C_V1_40005800_IRQ_1
#define DT_ST_STM32_I2C_V1_40005800_IRQ_ERROR       DT_ST_STM32_I2C_V1_40005800_IRQ_1
#define DT_INST_1_ST_STM32_I2C_V1_IRQ_ERROR         DT_ST_STM32_I2C_V1_40005800_IRQ_1
#define DT_ST_STM32_I2C_V1_40005800_IRQ_1_PRIORITY  0
#define DT_INST_1_ST_STM32_I2C_V1_IRQ_1_PRIORITY    DT_ST_STM32_I2C_V1_40005800_IRQ_1_PRIORITY
#define DT_ST_STM32_I2C_V1_40005800_IRQ_ERROR_PRIORITY DT_ST_STM32_I2C_V1_40005800_IRQ_1_PRIORITY
#define DT_INST_1_ST_STM32_I2C_V1_IRQ_ERROR_PRIORITY DT_ST_STM32_I2C_V1_40005800_IRQ_1_PRIORITY
/* Initial clock frequency in Hz */
#define DT_ST_STM32_I2C_V1_40005800_CLOCK_FREQUENCY 400000
#define DT_INST_1_ST_STM32_I2C_V1_CLOCK_FREQUENCY   DT_ST_STM32_I2C_V1_40005800_CLOCK_FREQUENCY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_I2C_V1_40005800_LABEL           "I2C_2"
#define DT_INST_1_ST_STM32_I2C_V1_LABEL             DT_ST_STM32_I2C_V1_40005800_LABEL
/* name of each interrupt */
#define DT_ST_STM32_I2C_V1_40005800_INTERRUPT_NAMES_0 "event"
#define DT_INST_1_ST_STM32_I2C_V1_INTERRUPT_NAMES_0 DT_ST_STM32_I2C_V1_40005800_INTERRUPT_NAMES_0
#define DT_ST_STM32_I2C_V1_40005800_INTERRUPT_NAMES_1 "error"
#define DT_INST_1_ST_STM32_I2C_V1_INTERRUPT_NAMES_1 DT_ST_STM32_I2C_V1_40005800_INTERRUPT_NAMES_1
#define DT_ST_STM32_I2C_V1_40005800_CLOCK_CONTROLLER "STM32_CLK_RCC"
#define DT_INST_1_ST_STM32_I2C_V1_CLOCK_CONTROLLER  DT_ST_STM32_I2C_V1_40005800_CLOCK_CONTROLLER
#define DT_ST_STM32_I2C_V1_40005800_CLOCK_BUS_0     2
#define DT_INST_1_ST_STM32_I2C_V1_CLOCK_BUS_0       DT_ST_STM32_I2C_V1_40005800_CLOCK_BUS_0
#define DT_ST_STM32_I2C_V1_40005800_CLOCK_BUS       DT_ST_STM32_I2C_V1_40005800_CLOCK_BUS_0
#define DT_INST_1_ST_STM32_I2C_V1_CLOCK_BUS         DT_ST_STM32_I2C_V1_40005800_CLOCK_BUS_0
#define DT_ST_STM32_I2C_V1_40005800_CLOCK_BITS_0    4194304
#define DT_INST_1_ST_STM32_I2C_V1_CLOCK_BITS_0      DT_ST_STM32_I2C_V1_40005800_CLOCK_BITS_0
#define DT_ST_STM32_I2C_V1_40005800_CLOCK_BITS      DT_ST_STM32_I2C_V1_40005800_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_I2C_V1_CLOCK_BITS        DT_ST_STM32_I2C_V1_40005800_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_I2C_V1                   1

/*
 * Devicetree node:
 *   /soc/spi@40013000
 *
 * Binding (compatible = st,stm32-spi):
 *   $ZEPHYR_BASE\dts\bindings\spi\st,stm32-spi.yaml
 *
 * Dependency Ordinal: 27
 *
 * Requires:
 *   6   /soc
 *   12  /soc/interrupt-controller@e000e100
 *   8   /soc/rcc@40021000
 *
 * Description:
 *   STM32 SPI controller
 */
#define DT_ST_STM32_SPI_40013000_BASE_ADDRESS       0x40013000
#define DT_INST_0_ST_STM32_SPI_BASE_ADDRESS         DT_ST_STM32_SPI_40013000_BASE_ADDRESS
#define DT_ST_STM32_SPI_40013000_SIZE               1024
#define DT_INST_0_ST_STM32_SPI_SIZE                 DT_ST_STM32_SPI_40013000_SIZE
#define DT_ST_STM32_SPI_40013000_IRQ_0              35
#define DT_INST_0_ST_STM32_SPI_IRQ_0                DT_ST_STM32_SPI_40013000_IRQ_0
#define DT_ST_STM32_SPI_40013000_IRQ_0_PRIORITY     5
#define DT_INST_0_ST_STM32_SPI_IRQ_0_PRIORITY       DT_ST_STM32_SPI_40013000_IRQ_0_PRIORITY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_SPI_40013000_LABEL              "SPI_1"
#define DT_INST_0_ST_STM32_SPI_LABEL                DT_ST_STM32_SPI_40013000_LABEL
#define DT_ST_STM32_SPI_40013000_CLOCK_CONTROLLER   "STM32_CLK_RCC"
#define DT_INST_0_ST_STM32_SPI_CLOCK_CONTROLLER     DT_ST_STM32_SPI_40013000_CLOCK_CONTROLLER
#define DT_ST_STM32_SPI_40013000_CLOCK_BUS_0        3
#define DT_INST_0_ST_STM32_SPI_CLOCK_BUS_0          DT_ST_STM32_SPI_40013000_CLOCK_BUS_0
#define DT_ST_STM32_SPI_40013000_CLOCK_BUS          DT_ST_STM32_SPI_40013000_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_SPI_CLOCK_BUS            DT_ST_STM32_SPI_40013000_CLOCK_BUS_0
#define DT_ST_STM32_SPI_40013000_CLOCK_BITS_0       4096
#define DT_INST_0_ST_STM32_SPI_CLOCK_BITS_0         DT_ST_STM32_SPI_40013000_CLOCK_BITS_0
#define DT_ST_STM32_SPI_40013000_CLOCK_BITS         DT_ST_STM32_SPI_40013000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_SPI_CLOCK_BITS           DT_ST_STM32_SPI_40013000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_SPI                      1

/*
 * Devicetree node:
 *   /soc/timers@40012c00
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * Dependency Ordinal: 35
 *
 * Requires:
 *   6   /soc
 *   8   /soc/rcc@40021000
 *
 * Supports:
 *   36  /soc/timers@40012c00/pwm
 *
 * Description:
 *   STM32 timers
 */
#define DT_ST_STM32_TIMERS_40012C00_BASE_ADDRESS    0x40012c00
#define DT_INST_0_ST_STM32_TIMERS_BASE_ADDRESS      DT_ST_STM32_TIMERS_40012C00_BASE_ADDRESS
#define DT_ST_STM32_TIMERS_40012C00_SIZE            1024
#define DT_INST_0_ST_STM32_TIMERS_SIZE              DT_ST_STM32_TIMERS_40012C00_SIZE
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_TIMERS_40012C00_LABEL           "TIMERS_1"
#define DT_INST_0_ST_STM32_TIMERS_LABEL             DT_ST_STM32_TIMERS_40012C00_LABEL
#define DT_ST_STM32_TIMERS_40012C00_CLOCK_CONTROLLER "STM32_CLK_RCC"
#define DT_INST_0_ST_STM32_TIMERS_CLOCK_CONTROLLER  DT_ST_STM32_TIMERS_40012C00_CLOCK_CONTROLLER
#define DT_ST_STM32_TIMERS_40012C00_CLOCK_BUS_0     3
#define DT_INST_0_ST_STM32_TIMERS_CLOCK_BUS_0       DT_ST_STM32_TIMERS_40012C00_CLOCK_BUS_0
#define DT_ST_STM32_TIMERS_40012C00_CLOCK_BUS       DT_ST_STM32_TIMERS_40012C00_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_TIMERS_CLOCK_BUS         DT_ST_STM32_TIMERS_40012C00_CLOCK_BUS_0
#define DT_ST_STM32_TIMERS_40012C00_CLOCK_BITS_0    2048
#define DT_INST_0_ST_STM32_TIMERS_CLOCK_BITS_0      DT_ST_STM32_TIMERS_40012C00_CLOCK_BITS_0
#define DT_ST_STM32_TIMERS_40012C00_CLOCK_BITS      DT_ST_STM32_TIMERS_40012C00_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_TIMERS_CLOCK_BITS        DT_ST_STM32_TIMERS_40012C00_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_TIMERS                   1

/*
 * Devicetree node:
 *   /soc/timers@40012c00/pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 36
 *
 * Requires:
 *   35  /soc/timers@40012c00
 *
 * Description:
 *   STM32 PWM
 */
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_PWM_40012C00_PWM_LABEL          "PWM_1"
#define DT_INST_0_ST_STM32_PWM_LABEL                DT_ST_STM32_PWM_40012C00_PWM_LABEL
/* Clock prescaler at the input of the timer */
#define DT_ST_STM32_PWM_40012C00_PWM_ST_PRESCALER   10000
#define DT_INST_0_ST_STM32_PWM_ST_PRESCALER         DT_ST_STM32_PWM_40012C00_PWM_ST_PRESCALER
#define DT_INST_0_ST_STM32_PWM                      1

/*
 * Devicetree node:
 *   /soc/spi@40003800
 *
 * Binding (compatible = st,stm32-spi):
 *   $ZEPHYR_BASE\dts\bindings\spi\st,stm32-spi.yaml
 *
 * Dependency Ordinal: 26
 *
 * Requires:
 *   6   /soc
 *   12  /soc/interrupt-controller@e000e100
 *   8   /soc/rcc@40021000
 *
 * Description:
 *   STM32 SPI controller
 */
#define DT_ST_STM32_SPI_40003800_BASE_ADDRESS       0x40003800
#define DT_INST_1_ST_STM32_SPI_BASE_ADDRESS         DT_ST_STM32_SPI_40003800_BASE_ADDRESS
#define DT_ST_STM32_SPI_40003800_SIZE               1024
#define DT_INST_1_ST_STM32_SPI_SIZE                 DT_ST_STM32_SPI_40003800_SIZE
#define DT_ST_STM32_SPI_40003800_IRQ_0              36
#define DT_INST_1_ST_STM32_SPI_IRQ_0                DT_ST_STM32_SPI_40003800_IRQ_0
#define DT_ST_STM32_SPI_40003800_IRQ_0_PRIORITY     5
#define DT_INST_1_ST_STM32_SPI_IRQ_0_PRIORITY       DT_ST_STM32_SPI_40003800_IRQ_0_PRIORITY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_SPI_40003800_LABEL              "SPI_2"
#define DT_INST_1_ST_STM32_SPI_LABEL                DT_ST_STM32_SPI_40003800_LABEL
#define DT_ST_STM32_SPI_40003800_CLOCK_CONTROLLER   "STM32_CLK_RCC"
#define DT_INST_1_ST_STM32_SPI_CLOCK_CONTROLLER     DT_ST_STM32_SPI_40003800_CLOCK_CONTROLLER
#define DT_ST_STM32_SPI_40003800_CLOCK_BUS_0        2
#define DT_INST_1_ST_STM32_SPI_CLOCK_BUS_0          DT_ST_STM32_SPI_40003800_CLOCK_BUS_0
#define DT_ST_STM32_SPI_40003800_CLOCK_BUS          DT_ST_STM32_SPI_40003800_CLOCK_BUS_0
#define DT_INST_1_ST_STM32_SPI_CLOCK_BUS            DT_ST_STM32_SPI_40003800_CLOCK_BUS_0
#define DT_ST_STM32_SPI_40003800_CLOCK_BITS_0       16384
#define DT_INST_1_ST_STM32_SPI_CLOCK_BITS_0         DT_ST_STM32_SPI_40003800_CLOCK_BITS_0
#define DT_ST_STM32_SPI_40003800_CLOCK_BITS         DT_ST_STM32_SPI_40003800_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_SPI_CLOCK_BITS           DT_ST_STM32_SPI_40003800_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_SPI                      1

/*
 * Devicetree node:
 *   /soc/usb@40005c00
 *
 * Binding (compatible = st,stm32-usb):
 *   $ZEPHYR_BASE\dts\bindings\usb\st,stm32-usb.yaml
 *
 * Dependency Ordinal: 38
 *
 * Requires:
 *   6   /soc
 *   12  /soc/interrupt-controller@e000e100
 *   8   /soc/rcc@40021000
 *   37  /usbphy
 *
 * Description:
 *   STM32 USB controller
 */
#define DT_ST_STM32_USB_40005C00_BASE_ADDRESS       0x40005c00
#define DT_INST_0_ST_STM32_USB_BASE_ADDRESS         DT_ST_STM32_USB_40005C00_BASE_ADDRESS
#define DT_ST_STM32_USB_40005C00_SIZE               1024
#define DT_INST_0_ST_STM32_USB_SIZE                 DT_ST_STM32_USB_40005C00_SIZE
#define DT_ST_STM32_USB_40005C00_IRQ_0              20
#define DT_INST_0_ST_STM32_USB_IRQ_0                DT_ST_STM32_USB_40005C00_IRQ_0
#define DT_ST_STM32_USB_40005C00_IRQ_USB            DT_ST_STM32_USB_40005C00_IRQ_0
#define DT_INST_0_ST_STM32_USB_IRQ_USB              DT_ST_STM32_USB_40005C00_IRQ_0
#define DT_ST_STM32_USB_40005C00_IRQ_0_PRIORITY     0
#define DT_INST_0_ST_STM32_USB_IRQ_0_PRIORITY       DT_ST_STM32_USB_40005C00_IRQ_0_PRIORITY
#define DT_ST_STM32_USB_40005C00_IRQ_USB_PRIORITY   DT_ST_STM32_USB_40005C00_IRQ_0_PRIORITY
#define DT_INST_0_ST_STM32_USB_IRQ_USB_PRIORITY     DT_ST_STM32_USB_40005C00_IRQ_0_PRIORITY
/* Size of USB dedicated RAM. STM32 SOC's reference manual defines USB packet SRAM size. */
#define DT_ST_STM32_USB_40005C00_RAM_SIZE           512
#define DT_INST_0_ST_STM32_USB_RAM_SIZE             DT_ST_STM32_USB_40005C00_RAM_SIZE
/* For STM32F0 series SoCs on QFN28 and TSSOP20 packages enable PIN pair PA11/12 mapped instead of PA9/10 (e.g. stm32f070x6) */
#define DT_ST_STM32_USB_40005C00_ENABLE_PIN_REMAP   0
#define DT_INST_0_ST_STM32_USB_ENABLE_PIN_REMAP     DT_ST_STM32_USB_40005C00_ENABLE_PIN_REMAP
/* Number of bi-directional endpoints supported by hardware (including EP0) */
#define DT_ST_STM32_USB_40005C00_NUM_BIDIR_ENDPOINTS 8
#define DT_INST_0_ST_STM32_USB_NUM_BIDIR_ENDPOINTS  DT_ST_STM32_USB_40005C00_NUM_BIDIR_ENDPOINTS
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_USB_40005C00_LABEL              "USB"
#define DT_INST_0_ST_STM32_USB_LABEL                DT_ST_STM32_USB_40005C00_LABEL
/* name of each interrupt */
#define DT_ST_STM32_USB_40005C00_INTERRUPT_NAMES_0  "usb"
#define DT_INST_0_ST_STM32_USB_INTERRUPT_NAMES_0    DT_ST_STM32_USB_40005C00_INTERRUPT_NAMES_0
#define DT_ST_STM32_USB_40005C00_CLOCK_CONTROLLER   "STM32_CLK_RCC"
#define DT_INST_0_ST_STM32_USB_CLOCK_CONTROLLER     DT_ST_STM32_USB_40005C00_CLOCK_CONTROLLER
#define DT_ST_STM32_USB_40005C00_CLOCK_BUS_0        2
#define DT_INST_0_ST_STM32_USB_CLOCK_BUS_0          DT_ST_STM32_USB_40005C00_CLOCK_BUS_0
#define DT_ST_STM32_USB_40005C00_CLOCK_BUS          DT_ST_STM32_USB_40005C00_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_USB_CLOCK_BUS            DT_ST_STM32_USB_40005C00_CLOCK_BUS_0
#define DT_ST_STM32_USB_40005C00_CLOCK_BITS_0       8388608
#define DT_INST_0_ST_STM32_USB_CLOCK_BITS_0         DT_ST_STM32_USB_40005C00_CLOCK_BITS_0
#define DT_ST_STM32_USB_40005C00_CLOCK_BITS         DT_ST_STM32_USB_40005C00_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_USB_CLOCK_BITS           DT_ST_STM32_USB_40005C00_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_USB                      1

/*
 * Devicetree node:
 *   /cpus/cpu@0
 *
 * Binding (compatible = arm,cortex-m3):
 *   $ZEPHYR_BASE\dts\bindings\cpu\arm,cortex-m3.yaml
 *
 * Dependency Ordinal: 4
 *
 * Requires:
 *   3   /cpus
 *
 * Description:
 *   ARM Cortex-M3 CPU
 */
#define DT_ARM_CORTEX_M3_0_BASE_ADDRESS             0x0
#define DT_INST_0_ARM_CORTEX_M3_BASE_ADDRESS        DT_ARM_CORTEX_M3_0_BASE_ADDRESS
#define DT_INST_0_ARM_CORTEX_M3                     1

/*
 * Devicetree node:
 *   /memory@20000000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE\dts\bindings\sram\mmio-sram.yaml
 *
 * Dependency Ordinal: 11
 *
 * Requires:
 *   0   /
 *
 * Description:
 *   Generic on-chip SRAM description
 */
#define DT_MMIO_SRAM_20000000_BASE_ADDRESS          0x20000000
#define DT_INST_0_MMIO_SRAM_BASE_ADDRESS            DT_MMIO_SRAM_20000000_BASE_ADDRESS
#define DT_MMIO_SRAM_20000000_SIZE                  20480
#define DT_INST_0_MMIO_SRAM_SIZE                    DT_MMIO_SRAM_20000000_SIZE
#define DT_INST_0_MMIO_SRAM                         1

/*
 * Devicetree node:
 *   /usbphy
 *
 * Binding (compatible = usb-nop-xceiv):
 *   $ZEPHYR_BASE\dts\bindings\phy\usb-nop-xceiv.yaml
 *
 * Dependency Ordinal: 37
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   38  /soc/usb@40005c00
 *
 * Description:
 *   This binding is to be used by all the usb transceivers which are built-in
 *   with USB IP
 */
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_USB_NOP_XCEIV_USBPHY_LABEL               "USB_FS_PHY"
#define DT_INST_0_USB_NOP_XCEIV_LABEL               DT_USB_NOP_XCEIV_USBPHY_LABEL
#define DT_INST_0_USB_NOP_XCEIV                     1

/*
 * Devicetree node:
 *   /leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE\dts\bindings\gpio\gpio-leds.yaml
 *
 * Dependency Ordinal: 5
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   10  /leds/led
 *
 * Description:
 *   GPIO LEDs parent node
 */
#define DT_INST_0_GPIO_LEDS                         1

/*
 * Devicetree node:
 *   /leds/led
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE\dts\bindings\gpio\gpio-leds.yaml
 *
 * Dependency Ordinal: 10
 *
 * Requires:
 *   5   /leds
 *   9   /soc/pin-controller@40010800/gpio@40011000
 *
 * Description:
 *   GPIO LED child node
 */
#define DT_GPIO_LEDS_LED_GPIOS_CONTROLLER           "GPIOC"
#define DT_ALIAS_LED0_GPIOS_CONTROLLER              DT_GPIO_LEDS_LED_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED0_GPIOS_CONTROLLER          DT_GPIO_LEDS_LED_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED_GPIOS_PIN                  13
#define DT_ALIAS_LED0_GPIOS_PIN                     DT_GPIO_LEDS_LED_GPIOS_PIN
#define DT_GPIO_LEDS_LED0_GPIOS_PIN                 DT_GPIO_LEDS_LED_GPIOS_PIN
#define DT_GPIO_LEDS_LED_GPIOS_FLAGS                4
#define DT_ALIAS_LED0_GPIOS_FLAGS                   DT_GPIO_LEDS_LED_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED0_GPIOS_FLAGS               DT_GPIO_LEDS_LED_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED_GPIOS                      {"GPIOC", 13, 4}
#define DT_ALIAS_LED0_GPIOS                         DT_GPIO_LEDS_LED_GPIOS
#define DT_GPIO_LEDS_LED0_GPIOS                     DT_GPIO_LEDS_LED_GPIOS
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_GPIO_LEDS_LED_LABEL                      "LD"
#define DT_ALIAS_LED0_LABEL                         DT_GPIO_LEDS_LED_LABEL
#define DT_GPIO_LEDS_LED0_LABEL                     DT_GPIO_LEDS_LED_LABEL

/* Active compatibles (mentioned in DTS + binding found) */
#define DT_COMPAT_ARM_CORTEX_M3                     1
#define DT_COMPAT_ARM_V7M_NVIC                      1
#define DT_COMPAT_GPIO_LEDS                         1
#define DT_COMPAT_MMIO_SRAM                         1
#define DT_COMPAT_SOC_NV_FLASH                      1
#define DT_COMPAT_ST_STM32_GPIO                     1
#define DT_COMPAT_ST_STM32_I2C_V1                   1
#define DT_COMPAT_ST_STM32_PINMUX                   1
#define DT_COMPAT_ST_STM32_PWM                      1
#define DT_COMPAT_ST_STM32_RCC                      1
#define DT_COMPAT_ST_STM32_SPI                      1
#define DT_COMPAT_ST_STM32_TIMERS                   1
#define DT_COMPAT_ST_STM32_UART                     1
#define DT_COMPAT_ST_STM32_USART                    1
#define DT_COMPAT_ST_STM32_USB                      1
#define DT_COMPAT_ST_STM32F1_FLASH_CONTROLLER       1
#define DT_COMPAT_USB_NOP_XCEIV                     1

/* /chosen/zephyr,flash (/soc/flash-controller@40022000/flash@8000000) */
#define DT_FLASH_BASE_ADDRESS                       0x8000000
#define DT_FLASH_SIZE                               64
#define DT_FLASH_ERASE_BLOCK_SIZE                   1024
#define DT_FLASH_WRITE_BLOCK_SIZE                   2

/* /chosen/zephyr,code-partition (missing) */
#define DT_CODE_PARTITION_OFFSET                    0
#define DT_CODE_PARTITION_SIZE                      0
