Analysis & Elaboration report for SingleCycle
Tue Apr  8 12:21:19 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for SC_CPU:cpu|DM:dataMem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated
  6. Parameter Settings for User Entity Instance: SC_CPU:cpu
  7. Parameter Settings for User Entity Instance: SC_CPU:cpu|BranchController:branchcontroller
  8. Parameter Settings for User Entity Instance: SC_CPU:cpu|programCounter:pc
  9. Parameter Settings for User Entity Instance: SC_CPU:cpu|IM:InstMem
 10. Parameter Settings for User Entity Instance: SC_CPU:cpu|controlUnit:CU
 11. Parameter Settings for User Entity Instance: SC_CPU:cpu|mux2x1:RFMux
 12. Parameter Settings for User Entity Instance: SC_CPU:cpu|mux2x1:ALUMux
 13. Parameter Settings for User Entity Instance: SC_CPU:cpu|ALU:alu
 14. Parameter Settings for User Entity Instance: SC_CPU:cpu|DM:dataMem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: SC_CPU:cpu|mux2x1:WBMux
 16. altsyncram Parameter Settings by Entity Instance
 17. Analysis & Elaboration Settings
 18. Port Connectivity Checks: "SC_CPU:cpu|ALU:alu"
 19. Port Connectivity Checks: "SC_CPU:cpu"
 20. Analysis & Elaboration Messages
 21. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                      ;
+------------------------------------+------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Tue Apr  8 12:21:19 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; SingleCycle                                    ;
; Top-level Entity Name              ; SingleCycle_sim                                ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
; UFM blocks                         ; N/A until Partition Merge                      ;
; ADC blocks                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |SingleCycle_sim|SC_CPU:cpu|DM:dataMem|DataMemory_IP:DataMemory ; DataMemory_IP.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SC_CPU:cpu|DM:dataMem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_CPU:cpu ;
+----------------+--------+-------------------------------+
; Parameter Name ; Value  ; Type                          ;
+----------------+--------+-------------------------------+
; RType          ; 000000 ; Unsigned Binary               ;
; hlt_inst       ; 111111 ; Unsigned Binary               ;
; add            ; 100000 ; Unsigned Binary               ;
; addu           ; 100001 ; Unsigned Binary               ;
; sub            ; 100010 ; Unsigned Binary               ;
; subu           ; 100011 ; Unsigned Binary               ;
; and_           ; 100100 ; Unsigned Binary               ;
; or_            ; 100101 ; Unsigned Binary               ;
; xor_           ; 100110 ; Unsigned Binary               ;
; nor_           ; 100111 ; Unsigned Binary               ;
; slt            ; 101010 ; Unsigned Binary               ;
; sgt            ; 101011 ; Unsigned Binary               ;
; sll            ; 000000 ; Unsigned Binary               ;
; srl            ; 000010 ; Unsigned Binary               ;
; jr             ; 001000 ; Unsigned Binary               ;
; addi           ; 001000 ; Unsigned Binary               ;
; andi           ; 001100 ; Unsigned Binary               ;
; ori            ; 001101 ; Unsigned Binary               ;
; xori           ; 001110 ; Unsigned Binary               ;
; slti           ; 101010 ; Unsigned Binary               ;
; lw             ; 100011 ; Unsigned Binary               ;
; sw             ; 101011 ; Unsigned Binary               ;
; beq            ; 000100 ; Unsigned Binary               ;
; bne            ; 000101 ; Unsigned Binary               ;
; j              ; 000010 ; Unsigned Binary               ;
; jal            ; 000011 ; Unsigned Binary               ;
+----------------+--------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_CPU:cpu|BranchController:branchcontroller ;
+----------------+--------+-----------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                            ;
+----------------+--------+-----------------------------------------------------------------+
; RType          ; 000000 ; Unsigned Binary                                                 ;
; hlt_inst       ; 111111 ; Unsigned Binary                                                 ;
; add            ; 100000 ; Unsigned Binary                                                 ;
; addu           ; 100001 ; Unsigned Binary                                                 ;
; sub            ; 100010 ; Unsigned Binary                                                 ;
; subu           ; 100011 ; Unsigned Binary                                                 ;
; and_           ; 100100 ; Unsigned Binary                                                 ;
; or_            ; 100101 ; Unsigned Binary                                                 ;
; xor_           ; 100110 ; Unsigned Binary                                                 ;
; nor_           ; 100111 ; Unsigned Binary                                                 ;
; slt            ; 101010 ; Unsigned Binary                                                 ;
; sgt            ; 101011 ; Unsigned Binary                                                 ;
; sll            ; 000000 ; Unsigned Binary                                                 ;
; srl            ; 000010 ; Unsigned Binary                                                 ;
; jr             ; 001000 ; Unsigned Binary                                                 ;
; addi           ; 001000 ; Unsigned Binary                                                 ;
; andi           ; 001100 ; Unsigned Binary                                                 ;
; ori            ; 001101 ; Unsigned Binary                                                 ;
; xori           ; 001110 ; Unsigned Binary                                                 ;
; slti           ; 101010 ; Unsigned Binary                                                 ;
; lw             ; 100011 ; Unsigned Binary                                                 ;
; sw             ; 101011 ; Unsigned Binary                                                 ;
; beq            ; 000100 ; Unsigned Binary                                                 ;
; bne            ; 000101 ; Unsigned Binary                                                 ;
; j              ; 000010 ; Unsigned Binary                                                 ;
; jal            ; 000011 ; Unsigned Binary                                                 ;
+----------------+--------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_CPU:cpu|programCounter:pc ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; initialaddr    ; -1    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_CPU:cpu|IM:InstMem ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; bit_width      ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_CPU:cpu|controlUnit:CU ;
+----------------+--------+----------------------------------------------+
; Parameter Name ; Value  ; Type                                         ;
+----------------+--------+----------------------------------------------+
; RType          ; 000000 ; Unsigned Binary                              ;
; hlt_inst       ; 111111 ; Unsigned Binary                              ;
; add            ; 100000 ; Unsigned Binary                              ;
; addu           ; 100001 ; Unsigned Binary                              ;
; sub            ; 100010 ; Unsigned Binary                              ;
; subu           ; 100011 ; Unsigned Binary                              ;
; and_           ; 100100 ; Unsigned Binary                              ;
; or_            ; 100101 ; Unsigned Binary                              ;
; xor_           ; 100110 ; Unsigned Binary                              ;
; nor_           ; 100111 ; Unsigned Binary                              ;
; slt            ; 101010 ; Unsigned Binary                              ;
; sgt            ; 101011 ; Unsigned Binary                              ;
; sll            ; 000000 ; Unsigned Binary                              ;
; srl            ; 000010 ; Unsigned Binary                              ;
; jr             ; 001000 ; Unsigned Binary                              ;
; addi           ; 001000 ; Unsigned Binary                              ;
; andi           ; 001100 ; Unsigned Binary                              ;
; ori            ; 001101 ; Unsigned Binary                              ;
; xori           ; 001110 ; Unsigned Binary                              ;
; slti           ; 101010 ; Unsigned Binary                              ;
; lw             ; 100011 ; Unsigned Binary                              ;
; sw             ; 101011 ; Unsigned Binary                              ;
; beq            ; 000100 ; Unsigned Binary                              ;
; bne            ; 000101 ; Unsigned Binary                              ;
; j              ; 000010 ; Unsigned Binary                              ;
; jal            ; 000011 ; Unsigned Binary                              ;
+----------------+--------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_CPU:cpu|mux2x1:RFMux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; size           ; 5     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_CPU:cpu|mux2x1:ALUMux ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; size           ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_CPU:cpu|ALU:alu ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; data_width     ; 32    ; Signed Integer                         ;
; sel_width      ; 4     ; Signed Integer                         ;
; ADD            ; 0000  ; Unsigned Binary                        ;
; SUB            ; 0001  ; Unsigned Binary                        ;
; AND            ; 0010  ; Unsigned Binary                        ;
; OR             ; 0011  ; Unsigned Binary                        ;
; XOR            ; 0100  ; Unsigned Binary                        ;
; NOR            ; 0101  ; Unsigned Binary                        ;
; SLT            ; 0110  ; Unsigned Binary                        ;
; SGT            ; 0111  ; Unsigned Binary                        ;
; SLL            ; 1000  ; Unsigned Binary                        ;
; SRL            ; 1001  ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_CPU:cpu|DM:dataMem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; DataMem_MIF.mif      ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_q1k1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_CPU:cpu|mux2x1:WBMux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; size           ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Name                                      ; Value                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                              ;
; Entity Instance                           ; SC_CPU:cpu|DM:dataMem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; SingleCycle_sim    ; SingleCycle        ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SC_CPU:cpu|ALU:alu"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SC_CPU:cpu"                                                                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; rst             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; PC              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cycles_consumed ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Apr  8 12:21:17 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycle -c SingleCycle --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: registerFile File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/registerFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.v
    Info (12023): Found entity 1: controlUnit File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/controlUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/ALU.v Line: 1
Warning (12019): Can't analyze file -- file signextender.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: programCounter File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/programCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2x1.v
    Info (12023): Found entity 1: mux2x1 File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/mux2x1.v Line: 1
Warning (12019): Can't analyze file -- file adder.v is missing
Warning (12019): Can't analyze file -- file ANDGate.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file bcd7seg.v
    Info (12023): Found entity 1: bcd7seg File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/bcd7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamemory_ip.v
    Info (12023): Found entity 1: DataMemory_IP File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/DataMemory_IP.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file singlecycle_sim.v
    Info (12023): Found entity 1: SingleCycle_sim File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file sc_cpu.v
    Info (12023): Found entity 1: SC_CPU File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SC_CPU.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at SingleCycle_sim.v(38): created implicit net for "clkout" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v Line: 38
Info (12127): Elaborating entity "SingleCycle_sim" for the top level hierarchy
Warning (10755): Verilog HDL warning at SingleCycle_sim.v(41): assignments to clk create a combinational loop File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v Line: 41
Info (10648): Verilog HDL Display System Task info at SingleCycle_sim.v(60): Number of cycles consumed:           0 File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v Line: 60
Warning (10175): Verilog HDL warning at SingleCycle_sim.v(61): ignoring unsupported system task File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v Line: 61
Info (12128): Elaborating entity "SC_CPU" for hierarchy "SC_CPU:cpu" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v Line: 38
Warning (10230): Verilog HDL assignment warning at SC_CPU.v(21): truncated value with size 32 to match size of target (6) File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SC_CPU.v Line: 21
Warning (10230): Verilog HDL assignment warning at SC_CPU.v(22): truncated value with size 32 to match size of target (5) File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SC_CPU.v Line: 22
Warning (10230): Verilog HDL assignment warning at SC_CPU.v(23): truncated value with size 32 to match size of target (5) File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SC_CPU.v Line: 23
Warning (10230): Verilog HDL assignment warning at SC_CPU.v(24): truncated value with size 32 to match size of target (5) File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SC_CPU.v Line: 24
Warning (10230): Verilog HDL assignment warning at SC_CPU.v(25): truncated value with size 32 to match size of target (16) File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SC_CPU.v Line: 25
Warning (10230): Verilog HDL assignment warning at SC_CPU.v(26): truncated value with size 37 to match size of target (32) File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SC_CPU.v Line: 26
Warning (10230): Verilog HDL assignment warning at SC_CPU.v(27): truncated value with size 32 to match size of target (6) File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SC_CPU.v Line: 27
Warning (10230): Verilog HDL assignment warning at SC_CPU.v(28): truncated value with size 58 to match size of target (32) File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SC_CPU.v Line: 28
Warning (10230): Verilog HDL assignment warning at SC_CPU.v(47): truncated value with size 48 to match size of target (32) File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SC_CPU.v Line: 47
Warning (12125): Using design file branchcontroller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BranchController File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/branchcontroller.v Line: 1
Info (12128): Elaborating entity "BranchController" for hierarchy "SC_CPU:cpu|BranchController:branchcontroller" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SC_CPU.v Line: 43
Info (12128): Elaborating entity "programCounter" for hierarchy "SC_CPU:cpu|programCounter:pc" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SC_CPU.v Line: 54
Warning (12125): Using design file im.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: IM File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im.v Line: 1
Info (12128): Elaborating entity "IM" for hierarchy "SC_CPU:cpu|IM:InstMem" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SC_CPU.v Line: 57
Warning (10030): Net "InstMem.data_a" at im.v(7) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im.v Line: 7
Warning (10030): Net "InstMem.waddr_a" at im.v(7) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im.v Line: 7
Warning (10030): Net "InstMem.we_a" at im.v(7) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im.v Line: 7
Info (12128): Elaborating entity "controlUnit" for hierarchy "SC_CPU:cpu|controlUnit:CU" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SC_CPU.v Line: 63
Warning (10272): Verilog HDL Case Statement warning at controlUnit.v(86): case item expression covers a value already covered by a previous case item File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/controlUnit.v Line: 86
Warning (10270): Verilog HDL Case Statement warning at controlUnit.v(38): incomplete case statement has no default case item File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/controlUnit.v Line: 38
Info (12128): Elaborating entity "mux2x1" for hierarchy "SC_CPU:cpu|mux2x1:RFMux" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SC_CPU.v Line: 65
Info (12128): Elaborating entity "registerFile" for hierarchy "SC_CPU:cpu|registerFile:RF" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SC_CPU.v Line: 69
Info (12128): Elaborating entity "mux2x1" for hierarchy "SC_CPU:cpu|mux2x1:ALUMux" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SC_CPU.v Line: 76
Info (12128): Elaborating entity "ALU" for hierarchy "SC_CPU:cpu|ALU:alu" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SC_CPU.v Line: 81
Warning (12125): Using design file dm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DM File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/dm.v Line: 8
Info (12128): Elaborating entity "DM" for hierarchy "SC_CPU:cpu|DM:dataMem" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SC_CPU.v Line: 85
Info (12128): Elaborating entity "DataMemory_IP" for hierarchy "SC_CPU:cpu|DM:dataMem|DataMemory_IP:DataMemory" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/dm.v Line: 41
Info (12128): Elaborating entity "altsyncram" for hierarchy "SC_CPU:cpu|DM:dataMem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/DataMemory_IP.v Line: 89
Info (12130): Elaborated megafunction instantiation "SC_CPU:cpu|DM:dataMem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/DataMemory_IP.v Line: 89
Info (12133): Instantiated megafunction "SC_CPU:cpu|DM:dataMem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/DataMemory_IP.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "DataMem_MIF.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q1k1.tdf
    Info (12023): Found entity 1: altsyncram_q1k1 File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/db/altsyncram_q1k1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q1k1" for hierarchy "SC_CPU:cpu|DM:dataMem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated" File: d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (144001): Generated suppressed messages file D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/output_files/SingleCycle.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 4725 megabytes
    Info: Processing ended: Tue Apr  8 12:21:19 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/output_files/SingleCycle.map.smsg.


