/**
 *  stm32tpl --  STM32 C++ Template Peripheral Library
 *  Visit https://github.com/antongus/stm32tpl for new versions
 *
 *  Copyright (c) 2011-2020 Anton B. Gusev aka AHTOXA
 *
 *  Permission is hereby granted, free of charge, to any person obtaining a copy
 *  of this software and associated documentation files (the "Software"), to deal
 *  in the Software without restriction, including without limitation the rights
 *  to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 *  copies of the Software, and to permit persons to whom the Software is
 *  furnished to do so, subject to the following conditions:
 *
 *  The above copyright notice and this permission notice shall be included in
 *  all copies or substantial portions of the Software.
 *
 *  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 *  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 *  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 *  AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 *  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 *  OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 *  THE SOFTWARE.
 *
 *
 *  file         : rtc_stm32f1xx.h
 *  description  : RTC module for stm32f1xx series. Used by rtc.h.
 *
 */

#ifndef STM32TPL_RTC_STM32F1XX_H_INCLUDED
#define STM32TPL_RTC_STM32F1XX_H_INCLUDED

#include "stm32.h"

template<bool use_lse = true>
class RtcModule
{
private:
	uint32_t resetFlags_;
	enum { magicKey_ = 0x1970 };

	/**
	 * wait until APB1 registers became synchronized with internal RTC registers
	 */
	void WaitSync(void)
	{
		RTC->CRL &= ~RTC_CRL_RSF;
		while (!(RTC->CRL & RTC_CRL_RSF)) ;
	}

	/**
	 * wait until all previous write operations finished
	 */
	void WaitReady(void)
	{
		while (!(RTC->CRL & RTC_CRL_RTOFF)) ;
	}

	inline uint32_t ReadCounter(void)
	{
		return  ((uint32_t)RTC->CNTH << 16) | (uint32_t)RTC->CNTL;
	}

public:
	RtcModule(void);
	uint32_t ReadTime();
	bool WriteTime(uint32_t t);
	uint32_t ResetReason() { return resetFlags_; }
	uint8_t GetCorrection();
	void SetCorrection(uint8_t value);
};

template<bool use_lse>
RtcModule<use_lse>::RtcModule()
{
	// enable RTC-related clocks
	RCC->APB1ENR |= RCC_APB1ENR_PWREN | RCC_APB1ENR_BKPEN;
	// remember reset reason
	resetFlags_ = RCC->CSR;
	// clear reset flags
	RCC->CSR |= RCC_CSR_RMVF;

	if (BKP->DR1 != magicKey_)
	{
		// disable backup domain write protection
		PWR->CR |= PWR_CR_DBP;

		// reset Backup Domain
		RCC->BDCR |= RCC_BDCR_BDRST;
		RCC->BDCR &= ~RCC_BDCR_BDRST;

		RCC->BDCR &= ~(RCC_BDCR_LSEON | RCC_BDCR_LSEBYP);

		if (use_lse)
		{
			// enable LSE
			RCC->BDCR |= RCC_BDCR_LSEON;
			// wait till LSE is ready
			while (!(RCC->BDCR & RCC_BDCR_LSERDY)) ;
			// select LSE as RTC clock source
			RCC->BDCR |= RCC_BDCR_RTCSEL_LSE;
		}
		else
		{
			// enable LSI
			RCC->CSR |= RCC_CSR_LSION;
			// wait till LSI is ready
			while (!(RCC->CSR & RCC_CSR_LSIRDY)) ;
			// select LSI as RTC clock source
			RCC->BDCR |= RCC_BDCR_RTCSEL_LSI;
		}

		// enable RTC clock
		RCC->BDCR |= RCC_BDCR_RTCEN;

		// wait for RTC registers synchronization
		WaitSync();
		WaitReady();

		// set RTC prescaler: set RTC period to 1sec
		RTC->CRL |= RTC_CRL_CNF;	// enter config mode
		RTC->PRLH = 0;
		RTC->PRLL = 32767;
		RTC->CRL &= ~RTC_CRL_CNF;	// exit config mode

//		wait_ready();
		BKP->DR1 = magicKey_;

		// enable backup domain write protection
		PWR->CR &= ~PWR_CR_DBP;

		WriteTime(1430438400); //  01 MAY 2015 00:00:00
	}
	else
	{
		WaitSync();
	}

	// enable the RTC second interrupt
//		RTC->CRH |= RTC_CRH_SECIE;
//		WaitReady();
}

template<bool use_lse>
bool RtcModule<use_lse>::WriteTime(uint32_t value)
{
//	WaitReady();
	PWR->CR |= PWR_CR_DBP;
	RTC->CRL |= RTC_CRL_CNF;	// enter config mode
	RTC->CNTH = value >> 16;
	RTC->CNTL = value;
	RTC->CRL &= ~RTC_CRL_CNF;	// exit config mode
	WaitReady();
	PWR->CR &= ~PWR_CR_DBP;
	return true;
}

template<bool use_lse>
uint32_t RtcModule<use_lse>::ReadTime()
{
	uint32_t ret = ReadCounter();
	for (;;)
	{
		uint32_t ret1 = ReadCounter();
		if (ret1 == ret)
			return ret;
		ret = ret1;
	}
}

template<bool use_lse>
uint8_t RtcModule<use_lse>::GetCorrection()
{
	return BKP->RTCCR & 0x7F;
}

template<bool use_lse>
void RtcModule<use_lse>::SetCorrection(uint8_t value)
{
	PWR->CR |= PWR_CR_DBP;
	BKP->RTCCR = (BKP->RTCCR & ~0x7F) | (value & 0x7F);
	PWR->CR &= ~PWR_CR_DBP;
}

#endif // STM32TPL_RTC_STM32F1XX_H_INCLUDED
