

================================================================
== Vitis HLS Report for 'matprod_Pipeline_VITIS_LOOP_28_5'
================================================================
* Date:           Tue Apr  2 20:24:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        first_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  12.584 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_5  |        ?|        ?|         8|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    158|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     355|    354|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     80|    -|
|Register         |        -|    -|     243|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     598|    624|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U9  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  219|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U10  |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|  135|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  355|  354|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_126_p2     |         +|   0|  0|  38|          31|           1|
    |add_ln29_1_fu_154_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln29_2_fu_149_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln29_fu_139_p2     |         +|   0|  0|  17|          10|          10|
    |icmp_ln28_fu_121_p2    |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln30_fu_164_p2    |      icmp|   0|  0|  17|          31|           1|
    |select_ln30_fu_185_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 158|         126|          98|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  17|          4|    1|          4|
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_sig_allocacmp_regc_load  |   9|          2|   32|         64|
    |k_fu_42                     |   9|          2|   31|         62|
    |phi_mul_fu_38               |   9|          2|   10|         20|
    |regc_o                      |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  80|         18|  109|        220|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln28_reg_231                 |   1|   0|    1|          0|
    |icmp_ln30_reg_245                 |   1|   0|    1|          0|
    |k_fu_42                           |  31|   0|   31|          0|
    |m1_buffer_load_reg_250            |  32|   0|   32|          0|
    |m2_buffer_load_reg_255            |  32|   0|   32|          0|
    |mul_reg_260                       |  32|   0|   32|          0|
    |mul_reg_260_pp0_iter2_reg         |  32|   0|   32|          0|
    |phi_mul_fu_38                     |  10|   0|   10|          0|
    |icmp_ln30_reg_245                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 243|  32|  180|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_28_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_28_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_28_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_28_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_28_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_28_5|  return value|
|N2                  |   in|   32|     ap_none|                                N2|        scalar|
|mul_ln26_1          |   in|   10|     ap_none|                        mul_ln26_1|        scalar|
|m1_buffer_address0  |  out|   10|   ap_memory|                         m1_buffer|         array|
|m1_buffer_ce0       |  out|    1|   ap_memory|                         m1_buffer|         array|
|m1_buffer_q0        |   in|   32|   ap_memory|                         m1_buffer|         array|
|trunc_ln2           |   in|   10|     ap_none|                         trunc_ln2|        scalar|
|trunc_ln3           |   in|   10|     ap_none|                         trunc_ln3|        scalar|
|m2_buffer_address0  |  out|   10|   ap_memory|                         m2_buffer|         array|
|m2_buffer_ce0       |  out|    1|   ap_memory|                         m2_buffer|         array|
|m2_buffer_q0        |   in|   32|   ap_memory|                         m2_buffer|         array|
|regc_i              |   in|   32|     ap_ovld|                              regc|       pointer|
|regc_o              |  out|   32|     ap_ovld|                              regc|       pointer|
|regc_o_ap_vld       |  out|    1|     ap_ovld|                              regc|       pointer|
+--------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 3, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 11 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 12 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln3_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln3"   --->   Operation 13 'read' 'trunc_ln3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln2"   --->   Operation 14 'read' 'trunc_ln2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mul_ln26_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln26_1"   --->   Operation 15 'read' 'mul_ln26_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%N2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N2"   --->   Operation 16 'read' 'N2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln0 = store i31 0, i31 %k"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln0 = store i10 0, i10 %phi_mul"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body31"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.37>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%k_1 = load i31 %k"   --->   Operation 20 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%k_cast = zext i31 %k_1"   --->   Operation 21 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.43ns)   --->   "%icmp_ln28 = icmp_slt  i32 %k_cast, i32 %N2_read" [first_accel/matprod.cpp:28]   --->   Operation 23 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.66ns)   --->   "%add_ln28 = add i31 %k_1, i31 1" [first_accel/matprod.cpp:28]   --->   Operation 24 'add' 'add_ln28' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc50.loopexit.exitStub, void %for.body31.split_ifconv" [first_accel/matprod.cpp:28]   --->   Operation 25 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%phi_mul_load = load i10 %phi_mul" [first_accel/matprod.cpp:29]   --->   Operation 26 'load' 'phi_mul_load' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i31 %k_1"   --->   Operation 27 'trunc' 'empty' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.12ns)   --->   "%add_ln29 = add i10 %empty, i10 %mul_ln26_1_read" [first_accel/matprod.cpp:29]   --->   Operation 28 'add' 'add_ln29' <Predicate = (icmp_ln28)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i10 %add_ln29" [first_accel/matprod.cpp:29]   --->   Operation 29 'zext' 'zext_ln29' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%m1_buffer_addr = getelementptr i32 %m1_buffer, i32 0, i32 %zext_ln29" [first_accel/matprod.cpp:29]   --->   Operation 30 'getelementptr' 'm1_buffer_addr' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (3.25ns)   --->   "%m1_buffer_load = load i10 %m1_buffer_addr" [first_accel/matprod.cpp:29]   --->   Operation 31 'load' 'm1_buffer_load' <Predicate = (icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 32 [1/1] (2.12ns)   --->   "%add_ln29_2 = add i10 %phi_mul_load, i10 %trunc_ln2_read" [first_accel/matprod.cpp:29]   --->   Operation 32 'add' 'add_ln29_2' <Predicate = (icmp_ln28)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.12ns)   --->   "%add_ln29_1 = add i10 %phi_mul_load, i10 %trunc_ln3_read" [first_accel/matprod.cpp:29]   --->   Operation 33 'add' 'add_ln29_1' <Predicate = (icmp_ln28)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i10 %add_ln29_1" [first_accel/matprod.cpp:29]   --->   Operation 34 'zext' 'zext_ln29_1' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%m2_buffer_addr = getelementptr i32 %m2_buffer, i32 0, i32 %zext_ln29_1" [first_accel/matprod.cpp:29]   --->   Operation 35 'getelementptr' 'm2_buffer_addr' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%m2_buffer_load = load i10 %m2_buffer_addr" [first_accel/matprod.cpp:29]   --->   Operation 36 'load' 'm2_buffer_load' <Predicate = (icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 37 [1/1] (2.43ns)   --->   "%icmp_ln30 = icmp_eq  i31 %k_1, i31 0" [first_accel/matprod.cpp:30]   --->   Operation 37 'icmp' 'icmp_ln30' <Predicate = (icmp_ln28)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.61ns)   --->   "%store_ln28 = store i31 %add_ln28, i31 %k" [first_accel/matprod.cpp:28]   --->   Operation 38 'store' 'store_ln28' <Predicate = (icmp_ln28)> <Delay = 1.61>
ST_2 : Operation 39 [1/1] (1.61ns)   --->   "%store_ln28 = store i10 %add_ln29_2, i10 %phi_mul" [first_accel/matprod.cpp:28]   --->   Operation 39 'store' 'store_ln28' <Predicate = (icmp_ln28)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%m1_buffer_load = load i10 %m1_buffer_addr" [first_accel/matprod.cpp:29]   --->   Operation 40 'load' 'm1_buffer_load' <Predicate = (icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 41 [1/2] (3.25ns)   --->   "%m2_buffer_load = load i10 %m2_buffer_addr" [first_accel/matprod.cpp:29]   --->   Operation 41 'load' 'm2_buffer_load' <Predicate = (icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 12.5>
ST_4 : Operation 42 [2/2] (12.5ns)   --->   "%mul = fmul i32 %m1_buffer_load, i32 %m2_buffer_load" [first_accel/matprod.cpp:29]   --->   Operation 42 'fmul' 'mul' <Predicate = (icmp_ln28)> <Delay = 12.5> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 12.5>
ST_5 : Operation 43 [1/2] (12.5ns)   --->   "%mul = fmul i32 %m1_buffer_load, i32 %m2_buffer_load" [first_accel/matprod.cpp:29]   --->   Operation 43 'fmul' 'mul' <Predicate = true> <Delay = 12.5> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.3>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%regc_load = load i32 %regc" [first_accel/matprod.cpp:31]   --->   Operation 44 'load' 'regc_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 45 [4/4] (10.3ns)   --->   "%add = fadd i32 %regc_load, i32 %mul" [first_accel/matprod.cpp:31]   --->   Operation 45 'fadd' 'add' <Predicate = (!icmp_ln30)> <Delay = 10.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 10.3>
ST_7 : Operation 46 [3/4] (10.3ns)   --->   "%add = fadd i32 %regc_load, i32 %mul" [first_accel/matprod.cpp:31]   --->   Operation 46 'fadd' 'add' <Predicate = (!icmp_ln30)> <Delay = 10.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.3>
ST_8 : Operation 47 [2/4] (10.3ns)   --->   "%add = fadd i32 %regc_load, i32 %mul" [first_accel/matprod.cpp:31]   --->   Operation 47 'fadd' 'add' <Predicate = (!icmp_ln30)> <Delay = 10.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 11.1>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [first_accel/matprod.cpp:28]   --->   Operation 48 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/4] (10.3ns)   --->   "%add = fadd i32 %regc_load, i32 %mul" [first_accel/matprod.cpp:31]   --->   Operation 49 'fadd' 'add' <Predicate = (!icmp_ln30)> <Delay = 10.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 50 [1/1] (0.79ns)   --->   "%select_ln30 = select i1 %icmp_ln30, i32 %mul, i32 %add" [first_accel/matprod.cpp:30]   --->   Operation 50 'select' 'select_ln30' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %select_ln30, i32 %regc" [first_accel/matprod.cpp:30]   --->   Operation 51 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.body31" [first_accel/matprod.cpp:28]   --->   Operation 52 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ N2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln26_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m1_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ trunc_ln2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m2_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ regc]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul           (alloca       ) [ 0110000000]
k                 (alloca       ) [ 0110000000]
trunc_ln3_read    (read         ) [ 0010000000]
trunc_ln2_read    (read         ) [ 0010000000]
mul_ln26_1_read   (read         ) [ 0010000000]
N2_read           (read         ) [ 0010000000]
store_ln0         (store        ) [ 0000000000]
store_ln0         (store        ) [ 0000000000]
br_ln0            (br           ) [ 0000000000]
k_1               (load         ) [ 0000000000]
k_cast            (zext         ) [ 0000000000]
specpipeline_ln0  (specpipeline ) [ 0000000000]
icmp_ln28         (icmp         ) [ 0111111000]
add_ln28          (add          ) [ 0000000000]
br_ln28           (br           ) [ 0000000000]
phi_mul_load      (load         ) [ 0000000000]
empty             (trunc        ) [ 0000000000]
add_ln29          (add          ) [ 0000000000]
zext_ln29         (zext         ) [ 0000000000]
m1_buffer_addr    (getelementptr) [ 0001000000]
add_ln29_2        (add          ) [ 0000000000]
add_ln29_1        (add          ) [ 0000000000]
zext_ln29_1       (zext         ) [ 0000000000]
m2_buffer_addr    (getelementptr) [ 0001000000]
icmp_ln30         (icmp         ) [ 0111111111]
store_ln28        (store        ) [ 0000000000]
store_ln28        (store        ) [ 0000000000]
m1_buffer_load    (load         ) [ 0110110000]
m2_buffer_load    (load         ) [ 0110110000]
mul               (fmul         ) [ 0111001111]
regc_load         (load         ) [ 0111000111]
specloopname_ln28 (specloopname ) [ 0000000000]
add               (fadd         ) [ 0000000000]
select_ln30       (select       ) [ 0000000000]
store_ln30        (store        ) [ 0000000000]
br_ln28           (br           ) [ 0000000000]
ret_ln0           (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="N2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln26_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln26_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m1_buffer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m1_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trunc_ln3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m2_buffer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="regc">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regc"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="phi_mul_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="k_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="trunc_ln3_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="10" slack="0"/>
<pin id="48" dir="0" index="1" bw="10" slack="0"/>
<pin id="49" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln3_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="trunc_ln2_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="10" slack="0"/>
<pin id="54" dir="0" index="1" bw="10" slack="0"/>
<pin id="55" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln2_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="mul_ln26_1_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="10" slack="0"/>
<pin id="60" dir="0" index="1" bw="10" slack="0"/>
<pin id="61" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln26_1_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="N2_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N2_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="m1_buffer_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="10" slack="0"/>
<pin id="74" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m1_buffer_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="10" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_buffer_load/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="m2_buffer_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="10" slack="0"/>
<pin id="87" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_buffer_addr/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m2_buffer_load/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="1"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/6 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="0" index="1" bw="32" slack="1"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln0_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="31" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln0_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="10" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="k_1_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="31" slack="1"/>
<pin id="116" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="k_cast_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="31" slack="0"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln28_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="1"/>
<pin id="124" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln28_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="31" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="phi_mul_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="1"/>
<pin id="134" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="empty_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="31" slack="0"/>
<pin id="137" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln29_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="0"/>
<pin id="141" dir="0" index="1" bw="10" slack="1"/>
<pin id="142" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln29_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln29_2_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="10" slack="1"/>
<pin id="152" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln29_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="10" slack="1"/>
<pin id="157" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln29_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln30_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="31" slack="0"/>
<pin id="166" dir="0" index="1" bw="31" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln28_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="31" slack="0"/>
<pin id="172" dir="0" index="1" bw="31" slack="1"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln28_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="0"/>
<pin id="177" dir="0" index="1" bw="10" slack="1"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="regc_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regc_load/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="select_ln30_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="7"/>
<pin id="187" dir="0" index="1" bw="32" slack="4"/>
<pin id="188" dir="0" index="2" bw="32" slack="0"/>
<pin id="189" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/9 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln30_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/9 "/>
</bind>
</comp>

<comp id="197" class="1005" name="phi_mul_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="204" class="1005" name="k_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="31" slack="0"/>
<pin id="206" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="211" class="1005" name="trunc_ln3_read_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="1"/>
<pin id="213" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3_read "/>
</bind>
</comp>

<comp id="216" class="1005" name="trunc_ln2_read_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="1"/>
<pin id="218" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2_read "/>
</bind>
</comp>

<comp id="221" class="1005" name="mul_ln26_1_read_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="1"/>
<pin id="223" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26_1_read "/>
</bind>
</comp>

<comp id="226" class="1005" name="N2_read_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N2_read "/>
</bind>
</comp>

<comp id="231" class="1005" name="icmp_ln28_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="235" class="1005" name="m1_buffer_addr_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="1"/>
<pin id="237" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m1_buffer_addr "/>
</bind>
</comp>

<comp id="240" class="1005" name="m2_buffer_addr_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="1"/>
<pin id="242" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m2_buffer_addr "/>
</bind>
</comp>

<comp id="245" class="1005" name="icmp_ln30_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="4"/>
<pin id="247" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="250" class="1005" name="m1_buffer_load_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m1_buffer_load "/>
</bind>
</comp>

<comp id="255" class="1005" name="m2_buffer_load_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m2_buffer_load "/>
</bind>
</comp>

<comp id="260" class="1005" name="mul_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="266" class="1005" name="regc_load_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="regc_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="114" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="114" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="114" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="139" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="153"><net_src comp="132" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="132" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="168"><net_src comp="114" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="126" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="149" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="190"><net_src comp="96" pin="2"/><net_sink comp="185" pin=2"/></net>

<net id="195"><net_src comp="185" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="12" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="38" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="207"><net_src comp="42" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="214"><net_src comp="46" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="219"><net_src comp="52" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="224"><net_src comp="58" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="229"><net_src comp="64" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="234"><net_src comp="121" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="70" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="243"><net_src comp="83" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="248"><net_src comp="164" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="253"><net_src comp="77" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="258"><net_src comp="90" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="263"><net_src comp="100" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="269"><net_src comp="180" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="96" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: regc | {9 }
 - Input state : 
	Port: matprod_Pipeline_VITIS_LOOP_28_5 : N2 | {1 }
	Port: matprod_Pipeline_VITIS_LOOP_28_5 : mul_ln26_1 | {1 }
	Port: matprod_Pipeline_VITIS_LOOP_28_5 : m1_buffer | {2 3 }
	Port: matprod_Pipeline_VITIS_LOOP_28_5 : trunc_ln2 | {1 }
	Port: matprod_Pipeline_VITIS_LOOP_28_5 : trunc_ln3 | {1 }
	Port: matprod_Pipeline_VITIS_LOOP_28_5 : m2_buffer | {2 3 }
	Port: matprod_Pipeline_VITIS_LOOP_28_5 : regc | {6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		k_cast : 1
		icmp_ln28 : 2
		add_ln28 : 1
		br_ln28 : 3
		empty : 1
		add_ln29 : 2
		zext_ln29 : 3
		m1_buffer_addr : 4
		m1_buffer_load : 5
		add_ln29_2 : 1
		add_ln29_1 : 1
		zext_ln29_1 : 2
		m2_buffer_addr : 3
		m2_buffer_load : 4
		icmp_ln30 : 1
		store_ln28 : 2
		store_ln28 : 2
	State 3
	State 4
	State 5
	State 6
		add : 1
	State 7
	State 8
	State 9
		select_ln30 : 1
		store_ln30 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_96         |    2    |   227   |   219   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_100         |    3    |   128   |   135   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln28_fu_126      |    0    |    0    |    38   |
|    add   |       add_ln29_fu_139      |    0    |    0    |    17   |
|          |      add_ln29_2_fu_149     |    0    |    0    |    17   |
|          |      add_ln29_1_fu_154     |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln28_fu_121      |    0    |    0    |    18   |
|          |      icmp_ln30_fu_164      |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|  select  |     select_ln30_fu_185     |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |  trunc_ln3_read_read_fu_46 |    0    |    0    |    0    |
|   read   |  trunc_ln2_read_read_fu_52 |    0    |    0    |    0    |
|          | mul_ln26_1_read_read_fu_58 |    0    |    0    |    0    |
|          |     N2_read_read_fu_64     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        k_cast_fu_117       |    0    |    0    |    0    |
|   zext   |      zext_ln29_fu_144      |    0    |    0    |    0    |
|          |     zext_ln29_1_fu_159     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |        empty_fu_135        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |   355   |   510   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    N2_read_reg_226    |   32   |
|   icmp_ln28_reg_231   |    1   |
|   icmp_ln30_reg_245   |    1   |
|       k_reg_204       |   31   |
| m1_buffer_addr_reg_235|   10   |
| m1_buffer_load_reg_250|   32   |
| m2_buffer_addr_reg_240|   10   |
| m2_buffer_load_reg_255|   32   |
|mul_ln26_1_read_reg_221|   10   |
|      mul_reg_260      |   32   |
|    phi_mul_reg_197    |   10   |
|   regc_load_reg_266   |   32   |
| trunc_ln2_read_reg_216|   10   |
| trunc_ln3_read_reg_211|   10   |
+-----------------------+--------+
|         Total         |   253  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_90 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_96    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   104  ||   4.83  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   510  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   253  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |   608  |   537  |
+-----------+--------+--------+--------+--------+
