
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Wed Dec  3 03:44:35 2025

Design Information
------------------

Command line:   map -pdc C:/Users/ekendrick/Documents/GitHub/e155-project/e155_p
     roject_fpga/pins.pdc -i e155_project_fpga_impl_1_syn.udb -o
     e155_project_fpga_impl_1_map.udb -mp e155_project_fpga_impl_1.mrp -hierrpt
     -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_
     fpga/promote.xml

Design Summary
--------------

   Number of slice registers: 105 out of  5280 (2%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           165 out of  5280 (3%)
      Number of logic LUT4s:              67
      Number of inserted feedthru LUT4s:  20
      Number of replicated LUT4s:          2
      Number of ripple logic:             38 (76 LUT4s)
   Number of IO sites used:   1 out of 39 (3%)
      Number of IO sites used for general PIO: 1
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 1 out of 36 (3%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 1 out of 39 (3%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk: 74 loads, 41 rising, 33 falling (Driver: Pin
     hf_osc.osc_inst/CLKHF)
   Number of Clock Enables:  3
      Net VCC_net: 1 loads, 0 SLICEs
      Net to_light_c: 1 loads, 1 SLICEs
      Net led_shifter1.single_led.n691: 26 loads, 26 SLICEs
   Number of LSRs:  6
      Net led_shifter1.inc_num: 1 loads, 1 SLICEs
      Net led_shifter1.n3: 1 loads, 1 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net led_shifter1.single_led.state[3]: 1 loads, 1 SLICEs
      Net led_shifter1.single_led.n611: 26 loads, 26 SLICEs
      Net led_shifter1.single_led.n119: 13 loads, 13 SLICEs
      Net led_shifter1.single_led.n115: 13 loads, 13 SLICEs
   Top 10 highest fanout non-clock nets:
      Net led_shifter1.single_led.n611: 27 loads
      Net led_shifter1.single_led.n691: 27 loads
      Net led_shifter1.single_led.state[1]: 18 loads
      Net led_shifter1.single_led.state[0]: 17 loads
      Net led_shifter1.single_led.state[2]: 16 loads
      Net led_shifter1.single_led.n115: 13 loads
      Net led_shifter1.single_led.n119: 13 loads
      Net led_shifter1.single_led.state[3]: 13 loads
      Net led_shifter1.state[0]: 7 loads
      Net led_shifter1.state[1]: 7 loads





   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| to_light            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block led_shifter1/single_led/i7_1_lut was optimized away.
Block hf_osc.vlo_inst was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc.osc_inst
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     clk
  DIV Setting:                                  01





                                    Page 2





ASIC Components
---------------

Instance Name: hf_osc.osc_inst
         Type: HFOSC

Constraint Summary
------------------

   Total number of constraints: 2
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 68 MB
Checksum -- map: 252bc5fac71aedb6e0465aaa8c86fddce7d54769









































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
