Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jan  8 16:55:15 2019
| Host         : DESKTOP-5PUP7CD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 72 register/latch pins with no clock driven by root clock pin: div/counter_reg[13]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   7996.712        0.000                      0                   57        0.181        0.000                      0                   57        3.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)           Period(ns)      Frequency(MHz)
-----        ------------           ----------      --------------
sys_clk_pin  {0.000 4.000}          8000.000        0.125           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin      7996.712        0.000                      0                   57        0.181        0.000                      0                   57        3.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack     7996.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7996.712ns  (required time - arrival time)
  Source:                 div/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            div/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8000.000ns  (sys_clk_pin rise@8000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.973ns (28.946%)  route 2.388ns (71.054%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.271ns = ( 8005.271 - 8000.000 ) 
    Source Clock Delay      (SCD):    5.754ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.656     5.754    div/dClk
    SLICE_X50Y46         FDRE                                         r  div/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.518     6.272 r  div/counter_reg[13]/Q
                         net (fo=1, routed)           0.577     6.848    div/dClkD
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.949 r  div/dClkD_BUFG_inst/O
                         net (fo=74, routed)          1.812     8.761    div/dClkD_BUFG
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.354     9.115 r  div/counter_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.115    div/counter_reg[13]_i_1_n_6
    SLICE_X50Y46         FDRE                                         r  div/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404  8001.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293  8003.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8003.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.482  8005.271    div/dClk
    SLICE_X50Y46         FDRE                                         r  div/counter_reg[13]/C
                         clock pessimism              0.483  8005.753    
                         clock uncertainty           -0.035  8005.718    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.109  8005.827    div/counter_reg[13]
  -------------------------------------------------------------------
                         required time                       8005.827    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                               7996.712    

Slack (MET) :             7996.831ns  (required time - arrival time)
  Source:                 myxadc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            myxadc/U0/DEN
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8000.000ns  (sys_clk_pin rise@8000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.527ns (66.789%)  route 0.759ns (33.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 8005.491 - 8000.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.893     5.991    myxadc/dclk_in
    XADC_X0Y0            XADC                                         r  myxadc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     7.518 r  myxadc/U0/EOC
                         net (fo=1, routed)           0.759     8.277    myxadc/den_in
    XADC_X0Y0            XADC                                         r  myxadc/U0/DEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404  8001.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293  8003.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8003.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.702  8005.490    myxadc/dclk_in
    XADC_X0Y0            XADC                                         r  myxadc/U0/DCLK
                         clock pessimism              0.500  8005.991    
                         clock uncertainty           -0.035  8005.956    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848  8005.107    myxadc/U0
  -------------------------------------------------------------------
                         required time                       8005.108    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                               7996.831    

Slack (MET) :             7996.943ns  (required time - arrival time)
  Source:                 pwm_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8000.000ns  (sys_clk_pin rise@8000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.839ns (30.031%)  route 1.955ns (69.969%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 8005.493 - 8000.000 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.896     5.994    clk_IBUF_BUFG
    SLICE_X80Y127        FDRE                                         r  pwm_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y127        FDRE (Prop_fdre_C_Q)         0.419     6.413 f  pwm_count_reg[4]/Q
                         net (fo=7, routed)           0.982     7.395    pwm_count_reg__0[4]
    SLICE_X81Y126        LUT6 (Prop_lut6_I0_O)        0.296     7.691 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.264     7.955    pwm_duty0[7]_i_2_n_0
    SLICE_X81Y126        LUT3 (Prop_lut3_I1_O)        0.124     8.079 r  pwm_duty0[7]_i_1/O
                         net (fo=8, routed)           0.708     8.788    pwm_duty0[7]_i_1_n_0
    SLICE_X81Y126        FDRE                                         r  pwm_duty0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404  8001.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293  8003.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8003.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.704  8005.492    clk_IBUF_BUFG
    SLICE_X81Y126        FDRE                                         r  pwm_duty0_reg[4]/C
                         clock pessimism              0.478  8005.971    
                         clock uncertainty           -0.035  8005.936    
    SLICE_X81Y126        FDRE (Setup_fdre_C_CE)      -0.205  8005.730    pwm_duty0_reg[4]
  -------------------------------------------------------------------
                         required time                       8005.730    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                               7996.943    

Slack (MET) :             7996.943ns  (required time - arrival time)
  Source:                 pwm_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8000.000ns  (sys_clk_pin rise@8000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.839ns (30.031%)  route 1.955ns (69.969%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 8005.493 - 8000.000 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.896     5.994    clk_IBUF_BUFG
    SLICE_X80Y127        FDRE                                         r  pwm_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y127        FDRE (Prop_fdre_C_Q)         0.419     6.413 f  pwm_count_reg[4]/Q
                         net (fo=7, routed)           0.982     7.395    pwm_count_reg__0[4]
    SLICE_X81Y126        LUT6 (Prop_lut6_I0_O)        0.296     7.691 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.264     7.955    pwm_duty0[7]_i_2_n_0
    SLICE_X81Y126        LUT3 (Prop_lut3_I1_O)        0.124     8.079 r  pwm_duty0[7]_i_1/O
                         net (fo=8, routed)           0.708     8.788    pwm_duty0[7]_i_1_n_0
    SLICE_X81Y126        FDRE                                         r  pwm_duty0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404  8001.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293  8003.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8003.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.704  8005.492    clk_IBUF_BUFG
    SLICE_X81Y126        FDRE                                         r  pwm_duty0_reg[5]/C
                         clock pessimism              0.478  8005.971    
                         clock uncertainty           -0.035  8005.936    
    SLICE_X81Y126        FDRE (Setup_fdre_C_CE)      -0.205  8005.730    pwm_duty0_reg[5]
  -------------------------------------------------------------------
                         required time                       8005.730    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                               7996.943    

Slack (MET) :             7996.943ns  (required time - arrival time)
  Source:                 pwm_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8000.000ns  (sys_clk_pin rise@8000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.839ns (30.031%)  route 1.955ns (69.969%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 8005.493 - 8000.000 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.896     5.994    clk_IBUF_BUFG
    SLICE_X80Y127        FDRE                                         r  pwm_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y127        FDRE (Prop_fdre_C_Q)         0.419     6.413 f  pwm_count_reg[4]/Q
                         net (fo=7, routed)           0.982     7.395    pwm_count_reg__0[4]
    SLICE_X81Y126        LUT6 (Prop_lut6_I0_O)        0.296     7.691 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.264     7.955    pwm_duty0[7]_i_2_n_0
    SLICE_X81Y126        LUT3 (Prop_lut3_I1_O)        0.124     8.079 r  pwm_duty0[7]_i_1/O
                         net (fo=8, routed)           0.708     8.788    pwm_duty0[7]_i_1_n_0
    SLICE_X81Y126        FDRE                                         r  pwm_duty0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404  8001.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293  8003.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8003.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.704  8005.492    clk_IBUF_BUFG
    SLICE_X81Y126        FDRE                                         r  pwm_duty0_reg[6]/C
                         clock pessimism              0.478  8005.971    
                         clock uncertainty           -0.035  8005.936    
    SLICE_X81Y126        FDRE (Setup_fdre_C_CE)      -0.205  8005.730    pwm_duty0_reg[6]
  -------------------------------------------------------------------
                         required time                       8005.730    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                               7996.943    

Slack (MET) :             7996.943ns  (required time - arrival time)
  Source:                 pwm_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8000.000ns  (sys_clk_pin rise@8000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.839ns (30.031%)  route 1.955ns (69.969%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 8005.493 - 8000.000 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.896     5.994    clk_IBUF_BUFG
    SLICE_X80Y127        FDRE                                         r  pwm_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y127        FDRE (Prop_fdre_C_Q)         0.419     6.413 f  pwm_count_reg[4]/Q
                         net (fo=7, routed)           0.982     7.395    pwm_count_reg__0[4]
    SLICE_X81Y126        LUT6 (Prop_lut6_I0_O)        0.296     7.691 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.264     7.955    pwm_duty0[7]_i_2_n_0
    SLICE_X81Y126        LUT3 (Prop_lut3_I1_O)        0.124     8.079 r  pwm_duty0[7]_i_1/O
                         net (fo=8, routed)           0.708     8.788    pwm_duty0[7]_i_1_n_0
    SLICE_X81Y126        FDRE                                         r  pwm_duty0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404  8001.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293  8003.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8003.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.704  8005.492    clk_IBUF_BUFG
    SLICE_X81Y126        FDRE                                         r  pwm_duty0_reg[7]/C
                         clock pessimism              0.478  8005.971    
                         clock uncertainty           -0.035  8005.936    
    SLICE_X81Y126        FDRE (Setup_fdre_C_CE)      -0.205  8005.730    pwm_duty0_reg[7]
  -------------------------------------------------------------------
                         required time                       8005.730    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                               7996.943    

Slack (MET) :             7997.132ns  (required time - arrival time)
  Source:                 pwm_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8000.000ns  (sys_clk_pin rise@8000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.839ns (32.213%)  route 1.766ns (67.787%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 8005.493 - 8000.000 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.896     5.994    clk_IBUF_BUFG
    SLICE_X80Y127        FDRE                                         r  pwm_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y127        FDRE (Prop_fdre_C_Q)         0.419     6.413 f  pwm_count_reg[4]/Q
                         net (fo=7, routed)           0.982     7.395    pwm_count_reg__0[4]
    SLICE_X81Y126        LUT6 (Prop_lut6_I0_O)        0.296     7.691 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.264     7.955    pwm_duty0[7]_i_2_n_0
    SLICE_X81Y126        LUT3 (Prop_lut3_I1_O)        0.124     8.079 r  pwm_duty0[7]_i_1/O
                         net (fo=8, routed)           0.519     8.598    pwm_duty0[7]_i_1_n_0
    SLICE_X80Y126        FDRE                                         r  pwm_duty0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404  8001.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293  8003.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8003.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.704  8005.492    clk_IBUF_BUFG
    SLICE_X80Y126        FDRE                                         r  pwm_duty0_reg[0]/C
                         clock pessimism              0.478  8005.971    
                         clock uncertainty           -0.035  8005.936    
    SLICE_X80Y126        FDRE (Setup_fdre_C_CE)      -0.205  8005.730    pwm_duty0_reg[0]
  -------------------------------------------------------------------
                         required time                       8005.730    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                               7997.132    

Slack (MET) :             7997.132ns  (required time - arrival time)
  Source:                 pwm_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8000.000ns  (sys_clk_pin rise@8000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.839ns (32.213%)  route 1.766ns (67.787%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 8005.493 - 8000.000 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.896     5.994    clk_IBUF_BUFG
    SLICE_X80Y127        FDRE                                         r  pwm_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y127        FDRE (Prop_fdre_C_Q)         0.419     6.413 f  pwm_count_reg[4]/Q
                         net (fo=7, routed)           0.982     7.395    pwm_count_reg__0[4]
    SLICE_X81Y126        LUT6 (Prop_lut6_I0_O)        0.296     7.691 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.264     7.955    pwm_duty0[7]_i_2_n_0
    SLICE_X81Y126        LUT3 (Prop_lut3_I1_O)        0.124     8.079 r  pwm_duty0[7]_i_1/O
                         net (fo=8, routed)           0.519     8.598    pwm_duty0[7]_i_1_n_0
    SLICE_X80Y126        FDRE                                         r  pwm_duty0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404  8001.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293  8003.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8003.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.704  8005.492    clk_IBUF_BUFG
    SLICE_X80Y126        FDRE                                         r  pwm_duty0_reg[1]/C
                         clock pessimism              0.478  8005.971    
                         clock uncertainty           -0.035  8005.936    
    SLICE_X80Y126        FDRE (Setup_fdre_C_CE)      -0.205  8005.730    pwm_duty0_reg[1]
  -------------------------------------------------------------------
                         required time                       8005.730    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                               7997.132    

Slack (MET) :             7997.132ns  (required time - arrival time)
  Source:                 pwm_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8000.000ns  (sys_clk_pin rise@8000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.839ns (32.213%)  route 1.766ns (67.787%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 8005.493 - 8000.000 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.896     5.994    clk_IBUF_BUFG
    SLICE_X80Y127        FDRE                                         r  pwm_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y127        FDRE (Prop_fdre_C_Q)         0.419     6.413 f  pwm_count_reg[4]/Q
                         net (fo=7, routed)           0.982     7.395    pwm_count_reg__0[4]
    SLICE_X81Y126        LUT6 (Prop_lut6_I0_O)        0.296     7.691 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.264     7.955    pwm_duty0[7]_i_2_n_0
    SLICE_X81Y126        LUT3 (Prop_lut3_I1_O)        0.124     8.079 r  pwm_duty0[7]_i_1/O
                         net (fo=8, routed)           0.519     8.598    pwm_duty0[7]_i_1_n_0
    SLICE_X80Y126        FDRE                                         r  pwm_duty0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404  8001.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293  8003.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8003.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.704  8005.492    clk_IBUF_BUFG
    SLICE_X80Y126        FDRE                                         r  pwm_duty0_reg[2]/C
                         clock pessimism              0.478  8005.971    
                         clock uncertainty           -0.035  8005.936    
    SLICE_X80Y126        FDRE (Setup_fdre_C_CE)      -0.205  8005.730    pwm_duty0_reg[2]
  -------------------------------------------------------------------
                         required time                       8005.730    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                               7997.132    

Slack (MET) :             7997.132ns  (required time - arrival time)
  Source:                 pwm_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8000.000ns  (sys_clk_pin rise@8000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.839ns (32.213%)  route 1.766ns (67.787%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 8005.493 - 8000.000 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.896     5.994    clk_IBUF_BUFG
    SLICE_X80Y127        FDRE                                         r  pwm_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y127        FDRE (Prop_fdre_C_Q)         0.419     6.413 f  pwm_count_reg[4]/Q
                         net (fo=7, routed)           0.982     7.395    pwm_count_reg__0[4]
    SLICE_X81Y126        LUT6 (Prop_lut6_I0_O)        0.296     7.691 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.264     7.955    pwm_duty0[7]_i_2_n_0
    SLICE_X81Y126        LUT3 (Prop_lut3_I1_O)        0.124     8.079 r  pwm_duty0[7]_i_1/O
                         net (fo=8, routed)           0.519     8.598    pwm_duty0[7]_i_1_n_0
    SLICE_X80Y126        FDRE                                         r  pwm_duty0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404  8001.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293  8003.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8003.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.704  8005.492    clk_IBUF_BUFG
    SLICE_X80Y126        FDRE                                         r  pwm_duty0_reg[3]/C
                         clock pessimism              0.478  8005.971    
                         clock uncertainty           -0.035  8005.936    
    SLICE_X80Y126        FDRE (Setup_fdre_C_CE)      -0.205  8005.730    pwm_duty0_reg[3]
  -------------------------------------------------------------------
                         required time                       8005.730    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                               7997.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.652     1.762    clk_IBUF_BUFG
    SLICE_X81Y125        FDRE                                         r  data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.141     1.903 r  data0_reg[6]/Q
                         net (fo=8, routed)           0.124     2.028    data0[6]
    SLICE_X81Y126        FDRE                                         r  pwm_duty0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.923     2.290    clk_IBUF_BUFG
    SLICE_X81Y126        FDRE                                         r  pwm_duty0_reg[6]/C
                         clock pessimism             -0.513     1.776    
    SLICE_X81Y126        FDRE (Hold_fdre_C_D)         0.070     1.846    pwm_duty0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.841%)  route 0.136ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.652     1.762    clk_IBUF_BUFG
    SLICE_X81Y125        FDRE                                         r  data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.141     1.903 r  data0_reg[7]/Q
                         net (fo=8, routed)           0.136     2.040    data0[7]
    SLICE_X81Y126        FDRE                                         r  pwm_duty0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.923     2.290    clk_IBUF_BUFG
    SLICE_X81Y126        FDRE                                         r  pwm_duty0_reg[7]/C
                         clock pessimism             -0.513     1.776    
    SLICE_X81Y126        FDRE (Hold_fdre_C_D)         0.072     1.848    pwm_duty0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.168%)  route 0.146ns (50.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.652     1.762    clk_IBUF_BUFG
    SLICE_X80Y125        FDRE                                         r  data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.141     1.903 r  data0_reg[0]/Q
                         net (fo=7, routed)           0.146     2.049    data0[0]
    SLICE_X80Y126        FDRE                                         r  pwm_duty0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.923     2.290    clk_IBUF_BUFG
    SLICE_X80Y126        FDRE                                         r  pwm_duty0_reg[0]/C
                         clock pessimism             -0.513     1.776    
    SLICE_X80Y126        FDRE (Hold_fdre_C_D)         0.070     1.846    pwm_duty0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.699%)  route 0.149ns (51.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.652     1.762    clk_IBUF_BUFG
    SLICE_X81Y125        FDRE                                         r  data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.141     1.903 r  data0_reg[5]/Q
                         net (fo=6, routed)           0.149     2.052    data0[5]
    SLICE_X81Y126        FDRE                                         r  pwm_duty0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.923     2.290    clk_IBUF_BUFG
    SLICE_X81Y126        FDRE                                         r  pwm_duty0_reg[5]/C
                         clock pessimism             -0.513     1.776    
    SLICE_X81Y126        FDRE (Hold_fdre_C_D)         0.066     1.842    pwm_duty0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 data0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.530%)  route 0.191ns (57.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.652     1.762    clk_IBUF_BUFG
    SLICE_X80Y125        FDRE                                         r  data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.141     1.903 r  data0_reg[2]/Q
                         net (fo=7, routed)           0.191     2.094    data0[2]
    SLICE_X80Y126        FDRE                                         r  pwm_duty0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.923     2.290    clk_IBUF_BUFG
    SLICE_X80Y126        FDRE                                         r  pwm_duty0_reg[2]/C
                         clock pessimism             -0.513     1.776    
    SLICE_X80Y126        FDRE (Hold_fdre_C_D)         0.070     1.846    pwm_duty0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            div/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     1.668    div/dClk
    SLICE_X50Y45         FDRE                                         r  div/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.832 r  div/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.946    div/counter_reg_n_0_[10]
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.056 r  div/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.056    div/counter_reg[8]_i_1_n_5
    SLICE_X50Y45         FDRE                                         r  div/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.825     2.192    div/dClk
    SLICE_X50Y45         FDRE                                         r  div/counter_reg[10]/C
                         clock pessimism             -0.524     1.668    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.134     1.802    div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            div/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     1.668    div/dClk
    SLICE_X50Y44         FDRE                                         r  div/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.164     1.832 r  div/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.946    div/counter_reg_n_0_[6]
    SLICE_X50Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.056 r  div/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.056    div/counter_reg[4]_i_1_n_5
    SLICE_X50Y44         FDRE                                         r  div/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.825     2.192    div/dClk
    SLICE_X50Y44         FDRE                                         r  div/counter_reg[6]/C
                         clock pessimism             -0.524     1.668    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.134     1.802    div/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 _drdy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            _drdy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.689%)  route 0.211ns (56.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.653     1.763    clk_IBUF_BUFG
    SLICE_X82Y126        FDRE                                         r  _drdy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        FDRE (Prop_fdre_C_Q)         0.164     1.927 r  _drdy_reg[0]/Q
                         net (fo=2, routed)           0.211     2.139    _drdy[0]
    SLICE_X81Y124        FDRE                                         r  _drdy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.922     2.289    clk_IBUF_BUFG
    SLICE_X81Y124        FDRE                                         r  _drdy_reg[1]/C
                         clock pessimism             -0.494     1.794    
    SLICE_X81Y124        FDRE (Hold_fdre_C_D)         0.070     1.864    _drdy_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 pwm_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.190ns (49.251%)  route 0.196ns (50.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.655     1.765    clk_IBUF_BUFG
    SLICE_X80Y127        FDRE                                         r  pwm_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y127        FDRE (Prop_fdre_C_Q)         0.141     1.906 r  pwm_count_reg[3]/Q
                         net (fo=8, routed)           0.196     2.102    pwm_count_reg__0[3]
    SLICE_X80Y127        LUT5 (Prop_lut5_I3_O)        0.049     2.151 r  pwm_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.151    pwm_count[4]_i_1_n_0
    SLICE_X80Y127        FDRE                                         r  pwm_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.925     2.292    clk_IBUF_BUFG
    SLICE_X80Y127        FDRE                                         r  pwm_count_reg[4]/C
                         clock pessimism             -0.526     1.765    
    SLICE_X80Y127        FDRE (Hold_fdre_C_D)         0.107     1.872    pwm_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 pwm_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.099%)  route 0.185ns (49.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.655     1.765    clk_IBUF_BUFG
    SLICE_X80Y127        FDRE                                         r  pwm_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y127        FDRE (Prop_fdre_C_Q)         0.141     1.906 r  pwm_count_reg[5]/Q
                         net (fo=6, routed)           0.185     2.092    pwm_count_reg__0[5]
    SLICE_X80Y127        LUT6 (Prop_lut6_I5_O)        0.045     2.137 r  pwm_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.137    pwm_count[5]_i_1_n_0
    SLICE_X80Y127        FDRE                                         r  pwm_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.925     2.292    clk_IBUF_BUFG
    SLICE_X80Y127        FDRE                                         r  pwm_count_reg[5]/C
                         clock pessimism             -0.526     1.765    
    SLICE_X80Y127        FDRE (Hold_fdre_C_D)         0.092     1.857    pwm_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8000.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         8000.000    7996.000   XADC_X0Y0       myxadc/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         8000.000    7997.845   BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         8000.000    7999.000   SLICE_X82Y126   _drdy_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         8000.000    7999.000   SLICE_X81Y124   _drdy_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         8000.000    7999.000   SLICE_X80Y125   data0_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         8000.000    7999.000   SLICE_X80Y125   data0_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         8000.000    7999.000   SLICE_X80Y125   data0_reg[2]/C
Min Period        n/a     FDRE/C     n/a            1.000         8000.000    7999.000   SLICE_X80Y125   data0_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         8000.000    7999.000   SLICE_X81Y125   data0_reg[4]/C
Min Period        n/a     FDRE/C     n/a            1.000         8000.000    7999.000   SLICE_X81Y125   data0_reg[5]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         7996.000    7995.499   SLICE_X80Y127   pwm_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         7996.000    7995.499   SLICE_X80Y127   pwm_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         7996.000    7995.499   SLICE_X80Y127   pwm_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         7996.000    7995.499   SLICE_X80Y127   pwm_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         7996.000    7995.499   SLICE_X80Y127   pwm_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         7996.000    7995.499   SLICE_X80Y127   pwm_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         7996.000    7995.499   SLICE_X80Y129   pwm_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         7996.000    7995.499   SLICE_X80Y129   pwm_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         7996.000    7995.499   SLICE_X80Y129   pwm_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         7996.000    7995.499   SLICE_X80Y129   pwm_count_reg[7]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y126   _drdy_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y124   _drdy_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X80Y125   data0_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X80Y125   data0_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X80Y125   data0_reg[2]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X80Y125   data0_reg[3]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y125   data0_reg[4]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y125   data0_reg[5]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y125   data0_reg[6]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y125   data0_reg[7]/C



