- en: <samp class="SANS_Dogma_OT_Bold_B_11">GETTING STARTED WITH FPGA</samp><samp
    class="SANS_Dogma_OT_Bold_B-SC_11">S</samp>
  id: totrans-0
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: <samp class="SANS_Dogma_OT_Bold_B_11">FPGA 入门</samp><samp class="SANS_Dogma_OT_Bold_B-SC_11">S</samp>
- en: <samp class="SANS_Dogma_OT_Bold_B_11">Digital Circuit Design, Verilog, and VHDL
    for Beginners</samp>
  id: totrans-1
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Dogma_OT_Bold_B_11">数字电路设计、Verilog 和 VHDL 初学者指南</samp>
- en: <samp class="SANS_Futura_Std_Heavy_B_11">by</samp> <samp class="SANS_Futura_Std_Heavy_B_11">R</samp><samp
    class="SANS_Futura_Std_Heavy_B_11">ussell</samp> <samp class="SANS_Futura_Std_Heavy_B_11">M</samp><samp
    class="SANS_Futura_Std_Heavy_B_11">errick</samp>
  id: totrans-2
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Heavy_B_11">作者</samp> <samp class="SANS_Futura_Std_Heavy_B_11">R</samp><samp
    class="SANS_Futura_Std_Heavy_B_11">ussell</samp> <samp class="SANS_Futura_Std_Heavy_B_11">M</samp><samp
    class="SANS_Futura_Std_Heavy_B_11">errick</samp>
- en: '![Logo: no stratch press](../images/logo.png)'
  id: totrans-3
  prefs: []
  type: TYPE_IMG
  zh: '![Logo: no stratch press](../images/logo.png)'
- en: San Francisco
  id: totrans-4
  prefs: []
  type: TYPE_NORMAL
  zh: 美国，旧金山
