
*** Running vivado
    with args -log soc_axi_lite_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_axi_lite_top.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。
WARNING: Default location for XILINX_HLS not found: 

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source soc_axi_lite_top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 485.852 ; gain = 201.582
Command: synth_design -top soc_axi_lite_top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14784
INFO: [Synth 8-11241] undeclared symbol 'div_ready', assumed default net type 'wire' [C:/Users/Lenovo/Desktop/colab/axi/mips_core_with_sram_like/cpu_core/alu.v:118]
INFO: [Synth 8-11241] undeclared symbol 'cp0stallD', assumed default net type 'wire' [C:/Users/Lenovo/Desktop/colab/axi/mips_core_with_sram_like/cpu_core/hazard.v:124]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1371.754 ; gain = 410.727
---------------------------------------------------------------------------------
INFO: [Synth 8-256] done synthesizing module 'axi_ram' (0#1) [c:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/rtl/xilinx_ip/axi_ram/synth/axi_ram.vhd:95]
INFO: [Synth 8-6155] done synthesizing module 'axi_wrap_ram' (0#1) [C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/rtl/ram_wrap/axi_wrap_ram.v:37]
INFO: [Synth 8-6157] synthesizing module 'confreg' [C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/rtl/CONFREG/confreg.v:73]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'confreg' (0#1) [C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/rtl/CONFREG/confreg.v:73]
INFO: [Synth 8-6155] done synthesizing module 'soc_axi_lite_top' (0#1) [C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/rtl/soc_axi_lite_top.v:65]
WARNING: [Synth 8-6014] Unused sequential element temp_op1_reg was removed.  [C:/Users/Lenovo/Desktop/colab/axi/mips_core_with_sram_like/cpu_core/utils/div.v:80]
WARNING: [Synth 8-6014] Unused sequential element temp_op2_reg was removed.  [C:/Users/Lenovo/Desktop/colab/axi/mips_core_with_sram_like/cpu_core/utils/div.v:86]
WARNING: [Synth 8-3848] Net cp0_rdataE in module/entity datapath does not have driver. [C:/Users/Lenovo/Desktop/colab/axi/mips_core_with_sram_like/cpu_core/datapath.v:107]
WARNING: [Synth 8-6014] Unused sequential element pf_r2r_reg was removed.  [C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/rtl/ram_wrap/axi_wrap_ram.v:107]
WARNING: [Synth 8-6014] Unused sequential element pf_b2b_reg was removed.  [C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/rtl/ram_wrap/axi_wrap_ram.v:108]
WARNING: [Synth 8-6014] Unused sequential element buf_len_reg was removed.  [C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/rtl/CONFREG/confreg.v:192]
WARNING: [Synth 8-6014] Unused sequential element buf_size_reg was removed.  [C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/rtl/CONFREG/confreg.v:193]
WARNING: [Synth 8-7129] Port arlen[7] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[6] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[5] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[4] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[3] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arsize[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arsize[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arsize[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arburst[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arburst[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlock[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlock[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[3] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlen[7] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlen[6] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlen[5] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlen[4] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlen[3] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlen[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlen[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlen[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awsize[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awsize[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awsize[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awburst[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awburst[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlock[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlock[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awcache[3] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awcache[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awcache[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awcache[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wid[3] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wid[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wid[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wid[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[3] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[31] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[30] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[29] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[28] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[27] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[26] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[25] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[24] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[23] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[22] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[21] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[20] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[19] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[18] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[17] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[16] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[17] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[16] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:27 ; elapsed = 00:02:28 . Memory (MB): peak = 2799.961 ; gain = 1838.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:02:29 . Memory (MB): peak = 2799.961 ; gain = 1838.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:28 ; elapsed = 00:02:29 . Memory (MB): peak = 2799.961 ; gain = 1838.934
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.722 . Memory (MB): peak = 2799.961 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'pll.clk_pll'
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'pll.clk_pll'
Parsing XDC File [c:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2/axi_crossbar_1x2_in_context.xdc] for cell 'u_axi_crossbar_1x2'
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2/axi_crossbar_1x2_in_context.xdc] for cell 'u_axi_crossbar_1x2'
Parsing XDC File [c:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter/axi_clock_converter_in_context.xdc] for cell 'u_axi_clock_sync'
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter/axi_clock_converter_in_context.xdc] for cell 'u_axi_clock_sync'
Parsing XDC File [C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/run_vivado/soc_lite.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/run_vivado/soc_lite.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'pll.clk_pll/inst/plle2_adv_inst/CLKOUT1'. [C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/run_vivado/soc_lite.xdc:91]
WARNING: [Vivado 12-508] No pins matched 'pll.clk_pll/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/run_vivado/soc_lite.xdc:92]
Finished Parsing XDC File [C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/run_vivado/soc_lite.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/run_vivado/soc_lite.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/soc_axi_lite_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/run_vivado/soc_lite.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_axi_lite_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_axi_lite_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/run_vivado/mycpu_prj1/mycpu.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/run_vivado/mycpu_prj1/mycpu.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2799.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.449 . Memory (MB): peak = 2799.961 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_axi_clock_sync' at clock pin 'm_axi_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_axi_crossbar_1x2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:40 ; elapsed = 00:02:51 . Memory (MB): peak = 2799.961 ; gain = 1838.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:40 ; elapsed = 00:02:51 . Memory (MB): peak = 2799.961 ; gain = 1838.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for \pll.clk_pll . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_axi_ram/ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_axi_crossbar_1x2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_axi_clock_sync. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:02:52 . Memory (MB): peak = 2799.961 ; gain = 1838.934
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'div'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mul'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i_cache_simple'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'd_cache_simple'
INFO: [Synth 8-802] inferred FSM for state register 'gaxi_full_sm.present_state_reg' in module 'blk_mem_axi_write_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'gaxi_full_sm.present_state_reg' in module 'blk_mem_axi_read_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'confreg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mul'
WARNING: [Synth 8-327] inferring latch for variable 'double_sign_reg' [C:/Users/Lenovo/Desktop/colab/axi/mips_core_with_sram_like/cpu_core/alu.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'final_read_data_reg' [C:/Users/Lenovo/Desktop/colab/axi/mips_core_with_sram_like/cpu_core/mem_ctrl.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'mem_write_data_reg' [C:/Users/Lenovo/Desktop/colab/axi/mips_core_with_sram_like/cpu_core/mem_ctrl.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'controls_reg' [C:/Users/Lenovo/Desktop/colab/axi/mips_core_with_sram_like/cpu_core/dec/maindec.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'alucontrol_reg' [C:/Users/Lenovo/Desktop/colab/axi/mips_core_with_sram_like/cpu_core/dec/aludec.v:36]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
                      RM |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i_cache_simple'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                      RM |                              010 |                               01
                      WM |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'd_cache_simple'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wait_wraddr |                               00 |                               00
                   os_wr |                               01 |                               10
              reg_wraddr |                               10 |                               01
                  wr_mem |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gaxi_full_sm.present_state_reg' using encoding 'sequential' in module 'blk_mem_axi_write_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wait_rdaddr |                               00 |                               00
                  rd_mem |                               01 |                               11
              reg_rdaddr |                               10 |                               01
                   os_rd |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gaxi_full_sm.present_state_reg' using encoding 'sequential' in module 'blk_mem_axi_read_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                           000001 |                              000
                  iSTATE |                           100000 |                              001
                 iSTATE0 |                           010000 |                              010
                 iSTATE1 |                           001000 |                              011
                 iSTATE2 |                           000100 |                              100
                 iSTATE3 |                           000010 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'confreg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:02 ; elapsed = 00:03:33 . Memory (MB): peak = 2799.961 ; gain = 1838.934
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'u_cpu/mips_with_sram_like/mips_core/datapath/r6E' (flopenrc__parameterized4) to 'u_cpu/mips_with_sram_like/mips_core/datapath/r12E'
INFO: [Synth 8-223] decloning instance 'u_cpu/mips_with_sram_like/mips_core/datapath/r6E' (flopenrc__parameterized4) to 'u_cpu/mips_with_sram_like/mips_core/datapath/r13E'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   64 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 2     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 10    
	   3 Input   32 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 52    
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 5     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2107  
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 2     
	              20K Bit	(1024 X 20 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   65 Bit        Muxes := 5     
	   4 Input   65 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 2     
	   4 Input   64 Bit        Muxes := 1     
	   3 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 53    
	   4 Input   32 Bit        Muxes := 3     
	   3 Input   32 Bit        Muxes := 2     
	   9 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 5     
	   6 Input   32 Bit        Muxes := 3     
	   7 Input   24 Bit        Muxes := 1     
	   3 Input   23 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 5     
	   3 Input   20 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 14    
	   5 Input   16 Bit        Muxes := 1     
	  17 Input   16 Bit        Muxes := 1     
	   6 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 1     
	  11 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 7     
	   4 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 3     
	   7 Input    6 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	  26 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	  15 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 9     
	   9 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 22    
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 27    
	   4 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 425   
	   3 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 16    
	  19 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 5     
	  10 Input    1 Bit        Muxes := 4     
	  11 Input    1 Bit        Muxes := 3     
	  15 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP t12_reg, operation Mode is: (A*B)'.
DSP Report: register t12_reg is absorbed into DSP t12_reg.
DSP Report: operator t120 is absorbed into DSP t12_reg.
DSP Report: Generating DSP t21_reg, operation Mode is: (A*B)'.
DSP Report: register t21_reg is absorbed into DSP t21_reg.
DSP Report: operator t210 is absorbed into DSP t21_reg.
DSP Report: Generating DSP t22_reg, operation Mode is: (A*B)'.
DSP Report: register t22_reg is absorbed into DSP t22_reg.
DSP Report: operator t220 is absorbed into DSP t22_reg.
DSP Report: Generating DSP t11_reg, operation Mode is: (A*B)'.
DSP Report: register t11_reg is absorbed into DSP t11_reg.
DSP Report: operator t110 is absorbed into DSP t11_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:58 ; elapsed = 00:04:48 . Memory (MB): peak = 2799.961 ; gain = 1838.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------+---------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name                                          | RTL Object                                                                | Inference | Size (Depth x Width) | Primitives    | 
+-----------------------------------------------------+---------------------------------------------------------------------------+-----------+----------------------+---------------+
|\u_cpu/cache/i_cache_simple                          | cache_tag_reg                                                             | Implied   | 1 K x 20             | RAM64M x 112  | 
|\u_cpu/cache/i_cache_simple                          | cache_block_reg                                                           | Implied   | 1 K x 32             | RAM64M x 176  | 
|\u_cpu/cache/d_cache_simple                          | cache_tag_reg                                                             | Implied   | 1 K x 20             | RAM64M x 112  | 
|\u_cpu/cache/d_cache_simple                          | cache_block_reg                                                           | Implied   | 1 K x 32             | RAM64M x 176  | 
|u_cpui_1/\mips_with_sram_like/mips_core/datapath /rf | rf_reg                                                                    | Implied   | 32 x 32              | RAM32M x 12   | 
|i_0/\u_axi_ram/ram /U0                               | inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg | Implied   | 4 x 4                | RAM32M x 1    | 
+-----------------------------------------------------+---------------------------------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mul         | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mul         | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mul         | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mul         | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:07 ; elapsed = 00:04:59 . Memory (MB): peak = 2799.961 ; gain = 1838.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:12 ; elapsed = 00:05:03 . Memory (MB): peak = 2799.961 ; gain = 1838.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-----------------------------------------------------+---------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name                                          | RTL Object                                                                | Inference | Size (Depth x Width) | Primitives    | 
+-----------------------------------------------------+---------------------------------------------------------------------------+-----------+----------------------+---------------+
|\u_cpu/cache/i_cache_simple                          | cache_tag_reg                                                             | Implied   | 1 K x 20             | RAM64M x 112  | 
|\u_cpu/cache/i_cache_simple                          | cache_block_reg                                                           | Implied   | 1 K x 32             | RAM64M x 176  | 
|\u_cpu/cache/d_cache_simple                          | cache_tag_reg                                                             | Implied   | 1 K x 20             | RAM64M x 112  | 
|\u_cpu/cache/d_cache_simple                          | cache_block_reg                                                           | Implied   | 1 K x 32             | RAM64M x 176  | 
|u_cpui_1/\mips_with_sram_like/mips_core/datapath /rf | rf_reg                                                                    | Implied   | 32 x 32              | RAM32M x 12   | 
|i_0/\u_axi_ram/ram /U0                               | inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg | Implied   | 4 x 4                | RAM32M x 1    | 
+-----------------------------------------------------+---------------------------------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:18 ; elapsed = 00:05:11 . Memory (MB): peak = 2799.961 ; gain = 1838.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:24 ; elapsed = 00:05:17 . Memory (MB): peak = 2799.961 ; gain = 1838.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:24 ; elapsed = 00:05:17 . Memory (MB): peak = 2799.961 ; gain = 1838.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:26 ; elapsed = 00:05:20 . Memory (MB): peak = 2799.961 ; gain = 1838.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:26 ; elapsed = 00:05:20 . Memory (MB): peak = 2799.961 ; gain = 1838.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:27 ; elapsed = 00:05:21 . Memory (MB): peak = 2799.961 ; gain = 1838.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:27 ; elapsed = 00:05:21 . Memory (MB): peak = 2799.961 ; gain = 1838.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mul         | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mul         | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mul         | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mul         | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |clk_pll             |         1|
|2     |axi_clock_converter |         1|
|3     |axi_crossbar_1x2    |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |axi_clock_converter |     1|
|2     |axi_crossbar_1x2    |     1|
|3     |clk_pll             |     1|
|4     |BUFG                |     2|
|5     |CARRY4              |   210|
|6     |DSP48E1             |     4|
|7     |LUT1                |   207|
|8     |LUT2                |   511|
|9     |LUT3                |   792|
|10    |LUT4                |   775|
|11    |LUT5                |   964|
|12    |LUT6                |  5083|
|13    |MUXF7               |   743|
|14    |MUXF8               |   360|
|15    |RAM32M              |    11|
|16    |RAM32X1D            |     4|
|17    |RAM64M              |   576|
|18    |RAMB36E1            |   256|
|59    |FDCE                |   104|
|60    |FDPE                |     9|
|61    |FDRE                |  4208|
|62    |FDSE                |    29|
|63    |LD                  |    82|
|64    |IBUF                |    15|
|65    |OBUF                |    39|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:27 ; elapsed = 00:05:21 . Memory (MB): peak = 2799.961 ; gain = 1838.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:54 ; elapsed = 00:05:10 . Memory (MB): peak = 2799.961 ; gain = 1838.934
Synthesis Optimization Complete : Time (s): cpu = 00:03:28 ; elapsed = 00:05:23 . Memory (MB): peak = 2799.961 ; gain = 1838.934
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.359 . Memory (MB): peak = 2799.961 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2246 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2799.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 673 instances were transformed.
  LD => LDCE: 82 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 11 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 576 instances

Synth Design complete | Checksum: ee2fc7ef
INFO: [Common 17-83] Releasing license: Synthesis
145 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:35 ; elapsed = 00:05:35 . Memory (MB): peak = 2799.961 ; gain = 2279.805
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/func_test_v0.01/soc_axi_func_sim/run_vivado/mycpu_prj1/mycpu.runs/synth_1/soc_axi_lite_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soc_axi_lite_top_utilization_synth.rpt -pb soc_axi_lite_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 14:34:29 2025...
