0.7
2020.2
May 22 2024
19:03:11
F:/NPTEL/verilog/code/full adder_st1/full adder_st1.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
F:/NPTEL/verilog/code/full adder_st1/full adder_st1.srcs/sources_1/new/full adder_st1.v,1727859710,verilog,,,,fulladder_st1,,,,,,,,
