module Top (
	input i_rst_n,
	input i_clk,
	input i_key_start,
	input i_key_record_stop,
	input i_key_play,
	input [2:0] i_speed, // design how user can decide mode on your own
	input i_play_speed_mode,
	input i_interpolate_mode,
	input i_rec_pause, // switch [0] for recording pause
	
	// AudDSP and SRAM
	output [19:0] o_SRAM_ADDR,
	inout  [15:0] io_SRAM_DQ,
	output        o_SRAM_WE_N,
	output        o_SRAM_CE_N,
	output        o_SRAM_OE_N,
	output        o_SRAM_LB_N,
	output        o_SRAM_UB_N,
	
	// I2C
	input  i_clk_100k,
	output o_I2C_SCLK,
	inout  io_I2C_SDAT,
	
	// AudPlayer
	input  i_AUD_ADCDAT,
	inout  i_AUD_ADCLRCK,
	inout  i_AUD_BCLK,
	inout  i_AUD_DACLRCK,
	output o_AUD_DACDAT,

	/************* Debug ****************/
	output [3:0] DEBUG_top_state,
	
	// SEVENDECODER (optional display)
	output[5:0] o_time
	// output [5:0] o_record_time,
	// output [5:0] o_play_time,

	// LCD (optional display)
	// input        i_clk_800k,
	// inout  [7:0] o_LCD_DATA,
	// output       o_LCD_EN,
	// output       o_LCD_RS,
	// output       o_LCD_RW,
	// output       o_LCD_ON,
	// output       o_LCD_BLON,

	// LED
	// output  [8:0] o_ledg,
	// output [17:0] o_ledr
);

// design the FSM and states as you like
parameter S_IDLE       = 0;
parameter S_I2C        = 1;
parameter S_RECD       = 2;
parameter S_RECD_PAUSE = 3;
parameter S_PLAY       = 4;
parameter S_PLAY_PAUSE = 5;

logic i2c_oen;
wire i2c_sdat;
logic [19:0] addr_record, addr_play;
logic [15:0] data_record, data_play, dac_data;
logic dac_ok;

assign io_I2C_SDAT = (i2c_oen) ? i2c_sdat : 1'bz;

assign o_SRAM_ADDR = (state_r == S_RECD) ? addr_record : addr_play[19:0];
assign io_SRAM_DQ  = (state_r == S_RECD) ? data_record : 16'dz; // sram_dq as output
assign data_play   = (state_r != S_RECD) ? io_SRAM_DQ : 16'd0; // sram_dq as input

assign o_SRAM_WE_N = (state_r == S_RECD) ? 1'b0 : 1'b1;
assign o_SRAM_CE_N = 1'b0;
assign o_SRAM_OE_N = 1'b0;
assign o_SRAM_LB_N = 1'b0;
assign o_SRAM_UB_N = 1'b0;


/*************** Time Display ***************/
assign o_time = (state_r == S_RECD) ? addr_record[19:15] : addr_play[19:15];  

/************* Debug ****************/
logic [2:0] DEBUG_record_state;
assign DEBUG_top_state = {1'b0,state_r};

wire [15:0] ramData;
wire ramEn, ramValid;
wire fuck = state_r == S_PLAY ? i_key_play : 0;
Controller cum (
	 .iRstN(i_rst_n),
    .iClk(i_clk),

    .iSpeed(i_speed),
    .iSpeedMode(i_play_speed_mode),
    .iPlayButton(fuck),
    .iInterpretateMode(i_interpolate_mode),

    .iRamData(ramData),
    .oRamEn(ramEn),
    .iRamValid(ramValid),
    
    .LRCLK(i_AUD_DACLRCK),
    .oI2sData(dac_data),
    .oI2sOk(dac_ok)
);

RamShim shit (
    .iClk(i_clk),
    .iRstN(i_rst_n),

    .oData(ramData),
    .iRamEn(ramEn),
    .oRamValid(ramValid),

    .iEndAddress(addr_record),
    .oRamAddr(addr_play),
    .iRamData(data_play)
);


// === I2cInitializer ===
// sequentially sent out settings to initialize WM8731 with I2C protocal
logic i2c_finished;

I2cInitializer init0(
	.i_rst_n(i_rst_n),
	.i_clk(i_clk_100k),
	.i_start(i_key_start),
	.o_finished(i2c_finished),
	.o_sclk(o_I2C_SCLK),
	.o_sdat(i2c_sdat),
	.o_oen(i2c_oen) // you are outputing (you are not outputing only when you are "ack"ing.)
);

// === AudRecorder ===
// receive data from WM8731 with I2S protocal and save to SRAM
logic o_rec_finish;
logic o_rec_data_ready;

AudRecorder recorder0(
	.i_rst_n(i_rst_n), 
	.i_clk(i_AUD_BCLK),
	.i_lrc(i_AUD_ADCLRCK),
	.i_start(i2c_finished),
	.i_pause(i_rec_pause),
	.i_stop(i_key_record_stop),
	
	.i_data(i_AUD_ADCDAT),
	.o_dataReady(o_rec_data_ready), // data ready signal SRAM
	.o_address(addr_record),
	.o_data(data_record),
	.o_state(DEBUG_record_state),
	.o_finish(o_rec_finish), // finish signal to AudDSP
);

// === AudPlayer ===
// receive data address from DSP and fetch data to sent to WM8731 with I2S protocal
AudPlayer player0(
	.i_rst_n(i_rst_n),
	.i_bclk(i_AUD_BCLK),
	.i_daclrck(i_AUD_DACLRCK),
	.i_en(dac_ok), // enable AudPlayer only when playing audio, work with AudDSP
	.i_dac_data(dac_data), //dac_data
	.o_aud_dacdat(o_AUD_DACDAT)
);

// Define state register
logic [2:0] state_r, state_w;
// Use 3 state: S_IDLE, S_RECD, S_PLAY
// S_IDLE: transition to S_RECD when i_key_start is pressed
// S_RECD: transition to S_PLAY when o_rec_finish is high
// S_PLAY: transition to S_RECD when i_key_1 is pressed
always_comb begin
    // Default: stay in current state
    state_w = state_r;
    
    case (state_r)
        S_IDLE: begin
            if (i2c_finished) state_w = S_RECD;
				else if (~i_key_play) state_w = S_PLAY;
        end
        
//        S_I2C: begin
//            if (i2c_finished) state_w = S_RECD;
//        end
        
        S_RECD: begin
            if (i_rec_pause) 										state_w = S_RECD_PAUSE;
            else if (i_key_record_stop || o_rec_finish)  state_w = S_PLAY_PAUSE;
				else 														state_w = S_RECD;
        end
        
        S_RECD_PAUSE: begin
            if (!i_rec_pause) 			 state_w = S_RECD;
            else if (i_key_record_stop) state_w = S_PLAY;
        end
        
        S_PLAY: begin
            if (i_rec_pause) 					state_w = S_PLAY_PAUSE;
            else if (i_key_record_stop) 	state_w = S_RECD;
        end
        
        S_PLAY_PAUSE: begin
            if (i_rec_pause) 					state_w = S_PLAY;
            else if (i_key_record_stop) 	state_w = S_RECD;
        end
        
        default: 									state_w = S_IDLE;
    endcase
end



always_ff @(posedge i_AUD_BCLK or negedge i_rst_n) begin
    if (!i_rst_n) begin
        state_r <= S_IDLE;
    end
    else begin
        state_r <= state_w;
    end
end

endmodule
