Received: from smtp.kernel.org (aws-us-west-2-korg-mail-alma10-1.taild15c8.ts.net [100.103.45.18])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8F8EF3A4274
	for <linux-sunxi@lists.linux.dev>; Sun, 19 Jul 2026 15:56:38 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=100.103.45.18
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1784476599; cv=none; b=hP0JFcpmf/eL1eqNSLk5+oTrwsr8CUhx0QVt3zxVAL9pFFApu8o8JdRjhMT+o14V3cofYl3EU074CIf0ZqN4PIZtK6xK1ndB9enhnfKbAMuxbNRKSVzb/0ydw65kBJvnDLw4x2a/ZGQufIXyfg4qfoXN3+ntsmxu9tS1ffaqslc=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1784476599; c=relaxed/simple;
	bh=8hEf8p+1aUjY17WpxK6uG3QRJJsAfT4nRdtW6K7ULGU=;
	h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject:
	 To:Cc:Content-Type; b=V4xXnUaBF/am2KCzzkyNoTw7oZgAjMj+o6KQZxZcqRJOcQa7E+geCmlPyT/9ROZzZVc7bthIhYSL0P+ZI/H65aYoOJzReCjvdpZw2kXNNXPXnKXNqlHjBDMzAm9eEKWBMwd1nxJ3kWsNGedHVJsR1gFBd3OFi0HKTPgurY97aqg=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=UAF1hoTw; arc=none smtp.client-ip=100.103.45.18
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="UAF1hoTw"
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 444D71F00A3F
	for <linux-sunxi@lists.linux.dev>; Sun, 19 Jul 2026 15:56:38 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org;
	s=k20260515; t=1784476598;
	bh=8RRUSArPRAtcFhfXiOE6RwyuQ/wneW5pT3ezkOOHGZc=;
	h=References:In-Reply-To:Reply-To:From:Date:Subject:To:Cc;
	b=UAF1hoTwSbk9oSyvS6M7Zs5vGxHczyCegXVXFnG5kUwF9SiuSuVyvgy/qzRAeFsiV
	 n8Jzo/mr9mchZGQFCQ/uUzOnEXJLyA/cO9sj9MmGOyBnka3CQcD0uOdPBNzhUKuCwy
	 g1biaR8xpLRZKZaeZ7QAph61W+Wj9ahzyR958J9b0Irkwe5p/pWteL2VqSfmnnmYyV
	 rhtv1qpuQ3ZvgiRsSvssFmMta7jbb3q4J7b7efKsCO4/q4r8Qiu1i4oEEjAtL6q8fh
	 cnOmPcdPIasRr5kHVMRpCecA1Zw/liLek9CC7gqUZ4p8EWw1vdpLGpKaZsIdkeirB6
	 6jPXT6PcM7AnQ==
Received: by mail-lj1-f177.google.com with SMTP id 38308e7fff4ca-39ca0a30148so76563521fa.3
        for <linux-sunxi@lists.linux.dev>; Sun, 19 Jul 2026 08:56:38 -0700 (PDT)
X-Forwarded-Encrypted: i=1; AHgh+Rpj9QkpF3+XCPd6O34J8T0eYdvm/riEZJ+gRS48wMhSHtC0WcoWWscT7AjhZYlObY2srG8OHLe4rDLCWA==@lists.linux.dev
X-Gm-Message-State: AOJu0Yw33b17sVn/Fjrqqe30ewFL0CREq7HlzX4apgYPkDUuU3VQLpm8
	GblRZzLmNUVTrEEbGjKQnU8FH0uylX/MIMInWR+KoFnrfL7oyi2V8EIhgiZagkr2mQA1U8J5Ndx
	f4ZeavXk49dqJub60Ze3HE1/8x31QpNU=
X-Received: by 2002:a05:651c:4413:20b0:39c:699b:22b6 with SMTP id
 38308e7fff4ca-39eb2807dd7mr14334511fa.18.1784476596626; Sun, 19 Jul 2026
 08:56:36 -0700 (PDT)
Precedence: bulk
X-Mailing-List: linux-sunxi@lists.linux.dev
List-Id: <linux-sunxi.lists.linux.dev>
List-Subscribe: <mailto:linux-sunxi+subscribe@lists.linux.dev>
List-Unsubscribe: <mailto:linux-sunxi+unsubscribe@lists.linux.dev>
MIME-Version: 1.0
References: <20260719153122.892013-1-juanmanuellopezcarrillo@gmail.com>
In-Reply-To: <20260719153122.892013-1-juanmanuellopezcarrillo@gmail.com>
Reply-To: wens@kernel.org
From: Chen-Yu Tsai <wens@kernel.org>
Date: Sun, 19 Jul 2026 23:56:23 +0800
X-Gmail-Original-Message-ID: <CAGb2v64Mdq-+C2e6GGHEN_n_H6QEEd66zp6O2W9y--58L=5yzQ@mail.gmail.com>
X-Gm-Features: AUfX_mzNMkNi91y5cTjDJoGF53Wrr_2fF9iQwmrBcMYClRKkR49p3TJHoGg5tB8
Message-ID: <CAGb2v64Mdq-+C2e6GGHEN_n_H6QEEd66zp6O2W9y--58L=5yzQ@mail.gmail.com>
Subject: Re: [PATCH] clk: sunxi-ng: div: implement set_rate_and_parent
To: Aureal <juanmanuellopezcarrillo@gmail.com>
Cc: Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@kernel.org>, 
	Jernej Skrabec <jernej.skrabec@gmail.com>, Samuel Holland <samuel@sholland.org>, 
	Brian Masney <bmasney@redhat.com>, linux-clk@vger.kernel.org, 
	linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, 
	linux-kernel@vger.kernel.org, =?UTF-8?Q?Andr=C3=A9_Przywara?= <andre.przywara@arm.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

On Sun, Jul 19, 2026 at 11:31=E2=80=AFPM Aureal
<juanmanuellopezcarrillo@gmail.com> wrote:
>
> From: Juan Manuel L=C3=B3pez Carrillo <juanmanuellopezcarrillo@gmail.com>
>
> When a rate change on a ccu_div clock also switches its parent, the
> clk core, in the absence of a .set_rate_and_parent op, programs the
> parent first and the divider second.  If the new parent is faster than
> the old one, the clock transiently runs at new_parent_rate/old_divider
> between the two register writes, overshooting both the old and the
> requested rate and potentially violating the consumer's maximum
> allowed frequency.
>
> This is not theoretical.  On the Allwinner A523/T527 the GPU clock is
> a ccu_div muxing between pll-gpu and the fixed pll-periph0 outputs:
> going from 600 MHz (pll-periph0-600M, M=3D1) down to 400 or 200 MHz
> (both derived from pll-periph0-800M) makes the Mali G57 run at 800 MHz
> for the window between the two writes, 33% above the vendor's maximum
> operating point.  Observed and validated on an Orange Pi 4A (T527)
> with a downstream GPU devfreq setup; mainline does not yet describe
> GPU OPPs for this SoC, but any ccu_div consumer whose set_rate ends up
> crossing parents is affected.
>
> Implement .set_rate_and_parent with the same ordering rule as
> clk_composite_set_rate_and_parent(): if keeping the current divider
> while switching the mux would overshoot the requested rate, program
> the divider first, otherwise switch the mux first.  The intermediate
> rate then never exceeds both the old and the new rate.
>
> Clocks using a prediv feature keep the historical mux-then-divider
> order: the prediv helpers look the prediv up by the current parent,
> which is ambiguous while both are changing.
>
> Fixes: e9b93213103f ("clk: sunxi-ng: Add divider")
> Signed-off-by: Juan Manuel L=C3=B3pez Carrillo <juanmanuellopezcarrillo@g=
mail.com>

Reviewed-by: Chen-Yu Tsai <wens@kernel.org>

So the patch itself is OK, but I think there is also something wrong
with the GPU mod clock. The GPU clock is not a standard divider, but
actually a fractional one. The formula for the output is

    Clock Source * ((16-M)/16)

with M being 0~15.

And we're also missing a notifier to switch the GPU clock away from
the PLL while the PLL is being changed.


Do you plan on implementing GPU DVFS on mainline?

> ---
> Note: this touches the same area of ccu_div.c as patch 2/4 of the
> pending series "clk: sun6i-rtc: Add support for Allwinner A733 SoC" v5
> (<20260717-a733-rtc-v5-2-3874cc26abf7@baylibre.com>), which adds
> ccu_rodiv_ops right after ccu_div_ops.  The conflict is trivial
> (context only); happy to rebase on top of it if it lands first.

That is manageable. Thanks for the heads up.


ChenYu

>
>  drivers/clk/sunxi-ng/ccu_div.c | 36 ++++++++++++++++++++++++++++++++++
>  1 file changed, 36 insertions(+)
>
> diff --git a/drivers/clk/sunxi-ng/ccu_div.c b/drivers/clk/sunxi-ng/ccu_di=
v.c
> index 62d680ccb..9024bcd8c 100644
> --- a/drivers/clk/sunxi-ng/ccu_div.c
> +++ b/drivers/clk/sunxi-ng/ccu_div.c
> @@ -130,6 +130,41 @@ static int ccu_div_set_parent(struct clk_hw *hw, u8 =
index)
>         return ccu_mux_helper_set_parent(&cd->common, &cd->mux, index);
>  }
>
> +static int ccu_div_set_rate_and_parent(struct clk_hw *hw, unsigned long =
rate,
> +                                      unsigned long parent_rate, u8 inde=
x)
> +{
> +       struct ccu_div *cd =3D hw_to_ccu_div(hw);
> +
> +       /*
> +        * The predivider helpers look it up through the current parent,
> +        * which is ambiguous while both the parent and the divider are
> +        * changing, so keep the mux-then-divider order the core would
> +        * have used for those clocks.
> +        */
> +       if (cd->common.features & (CCU_FEATURE_VARIABLE_PREDIV |
> +                                  CCU_FEATURE_FIXED_PREDIV |
> +                                  CCU_FEATURE_ALL_PREDIV)) {
> +               ccu_div_set_parent(hw, index);
> +               return ccu_div_set_rate(hw, rate, parent_rate);
> +       }
> +
> +       /*
> +        * Same ordering rule as clk_composite_set_rate_and_parent(): if
> +        * switching the mux with the current divider would overshoot the
> +        * requested rate, program the divider first, so the intermediate
> +        * rate never exceeds both the old and the new rate.
> +        */
> +       if (ccu_div_recalc_rate(hw, parent_rate) > rate) {
> +               ccu_div_set_rate(hw, rate, parent_rate);
> +               ccu_div_set_parent(hw, index);
> +       } else {
> +               ccu_div_set_parent(hw, index);
> +               ccu_div_set_rate(hw, rate, parent_rate);
> +       }
> +
> +       return 0;
> +}
> +
>  const struct clk_ops ccu_div_ops =3D {
>         .disable        =3D ccu_div_disable,
>         .enable         =3D ccu_div_enable,
> @@ -141,5 +176,6 @@ const struct clk_ops ccu_div_ops =3D {
>         .determine_rate =3D ccu_div_determine_rate,
>         .recalc_rate    =3D ccu_div_recalc_rate,
>         .set_rate       =3D ccu_div_set_rate,
> +       .set_rate_and_parent =3D ccu_div_set_rate_and_parent,
>  };
>  EXPORT_SYMBOL_NS_GPL(ccu_div_ops, "SUNXI_CCU");
>
> base-commit: 8cdeaa50eae8dad34885515f62559ee83e7e8dda
> --
> 2.47.3
>
