// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM16K.hdl

/**
 * Memory of 16K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM16K {
    IN in[16], load, address[14];
    OUT out[16];

    PARTS:
    DMux4Way(in=load, sel=address[0..1], a=ramload1, b=ramload2, c=ramload3, d=ramload4);
	RAM4K(in=in, load=ramload1, address=address[2..13], out=ramout1);
	RAM4K(in=in, load=ramload2, address=address[2..13], out=ramout2);
	RAM4K(in=in, load=ramload3, address=address[2..13], out=ramout3);
	RAM4K(in=in, load=ramload4, address=address[2..13], out=ramout4);
	Mux4Way16(a=ramout1, b=ramout2, c=ramout3, d=ramout4, sel=address[0..2], out=out);
}