// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="my_filter_buffer,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.690000,HLS_SYN_LAT=262676,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=18,HLS_SYN_FF=1651,HLS_SYN_LUT=1867}" *)

module my_filter_buffer (
        ap_clk,
        ap_rst_n,
        in_stream_TDATA,
        in_stream_TVALID,
        in_stream_TREADY,
        in_stream_TKEEP,
        in_stream_TSTRB,
        in_stream_TUSER,
        in_stream_TLAST,
        in_stream_TID,
        in_stream_TDEST,
        out_stream_TDATA,
        out_stream_TVALID,
        out_stream_TREADY,
        out_stream_TKEEP,
        out_stream_TSTRB,
        out_stream_TUSER,
        out_stream_TLAST,
        out_stream_TID,
        out_stream_TDEST,
        s_axi_CTRL_AWVALID,
        s_axi_CTRL_AWREADY,
        s_axi_CTRL_AWADDR,
        s_axi_CTRL_WVALID,
        s_axi_CTRL_WREADY,
        s_axi_CTRL_WDATA,
        s_axi_CTRL_WSTRB,
        s_axi_CTRL_ARVALID,
        s_axi_CTRL_ARREADY,
        s_axi_CTRL_ARADDR,
        s_axi_CTRL_RVALID,
        s_axi_CTRL_RREADY,
        s_axi_CTRL_RDATA,
        s_axi_CTRL_RRESP,
        s_axi_CTRL_BVALID,
        s_axi_CTRL_BREADY,
        s_axi_CTRL_BRESP,
        interrupt,
        s_axi_KERNEL_BUS_AWVALID,
        s_axi_KERNEL_BUS_AWREADY,
        s_axi_KERNEL_BUS_AWADDR,
        s_axi_KERNEL_BUS_WVALID,
        s_axi_KERNEL_BUS_WREADY,
        s_axi_KERNEL_BUS_WDATA,
        s_axi_KERNEL_BUS_WSTRB,
        s_axi_KERNEL_BUS_ARVALID,
        s_axi_KERNEL_BUS_ARREADY,
        s_axi_KERNEL_BUS_ARADDR,
        s_axi_KERNEL_BUS_RVALID,
        s_axi_KERNEL_BUS_RREADY,
        s_axi_KERNEL_BUS_RDATA,
        s_axi_KERNEL_BUS_RRESP,
        s_axi_KERNEL_BUS_BVALID,
        s_axi_KERNEL_BUS_BREADY,
        s_axi_KERNEL_BUS_BRESP
);

parameter    ap_ST_fsm_state1 = 9'b1;
parameter    ap_ST_fsm_pp0_stage0 = 9'b10;
parameter    ap_ST_fsm_state4 = 9'b100;
parameter    ap_ST_fsm_pp1_stage0 = 9'b1000;
parameter    ap_ST_fsm_state7 = 9'b10000;
parameter    ap_ST_fsm_pp2_stage0 = 9'b100000;
parameter    ap_ST_fsm_state10 = 9'b1000000;
parameter    ap_ST_fsm_pp3_stage0 = 9'b10000000;
parameter    ap_ST_fsm_state19 = 9'b100000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_7 = 32'b111;
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_KERNEL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_KERNEL_BUS_ADDR_WIDTH = 7;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv10_1FE = 10'b111111110;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv19_0 = 19'b0000000000000000000;
parameter    ap_const_lv32_202 = 32'b1000000010;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv10_200 = 10'b1000000000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv19_40000 = 19'b1000000000000000000;
parameter    ap_const_lv19_1 = 19'b1;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv14_1 = 14'b1;
parameter    ap_const_lv10_2 = 10'b10;
parameter    ap_const_lv32_8 = 32'b1000;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (C_S_AXI_CTRL_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_KERNEL_BUS_WSTRB_WIDTH = (C_S_AXI_KERNEL_BUS_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] in_stream_TDATA;
input   in_stream_TVALID;
output   in_stream_TREADY;
input  [3:0] in_stream_TKEEP;
input  [3:0] in_stream_TSTRB;
input  [1:0] in_stream_TUSER;
input  [0:0] in_stream_TLAST;
input  [4:0] in_stream_TID;
input  [5:0] in_stream_TDEST;
output  [31:0] out_stream_TDATA;
output   out_stream_TVALID;
input   out_stream_TREADY;
output  [3:0] out_stream_TKEEP;
output  [3:0] out_stream_TSTRB;
output  [1:0] out_stream_TUSER;
output  [0:0] out_stream_TLAST;
output  [4:0] out_stream_TID;
output  [5:0] out_stream_TDEST;
input   s_axi_CTRL_AWVALID;
output   s_axi_CTRL_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1 : 0] s_axi_CTRL_AWADDR;
input   s_axi_CTRL_WVALID;
output   s_axi_CTRL_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1 : 0] s_axi_CTRL_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1 : 0] s_axi_CTRL_WSTRB;
input   s_axi_CTRL_ARVALID;
output   s_axi_CTRL_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1 : 0] s_axi_CTRL_ARADDR;
output   s_axi_CTRL_RVALID;
input   s_axi_CTRL_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1 : 0] s_axi_CTRL_RDATA;
output  [1:0] s_axi_CTRL_RRESP;
output   s_axi_CTRL_BVALID;
input   s_axi_CTRL_BREADY;
output  [1:0] s_axi_CTRL_BRESP;
output   interrupt;
input   s_axi_KERNEL_BUS_AWVALID;
output   s_axi_KERNEL_BUS_AWREADY;
input  [C_S_AXI_KERNEL_BUS_ADDR_WIDTH - 1 : 0] s_axi_KERNEL_BUS_AWADDR;
input   s_axi_KERNEL_BUS_WVALID;
output   s_axi_KERNEL_BUS_WREADY;
input  [C_S_AXI_KERNEL_BUS_DATA_WIDTH - 1 : 0] s_axi_KERNEL_BUS_WDATA;
input  [C_S_AXI_KERNEL_BUS_WSTRB_WIDTH - 1 : 0] s_axi_KERNEL_BUS_WSTRB;
input   s_axi_KERNEL_BUS_ARVALID;
output   s_axi_KERNEL_BUS_ARREADY;
input  [C_S_AXI_KERNEL_BUS_ADDR_WIDTH - 1 : 0] s_axi_KERNEL_BUS_ARADDR;
output   s_axi_KERNEL_BUS_RVALID;
input   s_axi_KERNEL_BUS_RREADY;
output  [C_S_AXI_KERNEL_BUS_DATA_WIDTH - 1 : 0] s_axi_KERNEL_BUS_RDATA;
output  [1:0] s_axi_KERNEL_BUS_RRESP;
output   s_axi_KERNEL_BUS_BVALID;
input   s_axi_KERNEL_BUS_BREADY;
output  [1:0] s_axi_KERNEL_BUS_BRESP;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg    ap_ready;
reg   [31:0] in_stream_V_data_V_0_data_out;
wire    in_stream_V_data_V_0_vld_in;
wire    in_stream_V_data_V_0_vld_out;
wire    in_stream_V_data_V_0_ack_in;
reg    in_stream_V_data_V_0_ack_out;
reg   [31:0] in_stream_V_data_V_0_payload_A;
reg   [31:0] in_stream_V_data_V_0_payload_B;
reg    in_stream_V_data_V_0_sel_rd;
reg    in_stream_V_data_V_0_sel_wr;
wire    in_stream_V_data_V_0_sel;
wire    in_stream_V_data_V_0_load_A;
wire    in_stream_V_data_V_0_load_B;
reg   [1:0] in_stream_V_data_V_0_state;
wire    in_stream_V_data_V_0_state_cmp_full;
wire    in_stream_V_dest_V_0_vld_in;
reg    in_stream_V_dest_V_0_ack_out;
reg   [1:0] in_stream_V_dest_V_0_state;
reg   [31:0] out_stream_V_data_V_1_data_out;
reg    out_stream_V_data_V_1_vld_in;
wire    out_stream_V_data_V_1_vld_out;
wire    out_stream_V_data_V_1_ack_in;
wire    out_stream_V_data_V_1_ack_out;
reg   [31:0] out_stream_V_data_V_1_payload_A;
reg   [31:0] out_stream_V_data_V_1_payload_B;
reg    out_stream_V_data_V_1_sel_rd;
reg    out_stream_V_data_V_1_sel_wr;
wire    out_stream_V_data_V_1_sel;
wire    out_stream_V_data_V_1_load_A;
wire    out_stream_V_data_V_1_load_B;
reg   [1:0] out_stream_V_data_V_1_state;
wire    out_stream_V_data_V_1_state_cmp_full;
wire   [3:0] out_stream_V_keep_V_1_data_out;
reg    out_stream_V_keep_V_1_vld_in;
wire    out_stream_V_keep_V_1_vld_out;
wire    out_stream_V_keep_V_1_ack_in;
wire    out_stream_V_keep_V_1_ack_out;
reg    out_stream_V_keep_V_1_sel_rd;
wire    out_stream_V_keep_V_1_sel;
reg   [1:0] out_stream_V_keep_V_1_state;
wire   [3:0] out_stream_V_strb_V_1_data_out;
reg    out_stream_V_strb_V_1_vld_in;
wire    out_stream_V_strb_V_1_vld_out;
wire    out_stream_V_strb_V_1_ack_in;
wire    out_stream_V_strb_V_1_ack_out;
reg    out_stream_V_strb_V_1_sel_rd;
wire    out_stream_V_strb_V_1_sel;
reg   [1:0] out_stream_V_strb_V_1_state;
wire   [1:0] out_stream_V_user_V_1_data_out;
reg    out_stream_V_user_V_1_vld_in;
wire    out_stream_V_user_V_1_vld_out;
wire    out_stream_V_user_V_1_ack_in;
wire    out_stream_V_user_V_1_ack_out;
reg    out_stream_V_user_V_1_sel_rd;
wire    out_stream_V_user_V_1_sel;
reg   [1:0] out_stream_V_user_V_1_state;
wire   [0:0] out_stream_V_last_V_1_data_out;
reg    out_stream_V_last_V_1_vld_in;
wire    out_stream_V_last_V_1_vld_out;
wire    out_stream_V_last_V_1_ack_in;
wire    out_stream_V_last_V_1_ack_out;
reg    out_stream_V_last_V_1_sel_rd;
wire    out_stream_V_last_V_1_sel;
reg   [1:0] out_stream_V_last_V_1_state;
wire   [4:0] out_stream_V_id_V_1_data_out;
reg    out_stream_V_id_V_1_vld_in;
wire    out_stream_V_id_V_1_vld_out;
wire    out_stream_V_id_V_1_ack_in;
wire    out_stream_V_id_V_1_ack_out;
reg    out_stream_V_id_V_1_sel_rd;
wire    out_stream_V_id_V_1_sel;
reg   [1:0] out_stream_V_id_V_1_state;
wire   [5:0] out_stream_V_dest_V_1_data_out;
reg    out_stream_V_dest_V_1_vld_in;
wire    out_stream_V_dest_V_1_vld_out;
wire    out_stream_V_dest_V_1_ack_in;
wire    out_stream_V_dest_V_1_ack_out;
reg    out_stream_V_dest_V_1_sel_rd;
wire    out_stream_V_dest_V_1_sel;
reg   [1:0] out_stream_V_dest_V_1_state;
wire   [7:0] kernel_0;
wire   [7:0] kernel_1;
wire   [7:0] kernel_2;
wire   [7:0] kernel_3;
wire   [7:0] kernel_4;
wire   [7:0] kernel_5;
wire   [7:0] kernel_6;
wire   [7:0] kernel_7;
wire   [7:0] kernel_8;
reg    in_stream_TDATA_blk_n;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] exitcond1_reg_1178;
wire   [0:0] ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
reg   [0:0] exitcond4_reg_1187;
wire   [0:0] ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
reg   [0:0] exitcond_flatten8_reg_1314;
reg   [0:0] icmp_reg_1369;
reg    out_stream_TDATA_blk_n;
reg    ap_enable_reg_pp3_iter6;
reg   [0:0] ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314;
reg    ap_enable_reg_pp3_iter7;
reg   [0:0] ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314;
reg   [9:0] x_reg_350;
reg   [9:0] x1_reg_362;
reg   [2:0] indvar_flatten_reg_374;
reg   [1:0] y2_reg_385;
reg   [31:0] window_2_2_1_reg_396;
reg   [31:0] window_2_1_1_reg_408;
reg   [31:0] window_1_2_1_reg_420;
reg   [31:0] window_1_1_1_reg_432;
reg   [1:0] x3_reg_444;
reg   [18:0] indvar_flatten6_reg_455;
reg   [9:0] y_assign_reg_466;
reg   [9:0] x_assign_reg_478;
reg  signed [31:0] window_1_1_reg_489;
reg    ap_condition_995;
reg  signed [31:0] window_1_0_reg_500;
reg  signed [31:0] window_2_1_reg_512;
reg  signed [31:0] window_2_0_reg_523;
reg   [31:0] window_2_2_reg_535;
wire   [0:0] exitcond1_fu_555_p2;
wire   [9:0] x_1_fu_561_p2;
reg   [9:0] x_1_reg_1182;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] exitcond4_fu_572_p2;
wire   [9:0] x_2_fu_578_p2;
reg   [9:0] x_2_reg_1191;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] exitcond_flatten_fu_589_p2;
reg   [0:0] exitcond_flatten_reg_1196;
wire   [0:0] ap_CS_fsm_pp2_stage0;
wire   [2:0] indvar_flatten_next_fu_595_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [1:0] tmp_3_mid2_v_fu_621_p3;
reg   [1:0] tmp_3_mid2_v_reg_1205;
wire   [0:0] tmp_1_fu_629_p1;
reg   [0:0] tmp_1_reg_1210;
wire   [0:0] cond_mid2_fu_645_p3;
reg   [0:0] cond_mid2_reg_1215;
wire   [0:0] cond1_fu_673_p2;
reg   [0:0] cond1_reg_1233;
wire   [1:0] x_3_fu_679_p2;
wire   [31:0] window_2_2_6_fu_720_p3;
reg    ap_enable_reg_pp2_iter1;
wire   [31:0] window_2_2_7_fu_727_p3;
wire   [31:0] window_2_2_8_fu_734_p3;
wire   [31:0] window_2_2_9_fu_741_p3;
wire   [9:0] y_fu_759_p2;
reg   [9:0] y_reg_1304;
reg   [9:0] ap_pipeline_reg_pp3_iter1_y_reg_1304;
reg   [9:0] ap_pipeline_reg_pp3_iter2_y_reg_1304;
reg   [9:0] ap_pipeline_reg_pp3_iter3_y_reg_1304;
reg   [9:0] ap_pipeline_reg_pp3_iter4_y_reg_1304;
reg   [9:0] ap_pipeline_reg_pp3_iter5_y_reg_1304;
reg   [0:0] tmp_3_reg_1309;
wire   [0:0] exitcond_flatten8_fu_773_p2;
reg   [0:0] ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1314;
reg   [0:0] ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314;
reg   [0:0] ap_pipeline_reg_pp3_iter3_exitcond_flatten8_reg_1314;
reg   [0:0] ap_pipeline_reg_pp3_iter4_exitcond_flatten8_reg_1314;
wire   [18:0] indvar_flatten_next7_fu_779_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [0:0] exitcond2_fu_788_p2;
reg   [0:0] exitcond2_reg_1323;
reg   [0:0] ap_pipeline_reg_pp3_iter1_exitcond2_reg_1323;
reg   [0:0] ap_pipeline_reg_pp3_iter2_exitcond2_reg_1323;
reg   [0:0] ap_pipeline_reg_pp3_iter3_exitcond2_reg_1323;
reg   [0:0] ap_pipeline_reg_pp3_iter4_exitcond2_reg_1323;
reg   [0:0] ap_pipeline_reg_pp3_iter5_exitcond2_reg_1323;
wire   [0:0] tmp_i_i_mid2_fu_808_p3;
reg   [0:0] tmp_i_i_mid2_reg_1329;
reg   [0:0] ap_pipeline_reg_pp3_iter1_tmp_i_i_mid2_reg_1329;
reg   [0:0] ap_pipeline_reg_pp3_iter2_tmp_i_i_mid2_reg_1329;
reg   [0:0] ap_pipeline_reg_pp3_iter3_tmp_i_i_mid2_reg_1329;
wire   [9:0] y_assign_mid2_fu_816_p3;
reg   [9:0] y_assign_mid2_reg_1336;
reg   [9:0] ap_pipeline_reg_pp3_iter1_y_assign_mid2_reg_1336;
reg   [9:0] ap_pipeline_reg_pp3_iter2_y_assign_mid2_reg_1336;
reg   [9:0] ap_pipeline_reg_pp3_iter3_y_assign_mid2_reg_1336;
reg   [9:0] ap_pipeline_reg_pp3_iter4_y_assign_mid2_reg_1336;
wire   [0:0] tmp_3_i_i_fu_830_p2;
reg   [0:0] tmp_3_i_i_reg_1342;
reg   [0:0] ap_pipeline_reg_pp3_iter1_tmp_3_i_i_reg_1342;
reg   [0:0] ap_pipeline_reg_pp3_iter2_tmp_3_i_i_reg_1342;
reg   [0:0] ap_pipeline_reg_pp3_iter3_tmp_3_i_i_reg_1342;
reg   [0:0] ap_pipeline_reg_pp3_iter4_tmp_3_i_i_reg_1342;
reg   [0:0] ap_pipeline_reg_pp3_iter5_tmp_3_i_i_reg_1342;
wire   [9:0] x_4_fu_836_p2;
reg   [9:0] x_4_reg_1349;
reg   [9:0] ap_pipeline_reg_pp3_iter1_x_4_reg_1349;
reg   [9:0] ap_pipeline_reg_pp3_iter2_x_4_reg_1349;
reg   [9:0] ap_pipeline_reg_pp3_iter3_x_4_reg_1349;
reg   [9:0] ap_pipeline_reg_pp3_iter4_x_4_reg_1349;
reg   [9:0] ap_pipeline_reg_pp3_iter5_x_4_reg_1349;
reg   [8:0] line_buf_0_addr_1_reg_1357;
reg   [8:0] line_buf_1_addr_1_reg_1363;
reg   [8:0] ap_pipeline_reg_pp3_iter1_line_buf_1_addr_1_reg_1363;
wire   [0:0] icmp_fu_852_p2;
wire   [9:0] y_assign_1_mid1_fu_899_p2;
reg   [9:0] y_assign_1_mid1_reg_1393;
reg   [9:0] ap_pipeline_reg_pp3_iter2_y_assign_1_mid1_reg_1393;
reg   [9:0] ap_pipeline_reg_pp3_iter3_y_assign_1_mid1_reg_1393;
reg   [9:0] ap_pipeline_reg_pp3_iter4_y_assign_1_mid1_reg_1393;
reg   [9:0] ap_pipeline_reg_pp3_iter5_y_assign_1_mid1_reg_1393;
wire   [0:0] tmp_i2_i_mid2_v_fu_913_p3;
reg   [0:0] tmp_i2_i_mid2_v_reg_1398;
reg   [0:0] ap_pipeline_reg_pp3_iter2_tmp_i2_i_mid2_v_reg_1398;
reg   [0:0] ap_pipeline_reg_pp3_iter3_tmp_i2_i_mid2_v_reg_1398;
reg   [0:0] ap_pipeline_reg_pp3_iter4_tmp_i2_i_mid2_v_reg_1398;
reg   [0:0] ap_pipeline_reg_pp3_iter5_tmp_i2_i_mid2_v_reg_1398;
reg   [7:0] kernel_6_read_reg_1404;
reg   [7:0] kernel_7_read_reg_1409;
reg   [7:0] kernel_8_read_reg_1414;
wire   [31:0] line_buf_1_q0;
reg   [31:0] window_1_2_reg_1449;
wire   [31:0] result_3_0_1_i_fu_1031_p2;
reg   [31:0] result_3_0_1_i_reg_1479;
wire   [31:0] grp_fu_943_p2;
reg   [31:0] tmp_9_0_2_i_reg_1484;
wire   [31:0] grp_fu_953_p2;
reg   [31:0] tmp_9_1_i_reg_1489;
wire   [31:0] grp_fu_963_p2;
reg   [31:0] tmp_9_1_1_i_reg_1494;
reg   [31:0] ap_pipeline_reg_pp3_iter4_tmp_9_1_1_i_reg_1494;
wire   [31:0] grp_fu_973_p2;
reg   [31:0] tmp_9_1_2_i_reg_1499;
reg   [31:0] ap_pipeline_reg_pp3_iter4_tmp_9_1_2_i_reg_1499;
wire   [31:0] result_2_0_2_i_fu_1066_p3;
reg   [31:0] result_2_0_2_i_reg_1504;
wire   [31:0] result_3_1_i_fu_1074_p2;
reg   [31:0] result_3_1_i_reg_1509;
wire   [31:0] grp_fu_995_p2;
reg   [31:0] tmp_9_2_i_reg_1514;
wire   [31:0] grp_fu_1004_p2;
reg   [31:0] tmp_9_2_1_i_reg_1519;
reg   [31:0] ap_pipeline_reg_pp3_iter5_tmp_9_2_1_i_reg_1519;
wire   [31:0] grp_fu_1013_p2;
reg   [31:0] tmp_9_2_2_i_reg_1524;
reg   [31:0] ap_pipeline_reg_pp3_iter5_tmp_9_2_2_i_reg_1524;
wire   [31:0] result_2_1_2_i_fu_1106_p3;
reg   [31:0] result_2_1_2_i_reg_1529;
wire   [31:0] result_3_2_i_fu_1114_p2;
reg   [31:0] result_3_2_i_reg_1535;
wire   [31:0] val_out_fu_1169_p3;
wire   [0:0] ap_CS_fsm_state4;
wire   [0:0] ap_CS_fsm_state7;
wire   [0:0] ap_CS_fsm_state10;
reg    ap_enable_reg_pp3_iter2;
reg    ap_enable_reg_pp3_iter3;
reg    ap_enable_reg_pp3_iter4;
reg    ap_enable_reg_pp3_iter5;
reg   [8:0] line_buf_0_address0;
reg    line_buf_0_ce0;
reg    line_buf_0_we0;
wire   [31:0] line_buf_0_q0;
reg    line_buf_0_ce1;
reg    line_buf_0_we1;
reg   [8:0] line_buf_1_address0;
reg    line_buf_1_ce0;
reg    line_buf_1_we0;
reg    line_buf_1_ce1;
reg    line_buf_1_we1;
reg   [9:0] x_phi_fu_354_p4;
reg   [9:0] x1_phi_fu_366_p4;
reg   [1:0] y2_phi_fu_389_p4;
reg   [9:0] y_assign_phi_fu_470_p4;
reg   [9:0] x_assign_phi_fu_482_p4;
reg  signed [31:0] window_1_1_phi_fu_492_p4;
reg  signed [31:0] window_1_0_phi_fu_503_p4;
reg  signed [31:0] window_2_1_phi_fu_515_p4;
reg  signed [31:0] window_2_0_phi_fu_526_p4;
reg   [31:0] ap_phi_precharge_reg_pp3_iter1_window_2_2_reg_535;
reg   [31:0] ap_phi_precharge_reg_pp3_iter2_window_2_2_reg_535;
wire   [31:0] ap_phi_precharge_reg_pp3_iter0_window_2_2_reg_535;
wire   [31:0] x_cast7_fu_567_p1;
wire   [31:0] x1_cast6_fu_584_p1;
wire   [31:0] tmp_cast_fu_667_p1;
wire   [31:0] x5_cast1_fu_824_p1;
reg  signed [31:0] window_0_0_read_as_fu_166;
reg  signed [31:0] window_0_0_fu_170;
reg  signed [31:0] window_0_1_fu_174;
reg  signed [31:0] window_1_0_read_as_fu_178;
reg  signed [31:0] window_2_0_read_as_fu_182;
reg   [31:0] read_count_1_fu_186;
wire   [31:0] read_count_fu_858_p2;
wire   [0:0] exitcond_fu_601_p2;
wire   [1:0] y9_fu_615_p2;
wire   [0:0] cond_mid1_fu_633_p2;
wire   [0:0] cond_fu_639_p2;
wire   [1:0] x3_mid2_fu_607_p3;
wire   [2:0] x3_cast4_cast_fu_653_p1;
wire   [2:0] tmp_s_fu_657_p2;
wire  signed [8:0] tmp_cast8_fu_663_p1;
wire   [31:0] window_1_1_2_fu_685_p3;
wire   [31:0] window_2_2_4_fu_706_p3;
wire   [31:0] window_2_2_5_fu_713_p3;
wire   [31:0] window_2_2_1_11_fu_692_p3;
wire   [31:0] window_2_2_2_fu_699_p3;
wire   [0:0] tmp_i_i_mid1_fu_802_p2;
wire   [0:0] tmp_i_i_fu_753_p2;
wire   [9:0] x_assign_mid2_fu_794_p3;
wire   [13:0] tmp_12_fu_842_p4;
wire   [0:0] tmp_7_fu_905_p3;
wire   [7:0] grp_fu_923_p1;
wire   [7:0] grp_fu_933_p1;
wire   [7:0] grp_fu_943_p1;
wire   [7:0] grp_fu_953_p1;
wire   [7:0] grp_fu_963_p1;
wire   [7:0] grp_fu_973_p1;
wire   [7:0] grp_fu_995_p1;
wire   [7:0] grp_fu_1004_p1;
wire   [7:0] grp_fu_1013_p1;
wire   [0:0] or_cond1_i_i_fu_1019_p2;
wire   [31:0] grp_fu_923_p2;
wire   [31:0] grp_fu_933_p2;
wire   [31:0] result_2_i_fu_1023_p3;
wire   [0:0] tmp_9_fu_1043_p3;
wire   [0:0] rev_fu_1050_p2;
wire   [31:0] result_2_0_1_i_fu_1037_p3;
wire   [0:0] p_i2_i_fu_1056_p2;
wire   [31:0] result_3_0_2_i_fu_1061_p2;
wire   [31:0] result_2_1_i_fu_1079_p3;
wire   [9:0] tmp_5_fu_1089_p2;
wire   [31:0] result_3_1_1_i_fu_1084_p2;
wire   [0:0] tmp_10_fu_1093_p3;
wire   [31:0] result_3_1_2_i_fu_1101_p2;
wire   [0:0] tmp_i2_i_mid2_fu_1124_p2;
wire   [0:0] or_cond1_i6_i_fu_1129_p2;
wire   [31:0] result_2_2_i_fu_1134_p3;
wire   [31:0] result_3_2_1_i_fu_1140_p2;
wire   [9:0] y_assign_1_mid2_fu_1119_p3;
wire   [9:0] tmp_8_fu_1151_p2;
wire   [31:0] result_2_2_1_i_fu_1145_p3;
wire   [0:0] tmp_11_fu_1156_p3;
wire   [31:0] result_3_2_2_i_fu_1164_p2;
reg    grp_fu_923_ce;
reg    grp_fu_933_ce;
reg    grp_fu_943_ce;
reg    grp_fu_953_ce;
reg    grp_fu_963_ce;
reg    grp_fu_973_ce;
reg    grp_fu_995_ce;
reg    grp_fu_1004_ce;
reg    grp_fu_1013_ce;
wire   [0:0] ap_CS_fsm_state19;
reg    ap_condition_1922;
reg   [8:0] ap_NS_fsm;
wire   [31:0] grp_fu_1004_p10;
wire   [31:0] grp_fu_1013_p10;
wire   [31:0] grp_fu_923_p10;
wire   [31:0] grp_fu_933_p10;
wire   [31:0] grp_fu_943_p10;
wire   [31:0] grp_fu_953_p10;
wire   [31:0] grp_fu_963_p10;
wire   [31:0] grp_fu_973_p10;
wire   [31:0] grp_fu_995_p10;
reg    ap_condition_1006;
reg    ap_condition_1110;
reg    ap_condition_1238;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'b1;
#0 in_stream_V_data_V_0_sel_rd = 1'b0;
#0 in_stream_V_data_V_0_sel_wr = 1'b0;
#0 in_stream_V_data_V_0_state = 2'b00;
#0 in_stream_V_dest_V_0_state = 2'b00;
#0 out_stream_V_data_V_1_sel_rd = 1'b0;
#0 out_stream_V_data_V_1_sel_wr = 1'b0;
#0 out_stream_V_data_V_1_state = 2'b00;
#0 out_stream_V_keep_V_1_sel_rd = 1'b0;
#0 out_stream_V_keep_V_1_state = 2'b00;
#0 out_stream_V_strb_V_1_sel_rd = 1'b0;
#0 out_stream_V_strb_V_1_state = 2'b00;
#0 out_stream_V_user_V_1_sel_rd = 1'b0;
#0 out_stream_V_user_V_1_state = 2'b00;
#0 out_stream_V_last_V_1_sel_rd = 1'b0;
#0 out_stream_V_last_V_1_state = 2'b00;
#0 out_stream_V_id_V_1_sel_rd = 1'b0;
#0 out_stream_V_id_V_1_state = 2'b00;
#0 out_stream_V_dest_V_1_sel_rd = 1'b0;
#0 out_stream_V_dest_V_1_state = 2'b00;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter6 = 1'b0;
#0 ap_enable_reg_pp3_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter5 = 1'b0;
end

my_filter_buffer_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
my_filter_buffer_CTRL_s_axi_U(
    .AWVALID(s_axi_CTRL_AWVALID),
    .AWREADY(s_axi_CTRL_AWREADY),
    .AWADDR(s_axi_CTRL_AWADDR),
    .WVALID(s_axi_CTRL_WVALID),
    .WREADY(s_axi_CTRL_WREADY),
    .WDATA(s_axi_CTRL_WDATA),
    .WSTRB(s_axi_CTRL_WSTRB),
    .ARVALID(s_axi_CTRL_ARVALID),
    .ARREADY(s_axi_CTRL_ARREADY),
    .ARADDR(s_axi_CTRL_ARADDR),
    .RVALID(s_axi_CTRL_RVALID),
    .RREADY(s_axi_CTRL_RREADY),
    .RDATA(s_axi_CTRL_RDATA),
    .RRESP(s_axi_CTRL_RRESP),
    .BVALID(s_axi_CTRL_BVALID),
    .BREADY(s_axi_CTRL_BREADY),
    .BRESP(s_axi_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

my_filter_buffer_KERNEL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_KERNEL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_KERNEL_BUS_DATA_WIDTH ))
my_filter_buffer_KERNEL_BUS_s_axi_U(
    .AWVALID(s_axi_KERNEL_BUS_AWVALID),
    .AWREADY(s_axi_KERNEL_BUS_AWREADY),
    .AWADDR(s_axi_KERNEL_BUS_AWADDR),
    .WVALID(s_axi_KERNEL_BUS_WVALID),
    .WREADY(s_axi_KERNEL_BUS_WREADY),
    .WDATA(s_axi_KERNEL_BUS_WDATA),
    .WSTRB(s_axi_KERNEL_BUS_WSTRB),
    .ARVALID(s_axi_KERNEL_BUS_ARVALID),
    .ARREADY(s_axi_KERNEL_BUS_ARREADY),
    .ARADDR(s_axi_KERNEL_BUS_ARADDR),
    .RVALID(s_axi_KERNEL_BUS_RVALID),
    .RREADY(s_axi_KERNEL_BUS_RREADY),
    .RDATA(s_axi_KERNEL_BUS_RDATA),
    .RRESP(s_axi_KERNEL_BUS_RRESP),
    .BVALID(s_axi_KERNEL_BUS_BVALID),
    .BREADY(s_axi_KERNEL_BUS_BREADY),
    .BRESP(s_axi_KERNEL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .kernel_0(kernel_0),
    .kernel_1(kernel_1),
    .kernel_2(kernel_2),
    .kernel_3(kernel_3),
    .kernel_4(kernel_4),
    .kernel_5(kernel_5),
    .kernel_6(kernel_6),
    .kernel_7(kernel_7),
    .kernel_8(kernel_8)
);

my_filter_buffer_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
line_buf_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buf_0_address0),
    .ce0(line_buf_0_ce0),
    .we0(line_buf_0_we0),
    .d0(in_stream_V_data_V_0_data_out),
    .q0(line_buf_0_q0),
    .address1(line_buf_0_addr_1_reg_1357),
    .ce1(line_buf_0_ce1),
    .we1(line_buf_0_we1),
    .d1(line_buf_1_q0)
);

my_filter_buffer_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
line_buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buf_1_address0),
    .ce0(line_buf_1_ce0),
    .we0(line_buf_1_we0),
    .d0(in_stream_V_data_V_0_data_out),
    .q0(line_buf_1_q0),
    .address1(ap_pipeline_reg_pp3_iter1_line_buf_1_addr_1_reg_1363),
    .ce1(line_buf_1_ce1),
    .we1(line_buf_1_we1),
    .d1(ap_phi_precharge_reg_pp3_iter2_window_2_2_reg_535)
);

my_filter_buffer_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
my_filter_buffer_dEe_U0(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(window_0_0_read_as_fu_166),
    .din1(grp_fu_923_p1),
    .ce(grp_fu_923_ce),
    .dout(grp_fu_923_p2)
);

my_filter_buffer_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
my_filter_buffer_dEe_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(window_0_0_fu_170),
    .din1(grp_fu_933_p1),
    .ce(grp_fu_933_ce),
    .dout(grp_fu_933_p2)
);

my_filter_buffer_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
my_filter_buffer_dEe_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(window_0_1_fu_174),
    .din1(grp_fu_943_p1),
    .ce(grp_fu_943_ce),
    .dout(grp_fu_943_p2)
);

my_filter_buffer_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
my_filter_buffer_dEe_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(window_1_0_read_as_fu_178),
    .din1(grp_fu_953_p1),
    .ce(grp_fu_953_ce),
    .dout(grp_fu_953_p2)
);

my_filter_buffer_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
my_filter_buffer_dEe_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(window_1_0_phi_fu_503_p4),
    .din1(grp_fu_963_p1),
    .ce(grp_fu_963_ce),
    .dout(grp_fu_963_p2)
);

my_filter_buffer_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
my_filter_buffer_dEe_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(window_1_1_phi_fu_492_p4),
    .din1(grp_fu_973_p1),
    .ce(grp_fu_973_ce),
    .dout(grp_fu_973_p2)
);

my_filter_buffer_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
my_filter_buffer_dEe_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(window_2_0_read_as_fu_182),
    .din1(grp_fu_995_p1),
    .ce(grp_fu_995_ce),
    .dout(grp_fu_995_p2)
);

my_filter_buffer_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
my_filter_buffer_dEe_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(window_2_0_phi_fu_526_p4),
    .din1(grp_fu_1004_p1),
    .ce(grp_fu_1004_ce),
    .dout(grp_fu_1004_p2)
);

my_filter_buffer_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
my_filter_buffer_dEe_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(window_2_1_phi_fu_515_p4),
    .din1(grp_fu_1013_p1),
    .ce(grp_fu_1013_ce),
    .dout(grp_fu_1013_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1178) & (in_stream_V_data_V_0_vld_out == 1'b0)) & ~(1'b0 == exitcond1_fu_555_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1178) & (in_stream_V_data_V_0_vld_out == 1'b0)) & (1'b0 == exitcond1_fu_555_p2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1178) & (in_stream_V_data_V_0_vld_out == 1'b0)) & ~(1'b0 == exitcond1_fu_555_p2)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1187) & (in_stream_V_data_V_0_vld_out == 1'b0)) & ~(1'b0 == exitcond4_fu_572_p2))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1187) & (in_stream_V_data_V_0_vld_out == 1'b0)) & (1'b0 == exitcond4_fu_572_p2))) begin
            ap_enable_reg_pp1_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1187) & (in_stream_V_data_V_0_vld_out == 1'b0)) & ~(1'b0 == exitcond4_fu_572_p2)))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & ~(1'b0 == exitcond_flatten_fu_589_p2))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == exitcond_flatten_fu_589_p2))) begin
            ap_enable_reg_pp2_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_pp2_stage0) & ~(1'b0 == exitcond_flatten_fu_589_p2)))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & ~(1'b0 == exitcond_flatten8_fu_773_p2))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((ap_condition_1006 == 1'b1)) begin
            if (~(1'b1 == ap_enable_reg_pp3_iter1)) begin
                ap_enable_reg_pp3_iter3 <= 1'b0;
            end else if ((1'b1 == ap_enable_reg_pp3_iter1)) begin
                ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter7 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter7 <= ap_enable_reg_pp3_iter6;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp3_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        in_stream_V_data_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == in_stream_V_data_V_0_ack_out) & (1'b1 == in_stream_V_data_V_0_vld_out))) begin
            in_stream_V_data_V_0_sel_rd <= ~in_stream_V_data_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        in_stream_V_data_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == in_stream_V_data_V_0_vld_in) & (1'b1 == in_stream_V_data_V_0_ack_in))) begin
            in_stream_V_data_V_0_sel_wr <= ~in_stream_V_data_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        in_stream_V_data_V_0_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == in_stream_V_data_V_0_vld_in) & (1'b1 == in_stream_V_data_V_0_ack_out) & (in_stream_V_data_V_0_state == ap_const_lv2_3)) | ((1'b0 == in_stream_V_data_V_0_vld_in) & (in_stream_V_data_V_0_state == ap_const_lv2_2)))) begin
            in_stream_V_data_V_0_state <= ap_const_lv2_2;
        end else if ((((1'b1 == in_stream_V_data_V_0_vld_in) & (1'b0 == in_stream_V_data_V_0_ack_out) & (in_stream_V_data_V_0_state == ap_const_lv2_3)) | ((1'b0 == in_stream_V_data_V_0_ack_out) & (in_stream_V_data_V_0_state == ap_const_lv2_1)))) begin
            in_stream_V_data_V_0_state <= ap_const_lv2_1;
        end else if ((((1'b1 == in_stream_V_data_V_0_vld_in) & (in_stream_V_data_V_0_state == ap_const_lv2_2)) | ((1'b1 == in_stream_V_data_V_0_ack_out) & (in_stream_V_data_V_0_state == ap_const_lv2_1)) | ((in_stream_V_data_V_0_state == ap_const_lv2_3) & ~((1'b1 == in_stream_V_data_V_0_vld_in) & (1'b0 == in_stream_V_data_V_0_ack_out)) & ~((1'b0 == in_stream_V_data_V_0_vld_in) & (1'b1 == in_stream_V_data_V_0_ack_out))))) begin
            in_stream_V_data_V_0_state <= ap_const_lv2_3;
        end else begin
            in_stream_V_data_V_0_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        in_stream_V_dest_V_0_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == in_stream_V_dest_V_0_vld_in) & (1'b1 == in_stream_V_dest_V_0_ack_out) & (ap_const_lv2_3 == in_stream_V_dest_V_0_state)) | ((1'b0 == in_stream_V_dest_V_0_vld_in) & (ap_const_lv2_2 == in_stream_V_dest_V_0_state)))) begin
            in_stream_V_dest_V_0_state <= ap_const_lv2_2;
        end else if ((((1'b1 == in_stream_V_dest_V_0_vld_in) & (1'b0 == in_stream_V_dest_V_0_ack_out) & (ap_const_lv2_3 == in_stream_V_dest_V_0_state)) | ((1'b0 == in_stream_V_dest_V_0_ack_out) & (ap_const_lv2_1 == in_stream_V_dest_V_0_state)))) begin
            in_stream_V_dest_V_0_state <= ap_const_lv2_1;
        end else if ((((1'b1 == in_stream_V_dest_V_0_vld_in) & (ap_const_lv2_2 == in_stream_V_dest_V_0_state)) | ((1'b1 == in_stream_V_dest_V_0_ack_out) & (ap_const_lv2_1 == in_stream_V_dest_V_0_state)) | ((ap_const_lv2_3 == in_stream_V_dest_V_0_state) & ~((1'b1 == in_stream_V_dest_V_0_vld_in) & (1'b0 == in_stream_V_dest_V_0_ack_out)) & ~((1'b0 == in_stream_V_dest_V_0_vld_in) & (1'b1 == in_stream_V_dest_V_0_ack_out))))) begin
            in_stream_V_dest_V_0_state <= ap_const_lv2_3;
        end else begin
            in_stream_V_dest_V_0_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == out_stream_V_data_V_1_ack_out) & (1'b1 == out_stream_V_data_V_1_vld_out))) begin
            out_stream_V_data_V_1_sel_rd <= ~out_stream_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == out_stream_V_data_V_1_vld_in) & (1'b1 == out_stream_V_data_V_1_ack_in))) begin
            out_stream_V_data_V_1_sel_wr <= ~out_stream_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_data_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == out_stream_V_data_V_1_vld_in) & (1'b1 == out_stream_V_data_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_data_V_1_state)) | ((1'b0 == out_stream_V_data_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_data_V_1_state)))) begin
            out_stream_V_data_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == out_stream_V_data_V_1_vld_in) & (1'b0 == out_stream_V_data_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_data_V_1_state)) | ((1'b0 == out_stream_V_data_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_data_V_1_state)))) begin
            out_stream_V_data_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == out_stream_V_data_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_data_V_1_state)) | ((1'b1 == out_stream_V_data_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_data_V_1_state)) | ((ap_const_lv2_3 == out_stream_V_data_V_1_state) & ~((1'b1 == out_stream_V_data_V_1_vld_in) & (1'b0 == out_stream_V_data_V_1_ack_out)) & ~((1'b0 == out_stream_V_data_V_1_vld_in) & (1'b1 == out_stream_V_data_V_1_ack_out))))) begin
            out_stream_V_data_V_1_state <= ap_const_lv2_3;
        end else begin
            out_stream_V_data_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_dest_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == out_stream_V_dest_V_1_ack_out) & (1'b1 == out_stream_V_dest_V_1_vld_out))) begin
            out_stream_V_dest_V_1_sel_rd <= ~out_stream_V_dest_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_dest_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == out_stream_V_dest_V_1_vld_in) & (1'b1 == out_stream_V_dest_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_dest_V_1_state)) | ((1'b0 == out_stream_V_dest_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_dest_V_1_state)))) begin
            out_stream_V_dest_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == out_stream_V_dest_V_1_vld_in) & (1'b0 == out_stream_V_dest_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_dest_V_1_state)) | ((1'b0 == out_stream_V_dest_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_dest_V_1_state)))) begin
            out_stream_V_dest_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == out_stream_V_dest_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_dest_V_1_state)) | ((1'b1 == out_stream_V_dest_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_dest_V_1_state)) | ((ap_const_lv2_3 == out_stream_V_dest_V_1_state) & ~((1'b1 == out_stream_V_dest_V_1_vld_in) & (1'b0 == out_stream_V_dest_V_1_ack_out)) & ~((1'b0 == out_stream_V_dest_V_1_vld_in) & (1'b1 == out_stream_V_dest_V_1_ack_out))))) begin
            out_stream_V_dest_V_1_state <= ap_const_lv2_3;
        end else begin
            out_stream_V_dest_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == out_stream_V_id_V_1_ack_out) & (1'b1 == out_stream_V_id_V_1_vld_out))) begin
            out_stream_V_id_V_1_sel_rd <= ~out_stream_V_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_id_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == out_stream_V_id_V_1_vld_in) & (1'b1 == out_stream_V_id_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_id_V_1_state)) | ((1'b0 == out_stream_V_id_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_id_V_1_state)))) begin
            out_stream_V_id_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == out_stream_V_id_V_1_vld_in) & (1'b0 == out_stream_V_id_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_id_V_1_state)) | ((1'b0 == out_stream_V_id_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_id_V_1_state)))) begin
            out_stream_V_id_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == out_stream_V_id_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_id_V_1_state)) | ((1'b1 == out_stream_V_id_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_id_V_1_state)) | ((ap_const_lv2_3 == out_stream_V_id_V_1_state) & ~((1'b1 == out_stream_V_id_V_1_vld_in) & (1'b0 == out_stream_V_id_V_1_ack_out)) & ~((1'b0 == out_stream_V_id_V_1_vld_in) & (1'b1 == out_stream_V_id_V_1_ack_out))))) begin
            out_stream_V_id_V_1_state <= ap_const_lv2_3;
        end else begin
            out_stream_V_id_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == out_stream_V_keep_V_1_ack_out) & (1'b1 == out_stream_V_keep_V_1_vld_out))) begin
            out_stream_V_keep_V_1_sel_rd <= ~out_stream_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_keep_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == out_stream_V_keep_V_1_vld_in) & (1'b1 == out_stream_V_keep_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_keep_V_1_state)) | ((1'b0 == out_stream_V_keep_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_keep_V_1_state)))) begin
            out_stream_V_keep_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == out_stream_V_keep_V_1_vld_in) & (1'b0 == out_stream_V_keep_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_keep_V_1_state)) | ((1'b0 == out_stream_V_keep_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_keep_V_1_state)))) begin
            out_stream_V_keep_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == out_stream_V_keep_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_keep_V_1_state)) | ((1'b1 == out_stream_V_keep_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_keep_V_1_state)) | ((ap_const_lv2_3 == out_stream_V_keep_V_1_state) & ~((1'b1 == out_stream_V_keep_V_1_vld_in) & (1'b0 == out_stream_V_keep_V_1_ack_out)) & ~((1'b0 == out_stream_V_keep_V_1_vld_in) & (1'b1 == out_stream_V_keep_V_1_ack_out))))) begin
            out_stream_V_keep_V_1_state <= ap_const_lv2_3;
        end else begin
            out_stream_V_keep_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == out_stream_V_last_V_1_ack_out) & (1'b1 == out_stream_V_last_V_1_vld_out))) begin
            out_stream_V_last_V_1_sel_rd <= ~out_stream_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_last_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == out_stream_V_last_V_1_vld_in) & (1'b1 == out_stream_V_last_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_last_V_1_state)) | ((1'b0 == out_stream_V_last_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_last_V_1_state)))) begin
            out_stream_V_last_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == out_stream_V_last_V_1_vld_in) & (1'b0 == out_stream_V_last_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_last_V_1_state)) | ((1'b0 == out_stream_V_last_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_last_V_1_state)))) begin
            out_stream_V_last_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == out_stream_V_last_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_last_V_1_state)) | ((1'b1 == out_stream_V_last_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_last_V_1_state)) | ((ap_const_lv2_3 == out_stream_V_last_V_1_state) & ~((1'b1 == out_stream_V_last_V_1_vld_in) & (1'b0 == out_stream_V_last_V_1_ack_out)) & ~((1'b0 == out_stream_V_last_V_1_vld_in) & (1'b1 == out_stream_V_last_V_1_ack_out))))) begin
            out_stream_V_last_V_1_state <= ap_const_lv2_3;
        end else begin
            out_stream_V_last_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_strb_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == out_stream_V_strb_V_1_ack_out) & (1'b1 == out_stream_V_strb_V_1_vld_out))) begin
            out_stream_V_strb_V_1_sel_rd <= ~out_stream_V_strb_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_strb_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == out_stream_V_strb_V_1_vld_in) & (1'b1 == out_stream_V_strb_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_strb_V_1_state)) | ((1'b0 == out_stream_V_strb_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_strb_V_1_state)))) begin
            out_stream_V_strb_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == out_stream_V_strb_V_1_vld_in) & (1'b0 == out_stream_V_strb_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_strb_V_1_state)) | ((1'b0 == out_stream_V_strb_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_strb_V_1_state)))) begin
            out_stream_V_strb_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == out_stream_V_strb_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_strb_V_1_state)) | ((1'b1 == out_stream_V_strb_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_strb_V_1_state)) | ((ap_const_lv2_3 == out_stream_V_strb_V_1_state) & ~((1'b1 == out_stream_V_strb_V_1_vld_in) & (1'b0 == out_stream_V_strb_V_1_ack_out)) & ~((1'b0 == out_stream_V_strb_V_1_vld_in) & (1'b1 == out_stream_V_strb_V_1_ack_out))))) begin
            out_stream_V_strb_V_1_state <= ap_const_lv2_3;
        end else begin
            out_stream_V_strb_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == out_stream_V_user_V_1_ack_out) & (1'b1 == out_stream_V_user_V_1_vld_out))) begin
            out_stream_V_user_V_1_sel_rd <= ~out_stream_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_user_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == out_stream_V_user_V_1_vld_in) & (1'b1 == out_stream_V_user_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_user_V_1_state)) | ((1'b0 == out_stream_V_user_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_user_V_1_state)))) begin
            out_stream_V_user_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == out_stream_V_user_V_1_vld_in) & (1'b0 == out_stream_V_user_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_user_V_1_state)) | ((1'b0 == out_stream_V_user_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_user_V_1_state)))) begin
            out_stream_V_user_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == out_stream_V_user_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_user_V_1_state)) | ((1'b1 == out_stream_V_user_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_user_V_1_state)) | ((ap_const_lv2_3 == out_stream_V_user_V_1_state) & ~((1'b1 == out_stream_V_user_V_1_vld_in) & (1'b0 == out_stream_V_user_V_1_ack_out)) & ~((1'b0 == out_stream_V_user_V_1_vld_in) & (1'b1 == out_stream_V_user_V_1_ack_out))))) begin
            out_stream_V_user_V_1_state <= ap_const_lv2_3;
        end else begin
            out_stream_V_user_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1110 == 1'b1)) begin
        if (((1'b0 == exitcond_flatten8_fu_773_p2) & (1'b0 == icmp_fu_852_p2))) begin
            ap_phi_precharge_reg_pp3_iter1_window_2_2_reg_535 <= ap_const_lv32_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp3_iter1_window_2_2_reg_535 <= ap_phi_precharge_reg_pp3_iter0_window_2_2_reg_535;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1238 == 1'b1)) begin
        if (((1'b0 == exitcond_flatten8_reg_1314) & ~(1'b0 == icmp_reg_1369))) begin
            ap_phi_precharge_reg_pp3_iter2_window_2_2_reg_535 <= in_stream_V_data_V_0_data_out;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp3_iter2_window_2_2_reg_535 <= ap_phi_precharge_reg_pp3_iter1_window_2_2_reg_535;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        indvar_flatten6_reg_455 <= ap_const_lv19_0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond_flatten8_fu_773_p2))) begin
        indvar_flatten6_reg_455 <= indvar_flatten_next7_fu_779_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        indvar_flatten_reg_374 <= ap_const_lv3_0;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b0 == exitcond_flatten_fu_589_p2))) begin
        indvar_flatten_reg_374 <= indvar_flatten_next_fu_595_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond_flatten8_fu_773_p2) & ~(1'b0 == icmp_fu_852_p2))) begin
        read_count_1_fu_186 <= read_count_fu_858_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        read_count_1_fu_186 <= ap_const_lv32_202;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        window_1_0_reg_500 <= window_1_1_1_reg_432;
    end else if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1314) & (1'b1 == ap_enable_reg_pp3_iter2))) begin
        window_1_0_reg_500 <= window_1_1_reg_489;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        window_1_1_reg_489 <= window_1_2_1_reg_420;
    end else if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1314) & (1'b1 == ap_enable_reg_pp3_iter2))) begin
        window_1_1_reg_489 <= window_1_2_reg_1449;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        window_2_0_reg_523 <= window_2_1_1_reg_408;
    end else if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314) & (1'b1 == ap_enable_reg_pp3_iter3))) begin
        window_2_0_reg_523 <= window_2_1_reg_512;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        window_2_1_reg_512 <= window_2_2_1_reg_396;
    end else if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314) & (1'b1 == ap_enable_reg_pp3_iter3))) begin
        window_2_1_reg_512 <= window_2_2_reg_535;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x1_reg_362 <= ap_const_lv10_0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1187) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1187) & (in_stream_V_data_V_0_vld_out == 1'b0)))) begin
        x1_reg_362 <= x_2_reg_1191;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        x3_reg_444 <= ap_const_lv2_1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b0 == exitcond_flatten_fu_589_p2))) begin
        x3_reg_444 <= x_3_fu_679_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        x_assign_reg_478 <= ap_const_lv10_0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1314) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        x_assign_reg_478 <= x_4_reg_1349;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1178) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1178) & (in_stream_V_data_V_0_vld_out == 1'b0)))) begin
        x_reg_350 <= x_1_reg_1182;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        x_reg_350 <= ap_const_lv10_1FE;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        y2_reg_385 <= ap_const_lv2_1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'b0 == exitcond_flatten_reg_1196))) begin
        y2_reg_385 <= tmp_3_mid2_v_reg_1205;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        y_assign_reg_466 <= ap_const_lv10_0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1314) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        y_assign_reg_466 <= y_assign_mid2_reg_1336;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        ap_pipeline_reg_pp3_iter1_exitcond2_reg_1323 <= exitcond2_reg_1323;
        ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1314 <= exitcond_flatten8_reg_1314;
        ap_pipeline_reg_pp3_iter1_line_buf_1_addr_1_reg_1363 <= line_buf_1_addr_1_reg_1363;
        ap_pipeline_reg_pp3_iter1_tmp_3_i_i_reg_1342 <= tmp_3_i_i_reg_1342;
        ap_pipeline_reg_pp3_iter1_tmp_i_i_mid2_reg_1329 <= tmp_i_i_mid2_reg_1329;
        ap_pipeline_reg_pp3_iter1_x_4_reg_1349 <= x_4_reg_1349;
        ap_pipeline_reg_pp3_iter1_y_assign_mid2_reg_1336 <= y_assign_mid2_reg_1336;
        ap_pipeline_reg_pp3_iter1_y_reg_1304 <= y_reg_1304;
        exitcond_flatten8_reg_1314 <= exitcond_flatten8_fu_773_p2;
        tmp_3_reg_1309 <= y_fu_759_p2[ap_const_lv32_9];
        y_reg_1304 <= y_fu_759_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)))) begin
        ap_pipeline_reg_pp3_iter2_exitcond2_reg_1323 <= ap_pipeline_reg_pp3_iter1_exitcond2_reg_1323;
        ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314 <= ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1314;
        ap_pipeline_reg_pp3_iter2_tmp_3_i_i_reg_1342 <= ap_pipeline_reg_pp3_iter1_tmp_3_i_i_reg_1342;
        ap_pipeline_reg_pp3_iter2_tmp_i2_i_mid2_v_reg_1398 <= tmp_i2_i_mid2_v_reg_1398;
        ap_pipeline_reg_pp3_iter2_tmp_i_i_mid2_reg_1329 <= ap_pipeline_reg_pp3_iter1_tmp_i_i_mid2_reg_1329;
        ap_pipeline_reg_pp3_iter2_x_4_reg_1349 <= ap_pipeline_reg_pp3_iter1_x_4_reg_1349;
        ap_pipeline_reg_pp3_iter2_y_assign_1_mid1_reg_1393 <= y_assign_1_mid1_reg_1393;
        ap_pipeline_reg_pp3_iter2_y_assign_mid2_reg_1336 <= ap_pipeline_reg_pp3_iter1_y_assign_mid2_reg_1336;
        ap_pipeline_reg_pp3_iter2_y_reg_1304 <= ap_pipeline_reg_pp3_iter1_y_reg_1304;
        ap_pipeline_reg_pp3_iter3_exitcond2_reg_1323 <= ap_pipeline_reg_pp3_iter2_exitcond2_reg_1323;
        ap_pipeline_reg_pp3_iter3_exitcond_flatten8_reg_1314 <= ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314;
        ap_pipeline_reg_pp3_iter3_tmp_3_i_i_reg_1342 <= ap_pipeline_reg_pp3_iter2_tmp_3_i_i_reg_1342;
        ap_pipeline_reg_pp3_iter3_tmp_i2_i_mid2_v_reg_1398 <= ap_pipeline_reg_pp3_iter2_tmp_i2_i_mid2_v_reg_1398;
        ap_pipeline_reg_pp3_iter3_tmp_i_i_mid2_reg_1329 <= ap_pipeline_reg_pp3_iter2_tmp_i_i_mid2_reg_1329;
        ap_pipeline_reg_pp3_iter3_x_4_reg_1349 <= ap_pipeline_reg_pp3_iter2_x_4_reg_1349;
        ap_pipeline_reg_pp3_iter3_y_assign_1_mid1_reg_1393 <= ap_pipeline_reg_pp3_iter2_y_assign_1_mid1_reg_1393;
        ap_pipeline_reg_pp3_iter3_y_assign_mid2_reg_1336 <= ap_pipeline_reg_pp3_iter2_y_assign_mid2_reg_1336;
        ap_pipeline_reg_pp3_iter3_y_reg_1304 <= ap_pipeline_reg_pp3_iter2_y_reg_1304;
        ap_pipeline_reg_pp3_iter4_exitcond2_reg_1323 <= ap_pipeline_reg_pp3_iter3_exitcond2_reg_1323;
        ap_pipeline_reg_pp3_iter4_exitcond_flatten8_reg_1314 <= ap_pipeline_reg_pp3_iter3_exitcond_flatten8_reg_1314;
        ap_pipeline_reg_pp3_iter4_tmp_3_i_i_reg_1342 <= ap_pipeline_reg_pp3_iter3_tmp_3_i_i_reg_1342;
        ap_pipeline_reg_pp3_iter4_tmp_9_1_1_i_reg_1494 <= tmp_9_1_1_i_reg_1494;
        ap_pipeline_reg_pp3_iter4_tmp_9_1_2_i_reg_1499 <= tmp_9_1_2_i_reg_1499;
        ap_pipeline_reg_pp3_iter4_tmp_i2_i_mid2_v_reg_1398 <= ap_pipeline_reg_pp3_iter3_tmp_i2_i_mid2_v_reg_1398;
        ap_pipeline_reg_pp3_iter4_x_4_reg_1349 <= ap_pipeline_reg_pp3_iter3_x_4_reg_1349;
        ap_pipeline_reg_pp3_iter4_y_assign_1_mid1_reg_1393 <= ap_pipeline_reg_pp3_iter3_y_assign_1_mid1_reg_1393;
        ap_pipeline_reg_pp3_iter4_y_assign_mid2_reg_1336 <= ap_pipeline_reg_pp3_iter3_y_assign_mid2_reg_1336;
        ap_pipeline_reg_pp3_iter4_y_reg_1304 <= ap_pipeline_reg_pp3_iter3_y_reg_1304;
        ap_pipeline_reg_pp3_iter5_exitcond2_reg_1323 <= ap_pipeline_reg_pp3_iter4_exitcond2_reg_1323;
        ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314 <= ap_pipeline_reg_pp3_iter4_exitcond_flatten8_reg_1314;
        ap_pipeline_reg_pp3_iter5_tmp_3_i_i_reg_1342 <= ap_pipeline_reg_pp3_iter4_tmp_3_i_i_reg_1342;
        ap_pipeline_reg_pp3_iter5_tmp_9_2_1_i_reg_1519 <= tmp_9_2_1_i_reg_1519;
        ap_pipeline_reg_pp3_iter5_tmp_9_2_2_i_reg_1524 <= tmp_9_2_2_i_reg_1524;
        ap_pipeline_reg_pp3_iter5_tmp_i2_i_mid2_v_reg_1398 <= ap_pipeline_reg_pp3_iter4_tmp_i2_i_mid2_v_reg_1398;
        ap_pipeline_reg_pp3_iter5_x_4_reg_1349 <= ap_pipeline_reg_pp3_iter4_x_4_reg_1349;
        ap_pipeline_reg_pp3_iter5_y_assign_1_mid1_reg_1393 <= ap_pipeline_reg_pp3_iter4_y_assign_1_mid1_reg_1393;
        ap_pipeline_reg_pp3_iter5_y_reg_1304 <= ap_pipeline_reg_pp3_iter4_y_reg_1304;
        ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314 <= ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == exitcond_flatten_fu_589_p2))) begin
        cond1_reg_1233 <= cond1_fu_673_p2;
        cond_mid2_reg_1215 <= cond_mid2_fu_645_p3;
        tmp_1_reg_1210 <= tmp_1_fu_629_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1178) & (in_stream_V_data_V_0_vld_out == 1'b0)))) begin
        exitcond1_reg_1178 <= exitcond1_fu_555_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b0 == exitcond_flatten8_fu_773_p2))) begin
        exitcond2_reg_1323 <= exitcond2_fu_788_p2;
        icmp_reg_1369 <= icmp_fu_852_p2;
        line_buf_0_addr_1_reg_1357 <= x5_cast1_fu_824_p1;
        line_buf_1_addr_1_reg_1363 <= x5_cast1_fu_824_p1;
        tmp_3_i_i_reg_1342 <= tmp_3_i_i_fu_830_p2;
        tmp_i_i_mid2_reg_1329 <= tmp_i_i_mid2_fu_808_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1187) & (in_stream_V_data_V_0_vld_out == 1'b0)))) begin
        exitcond4_reg_1187 <= exitcond4_fu_572_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp2_stage0)) begin
        exitcond_flatten_reg_1196 <= exitcond_flatten_fu_589_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == in_stream_V_data_V_0_load_A)) begin
        in_stream_V_data_V_0_payload_A <= in_stream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == in_stream_V_data_V_0_load_B)) begin
        in_stream_V_data_V_0_payload_B <= in_stream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == exitcond_flatten8_reg_1314) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        kernel_6_read_reg_1404 <= kernel_6;
        kernel_7_read_reg_1409 <= kernel_7;
        kernel_8_read_reg_1414 <= kernel_8;
        tmp_i2_i_mid2_v_reg_1398 <= tmp_i2_i_mid2_v_fu_913_p3;
        y_assign_1_mid1_reg_1393 <= y_assign_1_mid1_fu_899_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == out_stream_V_data_V_1_load_A)) begin
        out_stream_V_data_V_1_payload_A <= val_out_fu_1169_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == out_stream_V_data_V_1_load_B)) begin
        out_stream_V_data_V_1_payload_B <= val_out_fu_1169_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter3_exitcond_flatten8_reg_1314))) begin
        result_2_0_2_i_reg_1504 <= result_2_0_2_i_fu_1066_p3;
        tmp_9_2_2_i_reg_1524 <= grp_fu_1013_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter4_exitcond_flatten8_reg_1314))) begin
        result_2_1_2_i_reg_1529 <= result_2_1_2_i_fu_1106_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314) & ~(1'b0 == ap_pipeline_reg_pp3_iter2_tmp_i_i_mid2_reg_1329))) begin
        result_3_0_1_i_reg_1479 <= result_3_0_1_i_fu_1031_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter3_exitcond_flatten8_reg_1314) & ~(1'b0 == ap_pipeline_reg_pp3_iter3_tmp_3_i_i_reg_1342))) begin
        result_3_1_i_reg_1509 <= result_3_1_i_fu_1074_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter4_exitcond_flatten8_reg_1314) & (1'b0 == ap_pipeline_reg_pp3_iter4_tmp_i2_i_mid2_v_reg_1398))) begin
        result_3_2_i_reg_1535 <= result_3_2_i_fu_1114_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b0 == exitcond_flatten_fu_589_p2))) begin
        tmp_3_mid2_v_reg_1205 <= tmp_3_mid2_v_fu_621_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314))) begin
        tmp_9_0_2_i_reg_1484 <= grp_fu_943_p2;
        tmp_9_1_1_i_reg_1494 <= grp_fu_963_p2;
        tmp_9_1_2_i_reg_1499 <= grp_fu_973_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314) & ~(1'b0 == ap_pipeline_reg_pp3_iter2_tmp_3_i_i_reg_1342))) begin
        tmp_9_1_i_reg_1489 <= grp_fu_953_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter3_exitcond_flatten8_reg_1314) & (1'b0 == ap_pipeline_reg_pp3_iter3_tmp_i2_i_mid2_v_reg_1398))) begin
        tmp_9_2_1_i_reg_1519 <= grp_fu_1004_p2;
        tmp_9_2_i_reg_1514 <= grp_fu_995_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        window_0_0_fu_170 <= window_0_1_fu_174;
        window_0_0_read_as_fu_166 <= window_0_0_fu_170;
        window_1_0_read_as_fu_178 <= window_1_0_phi_fu_503_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1314) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        window_0_1_fu_174 <= line_buf_0_q0;
        window_1_2_reg_1449 <= line_buf_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'b0 == exitcond_flatten_reg_1196))) begin
        window_1_1_1_reg_432 <= window_2_2_9_fu_741_p3;
        window_1_2_1_reg_420 <= window_2_2_8_fu_734_p3;
        window_2_1_1_reg_408 <= window_2_2_7_fu_727_p3;
        window_2_2_1_reg_396 <= window_2_2_6_fu_720_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2))) begin
        window_2_0_read_as_fu_182 <= window_2_0_phi_fu_526_p4;
        window_2_2_reg_535 <= ap_phi_precharge_reg_pp3_iter2_window_2_2_reg_535;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1178) & (in_stream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_fu_555_p2))) begin
        x_1_reg_1182 <= x_1_fu_561_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1187) & (in_stream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        x_2_reg_1191 <= x_2_fu_578_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond_flatten8_fu_773_p2))) begin
        x_4_reg_1349 <= x_4_fu_836_p2;
        y_assign_mid2_reg_1336 <= y_assign_mid2_fu_816_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) & ~(ap_condition_1922 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) & ~(ap_condition_1922 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        grp_fu_1004_ce = 1'b1;
    end else begin
        grp_fu_1004_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        grp_fu_1013_ce = 1'b1;
    end else begin
        grp_fu_1013_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        grp_fu_923_ce = 1'b1;
    end else begin
        grp_fu_923_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        grp_fu_933_ce = 1'b1;
    end else begin
        grp_fu_933_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        grp_fu_943_ce = 1'b1;
    end else begin
        grp_fu_943_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        grp_fu_953_ce = 1'b1;
    end else begin
        grp_fu_953_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        grp_fu_963_ce = 1'b1;
    end else begin
        grp_fu_963_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        grp_fu_973_ce = 1'b1;
    end else begin
        grp_fu_973_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        grp_fu_995_ce = 1'b1;
    end else begin
        grp_fu_995_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1178)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1187)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1314) & ~(1'b0 == icmp_reg_1369)))) begin
        in_stream_TDATA_blk_n = in_stream_V_data_V_0_state[1'b0];
    end else begin
        in_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1314) & ~(1'b0 == icmp_reg_1369) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1178) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1178) & (in_stream_V_data_V_0_vld_out == 1'b0))) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1187) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1187) & (in_stream_V_data_V_0_vld_out == 1'b0))))) begin
        in_stream_V_data_V_0_ack_out = 1'b1;
    end else begin
        in_stream_V_data_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == in_stream_V_data_V_0_sel)) begin
        in_stream_V_data_V_0_data_out = in_stream_V_data_V_0_payload_B;
    end else begin
        in_stream_V_data_V_0_data_out = in_stream_V_data_V_0_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1314) & ~(1'b0 == icmp_reg_1369) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1178) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1178) & (in_stream_V_data_V_0_vld_out == 1'b0))) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1187) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1187) & (in_stream_V_data_V_0_vld_out == 1'b0))))) begin
        in_stream_V_dest_V_0_ack_out = 1'b1;
    end else begin
        in_stream_V_dest_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0))) begin
        line_buf_0_address0 = x5_cast1_fu_824_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        line_buf_0_address0 = tmp_cast_fu_667_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        line_buf_0_address0 = x_cast7_fu_567_p1;
    end else begin
        line_buf_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1178) & (in_stream_V_data_V_0_vld_out == 1'b0))))) begin
        line_buf_0_ce0 = 1'b1;
    end else begin
        line_buf_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        line_buf_0_ce1 = 1'b1;
    end else begin
        line_buf_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1178) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1178) & (in_stream_V_data_V_0_vld_out == 1'b0)))) begin
        line_buf_0_we0 = 1'b1;
    end else begin
        line_buf_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1314) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        line_buf_0_we1 = 1'b1;
    end else begin
        line_buf_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0))) begin
        line_buf_1_address0 = x5_cast1_fu_824_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        line_buf_1_address0 = tmp_cast_fu_667_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1))) begin
        line_buf_1_address0 = x1_cast6_fu_584_p1;
    end else begin
        line_buf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1187) & (in_stream_V_data_V_0_vld_out == 1'b0))))) begin
        line_buf_1_ce0 = 1'b1;
    end else begin
        line_buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2))) begin
        line_buf_1_ce1 = 1'b1;
    end else begin
        line_buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1187) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1187) & (in_stream_V_data_V_0_vld_out == 1'b0)))) begin
        line_buf_1_we0 = 1'b1;
    end else begin
        line_buf_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1314) & (1'b1 == ap_enable_reg_pp3_iter2))) begin
        line_buf_1_we1 = 1'b1;
    end else begin
        line_buf_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314)))) begin
        out_stream_TDATA_blk_n = out_stream_V_data_V_1_state[1'b1];
    end else begin
        out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == out_stream_V_data_V_1_sel)) begin
        out_stream_V_data_V_1_data_out = out_stream_V_data_V_1_payload_B;
    end else begin
        out_stream_V_data_V_1_data_out = out_stream_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        out_stream_V_data_V_1_vld_in = 1'b1;
    end else begin
        out_stream_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        out_stream_V_dest_V_1_vld_in = 1'b1;
    end else begin
        out_stream_V_dest_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        out_stream_V_id_V_1_vld_in = 1'b1;
    end else begin
        out_stream_V_id_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        out_stream_V_keep_V_1_vld_in = 1'b1;
    end else begin
        out_stream_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        out_stream_V_last_V_1_vld_in = 1'b1;
    end else begin
        out_stream_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        out_stream_V_strb_V_1_vld_in = 1'b1;
    end else begin
        out_stream_V_strb_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        out_stream_V_user_V_1_vld_in = 1'b1;
    end else begin
        out_stream_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1314) & (1'b1 == ap_enable_reg_pp3_iter2))) begin
        window_1_0_phi_fu_503_p4 = window_1_1_reg_489;
    end else begin
        window_1_0_phi_fu_503_p4 = window_1_0_reg_500;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1314) & (1'b1 == ap_enable_reg_pp3_iter2))) begin
        window_1_1_phi_fu_492_p4 = window_1_2_reg_1449;
    end else begin
        window_1_1_phi_fu_492_p4 = window_1_1_reg_489;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314) & (1'b1 == ap_enable_reg_pp3_iter3))) begin
        window_2_0_phi_fu_526_p4 = window_2_1_reg_512;
    end else begin
        window_2_0_phi_fu_526_p4 = window_2_0_reg_523;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314) & (1'b1 == ap_enable_reg_pp3_iter3))) begin
        window_2_1_phi_fu_515_p4 = window_2_2_reg_535;
    end else begin
        window_2_1_phi_fu_515_p4 = window_2_1_reg_512;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1187))) begin
        x1_phi_fu_366_p4 = x_2_reg_1191;
    end else begin
        x1_phi_fu_366_p4 = x1_reg_362;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1314))) begin
        x_assign_phi_fu_482_p4 = x_4_reg_1349;
    end else begin
        x_assign_phi_fu_482_p4 = x_assign_reg_478;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1178))) begin
        x_phi_fu_354_p4 = x_1_reg_1182;
    end else begin
        x_phi_fu_354_p4 = x_reg_350;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'b0 == exitcond_flatten_reg_1196))) begin
        y2_phi_fu_389_p4 = tmp_3_mid2_v_reg_1205;
    end else begin
        y2_phi_fu_389_p4 = y2_reg_385;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1314))) begin
        y_assign_phi_fu_470_p4 = y_assign_mid2_reg_1336;
    end else begin
        y_assign_phi_fu_470_p4 = y_assign_reg_466;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~(~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1178) & (in_stream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond1_fu_555_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1178) & (in_stream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond1_fu_555_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~(~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1187) & (in_stream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp1_iter0) & ~(1'b0 == exitcond4_fu_572_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1187) & (in_stream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp1_iter0) & ~(1'b0 == exitcond4_fu_572_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp2_iter0) & ~(1'b0 == exitcond_flatten_fu_589_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp3_iter7) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & ~(1'b1 == ap_enable_reg_pp3_iter6)) & ~(~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & ~(1'b1 == ap_enable_reg_pp3_iter1) & (1'b1 == ap_enable_reg_pp3_iter2) & ~(1'b1 == ap_enable_reg_pp3_iter3)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((1'b1 == ap_enable_reg_pp3_iter7) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & ~(1'b1 == ap_enable_reg_pp3_iter6)) | (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & ~(1'b1 == ap_enable_reg_pp3_iter1) & (1'b1 == ap_enable_reg_pp3_iter2) & ~(1'b1 == ap_enable_reg_pp3_iter3)))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state19 : begin
            if (~(ap_condition_1922 == 1'b1)) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state10 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_state19 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_state4 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state7 = ap_CS_fsm[ap_const_lv32_4];

always @ (*) begin
    ap_condition_1006 = ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)));
end

always @ (*) begin
    ap_condition_1110 = ((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0));
end

always @ (*) begin
    ap_condition_1238 = ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) & (1'b0 == out_stream_V_data_V_1_ack_in))));
end

always @ (*) begin
    ap_condition_1922 = ((out_stream_V_data_V_1_ack_in == 1'b0) | (out_stream_V_keep_V_1_ack_in == 1'b0) | (out_stream_V_strb_V_1_ack_in == 1'b0) | (out_stream_V_user_V_1_ack_in == 1'b0) | (out_stream_V_last_V_1_ack_in == 1'b0) | (out_stream_V_id_V_1_ack_in == 1'b0) | (out_stream_V_dest_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_condition_995 = ((1'b0 == exitcond_flatten8_reg_1314) & ~(1'b0 == icmp_reg_1369) & (in_stream_V_data_V_0_vld_out == 1'b0));
end

assign ap_phi_precharge_reg_pp3_iter0_window_2_2_reg_535 = 'bx;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cond1_fu_673_p2 = ((x3_mid2_fu_607_p3 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign cond_fu_639_p2 = ((y2_phi_fu_389_p4 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign cond_mid1_fu_633_p2 = ((y2_phi_fu_389_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign cond_mid2_fu_645_p3 = ((exitcond_fu_601_p2[0:0] === 1'b1) ? cond_mid1_fu_633_p2 : cond_fu_639_p2);

assign exitcond1_fu_555_p2 = ((x_phi_fu_354_p4 == ap_const_lv10_200) ? 1'b1 : 1'b0);

assign exitcond2_fu_788_p2 = ((x_assign_phi_fu_482_p4 == ap_const_lv10_200) ? 1'b1 : 1'b0);

assign exitcond4_fu_572_p2 = ((x1_phi_fu_366_p4 == ap_const_lv10_200) ? 1'b1 : 1'b0);

assign exitcond_flatten8_fu_773_p2 = ((indvar_flatten6_reg_455 == ap_const_lv19_40000) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_589_p2 = ((indvar_flatten_reg_374 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign exitcond_fu_601_p2 = ((x3_reg_444 == ap_const_lv2_3) ? 1'b1 : 1'b0);

assign grp_fu_1004_p1 = grp_fu_1004_p10;

assign grp_fu_1004_p10 = kernel_7_read_reg_1409;

assign grp_fu_1013_p1 = grp_fu_1013_p10;

assign grp_fu_1013_p10 = kernel_8_read_reg_1414;

assign grp_fu_923_p1 = grp_fu_923_p10;

assign grp_fu_923_p10 = kernel_0;

assign grp_fu_933_p1 = grp_fu_933_p10;

assign grp_fu_933_p10 = kernel_1;

assign grp_fu_943_p1 = grp_fu_943_p10;

assign grp_fu_943_p10 = kernel_2;

assign grp_fu_953_p1 = grp_fu_953_p10;

assign grp_fu_953_p10 = kernel_3;

assign grp_fu_963_p1 = grp_fu_963_p10;

assign grp_fu_963_p10 = kernel_4;

assign grp_fu_973_p1 = grp_fu_973_p10;

assign grp_fu_973_p10 = kernel_5;

assign grp_fu_995_p1 = grp_fu_995_p10;

assign grp_fu_995_p10 = kernel_6_read_reg_1404;

assign icmp_fu_852_p2 = (($signed(tmp_12_fu_842_p4) < $signed(14'b1)) ? 1'b1 : 1'b0);

assign in_stream_TREADY = in_stream_V_dest_V_0_state[1'b1];

assign in_stream_V_data_V_0_ack_in = in_stream_V_data_V_0_state[1'b1];

assign in_stream_V_data_V_0_load_A = (in_stream_V_data_V_0_state_cmp_full & ~in_stream_V_data_V_0_sel_wr);

assign in_stream_V_data_V_0_load_B = (in_stream_V_data_V_0_sel_wr & in_stream_V_data_V_0_state_cmp_full);

assign in_stream_V_data_V_0_sel = in_stream_V_data_V_0_sel_rd;

assign in_stream_V_data_V_0_state_cmp_full = ((in_stream_V_data_V_0_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign in_stream_V_data_V_0_vld_in = in_stream_TVALID;

assign in_stream_V_data_V_0_vld_out = in_stream_V_data_V_0_state[1'b0];

assign in_stream_V_dest_V_0_vld_in = in_stream_TVALID;

assign indvar_flatten_next7_fu_779_p2 = (indvar_flatten6_reg_455 + ap_const_lv19_1);

assign indvar_flatten_next_fu_595_p2 = (indvar_flatten_reg_374 + ap_const_lv3_1);

assign or_cond1_i6_i_fu_1129_p2 = (ap_pipeline_reg_pp3_iter5_tmp_3_i_i_reg_1342 & tmp_i2_i_mid2_fu_1124_p2);

assign or_cond1_i_i_fu_1019_p2 = (ap_pipeline_reg_pp3_iter2_tmp_i_i_mid2_reg_1329 & ap_pipeline_reg_pp3_iter2_tmp_3_i_i_reg_1342);

assign out_stream_TDATA = out_stream_V_data_V_1_data_out;

assign out_stream_TDEST = out_stream_V_dest_V_1_data_out;

assign out_stream_TID = out_stream_V_id_V_1_data_out;

assign out_stream_TKEEP = out_stream_V_keep_V_1_data_out;

assign out_stream_TLAST = out_stream_V_last_V_1_data_out;

assign out_stream_TSTRB = out_stream_V_strb_V_1_data_out;

assign out_stream_TUSER = out_stream_V_user_V_1_data_out;

assign out_stream_TVALID = out_stream_V_dest_V_1_state[1'b0];

assign out_stream_V_data_V_1_ack_in = out_stream_V_data_V_1_state[1'b1];

assign out_stream_V_data_V_1_ack_out = out_stream_TREADY;

assign out_stream_V_data_V_1_load_A = (out_stream_V_data_V_1_state_cmp_full & ~out_stream_V_data_V_1_sel_wr);

assign out_stream_V_data_V_1_load_B = (out_stream_V_data_V_1_sel_wr & out_stream_V_data_V_1_state_cmp_full);

assign out_stream_V_data_V_1_sel = out_stream_V_data_V_1_sel_rd;

assign out_stream_V_data_V_1_state_cmp_full = ((out_stream_V_data_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign out_stream_V_data_V_1_vld_out = out_stream_V_data_V_1_state[1'b0];

assign out_stream_V_dest_V_1_ack_in = out_stream_V_dest_V_1_state[1'b1];

assign out_stream_V_dest_V_1_ack_out = out_stream_TREADY;

assign out_stream_V_dest_V_1_data_out = ap_const_lv6_0;

assign out_stream_V_dest_V_1_sel = out_stream_V_dest_V_1_sel_rd;

assign out_stream_V_dest_V_1_vld_out = out_stream_V_dest_V_1_state[1'b0];

assign out_stream_V_id_V_1_ack_in = out_stream_V_id_V_1_state[1'b1];

assign out_stream_V_id_V_1_ack_out = out_stream_TREADY;

assign out_stream_V_id_V_1_data_out = ap_const_lv5_0;

assign out_stream_V_id_V_1_sel = out_stream_V_id_V_1_sel_rd;

assign out_stream_V_id_V_1_vld_out = out_stream_V_id_V_1_state[1'b0];

assign out_stream_V_keep_V_1_ack_in = out_stream_V_keep_V_1_state[1'b1];

assign out_stream_V_keep_V_1_ack_out = out_stream_TREADY;

assign out_stream_V_keep_V_1_data_out = ap_const_lv4_1;

assign out_stream_V_keep_V_1_sel = out_stream_V_keep_V_1_sel_rd;

assign out_stream_V_keep_V_1_vld_out = out_stream_V_keep_V_1_state[1'b0];

assign out_stream_V_last_V_1_ack_in = out_stream_V_last_V_1_state[1'b1];

assign out_stream_V_last_V_1_ack_out = out_stream_TREADY;

assign out_stream_V_last_V_1_data_out = 1'b0;

assign out_stream_V_last_V_1_sel = out_stream_V_last_V_1_sel_rd;

assign out_stream_V_last_V_1_vld_out = out_stream_V_last_V_1_state[1'b0];

assign out_stream_V_strb_V_1_ack_in = out_stream_V_strb_V_1_state[1'b1];

assign out_stream_V_strb_V_1_ack_out = out_stream_TREADY;

assign out_stream_V_strb_V_1_data_out = ap_const_lv4_1;

assign out_stream_V_strb_V_1_sel = out_stream_V_strb_V_1_sel_rd;

assign out_stream_V_strb_V_1_vld_out = out_stream_V_strb_V_1_state[1'b0];

assign out_stream_V_user_V_1_ack_in = out_stream_V_user_V_1_state[1'b1];

assign out_stream_V_user_V_1_ack_out = out_stream_TREADY;

assign out_stream_V_user_V_1_data_out = ap_const_lv2_1;

assign out_stream_V_user_V_1_sel = out_stream_V_user_V_1_sel_rd;

assign out_stream_V_user_V_1_vld_out = out_stream_V_user_V_1_state[1'b0];

assign p_i2_i_fu_1056_p2 = (ap_pipeline_reg_pp3_iter3_tmp_i_i_mid2_reg_1329 & rev_fu_1050_p2);

assign read_count_fu_858_p2 = (read_count_1_fu_186 + ap_const_lv32_1);

assign result_2_0_1_i_fu_1037_p3 = ((ap_pipeline_reg_pp3_iter3_tmp_i_i_mid2_reg_1329[0:0] === 1'b1) ? result_3_0_1_i_reg_1479 : ap_const_lv32_0);

assign result_2_0_2_i_fu_1066_p3 = ((p_i2_i_fu_1056_p2[0:0] === 1'b1) ? result_3_0_2_i_fu_1061_p2 : result_2_0_1_i_fu_1037_p3);

assign result_2_1_2_i_fu_1106_p3 = ((tmp_10_fu_1093_p3[0:0] === 1'b1) ? result_3_1_1_i_fu_1084_p2 : result_3_1_2_i_fu_1101_p2);

assign result_2_1_i_fu_1079_p3 = ((ap_pipeline_reg_pp3_iter4_tmp_3_i_i_reg_1342[0:0] === 1'b1) ? result_3_1_i_reg_1509 : result_2_0_2_i_reg_1504);

assign result_2_2_1_i_fu_1145_p3 = ((ap_pipeline_reg_pp3_iter5_tmp_i2_i_mid2_v_reg_1398[0:0] === 1'b1) ? result_2_1_2_i_reg_1529 : result_3_2_1_i_fu_1140_p2);

assign result_2_2_i_fu_1134_p3 = ((or_cond1_i6_i_fu_1129_p2[0:0] === 1'b1) ? result_3_2_i_reg_1535 : result_2_1_2_i_reg_1529);

assign result_2_i_fu_1023_p3 = ((or_cond1_i_i_fu_1019_p2[0:0] === 1'b1) ? grp_fu_923_p2 : ap_const_lv32_0);

assign result_3_0_1_i_fu_1031_p2 = (grp_fu_933_p2 + result_2_i_fu_1023_p3);

assign result_3_0_2_i_fu_1061_p2 = (tmp_9_0_2_i_reg_1484 + result_2_0_1_i_fu_1037_p3);

assign result_3_1_1_i_fu_1084_p2 = (ap_pipeline_reg_pp3_iter4_tmp_9_1_1_i_reg_1494 + result_2_1_i_fu_1079_p3);

assign result_3_1_2_i_fu_1101_p2 = (ap_pipeline_reg_pp3_iter4_tmp_9_1_2_i_reg_1499 + result_3_1_1_i_fu_1084_p2);

assign result_3_1_i_fu_1074_p2 = (tmp_9_1_i_reg_1489 + result_2_0_2_i_fu_1066_p3);

assign result_3_2_1_i_fu_1140_p2 = (ap_pipeline_reg_pp3_iter5_tmp_9_2_1_i_reg_1519 + result_2_2_i_fu_1134_p3);

assign result_3_2_2_i_fu_1164_p2 = (ap_pipeline_reg_pp3_iter5_tmp_9_2_2_i_reg_1524 + result_2_2_1_i_fu_1145_p3);

assign result_3_2_i_fu_1114_p2 = (tmp_9_2_i_reg_1514 + result_2_1_2_i_fu_1106_p3);

assign rev_fu_1050_p2 = (tmp_9_fu_1043_p3 ^ 1'b1);

assign tmp_10_fu_1093_p3 = tmp_5_fu_1089_p2[ap_const_lv32_9];

assign tmp_11_fu_1156_p3 = tmp_8_fu_1151_p2[ap_const_lv32_9];

assign tmp_12_fu_842_p4 = {{read_count_1_fu_186[ap_const_lv32_1F : ap_const_lv32_12]}};

assign tmp_1_fu_629_p1 = tmp_3_mid2_v_fu_621_p3[0:0];

assign tmp_3_i_i_fu_830_p2 = ((x_assign_mid2_fu_794_p3 != ap_const_lv10_0) ? 1'b1 : 1'b0);

assign tmp_3_mid2_v_fu_621_p3 = ((exitcond_fu_601_p2[0:0] === 1'b1) ? y9_fu_615_p2 : y2_phi_fu_389_p4);

assign tmp_5_fu_1089_p2 = (ap_pipeline_reg_pp3_iter4_y_assign_mid2_reg_1336 | ap_pipeline_reg_pp3_iter4_x_4_reg_1349);

assign tmp_7_fu_905_p3 = y_assign_1_mid1_fu_899_p2[ap_const_lv32_9];

assign tmp_8_fu_1151_p2 = (y_assign_1_mid2_fu_1119_p3 | ap_pipeline_reg_pp3_iter5_x_4_reg_1349);

assign tmp_9_fu_1043_p3 = ap_pipeline_reg_pp3_iter3_x_4_reg_1349[ap_const_lv32_9];

assign tmp_cast8_fu_663_p1 = $signed(tmp_s_fu_657_p2);

assign tmp_cast_fu_667_p1 = $unsigned(tmp_cast8_fu_663_p1);

assign tmp_i2_i_mid2_fu_1124_p2 = (ap_pipeline_reg_pp3_iter5_tmp_i2_i_mid2_v_reg_1398 ^ 1'b1);

assign tmp_i2_i_mid2_v_fu_913_p3 = ((exitcond2_reg_1323[0:0] === 1'b1) ? tmp_7_fu_905_p3 : tmp_3_reg_1309);

assign tmp_i_i_fu_753_p2 = ((y_assign_phi_fu_470_p4 != ap_const_lv10_0) ? 1'b1 : 1'b0);

assign tmp_i_i_mid1_fu_802_p2 = ((y_fu_759_p2 != ap_const_lv10_0) ? 1'b1 : 1'b0);

assign tmp_i_i_mid2_fu_808_p3 = ((exitcond2_fu_788_p2[0:0] === 1'b1) ? tmp_i_i_mid1_fu_802_p2 : tmp_i_i_fu_753_p2);

assign tmp_s_fu_657_p2 = ($signed(ap_const_lv3_5) + $signed(x3_cast4_cast_fu_653_p1));

assign val_out_fu_1169_p3 = ((tmp_11_fu_1156_p3[0:0] === 1'b1) ? result_2_2_1_i_fu_1145_p3 : result_3_2_2_i_fu_1164_p2);

assign window_1_1_2_fu_685_p3 = ((tmp_1_reg_1210[0:0] === 1'b1) ? line_buf_0_q0 : line_buf_1_q0);

assign window_2_2_1_11_fu_692_p3 = ((cond1_reg_1233[0:0] === 1'b1) ? window_1_2_1_reg_420 : window_1_1_2_fu_685_p3);

assign window_2_2_2_fu_699_p3 = ((cond1_reg_1233[0:0] === 1'b1) ? window_1_1_2_fu_685_p3 : window_1_1_1_reg_432);

assign window_2_2_4_fu_706_p3 = ((cond1_reg_1233[0:0] === 1'b1) ? window_2_2_1_reg_396 : window_1_1_2_fu_685_p3);

assign window_2_2_5_fu_713_p3 = ((cond1_reg_1233[0:0] === 1'b1) ? window_1_1_2_fu_685_p3 : window_2_1_1_reg_408);

assign window_2_2_6_fu_720_p3 = ((cond_mid2_reg_1215[0:0] === 1'b1) ? window_2_2_1_reg_396 : window_2_2_4_fu_706_p3);

assign window_2_2_7_fu_727_p3 = ((cond_mid2_reg_1215[0:0] === 1'b1) ? window_2_1_1_reg_408 : window_2_2_5_fu_713_p3);

assign window_2_2_8_fu_734_p3 = ((cond_mid2_reg_1215[0:0] === 1'b1) ? window_2_2_1_11_fu_692_p3 : window_1_2_1_reg_420);

assign window_2_2_9_fu_741_p3 = ((cond_mid2_reg_1215[0:0] === 1'b1) ? window_2_2_2_fu_699_p3 : window_1_1_1_reg_432);

assign x1_cast6_fu_584_p1 = x1_reg_362;

assign x3_cast4_cast_fu_653_p1 = x3_mid2_fu_607_p3;

assign x3_mid2_fu_607_p3 = ((exitcond_fu_601_p2[0:0] === 1'b1) ? ap_const_lv2_1 : x3_reg_444);

assign x5_cast1_fu_824_p1 = x_assign_mid2_fu_794_p3;

assign x_1_fu_561_p2 = (x_phi_fu_354_p4 + ap_const_lv10_1);

assign x_2_fu_578_p2 = (x1_phi_fu_366_p4 + ap_const_lv10_1);

assign x_3_fu_679_p2 = (ap_const_lv2_1 + x3_mid2_fu_607_p3);

assign x_4_fu_836_p2 = (x_assign_mid2_fu_794_p3 + ap_const_lv10_1);

assign x_assign_mid2_fu_794_p3 = ((exitcond2_fu_788_p2[0:0] === 1'b1) ? ap_const_lv10_0 : x_assign_phi_fu_482_p4);

assign x_cast7_fu_567_p1 = x_reg_350;

assign y9_fu_615_p2 = (ap_const_lv2_1 + y2_phi_fu_389_p4);

assign y_assign_1_mid1_fu_899_p2 = (y_assign_reg_466 + ap_const_lv10_2);

assign y_assign_1_mid2_fu_1119_p3 = ((ap_pipeline_reg_pp3_iter5_exitcond2_reg_1323[0:0] === 1'b1) ? ap_pipeline_reg_pp3_iter5_y_assign_1_mid1_reg_1393 : ap_pipeline_reg_pp3_iter5_y_reg_1304);

assign y_assign_mid2_fu_816_p3 = ((exitcond2_fu_788_p2[0:0] === 1'b1) ? y_fu_759_p2 : y_assign_phi_fu_470_p4);

assign y_fu_759_p2 = (y_assign_phi_fu_470_p4 + ap_const_lv10_1);

endmodule //my_filter_buffer
