INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P7/P7.srcs/sources_1/new/pila.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stack'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P7/P7.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
