

================================================================
== Vitis HLS Report for 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1'
================================================================
* Date:           Sat Oct 15 11:10:34 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1027|     1027|  5.135 us|  5.135 us|  1027|  1027|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |     1025|     1025|         4|          2|          1|   512|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       36|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       91|    -|
|Register             |        -|     -|      528|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      528|      127|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_V_6_fu_92_p2                    |         +|   0|  0|  17|          10|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln45_fu_86_p2                |      icmp|   0|  0|  11|          10|          11|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  36|          24|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  14|          3|    1|          3|
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_5               |   9|          2|   10|         20|
    |fifo_A_A_IO_L3_in_serialize69_blk_n  |   9|          2|    1|          2|
    |fifo_A_A_IO_L3_in_serialize69_din    |  14|          3|  256|        768|
    |gmem_A_blk_n_R                       |   9|          2|    1|          2|
    |i_V_fu_52                            |   9|          2|   10|         20|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  91|         20|  282|        821|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                    |    2|   0|    2|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |i_V_fu_52                    |   10|   0|   10|          0|
    |icmp_ln45_reg_135            |    1|   0|    1|          0|
    |p_Result_1_reg_144           |  256|   0|  256|          0|
    |trunc_ln674_reg_139          |  256|   0|  256|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  528|   0|  528|          0|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1|  return value|
|m_axi_gmem_A_AWVALID                  |  out|    1|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_AWREADY                  |   in|    1|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_AWADDR                   |  out|   64|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_AWID                     |  out|    1|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_AWLEN                    |  out|   32|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_AWSIZE                   |  out|    3|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_AWBURST                  |  out|    2|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_AWLOCK                   |  out|    2|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_AWCACHE                  |  out|    4|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_AWPROT                   |  out|    3|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_AWQOS                    |  out|    4|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_AWREGION                 |  out|    4|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_AWUSER                   |  out|    1|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_WVALID                   |  out|    1|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_WREADY                   |   in|    1|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_WDATA                    |  out|  512|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_WSTRB                    |  out|   64|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_WLAST                    |  out|    1|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_WID                      |  out|    1|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_WUSER                    |  out|    1|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_ARVALID                  |  out|    1|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_ARREADY                  |   in|    1|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_ARADDR                   |  out|   64|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_ARID                     |  out|    1|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_ARLEN                    |  out|   32|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_ARSIZE                   |  out|    3|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_ARBURST                  |  out|    2|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_ARLOCK                   |  out|    2|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_ARCACHE                  |  out|    4|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_ARPROT                   |  out|    3|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_ARQOS                    |  out|    4|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_ARREGION                 |  out|    4|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_ARUSER                   |  out|    1|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_RVALID                   |   in|    1|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_RREADY                   |  out|    1|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_RDATA                    |   in|  512|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_RLAST                    |   in|    1|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_RID                      |   in|    1|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_RUSER                    |   in|    1|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_RRESP                    |   in|    2|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_BVALID                   |   in|    1|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_BREADY                   |  out|    1|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_BRESP                    |   in|    2|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_BID                      |   in|    1|       m_axi|                                         gmem_A|       pointer|
|m_axi_gmem_A_BUSER                    |   in|    1|       m_axi|                                         gmem_A|       pointer|
|fifo_A_A_IO_L3_in_serialize69_din     |  out|  256|     ap_fifo|                  fifo_A_A_IO_L3_in_serialize69|       pointer|
|fifo_A_A_IO_L3_in_serialize69_full_n  |   in|    1|     ap_fifo|                  fifo_A_A_IO_L3_in_serialize69|       pointer|
|fifo_A_A_IO_L3_in_serialize69_write   |  out|    1|     ap_fifo|                  fifo_A_A_IO_L3_in_serialize69|       pointer|
|sext_ln45                             |   in|   58|     ap_none|                                      sext_ln45|        scalar|
+--------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.11>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 7 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln45_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln45"   --->   Operation 8 'read' 'sext_ln45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln45_cast = sext i58 %sext_ln45_read"   --->   Operation 9 'sext' 'sext_ln45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_A, void @empty_30, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty, void @empty_13, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L3_in_serialize69, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %i_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_V_5 = load i10 %i_V"   --->   Operation 14 'load' 'i_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.60ns)   --->   "%icmp_ln45 = icmp_eq  i10 %i_V_5, i10 512" [src/kernel_kernel.cpp:45]   --->   Operation 15 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.72ns)   --->   "%i_V_6 = add i10 %i_V_5, i10 1"   --->   Operation 16 'add' 'i_V_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %.split2, void %.exitStub" [src/kernel_kernel.cpp:45]   --->   Operation 17 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln870 = store i10 %i_V_6, i10 %i_V"   --->   Operation 18 'store' 'store_ln870' <Predicate = (!icmp_ln45)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%gmem_A_addr = getelementptr i512 %gmem_A, i64 %sext_ln45_cast" [src/kernel_kernel.cpp:45]   --->   Operation 19 'getelementptr' 'gmem_A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.65ns)   --->   "%mem_data_V = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %gmem_A_addr" [src/kernel_kernel.cpp:47]   --->   Operation 21 'read' 'mem_data_V' <Predicate = (!icmp_ln45)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i512 %mem_data_V"   --->   Operation 22 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %mem_data_V, i32 256, i32 511"   --->   Operation 23 'partselect' 'p_Result_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 24 [1/1] (1.42ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L3_in_serialize69, i256 %trunc_ln674" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 24 'write' 'write_ln174' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [src/kernel_kernel.cpp:45]   --->   Operation 25 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51" [src/kernel_kernel.cpp:45]   --->   Operation 26 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (1.42ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L3_in_serialize69, i256 %p_Result_1" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 27 'write' 'write_ln174' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln45]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo_A_A_IO_L3_in_serialize69]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V               (alloca           ) [ 01000]
sext_ln45_read    (read             ) [ 00000]
sext_ln45_cast    (sext             ) [ 00100]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
store_ln0         (store            ) [ 00000]
br_ln0            (br               ) [ 00000]
i_V_5             (load             ) [ 00000]
icmp_ln45         (icmp             ) [ 01100]
i_V_6             (add              ) [ 00000]
br_ln45           (br               ) [ 00000]
store_ln870       (store            ) [ 00000]
gmem_A_addr       (getelementptr    ) [ 00000]
empty             (speclooptripcount) [ 00000]
mem_data_V        (read             ) [ 00000]
trunc_ln674       (trunc            ) [ 01010]
p_Result_1        (partselect       ) [ 01111]
write_ln174       (write            ) [ 00000]
specpipeline_ln45 (specpipeline     ) [ 00000]
specloopname_ln45 (specloopname     ) [ 00000]
write_ln174       (write            ) [ 00000]
br_ln0            (br               ) [ 00000]
ret_ln0           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln45">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_A_A_IO_L3_in_serialize69">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L3_in_serialize69"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i256.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_V_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="sext_ln45_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="58" slack="0"/>
<pin id="58" dir="0" index="1" bw="58" slack="0"/>
<pin id="59" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln45_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="mem_data_V_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="512" slack="0"/>
<pin id="64" dir="0" index="1" bw="512" slack="0"/>
<pin id="65" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_data_V/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_write_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="256" slack="0"/>
<pin id="70" dir="0" index="2" bw="256" slack="1"/>
<pin id="71" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 write_ln174/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln45_cast_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="58" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_cast/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="10" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_V_5_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="10" slack="0"/>
<pin id="85" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_5/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln45_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="10" slack="0"/>
<pin id="88" dir="0" index="1" bw="10" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_V_6_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_6/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln870_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="0"/>
<pin id="100" dir="0" index="1" bw="10" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="gmem_A_addr_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="1"/>
<pin id="106" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_A_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="trunc_ln674_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="512" slack="0"/>
<pin id="111" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="p_Result_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="256" slack="0"/>
<pin id="115" dir="0" index="1" bw="512" slack="0"/>
<pin id="116" dir="0" index="2" bw="10" slack="0"/>
<pin id="117" dir="0" index="3" bw="10" slack="0"/>
<pin id="118" dir="1" index="4" bw="256" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="i_V_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="10" slack="0"/>
<pin id="125" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="130" class="1005" name="sext_ln45_cast_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="1"/>
<pin id="132" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln45_cast "/>
</bind>
</comp>

<comp id="135" class="1005" name="icmp_ln45_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="139" class="1005" name="trunc_ln674_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="256" slack="1"/>
<pin id="141" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674 "/>
</bind>
</comp>

<comp id="144" class="1005" name="p_Result_1_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="256" slack="2"/>
<pin id="146" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="36" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="44" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="77"><net_src comp="56" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="83" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="92" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="103" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="112"><net_src comp="62" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="62" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="122"><net_src comp="42" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="126"><net_src comp="52" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="128"><net_src comp="123" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="129"><net_src comp="123" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="133"><net_src comp="74" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="138"><net_src comp="86" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="109" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="147"><net_src comp="113" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="67" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_A | {}
	Port: fifo_A_A_IO_L3_in_serialize69 | {3 4 }
 - Input state : 
	Port: A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 : gmem_A | {2 }
	Port: A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 : sext_ln45 | {1 }
	Port: A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 : fifo_A_A_IO_L3_in_serialize69 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_V_5 : 1
		icmp_ln45 : 2
		i_V_6 : 2
		br_ln45 : 3
		store_ln870 : 3
	State 2
		mem_data_V : 1
		trunc_ln674 : 1
		p_Result_1 : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |        i_V_6_fu_92        |    0    |    17   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln45_fu_86      |    0    |    11   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln45_read_read_fu_56 |    0    |    0    |
|          |   mem_data_V_read_fu_62   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_67      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln45_cast_fu_74   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln674_fu_109    |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|     p_Result_1_fu_113     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    28   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_V_reg_123     |   10   |
|   icmp_ln45_reg_135  |    1   |
|  p_Result_1_reg_144  |   256  |
|sext_ln45_cast_reg_130|   64   |
|  trunc_ln674_reg_139 |   256  |
+----------------------+--------+
|         Total        |   587  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_67 |  p2  |   2  |  256 |   512  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   512  ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   587  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   587  |   37   |
+-----------+--------+--------+--------+
