Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date              : Tue Nov  5 17:37:07 2024
| Host              : HyungsunYoo running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file counter15_timing_summary_routed.rpt -pb counter15_timing_summary_routed.pb -rpx counter15_timing_summary_routed.rpx -warn_on_violation
| Design            : counter15
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (68)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk_in (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line47/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (68)
-------------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   72          inf        0.000                      0                   72           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.606ns  (logic 2.579ns (71.533%)  route 1.026ns (28.467%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y144        FDCE                         0.000     0.000 r  led_out_reg[2]/C
    SLICE_X14Y144        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  led_out_reg[2]/Q
                         net (fo=3, routed)           1.026     1.121    led_out_OBUF[2]
    C5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.484     3.606 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.606    led_out[2]
    C5                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.484ns  (logic 2.580ns (74.050%)  route 0.904ns (25.950%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y144        FDCE                         0.000     0.000 r  led_out_reg[3]/C
    SLICE_X14Y144        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.094 r  led_out_reg[3]/Q
                         net (fo=2, routed)           0.904     0.998    led_out_OBUF[3]
    B6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.486     3.484 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.484    led_out[3]
    B6                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.162ns  (logic 2.565ns (81.101%)  route 0.598ns (18.899%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y144        FDCE                         0.000     0.000 r  led_out_reg[1]/C
    SLICE_X14Y144        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  led_out_reg[1]/Q
                         net (fo=4, routed)           0.598     0.696    led_out_OBUF[1]
    E8                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.467     3.162 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.162    led_out[1]
    E8                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.130ns  (logic 2.564ns (81.905%)  route 0.566ns (18.095%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y144        FDCE                         0.000     0.000 r  led_out_reg[0]/C
    SLICE_X14Y144        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  led_out_reg[0]/Q
                         net (fo=5, routed)           0.566     0.662    led_out_OBUF[0]
    D8                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.468     3.130 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.130    led_out[0]
    D8                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_in
                            (input port)
  Destination:            DFF1/q_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.180ns  (logic 1.213ns (55.635%)  route 0.967ns (44.365%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F8                                                0.000     0.000 f  sw_in (IN)
                         net (fo=0)                   0.000     0.000    sw_in_IBUF_inst/I
    F8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.015     1.015 f  sw_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.015    sw_in_IBUF_inst/OUT
    F8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.015 f  sw_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.942     1.957    DFF1/sw_in_IBUF
    SLICE_X16Y144        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.198     2.155 r  DFF1/q_o[0]_i_1/O
                         net (fo=1, routed)           0.025     2.180    DFF1/btn_toggle_w
    SLICE_X16Y144        FDCE                                         r  DFF1/q_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            DFF1/q_o_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.118ns  (logic 1.029ns (48.572%)  route 1.089ns (51.428%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n_IBUF_inst/I
    G5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.029     1.029 r  reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.029    reset_n_IBUF_inst/OUT
    G5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.029 r  reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           1.089     2.118    DFF1/reset_n_IBUF
    SLICE_X16Y144        FDCE                                         f  DFF1/q_o_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            DFF2/q_o_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.118ns  (logic 1.029ns (48.572%)  route 1.089ns (51.428%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n_IBUF_inst/I
    G5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.029     1.029 r  reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.029    reset_n_IBUF_inst/OUT
    G5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.029 r  reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           1.089     2.118    DFF2/q_o_reg[0]_0
    SLICE_X16Y144        FDCE                                         f  DFF2/q_o_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            led_out_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.959ns  (logic 1.029ns (52.516%)  route 0.930ns (47.484%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n_IBUF_inst/I
    G5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.029     1.029 r  reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.029    reset_n_IBUF_inst/OUT
    G5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.029 r  reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.930     1.959    DFF1_n_1
    SLICE_X14Y144        FDCE                                         f  led_out_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            led_out_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.959ns  (logic 1.029ns (52.516%)  route 0.930ns (47.484%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n_IBUF_inst/I
    G5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.029     1.029 r  reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.029    reset_n_IBUF_inst/OUT
    G5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.029 r  reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.930     1.959    DFF1_n_1
    SLICE_X14Y144        FDCE                                         f  led_out_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            led_out_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.959ns  (logic 1.029ns (52.516%)  route 0.930ns (47.484%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n_IBUF_inst/I
    G5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.029     1.029 r  reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.029    reset_n_IBUF_inst/OUT
    G5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.029 r  reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.930     1.959    DFF1_n_1
    SLICE_X14Y144        FDCE                                         f  led_out_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line47/count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE                         0.000     0.000 r  nolabel_line47/count_reg[12]/C
    SLICE_X15Y145        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  nolabel_line47/count_reg[12]/Q
                         net (fo=2, routed)           0.048     0.087    nolabel_line47/count[12]
    SLICE_X15Y145        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.104 r  nolabel_line47/count0_carry__0/O[3]
                         net (fo=1, routed)           0.007     0.111    nolabel_line47/data0[12]
    SLICE_X15Y145        FDRE                                         r  nolabel_line47/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/count_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y146        FDRE                         0.000     0.000 r  nolabel_line47/count_reg[20]/C
    SLICE_X15Y146        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  nolabel_line47/count_reg[20]/Q
                         net (fo=2, routed)           0.048     0.087    nolabel_line47/count[20]
    SLICE_X15Y146        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.104 r  nolabel_line47/count0_carry__1/O[3]
                         net (fo=1, routed)           0.007     0.111    nolabel_line47/data0[20]
    SLICE_X15Y146        FDRE                                         r  nolabel_line47/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y144        FDRE                         0.000     0.000 r  nolabel_line47/count_reg[4]/C
    SLICE_X15Y144        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  nolabel_line47/count_reg[4]/Q
                         net (fo=2, routed)           0.048     0.087    nolabel_line47/count[4]
    SLICE_X15Y144        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.104 r  nolabel_line47/count0_carry/O[3]
                         net (fo=1, routed)           0.007     0.111    nolabel_line47/data0[4]
    SLICE_X15Y144        FDRE                                         r  nolabel_line47/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE                         0.000     0.000 r  nolabel_line47/count_reg[10]/C
    SLICE_X15Y145        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  nolabel_line47/count_reg[10]/Q
                         net (fo=2, routed)           0.049     0.088    nolabel_line47/count[10]
    SLICE_X15Y145        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.105 r  nolabel_line47/count0_carry__0/O[1]
                         net (fo=1, routed)           0.007     0.112    nolabel_line47/data0[10]
    SLICE_X15Y145        FDRE                                         r  nolabel_line47/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/count_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/count_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y146        FDRE                         0.000     0.000 r  nolabel_line47/count_reg[18]/C
    SLICE_X15Y146        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  nolabel_line47/count_reg[18]/Q
                         net (fo=2, routed)           0.049     0.088    nolabel_line47/count[18]
    SLICE_X15Y146        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.105 r  nolabel_line47/count0_carry__1/O[1]
                         net (fo=1, routed)           0.007     0.112    nolabel_line47/data0[18]
    SLICE_X15Y146        FDRE                                         r  nolabel_line47/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y144        FDRE                         0.000     0.000 r  nolabel_line47/count_reg[2]/C
    SLICE_X15Y144        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  nolabel_line47/count_reg[2]/Q
                         net (fo=2, routed)           0.049     0.088    nolabel_line47/count[2]
    SLICE_X15Y144        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.105 r  nolabel_line47/count0_carry/O[1]
                         net (fo=1, routed)           0.007     0.112    nolabel_line47/data0[2]
    SLICE_X15Y144        FDRE                                         r  nolabel_line47/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE                         0.000     0.000 r  nolabel_line47/count_reg[11]/C
    SLICE_X15Y145        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  nolabel_line47/count_reg[11]/Q
                         net (fo=2, routed)           0.050     0.089    nolabel_line47/count[11]
    SLICE_X15Y145        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.106 r  nolabel_line47/count0_carry__0/O[2]
                         net (fo=1, routed)           0.007     0.113    nolabel_line47/data0[11]
    SLICE_X15Y145        FDRE                                         r  nolabel_line47/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/count_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE                         0.000     0.000 r  nolabel_line47/count_reg[16]/C
    SLICE_X15Y145        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  nolabel_line47/count_reg[16]/Q
                         net (fo=2, routed)           0.050     0.089    nolabel_line47/count[16]
    SLICE_X15Y145        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.106 r  nolabel_line47/count0_carry__0/O[7]
                         net (fo=1, routed)           0.007     0.113    nolabel_line47/data0[16]
    SLICE_X15Y145        FDRE                                         r  nolabel_line47/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/count_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y146        FDRE                         0.000     0.000 r  nolabel_line47/count_reg[19]/C
    SLICE_X15Y146        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  nolabel_line47/count_reg[19]/Q
                         net (fo=2, routed)           0.050     0.089    nolabel_line47/count[19]
    SLICE_X15Y146        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.106 r  nolabel_line47/count0_carry__1/O[2]
                         net (fo=1, routed)           0.007     0.113    nolabel_line47/data0[19]
    SLICE_X15Y146        FDRE                                         r  nolabel_line47/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/count_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/count_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y146        FDRE                         0.000     0.000 r  nolabel_line47/count_reg[24]/C
    SLICE_X15Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  nolabel_line47/count_reg[24]/Q
                         net (fo=2, routed)           0.050     0.089    nolabel_line47/count[24]
    SLICE_X15Y146        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.106 r  nolabel_line47/count0_carry__1/O[7]
                         net (fo=1, routed)           0.007     0.113    nolabel_line47/data0[24]
    SLICE_X15Y146        FDRE                                         r  nolabel_line47/count_reg[24]/D
  -------------------------------------------------------------------    -------------------





