# Reading pref.tcl
# do AES_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/AESV3 {E:/AESV3/SubBytes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:27 on May 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/AESV3" E:/AESV3/SubBytes.v 
# -- Compiling module SubBytes
# -- Compiling module FullSubBytes
# -- Compiling module InvSubBytes
# -- Compiling module Inv_Full_SubBytes
# 
# Top level modules:
# 	FullSubBytes
# 	Inv_Full_SubBytes
# End time: 19:30:27 on May 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/AESV3 {E:/AESV3/AES.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:27 on May 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/AESV3" E:/AESV3/AES.v 
# -- Compiling module AES
# 
# Top level modules:
# 	AES
# End time: 19:30:27 on May 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/AESV3 {E:/AESV3/ShiftRows.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:27 on May 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/AESV3" E:/AESV3/ShiftRows.v 
# -- Compiling module ShiftRows
# -- Compiling module InvShiftRows
# 
# Top level modules:
# 	ShiftRows
# 	InvShiftRows
# End time: 19:30:27 on May 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/AESV3 {E:/AESV3/MixColumns.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:27 on May 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/AESV3" E:/AESV3/MixColumns.v 
# -- Compiling module MixColumns
# -- Compiling module inverse_mix_columns
# 
# Top level modules:
# 	MixColumns
# 	inverse_mix_columns
# End time: 19:30:27 on May 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/AESV3 {E:/AESV3/AddRoundKey.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:27 on May 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/AESV3" E:/AESV3/AddRoundKey.v 
# -- Compiling module AddRoundKey
# 
# Top level modules:
# 	AddRoundKey
# End time: 19:30:27 on May 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/AESV3 {E:/AESV3/GenerateKey4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:27 on May 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/AESV3" E:/AESV3/GenerateKey4.v 
# -- Compiling module GenerateKey4
# -- Compiling module KeysGeneration4
# -- Compiling module EncryptNK4
# -- Compiling module Inv_Generate_Key4
# -- Compiling module Inv_Keys_Generation4
# -- Compiling module DecryptNK4
# 
# Top level modules:
# 	EncryptNK4
# 	Inv_Generate_Key4
# 	DecryptNK4
# End time: 19:30:27 on May 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/AESV3 {E:/AESV3/GenerateKey6.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:27 on May 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/AESV3" E:/AESV3/GenerateKey6.v 
# -- Compiling module GenerateKey6
# -- Compiling module KeysGeneration6
# -- Compiling module EncryptNK6
# -- Compiling module Inv_Keys_Generation6
# -- Compiling module DecryptNK6
# 
# Top level modules:
# 	EncryptNK6
# 	DecryptNK6
# End time: 19:30:27 on May 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/AESV3 {E:/AESV3/GenerateKey8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:27 on May 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/AESV3" E:/AESV3/GenerateKey8.v 
# -- Compiling module GenerateKey8
# -- Compiling module KeysGeneration8
# -- Compiling module EncryptNK8
# 
# Top level modules:
# 	EncryptNK8
# End time: 19:30:27 on May 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/AESV3 {E:/AESV3/test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:28 on May 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/AESV3" E:/AESV3/test_bench.v 
# -- Compiling module test_bench
# 
# Top level modules:
# 	test_bench
# End time: 19:30:28 on May 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  test_bench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" test_bench 
# Start time: 19:30:28 on May 08,2022
# Loading work.test_bench
# Loading work.AES
# Loading work.EncryptNK4
# Loading work.KeysGeneration4
# Loading work.GenerateKey4
# Loading work.SubBytes
# Loading work.AddRoundKey
# Loading work.FullSubBytes
# Loading work.ShiftRows
# Loading work.MixColumns
# Loading work.EncryptNK6
# Loading work.KeysGeneration6
# Loading work.GenerateKey6
# Loading work.EncryptNK8
# Loading work.KeysGeneration8
# Loading work.GenerateKey8
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG4/KG4/K1 File: E:/AESV3/GenerateKey4.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG4/KG4/K2 File: E:/AESV3/GenerateKey4.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG4/KG4/K3 File: E:/AESV3/GenerateKey4.v Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG4/KG4/K4 File: E:/AESV3/GenerateKey4.v Line: 57
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG4/KG4/K5 File: E:/AESV3/GenerateKey4.v Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG4/KG4/K6 File: E:/AESV3/GenerateKey4.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG4/KG4/K7 File: E:/AESV3/GenerateKey4.v Line: 60
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG4/KG4/K8 File: E:/AESV3/GenerateKey4.v Line: 61
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG4/KG4/K9 File: E:/AESV3/GenerateKey4.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG4/KG4/K10 File: E:/AESV3/GenerateKey4.v Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (193) for port 'OriginalKey'. The port definition is at: E:/AESV3/GenerateKey6.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG6/KG6 File: E:/AESV3/GenerateKey6.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey6.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG6/KG6/K1 File: E:/AESV3/GenerateKey6.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey6.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG6/KG6/K2 File: E:/AESV3/GenerateKey6.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey6.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG6/KG6/K3 File: E:/AESV3/GenerateKey6.v Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey6.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG6/KG6/K4 File: E:/AESV3/GenerateKey6.v Line: 57
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey6.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG6/KG6/K5 File: E:/AESV3/GenerateKey6.v Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey6.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG6/KG6/K6 File: E:/AESV3/GenerateKey6.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey6.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG6/KG6/K7 File: E:/AESV3/GenerateKey6.v Line: 60
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey6.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG6/KG6/K8 File: E:/AESV3/GenerateKey6.v Line: 61
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey8.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG8/KG8/K1 File: E:/AESV3/GenerateKey8.v Line: 57
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey8.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG8/KG8/K2 File: E:/AESV3/GenerateKey8.v Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey8.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG8/KG8/K3 File: E:/AESV3/GenerateKey8.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey8.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG8/KG8/K4 File: E:/AESV3/GenerateKey8.v Line: 60
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey8.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG8/KG8/K5 File: E:/AESV3/GenerateKey8.v Line: 61
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey8.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG8/KG8/K6 File: E:/AESV3/GenerateKey8.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Round'. The port definition is at: E:/AESV3/GenerateKey8.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/A/KG8/KG8/K7 File: E:/AESV3/GenerateKey8.v Line: 63
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: LAPTOP  Hostname: DESKTOP-AFMPLMB  ProcessID: 14928
#           Attempting to use alternate WLF file "./wlftdbh09g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdbh09g
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : E:/AESV3/test_bench.v(30)
#    Time: 1450 ps  Iteration: 0  Instance: /test_bench
# 1
# Break in Module test_bench at E:/AESV3/test_bench.v line 30
run
run
# End time: 19:32:03 on May 08,2022, Elapsed time: 0:01:35
# Errors: 0, Warnings: 28
