AArch64 WW+FW+FR+dmb.sy+po+addr
"DMB.SYdWW Iffe PodRW Iffe DpAddrdR Fre"
Cycle=Fre DMB.SYdWW Iffe PodRW Iffe DpAddrdR
Relax=Iffe
Safe=Fre PodRW DMB.SYdWW DpAddrd*
Generator=diy7 (version 7.52+10(dev))
Com=Iff Iff Fr
Orig=DMB.SYdWW Iffe PodRW Iffe DpAddrdR Fre
{
0:X0=0x1; 0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself04;
1:X1=0x14000001; 1:X2=P2:Lself05;
2:X3=x;
}
 P0          | P1          | P2                  ;
 STR W0,[X1] | Lself04:    | Lself05:            ;
 DMB SY      | B L00       | B L02               ;
 STR W2,[X3] | MOV W0,#2   | MOV W0,#2           ;
             | B L01       | B L03               ;
             | L00:        | L02:                ;
             | MOV W0,#1   | MOV W0,#1           ;
             | L01:        | L03:                ;
             | STR W1,[X2] | EOR W1,W0,W0        ;
             |             | LDR W2,[X3,W1,SXTW] ;
exists
(1:X0=0x2 /\ 2:X0=0x2 /\ 2:X2=0x0)
