<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>risc_v_soc_test_fly_v_top_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>REF_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REF_CLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.REF_CLK.FREQ_HZ"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.REF_CLK.ASSOCIATED_RESET">nRST</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.REF_CLK.ASSOCIATED_BUSIF">REF_CLK</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>disaplay</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.REF_CLK.disaplay">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.REF_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.REF_CLK.CLK_DOMAIN">risc_v_soc_test_REF_CLK</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.REF_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AHB</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="ahblite" spirit:version="2.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="ahblite_rtl" spirit:version="2.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>HTRANS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M0_HTRANS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>HPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M0_HPORT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>HSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M0_HSIZE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>HRDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M0_HRDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>HRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_HRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>HWRITE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M0_HWRITE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>HADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M0_HADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>HBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M0_HBURST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>HWDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M0_HWDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>nRST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>nRST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.NRST.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.NRST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AHB_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M00_AHB_CLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AHB_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AHB_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AHB_CLK.CLK_DOMAIN">risc_v_soc_test_REF_CLK</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AHB_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AHB_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AHB_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>fly_v_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Jul 23 03:57:38 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:35e0e578</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>risc_v_soc_test_fly_v_top_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Jul 23 03:57:38 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:35e0e578</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>REF_CLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>nRST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MIO</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.MIO_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IRQ_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.USER_EXT_IRQ_NUM&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M00_AHB_CLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M0_HADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M0_HWRITE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M0_HTRANS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M0_HBURST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M0_HSIZE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M0_HPORT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_HRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_HREAD_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M0_HWDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M0_HRDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>ROM_INST_ADDRESS_START</spirit:name>
        <spirit:displayName>Rom Inst Address Start</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ROM_INST_ADDRESS_START" spirit:bitStringLength="32">0x0000000C</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ROM_INST_SIZE</spirit:name>
        <spirit:displayName>Rom Inst Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ROM_INST_SIZE">1024</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>RAM_DATA_WIDTH</spirit:name>
        <spirit:displayName>Ram Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RAM_DATA_WIDTH">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>RAM_ADDR_WIDTH</spirit:name>
        <spirit:displayName>Ram Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RAM_ADDR_WIDTH">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>RAM_DATA_DEPTH</spirit:name>
        <spirit:displayName>Ram Data Depth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RAM_DATA_DEPTH">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M2S_BASE_ADDR</spirit:name>
        <spirit:displayName>C M2s Base Addr</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M2S_BASE_ADDR" spirit:bitStringLength="32">0x43C00000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_FIFO_DEPTH</spirit:name>
        <spirit:displayName>C M Fifo Depth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_FIFO_DEPTH">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_FIFO_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M Fifo Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_FIFO_ADDR_WIDTH">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AHB_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M Ahb Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AHB_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AHB_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M Ahb Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AHB_ADDR_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MIO_WIDTH</spirit:name>
        <spirit:displayName>Mio Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MIO_WIDTH">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>USER_EXT_IRQ_NUM</spirit:name>
        <spirit:displayName>User Ext Irq Num</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.USER_EXT_IRQ_NUM">3</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_61cc1938</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_8e01990c</spirit:name>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
      <spirit:enumeration>512</spirit:enumeration>
      <spirit:enumeration>1024</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/sort.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_0/blk_mem_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/AHB_Master_pipe.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/FIFO.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/M0_AHB_S2AHB_pipe.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/CSR_DATA_CONFIG.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/cycle_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/RISCV_INST_DEF.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/rv_alu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/rv_csr_alu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/rv_csr_reg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/rv_ex.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/rv_id.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/rv_if_id.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/rv_irq_ctl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/rv_mem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/rv_mio.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/rv_pc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/rv_plic.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/rv_register.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/rv_timer64.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/rv_wb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/synchronizer_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rv_ins_rom_inist.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mio_test.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/basic_instruction_test.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fibonacci.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/prime_number.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/str_replace.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/MIO_inout.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/MIO_interrupt.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/user_ext_irq.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cycle_counter.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pulse_width.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cycle_delay.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/timer64_counter.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Timer64_interrupt.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/46a6/src/risc_v_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../RISC-V-Tools/RARS/project/RISC-V-SOC-test-pro/dist/spi_lcd.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../RISC-V-Tools/RARS/project/RISC-V-SOC-test-pro/dist/MIO_test.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../RISC-V-Tools/RARS/project/RISC-V-SOC-test-pro/dist/AHB_gpio_test.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../RISC-V-Tools/RARS/project/RISC-V-SOC-test-pro/dist/I2C.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/risc_v_soc_test_fly_v_top_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>fly_v_top_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>ROM_INST_ADDRESS_START</spirit:name>
      <spirit:displayName>ROM Inst Address Start</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.ROM_INST_ADDRESS_START" spirit:bitStringLength="32">0x0000000C</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ROM_INST_SIZE</spirit:name>
      <spirit:displayName>ROM Inst Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ROM_INST_SIZE">1024</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>RAM_DATA_WIDTH</spirit:name>
      <spirit:displayName>RAM Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.RAM_DATA_WIDTH">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>RAM_ADDR_WIDTH</spirit:name>
      <spirit:displayName>RAM Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.RAM_ADDR_WIDTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>RAM_DATA_DEPTH</spirit:name>
      <spirit:displayName>RAM Data Depth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.RAM_DATA_DEPTH">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M2S_BASE_ADDR</spirit:name>
      <spirit:displayName>C M2s Base Addr</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M2S_BASE_ADDR" spirit:bitStringLength="32">0x43C00000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_FIFO_DEPTH</spirit:name>
      <spirit:displayName>C M AHB Fifo Depth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_FIFO_DEPTH" spirit:choiceRef="choice_list_8e01990c">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_FIFO_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M AHB Fifo Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_FIFO_ADDR_WIDTH">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AHB_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M AHB Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AHB_DATA_WIDTH" spirit:choiceRef="choice_list_61cc1938">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AHB_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M AHB Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AHB_ADDR_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MIO_WIDTH</spirit:name>
      <spirit:displayName>MIO Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MIO_WIDTH" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_EXT_IRQ_NUM</spirit:name>
      <spirit:displayName>User External Interrupt Num</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_EXT_IRQ_NUM" spirit:minimum="0" spirit:maximum="23" spirit:rangeType="long">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">risc_v_soc_test_fly_v_top_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>fly_v_top_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21030609_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77efe3e3_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fdab7e6_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5223af04_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@683df776_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a7ea0c_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e118ace_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5ae3dd_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6439a55b_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a8e85a4_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10010db3_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43eb419c_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c31a4_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a748da_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1469b81f_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2f7e4b_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c137a9_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c8028d_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f54d4d0_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239e341a_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@85c831a_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed2ed02_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@320dbc6d_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ccf1c19_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b04de61_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197f22d4_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6869d7d_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16478bc8_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6600ed98_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@690594e4_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c8f30c_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b0379f_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19538991_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@428d3e7_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d90450_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae525_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c27580_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366ff36c_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ba727_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645cb996_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26be3605_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec1d3c1_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5afc377e_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ed599b_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123af985_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a2bf72b_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae45cd8_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b94218f_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6885e394_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2043f4a3_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@697d99b_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4777acff_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14eeb0a_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@679556c6_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd63abd_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b28e9de_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788fd8f6_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e47326_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d68043_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12173f75_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eef192d_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f92bff7_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a250adb_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5af54634_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a17897_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c5a9ac_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56fd5eed_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ff1de1_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a74c70_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e69b6c7_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@610beffc_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16914289_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cfdf76f_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a0a92a8_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf764c8_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5269f0ea_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d92b116_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b01024_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e710c04_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58cbb8a_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62478071_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cbb9bb0_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535e4065_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18cc7c34_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6b5eb1_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e32c595_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a035a9e_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f36575_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698b7b80_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3039ac_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cdae343_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688a1d14_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c36923_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fcbeeb_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6153eb74_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1329f358_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c03706d_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd4ac39_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cac73e8_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd2daf6_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be5150f_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f21acf_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dcd8a6f_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c3c84ee_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6acee436_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b22fe58_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a94dab8_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76490193_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@355cc60f_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f07f0d6_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e0fa2b_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1617752e_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c733f6_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b889e8f_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72759e4_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b968dbf_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6968ace9_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f85279_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6824e33c_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4742c691_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177d4d4b_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc2a3ac_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f1fc2b5_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c6e54c6_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31197567_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d7602b_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1f4975_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f8efbe_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d214270_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250eb21d_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e4059c_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7db3f_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@182a5784_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7296d7ef_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63661a0d_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac65f6b_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4d6a55_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af67361_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b3b1c4_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7364e5_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36315871_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da2945a_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27adadd8_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a7fdf4_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4adf181e_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eab7926_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360faecc_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ccc73db_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@daff294_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3aa1db_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d8b0ac9_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29588477_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@957f37a_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a910590_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d424a27_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4322c414_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40594a92_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e60a0f_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1434698a_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42279349_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f3a066f_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3641aea9_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483e0ad0_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca2a8b3_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c140d5b_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5caa2b5a_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dfe741c_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab2c230_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df8ad98_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32cbec88_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f1a8be0_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f52418_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632bdca9_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ee469b_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac53937_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c2258b_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@413bf1a8_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f61042_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1163079f_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81c77bc_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688e0888_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb72c5_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3acafe05_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6767cf40_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cc78bbd_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c723b33_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab253c4_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1278a32b_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7c3b58_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7e4905_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d06531_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200a4037_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4518de65_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53dab57a_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af3a3a9_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1f915a_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9e8090_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dabb24a_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b48598_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e99ae95_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@723549ed_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a1e247f_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@352914ab_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20af27f6_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f0d005_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24258fc9_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e748ab_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db8897a_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66dbbcce_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e435ee3_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c857f19_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@328989ce_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34010436_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54218827_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5394cf4c_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b7d93f_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2cf88b_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620470c5_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d59bb_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fee4d9f_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b871be0_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26daf615_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d68427_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@760636a2_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d13f81b_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755f3bde_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e75a1da_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c196f14_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f4afc8d_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f63c5_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63d2039_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74dec75c_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63da0ad_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212ef03b_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5069d5c5_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f3e169_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23ed9ec5_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@88cdf9f_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4c216d_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e44b1e7_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c559ae5_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68cecab7_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33391b93_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@562257a4_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c9403e8_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3df8c9_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3397fd6e_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2affdf56_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@472c1d45_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5082590d_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@317f760b_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642db987_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66c3abe6_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af6f31_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4000beac_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c3041e_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637d86cf_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7bddd2_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d1f50c_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a96dfc_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e29a17_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b8c0143_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d63b6c2_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@774a8588_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab07c77_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24080d75_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6421f6b7_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52990340_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d0d6e5_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7ca2f1_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528e178b_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e43d58e_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50fb05d5_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb7c970_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3158aa_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d384c_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce81d5a_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61467d86_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633be721_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e5d153e_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d92731c_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211aeac9_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bea8588_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60cf904b_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580b238c_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513cf547_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34211b42_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6081ce5c_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7503942c_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4075601c_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d73f0e_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76cd2376_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534b7a3d_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@547e7b1c_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@371b1b10_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22019518_ARCHIVE_LOCATION">d:/Vivado/project/CPU/rv-ips</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AHB_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.REF_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.MIO_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.USER_EXT_IRQ_NUM" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="0f9ca1b7"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="9389bf8d"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="fb799f90"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="97b2a2eb"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="243c0561"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
