

================================================================
== Vivado HLS Report for 'AXIvideo2Mat'
================================================================
* Date:           Tue Jul 28 15:48:59 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        fast_corner
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvd1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.265|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    3|  2079003|    3|  2079003|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+
        |                       |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |       Loop Name       | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_wait_for_start  |    0|        0|         1|          1|          1|         0|    yes   |
        |- loop_height          |    0|  2079000| 5 ~ 1925 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width          |    0|     1920|         2|          1|          1| 0 ~ 1920 |    yes   |
        | + loop_wait_for_eol   |    0|        0|         1|          1|          1|         0|    yes   |
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|     176|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|     362|
|Register             |        -|      -|      383|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      383|     538|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_372_p2                             |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_383_p2                             |     +    |      0|  0|  39|          32|           1|
    |AXI_video_strm_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp1_stage0_iter0          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8                           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_570                          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_648                          |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op56_read_state5             |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_last_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_user_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |exitcond2_fu_367_p2                       |   icmp   |      0|  0|  20|          32|          32|
    |exitcond_fu_378_p2                        |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_pp1_stage0_01001                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1          |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_392_p2                         |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp1                             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1                   |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0| 176|         152|          87|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |AXI_video_strm_V_data_V_0_data_out     |   9|          2|   32|         64|
    |AXI_video_strm_V_data_V_0_state        |  15|          3|    2|          6|
    |AXI_video_strm_V_dest_V_0_state        |  15|          3|    2|          6|
    |AXI_video_strm_V_last_V_0_data_out     |   9|          2|    1|          2|
    |AXI_video_strm_V_last_V_0_state        |  15|          3|    2|          6|
    |AXI_video_strm_V_user_V_0_data_out     |   9|          2|    1|          2|
    |AXI_video_strm_V_user_V_0_state        |  15|          3|    2|          6|
    |INPUT_STREAM_TDATA_blk_n               |   9|          2|    1|          2|
    |ap_NS_fsm                              |  44|          9|    1|          9|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                |  15|          3|    1|          3|
    |ap_phi_mux_axi_data_V_1_phi_fu_258_p4  |   9|          2|   32|         64|
    |ap_phi_mux_eol_1_phi_fu_247_p4         |   9|          2|    1|          2|
    |ap_phi_mux_eol_phi_fu_281_p4           |   9|          2|    1|          2|
    |ap_phi_mux_p_Val2_s_phi_fu_306_p4      |  15|          3|   32|         96|
    |axi_data_V1_reg_223                    |   9|          2|   32|         64|
    |axi_data_V_1_reg_255                   |   9|          2|   32|         64|
    |axi_data_V_3_reg_326                   |   9|          2|   32|         64|
    |axi_last_V1_reg_213                    |   9|          2|    1|          2|
    |axi_last_V_2_reg_289                   |  15|          3|    1|          3|
    |axi_last_V_3_reg_314                   |   9|          2|    1|          2|
    |eol_1_reg_244                          |   9|          2|    1|          2|
    |eol_2_reg_338                          |   9|          2|    1|          2|
    |eol_reg_277                            |   9|          2|    1|          2|
    |img_data_stream_0_V_blk_n              |   9|          2|    1|          2|
    |img_data_stream_1_V_blk_n              |   9|          2|    1|          2|
    |img_data_stream_2_V_blk_n              |   9|          2|    1|          2|
    |p_Val2_s_reg_302                       |  15|          3|   32|         96|
    |real_start                             |   9|          2|    1|          2|
    |t_V_6_reg_266                          |   9|          2|   32|         64|
    |t_V_reg_233                            |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 362|         77|  314|        709|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |AXI_video_strm_V_data_V_0_payload_A  |  32|   0|   32|          0|
    |AXI_video_strm_V_data_V_0_payload_B  |  32|   0|   32|          0|
    |AXI_video_strm_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_dest_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_last_V_0_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_user_V_0_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_state      |   2|   0|    2|          0|
    |ap_CS_fsm                            |   8|   0|    8|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |axi_data_V1_reg_223                  |  32|   0|   32|          0|
    |axi_data_V_1_reg_255                 |  32|   0|   32|          0|
    |axi_data_V_3_reg_326                 |  32|   0|   32|          0|
    |axi_last_V1_reg_213                  |   1|   0|    1|          0|
    |axi_last_V_2_reg_289                 |   1|   0|    1|          0|
    |axi_last_V_3_reg_314                 |   1|   0|    1|          0|
    |eol_1_reg_244                        |   1|   0|    1|          0|
    |eol_2_reg_338                        |   1|   0|    1|          0|
    |eol_reg_277                          |   1|   0|    1|          0|
    |exitcond_reg_466                     |   1|   0|    1|          0|
    |i_V_reg_461                          |  32|   0|   32|          0|
    |p_Val2_s_reg_302                     |  32|   0|   32|          0|
    |sof_1_fu_158                         |   1|   0|    1|          0|
    |start_once_reg                       |   1|   0|    1|          0|
    |t_V_6_reg_266                        |  32|   0|   32|          0|
    |t_V_reg_233                          |  32|   0|   32|          0|
    |tmp_28_reg_484                       |   8|   0|    8|          0|
    |tmp_29_reg_489                       |   8|   0|    8|          0|
    |tmp_70_reg_479                       |   8|   0|    8|          0|
    |tmp_data_V_reg_437                   |  32|   0|   32|          0|
    |tmp_last_V_reg_445                   |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 383|   0|  383|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|start_full_n                |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_done                     | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|start_out                   | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|start_write                 | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|INPUT_STREAM_TDATA          |  in |   32|    axis    | AXI_video_strm_V_data_V |    pointer   |
|INPUT_STREAM_TVALID         |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|INPUT_STREAM_TREADY         | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|INPUT_STREAM_TDEST          |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|INPUT_STREAM_TKEEP          |  in |    4|    axis    | AXI_video_strm_V_keep_V |    pointer   |
|INPUT_STREAM_TSTRB          |  in |    4|    axis    | AXI_video_strm_V_strb_V |    pointer   |
|INPUT_STREAM_TUSER          |  in |    1|    axis    | AXI_video_strm_V_user_V |    pointer   |
|INPUT_STREAM_TLAST          |  in |    1|    axis    | AXI_video_strm_V_last_V |    pointer   |
|INPUT_STREAM_TID            |  in |    1|    axis    |  AXI_video_strm_V_id_V  |    pointer   |
|img_rows_V                  |  in |   32|  ap_stable |        img_rows_V       |    scalar    |
|img_cols_V                  |  in |   32|  ap_stable |        img_cols_V       |    scalar    |
|img_data_stream_0_V_din     | out |    8|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_full_n  |  in |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_write   | out |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_1_V_din     | out |    8|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_full_n  |  in |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_write   | out |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_2_V_din     | out |    8|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_full_n  |  in |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_write   | out |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
+----------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 1, States = { 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_user_V)
	2  / (!tmp_user_V)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
5 --> 
	7  / (exitcond)
	6  / (!exitcond)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	9  / (eol_2)
	8  / (!eol_2)
9 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i32 %img_cols_V, [1 x i8]* @p_str2, [10 x i8]* @p_str3, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [24 x i8]* @p_str4)"   --->   Operation 10 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i32 %img_rows_V, [1 x i8]* @p_str2, [10 x i8]* @p_str3, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [24 x i8]* @p_str4)"   --->   Operation 11 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str204, i32 0, i32 0, [1 x i8]* @p_str205, [1 x i8]* @p_str206, [1 x i8]* @p_str207, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str208, [1 x i8]* @p_str209)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str197, i32 0, i32 0, [1 x i8]* @p_str198, [1 x i8]* @p_str199, [1 x i8]* @p_str200, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str201, [1 x i8]* @p_str202)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str190, i32 0, i32 0, [1 x i8]* @p_str191, [1 x i8]* @p_str192, [1 x i8]* @p_str193, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str194, [1 x i8]* @p_str195)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %img_cols_V, [10 x i8]* @ap_stable_str, i32 0, i32 0, [1 x i8]* @p_str117, i32 0, i32 0, [1 x i8]* @p_str118, [1 x i8]* @p_str119, [1 x i8]* @p_str120, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str121, [1 x i8]* @p_str122)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %img_rows_V, [10 x i8]* @ap_stable_str, i32 0, i32 0, [1 x i8]* @p_str123, i32 0, i32 0, [1 x i8]* @p_str124, [1 x i8]* @p_str125, [1 x i8]* @p_str126, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str127, [1 x i8]* @p_str128)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%img_cols_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %img_cols_V)"   --->   Operation 18 'read' 'img_cols_V_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4LiteS">   --->   Core 6 'AXI4LiteS' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%img_rows_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %img_rows_V)"   --->   Operation 19 'read' 'img_rows_V_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4LiteS">   --->   Core 6 'AXI4LiteS' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br label %._crit_edge1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:63]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str51) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:65]   --->   Operation 21 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str51)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:65]   --->   Operation 22 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:66]   --->   Operation 23 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:67]   --->   Operation 24 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:68]   --->   Operation 25 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:68]   --->   Operation 26 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 3" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:68]   --->   Operation 27 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 4" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:68]   --->   Operation 28 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str51, i32 %tmp)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:70]   --->   Operation 29 'specregionend' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_user_V, label %.preheader232.preheader, label %._crit_edge1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:65]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sof_1 = alloca i1"   --->   Operation 31 'alloca' 'sof_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.83ns)   --->   "store i1 true, i1* %sof_1"   --->   Operation 32 'store' <Predicate = true> <Delay = 0.83>
ST_3 : Operation 33 [1/1] (0.83ns)   --->   "br label %.preheader232" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.83>

State 4 <SV = 3> <Delay = 1.48>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%axi_last_V1 = phi i1 [ %axi_last_V_3, %5 ], [ %tmp_last_V, %.preheader232.preheader ]"   --->   Operation 34 'phi' 'axi_last_V1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%axi_data_V1 = phi i32 [ %axi_data_V_3, %5 ], [ %tmp_data_V, %.preheader232.preheader ]"   --->   Operation 35 'phi' 'axi_data_V1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ %i_V, %5 ], [ 0, %.preheader232.preheader ]"   --->   Operation 36 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.14ns)   --->   "%exitcond2 = icmp eq i32 %t_V, %img_rows_V_read" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 37 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)"   --->   Operation 38 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.48ns)   --->   "%i_V = add i32 %t_V, 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 39 'add' 'i_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %6, label %0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 41 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 42 'specregionbegin' 'tmp_39' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.83ns)   --->   "br label %1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 43 'br' <Predicate = (!exitcond2)> <Delay = 0.83>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 44 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.48>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%eol_1 = phi i1 [ %axi_last_V1, %0 ], [ %axi_last_V_2, %._crit_edge2 ]" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:100]   --->   Operation 45 'phi' 'eol_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%axi_data_V_1 = phi i32 [ %axi_data_V1, %0 ], [ %p_Val2_s, %._crit_edge2 ]"   --->   Operation 46 'phi' 'axi_data_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%t_V_6 = phi i32 [ 0, %0 ], [ %j_V, %._crit_edge2 ]"   --->   Operation 47 'phi' 't_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%eol = phi i1 [ false, %0 ], [ %axi_last_V_2, %._crit_edge2 ]" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:81]   --->   Operation 48 'phi' 'eol' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.14ns)   --->   "%exitcond = icmp eq i32 %t_V_6, %img_cols_V_read" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 49 'icmp' 'exitcond' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)"   --->   Operation 50 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.48ns)   --->   "%j_V = add i32 %t_V_6, 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 51 'add' 'j_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%sof_1_load = load i1* %sof_1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:76]   --->   Operation 53 'load' 'sof_1_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.33ns)   --->   "%brmerge = or i1 %sof_1_load, %eol" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:76]   --->   Operation 54 'or' 'brmerge' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.83ns)   --->   "br i1 %brmerge, label %._crit_edge2, label %3" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:76]   --->   Operation 55 'br' <Predicate = (!exitcond)> <Delay = 0.83>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%empty_74 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:81]   --->   Operation 56 'read' 'empty_74' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_74, 0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:81]   --->   Operation 57 'extractvalue' 'tmp_data_V_1' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_74, 4" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:81]   --->   Operation 58 'extractvalue' 'tmp_last_V_1' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.83ns)   --->   "br label %._crit_edge2"   --->   Operation 59 'br' <Predicate = (!exitcond & !brmerge)> <Delay = 0.83>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%axi_last_V_2 = phi i1 [ %tmp_last_V_1, %3 ], [ %eol_1, %2 ]"   --->   Operation 60 'phi' 'axi_last_V_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ %tmp_data_V_1, %3 ], [ %axi_data_V_1, %2 ]"   --->   Operation 61 'phi' 'p_Val2_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i32 %p_Val2_s to i8" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92]   --->   Operation 62 'trunc' 'tmp_70' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 8, i32 15)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92]   --->   Operation 63 'partselect' 'tmp_28' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 16, i32 23)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92]   --->   Operation 64 'partselect' 'tmp_29' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.83ns)   --->   "store i1 false, i1* %sof_1"   --->   Operation 65 'store' <Predicate = (!exitcond)> <Delay = 0.83>

State 6 <SV = 5> <Delay = 2.26>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 66 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 67 'specregionbegin' 'tmp_40' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:75]   --->   Operation 68 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 69 'specregionbegin' 'tmp_41' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 70 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V, i8 %tmp_70)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 71 'write' <Predicate = (!exitcond)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 72 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V, i8 %tmp_28)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 72 'write' <Predicate = (!exitcond)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 73 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V, i8 %tmp_29)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 73 'write' <Predicate = (!exitcond)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_41)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 74 'specregionend' 'empty_75' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_40)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:95]   --->   Operation 75 'specregionend' 'empty_76' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "br label %1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 76 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.83>
ST_7 : Operation 77 [1/1] (0.83ns)   --->   "br label %.preheader" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:96]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.83>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%axi_last_V_3 = phi i1 [ %tmp_last_V_2, %4 ], [ %eol_1, %.preheader.preheader ]"   --->   Operation 78 'phi' 'axi_last_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%axi_data_V_3 = phi i32 [ %tmp_data_V_2, %4 ], [ %axi_data_V_1, %.preheader.preheader ]"   --->   Operation 79 'phi' 'axi_data_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%eol_2 = phi i1 [ %tmp_last_V_2, %4 ], [ %eol, %.preheader.preheader ]"   --->   Operation 80 'phi' 'eol_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %eol_2, label %5, label %4" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:96]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str52) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:96]   --->   Operation 82 'specloopname' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str52)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:96]   --->   Operation 83 'specregionbegin' 'tmp_s' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:97]   --->   Operation 84 'specpipeline' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:98]   --->   Operation 85 'speclooptripcount' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%empty_77 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:100]   --->   Operation 86 'read' 'empty_77' <Predicate = (!eol_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_77, 0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:100]   --->   Operation 87 'extractvalue' 'tmp_data_V_2' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_77, 4" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:100]   --->   Operation 88 'extractvalue' 'tmp_last_V_2' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str52, i32 %tmp_s)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:103]   --->   Operation 89 'specregionend' 'empty_78' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:103]   --->   Operation 90 'br' <Predicate = (!eol_2)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_39)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:104]   --->   Operation 91 'specregionend' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader232" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ img_rows_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ img_cols_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ img_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10     (specifcore       ) [ 0000000000]
StgValue_11     (specifcore       ) [ 0000000000]
StgValue_12     (specinterface    ) [ 0000000000]
StgValue_13     (specinterface    ) [ 0000000000]
StgValue_14     (specinterface    ) [ 0000000000]
StgValue_15     (specinterface    ) [ 0000000000]
StgValue_16     (specinterface    ) [ 0000000000]
StgValue_17     (specinterface    ) [ 0000000000]
img_cols_V_read (read             ) [ 0011111111]
img_rows_V_read (read             ) [ 0011111111]
StgValue_20     (br               ) [ 0000000000]
StgValue_21     (specloopname     ) [ 0000000000]
tmp             (specregionbegin  ) [ 0000000000]
StgValue_23     (specpipeline     ) [ 0000000000]
StgValue_24     (speclooptripcount) [ 0000000000]
empty           (read             ) [ 0000000000]
tmp_data_V      (extractvalue     ) [ 0001111111]
tmp_user_V      (extractvalue     ) [ 0010000000]
tmp_last_V      (extractvalue     ) [ 0001111111]
empty_73        (specregionend    ) [ 0000000000]
StgValue_30     (br               ) [ 0000000000]
sof_1           (alloca           ) [ 0001111111]
StgValue_32     (store            ) [ 0000000000]
StgValue_33     (br               ) [ 0001111111]
axi_last_V1     (phi              ) [ 0000111000]
axi_data_V1     (phi              ) [ 0000111000]
t_V             (phi              ) [ 0000100000]
exitcond2       (icmp             ) [ 0000111111]
StgValue_38     (speclooptripcount) [ 0000000000]
i_V             (add              ) [ 0001111111]
StgValue_40     (br               ) [ 0000000000]
StgValue_41     (specloopname     ) [ 0000000000]
tmp_39          (specregionbegin  ) [ 0000011111]
StgValue_43     (br               ) [ 0000111111]
StgValue_44     (ret              ) [ 0000000000]
eol_1           (phi              ) [ 0000010110]
axi_data_V_1    (phi              ) [ 0000010110]
t_V_6           (phi              ) [ 0000010000]
eol             (phi              ) [ 0000010110]
exitcond        (icmp             ) [ 0000111111]
StgValue_50     (speclooptripcount) [ 0000000000]
j_V             (add              ) [ 0000111111]
StgValue_52     (br               ) [ 0000000000]
sof_1_load      (load             ) [ 0000000000]
brmerge         (or               ) [ 0000111111]
StgValue_55     (br               ) [ 0000000000]
empty_74        (read             ) [ 0000000000]
tmp_data_V_1    (extractvalue     ) [ 0000000000]
tmp_last_V_1    (extractvalue     ) [ 0000000000]
StgValue_59     (br               ) [ 0000000000]
axi_last_V_2    (phi              ) [ 0000111111]
p_Val2_s        (phi              ) [ 0000111111]
tmp_70          (trunc            ) [ 0000011000]
tmp_28          (partselect       ) [ 0000011000]
tmp_29          (partselect       ) [ 0000011000]
StgValue_65     (store            ) [ 0000000000]
StgValue_66     (specloopname     ) [ 0000000000]
tmp_40          (specregionbegin  ) [ 0000000000]
StgValue_68     (specpipeline     ) [ 0000000000]
tmp_41          (specregionbegin  ) [ 0000000000]
StgValue_70     (specprotocol     ) [ 0000000000]
StgValue_71     (write            ) [ 0000000000]
StgValue_72     (write            ) [ 0000000000]
StgValue_73     (write            ) [ 0000000000]
empty_75        (specregionend    ) [ 0000000000]
empty_76        (specregionend    ) [ 0000000000]
StgValue_76     (br               ) [ 0000111111]
StgValue_77     (br               ) [ 0000111111]
axi_last_V_3    (phi              ) [ 0001100011]
axi_data_V_3    (phi              ) [ 0001100011]
eol_2           (phi              ) [ 0000000010]
StgValue_81     (br               ) [ 0000000000]
StgValue_82     (specloopname     ) [ 0000000000]
tmp_s           (specregionbegin  ) [ 0000000000]
StgValue_84     (specpipeline     ) [ 0000000000]
StgValue_85     (speclooptripcount) [ 0000000000]
empty_77        (read             ) [ 0000000000]
tmp_data_V_2    (extractvalue     ) [ 0000111111]
tmp_last_V_2    (extractvalue     ) [ 0000111111]
empty_78        (specregionend    ) [ 0000000000]
StgValue_90     (br               ) [ 0000111111]
empty_79        (specregionend    ) [ 0000000000]
StgValue_92     (br               ) [ 0001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_rows_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rows_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="img_cols_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_cols_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_data_stream_0_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="img_data_stream_1_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="img_data_stream_2_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str204"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str205"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str206"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str207"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str208"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str209"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str197"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str198"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str199"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str200"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str201"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str202"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str190"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str191"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str192"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str193"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str194"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str195"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_stable_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str123"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str124"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str128"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="sof_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof_1/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="img_cols_V_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_cols_V_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="img_rows_V_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_rows_V_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="44" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="0" index="3" bw="4" slack="0"/>
<pin id="179" dir="0" index="4" bw="1" slack="0"/>
<pin id="180" dir="0" index="5" bw="1" slack="0"/>
<pin id="181" dir="0" index="6" bw="1" slack="0"/>
<pin id="182" dir="0" index="7" bw="1" slack="0"/>
<pin id="183" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_74/5 empty_77/8 "/>
</bind>
</comp>

<comp id="192" class="1004" name="StgValue_71_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="1"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_71/6 "/>
</bind>
</comp>

<comp id="199" class="1004" name="StgValue_72_write_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="0"/>
<pin id="202" dir="0" index="2" bw="8" slack="1"/>
<pin id="203" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_72/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="StgValue_73_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="0" index="2" bw="8" slack="1"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_73/6 "/>
</bind>
</comp>

<comp id="213" class="1005" name="axi_last_V1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V1 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="axi_last_V1_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="2"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V1/4 "/>
</bind>
</comp>

<comp id="223" class="1005" name="axi_data_V1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V1 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="axi_data_V1_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="32" slack="2"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V1/4 "/>
</bind>
</comp>

<comp id="233" class="1005" name="t_V_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="t_V_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="1" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/4 "/>
</bind>
</comp>

<comp id="244" class="1005" name="eol_1_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="2"/>
<pin id="246" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="eol_1 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="eol_1_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_1/5 "/>
</bind>
</comp>

<comp id="255" class="1005" name="axi_data_V_1_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="2"/>
<pin id="257" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="axi_data_V_1 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="axi_data_V_1_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="32" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_1/5 "/>
</bind>
</comp>

<comp id="266" class="1005" name="t_V_6_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_6 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="t_V_6_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="32" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_6/5 "/>
</bind>
</comp>

<comp id="277" class="1005" name="eol_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="eol_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/5 "/>
</bind>
</comp>

<comp id="289" class="1005" name="axi_last_V_2_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V_2 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="axi_last_V_2_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_2/5 "/>
</bind>
</comp>

<comp id="302" class="1005" name="p_Val2_s_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_Val2_s_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="32" slack="0"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="314" class="1005" name="axi_last_V_3_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_3 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="axi_last_V_3_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="1" slack="2"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_3/8 "/>
</bind>
</comp>

<comp id="326" class="1005" name="axi_data_V_3_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_3 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="axi_data_V_3_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="32" slack="2"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_3/8 "/>
</bind>
</comp>

<comp id="338" class="1005" name="eol_2_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="340" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol_2 (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="eol_2_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="1" slack="2"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_2/8 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="44" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_1/5 tmp_data_V_2/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="44" slack="0"/>
<pin id="355" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_1/5 tmp_last_V_2/8 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_user_V_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="44" slack="0"/>
<pin id="360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="StgValue_32_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_32/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="exitcond2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="3"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="i_V_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="exitcond_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="4"/>
<pin id="381" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="j_V_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sof_1_load_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="2"/>
<pin id="391" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_1_load/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="brmerge_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_70_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_70/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_28_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="0" index="2" bw="5" slack="0"/>
<pin id="406" dir="0" index="3" bw="5" slack="0"/>
<pin id="407" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_29_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="6" slack="0"/>
<pin id="416" dir="0" index="3" bw="6" slack="0"/>
<pin id="417" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="StgValue_65_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="2"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/5 "/>
</bind>
</comp>

<comp id="427" class="1005" name="img_cols_V_read_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="4"/>
<pin id="429" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="img_cols_V_read "/>
</bind>
</comp>

<comp id="432" class="1005" name="img_rows_V_read_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="3"/>
<pin id="434" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="img_rows_V_read "/>
</bind>
</comp>

<comp id="437" class="1005" name="tmp_data_V_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="2"/>
<pin id="439" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="445" class="1005" name="tmp_last_V_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="2"/>
<pin id="447" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="450" class="1005" name="sof_1_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="sof_1 "/>
</bind>
</comp>

<comp id="457" class="1005" name="exitcond2_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="461" class="1005" name="i_V_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="466" class="1005" name="exitcond_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="1"/>
<pin id="468" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="470" class="1005" name="j_V_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="475" class="1005" name="brmerge_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_70_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="1"/>
<pin id="481" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_28_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="1"/>
<pin id="486" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="489" class="1005" name="tmp_29_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="1"/>
<pin id="491" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_data_V_2_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="499" class="1005" name="tmp_last_V_2_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="161"><net_src comp="108" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="112" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="112" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="184"><net_src comp="124" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="2" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="188"><net_src comp="6" pin="0"/><net_sink comp="174" pin=4"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="174" pin=5"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="174" pin=6"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="174" pin=7"/></net>

<net id="197"><net_src comp="154" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="154" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="154" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="222"><net_src comp="216" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="232"><net_src comp="226" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="253"><net_src comp="213" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="264"><net_src comp="223" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="269"><net_src comp="38" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="136" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="281" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="300"><net_src comp="247" pin="4"/><net_sink comp="294" pin=2"/></net>

<net id="301"><net_src comp="294" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="312"><net_src comp="258" pin="4"/><net_sink comp="306" pin=2"/></net>

<net id="313"><net_src comp="306" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="324"><net_src comp="244" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="325"><net_src comp="318" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="329"><net_src comp="326" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="336"><net_src comp="255" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="337"><net_src comp="330" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="347"><net_src comp="277" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="351"><net_src comp="174" pin="8"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="356"><net_src comp="174" pin="8"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="361"><net_src comp="174" pin="8"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="128" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="237" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="237" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="108" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="270" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="270" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="108" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="396"><net_src comp="389" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="281" pin="4"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="306" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="140" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="306" pin="4"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="142" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="144" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="418"><net_src comp="140" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="306" pin="4"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="50" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="146" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="426"><net_src comp="136" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="162" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="435"><net_src comp="168" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="440"><net_src comp="348" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="448"><net_src comp="353" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="453"><net_src comp="158" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="456"><net_src comp="450" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="460"><net_src comp="367" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="372" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="469"><net_src comp="378" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="383" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="478"><net_src comp="392" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="398" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="487"><net_src comp="402" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="492"><net_src comp="412" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="497"><net_src comp="348" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="502"><net_src comp="353" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="341" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AXI_video_strm_V_data_V | {}
	Port: AXI_video_strm_V_keep_V | {}
	Port: AXI_video_strm_V_strb_V | {}
	Port: AXI_video_strm_V_user_V | {}
	Port: AXI_video_strm_V_last_V | {}
	Port: AXI_video_strm_V_id_V | {}
	Port: AXI_video_strm_V_dest_V | {}
	Port: img_data_stream_0_V | {6 }
	Port: img_data_stream_1_V | {6 }
	Port: img_data_stream_2_V | {6 }
 - Input state : 
	Port: AXIvideo2Mat : AXI_video_strm_V_data_V | {2 5 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_keep_V | {2 5 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_strb_V | {2 5 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_user_V | {2 5 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_last_V | {2 5 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_id_V | {2 5 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_dest_V | {2 5 8 }
	Port: AXIvideo2Mat : img_rows_V | {1 }
	Port: AXIvideo2Mat : img_cols_V | {1 }
  - Chain level:
	State 1
	State 2
		empty_73 : 1
		StgValue_30 : 1
	State 3
		StgValue_32 : 1
	State 4
		exitcond2 : 1
		i_V : 1
		StgValue_40 : 2
	State 5
		exitcond : 1
		j_V : 1
		StgValue_52 : 2
		brmerge : 1
		StgValue_55 : 1
		axi_last_V_2 : 2
		p_Val2_s : 2
		tmp_70 : 3
		tmp_28 : 3
		tmp_29 : 3
	State 6
		empty_75 : 1
		empty_76 : 1
	State 7
	State 8
		StgValue_81 : 1
		empty_78 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |          i_V_fu_372         |    0    |    39   |
|          |          j_V_fu_383         |    0    |    39   |
|----------|-----------------------------|---------|---------|
|   icmp   |       exitcond2_fu_367      |    0    |    20   |
|          |       exitcond_fu_378       |    0    |    20   |
|----------|-----------------------------|---------|---------|
|    or    |        brmerge_fu_392       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          | img_cols_V_read_read_fu_162 |    0    |    0    |
|   read   | img_rows_V_read_read_fu_168 |    0    |    0    |
|          |       grp_read_fu_174       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |   StgValue_71_write_fu_192  |    0    |    0    |
|   write  |   StgValue_72_write_fu_199  |    0    |    0    |
|          |   StgValue_73_write_fu_206  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_348         |    0    |    0    |
|extractvalue|          grp_fu_353         |    0    |    0    |
|          |      tmp_user_V_fu_358      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |        tmp_70_fu_398        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|        tmp_28_fu_402        |    0    |    0    |
|          |        tmp_29_fu_412        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   120   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  axi_data_V1_reg_223  |   32   |
|  axi_data_V_1_reg_255 |   32   |
|  axi_data_V_3_reg_326 |   32   |
|  axi_last_V1_reg_213  |    1   |
|  axi_last_V_2_reg_289 |    1   |
|  axi_last_V_3_reg_314 |    1   |
|    brmerge_reg_475    |    1   |
|     eol_1_reg_244     |    1   |
|     eol_2_reg_338     |    1   |
|      eol_reg_277      |    1   |
|   exitcond2_reg_457   |    1   |
|    exitcond_reg_466   |    1   |
|      i_V_reg_461      |   32   |
|img_cols_V_read_reg_427|   32   |
|img_rows_V_read_reg_432|   32   |
|      j_V_reg_470      |   32   |
|    p_Val2_s_reg_302   |   32   |
|     sof_1_reg_450     |    1   |
|     t_V_6_reg_266     |   32   |
|      t_V_reg_233      |   32   |
|     tmp_28_reg_484    |    8   |
|     tmp_29_reg_489    |    8   |
|     tmp_70_reg_479    |    8   |
|  tmp_data_V_2_reg_494 |   32   |
|   tmp_data_V_reg_437  |   32   |
|  tmp_last_V_2_reg_499 |    1   |
|   tmp_last_V_reg_445  |    1   |
+-----------------------+--------+
|         Total         |   420  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| eol_reg_277 |  p0  |   2  |   1  |    2   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |    2   ||  0.835  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   120  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   420  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   420  |   129  |
+-----------+--------+--------+--------+
