/* (c) HighTec EDV-Systeme GmbH */

/* block "SSC0" of TriCore TC1791 (15 SFRs) */

#ifndef _HAVE_TRICORE_SSC0_ADDRESSES_H_
#define _HAVE_TRICORE_SSC0_ADDRESSES_H_

#define SSC0_CLC_ADDR         0xF0310000     /* "SSC0_Clock Control Register" */
#define SSC0_PISEL_ADDR       0xF0310004     /* "Port Input Select Register" */
#define SSC0_ID_ADDR          0xF0310008     /* "Module Identification Register" */
#define SSC0_FDR_ADDR         0xF031000C     /* "SSC0 Fractional Divider Register" */
#define SSC0_CON_ADDR         0xF0310010     /* "Control Register" */
#define SSC0_BR_ADDR          0xF0310014     /* "Baud Rate Timer Reload Register" */
#define SSC0_SSOC_ADDR        0xF0310018     /* "Slave Select Output Control Register" */
#define SSC0_SSOTC_ADDR       0xF031001C     /* "Slave Select Output Timing Control Register" */
#define SSC0_TB_ADDR          0xF0310020     /* "Transmit Buffer Register" */
#define SSC0_RB_ADDR          0xF0310024     /* "Receive Buffer Register" */
#define SSC0_STAT_ADDR        0xF0310028     /* "Status Register" */
#define SSC0_EFM_ADDR         0xF031002C     /* "Error Flag Modification Register" */
#define SSC0_TSRC_ADDR        0xF03100F4     /* "Transmit Interrupt Service Request Control Register" */
#define SSC0_RSRC_ADDR        0xF03100F8     /* "Receive Interrupt Service Request Control Register" */
#define SSC0_ESRC_ADDR        0xF03100FC     /* "Error Interrupt Service Request Control Register" */


#endif /* _HAVE_TRICORE_SSC0_ADDRESSES_H_ (block "SSC0") */


