// Seed: 1097585122
`celldefine
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input id_12;
  output id_11;
  output id_10;
  input id_9;
  input id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  input id_4;
  inout id_3;
  output id_2;
  inout id_1;
  tri0 id_12;
  supply0 id_13 = id_12;
  tri id_14;
  assign id_14[1] = 1'd0;
  assign id_10 = id_12;
  logic id_15;
  logic id_16;
  assign id_1 = 1'd0;
  type_22(
      1, id_10[1], 1 - 1, 1'b0 + 1
  );
  assign id_7[1] = (id_14[1'b0]);
endmodule
