INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/assignment4/assignment4.srcs/sources_1/new/T_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/assignment4/assignment4.srcs/sim_1/new/T_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_tb
