All the header files in this directory should _not_ be convertible to SystemVerilog.
