INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lukefahr/e315/project_x/project_x.srcs/sources_1/new/dot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukefahr/e315/project_x/project_x.srcs/sources_1/new/axis_dot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lukefahr/e315/project_x/project_x.srcs/sources_1/new/tanh_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukefahr/e315/project_x/project_x.srcs/sources_1/new/axis_tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lukefahr/e315/project_x/project_x.ip_user_files/bd/bd_layer/ip/bd_layer_axi4stream_vip_0_0/sim/bd_layer_axi4stream_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lukefahr/e315/project_x/project_x.ip_user_files/bd/bd_layer/ip/bd_layer_axi4stream_vip_0_0/sim/bd_layer_axi4stream_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_layer_axi4stream_vip_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lukefahr/e315/project_x/project_x.ip_user_files/bd/bd_layer/ip/bd_layer_axi4stream_vip_1_0/sim/bd_layer_axi4stream_vip_1_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lukefahr/e315/project_x/project_x.ip_user_files/bd/bd_layer/ip/bd_layer_axi4stream_vip_1_0/sim/bd_layer_axi4stream_vip_1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_layer_axi4stream_vip_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukefahr/e315/project_x/project_x.ip_user_files/bd/bd_layer/ip/bd_layer_axis_dot_0_0/sim/bd_layer_axis_dot_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_layer_axis_dot_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukefahr/e315/project_x/project_x.ip_user_files/bd/bd_layer/ip/bd_layer_axis_tanh_0_0/sim/bd_layer_axis_tanh_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_layer_axis_tanh_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukefahr/e315/project_x/project_x.ip_user_files/bd/bd_layer/sim/bd_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukefahr/e315/project_x/project_x.srcs/sim_layer/bd/bd_layer/hdl/bd_layer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_layer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lukefahr/e315/project_x/project_x.srcs/sim_layer/new/tb_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_layer
