rm -rf sim/verilog/regression/msim/transcript
rm -rf sim/verilog/regression/msim/work
rm -rf sim/verilog/regression/msim/stdout.*

rm -rf sim/verilog/regression/verilator/Vriscv_tile_testbench
rm -rf sim/verilog/regression/verilator/stdout.*
