# system info TEST_DDR3_example on 2021.01.09.10:50:07
system_info:
name,value
DEVICE,
DEVICE_FAMILY,Cyclone V
GENERATION_ID,
#
#
# Files generated for TEST_DDR3_example on 2021.01.09.10:50:07
files:
filepath,kind,attributes,module,is_top
TEST_DDR3_example/TEST_DDR3_example.v,VERILOG,,TEST_DDR3_example,true
TEST_DDR3_example/submodules/TEST_DDR3_example_if0.v,VERILOG,,TEST_DDR3_example_if0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_d0.v,VERILOG,,TEST_DDR3_example_d0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_mm_interconnect_0.v,VERILOG,,TEST_DDR3_example_mm_interconnect_0,false
TEST_DDR3_example/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
TEST_DDR3_example/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
TEST_DDR3_example/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_pll0.sv,SYSTEM_VERILOG,,TEST_DDR3_example_if0_pll0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_clock_pair_generator.v,VERILOG,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_read_valid_selector.v,VERILOG,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_addr_cmd_datapath.v,VERILOG,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_reset.v,VERILOG,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_acv_ldc.v,VERILOG,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_memphy.sv,SYSTEM_VERILOG,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_reset_sync.v,VERILOG,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_new_io_pads.v,VERILOG,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_fr_cycle_shifter.v,VERILOG,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_fr_cycle_extender.v,VERILOG,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_read_datapath.sv,SYSTEM_VERILOG,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_write_datapath.v,VERILOG,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_core_shadow_registers.sv,SYSTEM_VERILOG,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_simple_ddio_out.sv,SYSTEM_VERILOG,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_phy_csr.sv,SYSTEM_VERILOG,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_iss_probe.v,VERILOG,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_addr_cmd_pads.v,VERILOG,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_flop_mem.v,VERILOG,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0.sv,SYSTEM_VERILOG,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_altdqdqs.v,VERILOG,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/altdq_dqs2_acv_cyclonev.sv,SYSTEM_VERILOG,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0.ppf,OTHER,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0.sdc,SDC,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_timing.tcl,OTHER,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_report_timing.tcl,OTHER,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_report_timing_core.tcl,OTHER,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_pin_map.tcl,OTHER,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_pin_assignments.tcl,OTHER,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/TEST_DDR3_example_if0_p0_parameters.tcl,OTHER,,TEST_DDR3_example_if0_p0,false
TEST_DDR3_example/submodules/afi_mux_ddr3_ddrx.v,VERILOG,,afi_mux_ddr3_ddrx,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
TEST_DDR3_example.if0,TEST_DDR3_example_if0
TEST_DDR3_example.if0.pll0,TEST_DDR3_example_if0_pll0
TEST_DDR3_example.if0.p0,TEST_DDR3_example_if0_p0
TEST_DDR3_example.if0.m0,afi_mux_ddr3_ddrx
TEST_DDR3_example.if0.s0,TEST_DDR3_example_if0_s0
TEST_DDR3_example.if0.dmaster,TEST_DDR3_example_if0_dmaster
TEST_DDR3_example.if0.c0,TEST_DDR3_example_if0_c0
TEST_DDR3_example.if0.oct0,altera_mem_if_oct_cyclonev
TEST_DDR3_example.if0.dll0,altera_mem_if_dll_cyclonev
TEST_DDR3_example.if0.mm_interconnect_0,TEST_DDR3_example_if0_mm_interconnect_0
TEST_DDR3_example.d0,TEST_DDR3_example_d0
TEST_DDR3_example.d0.traffic_generator_0,driver_avl_use_be_avl_use_burstbegin
TEST_DDR3_example.mm_interconnect_0,TEST_DDR3_example_mm_interconnect_0
TEST_DDR3_example.mm_interconnect_0.d0_avl_translator,altera_merlin_master_translator
TEST_DDR3_example.mm_interconnect_0.if0_avl_translator,altera_merlin_slave_translator
TEST_DDR3_example.rst_controller,altera_reset_controller
TEST_DDR3_example.rst_controller_001,altera_reset_controller
