stat,raw_value,agg_value
POWER_LLC_LINEFILL_BUF_R,191,191
POWER_LLC_LINEFILL_BUF_W,191,191
POWER_LLC_LINEFILL_BUF_R_TAG,191,191
POWER_LLC_WB_BUF_R,0,0
POWER_LLC_WB_BUF_W,0,0
POWER_LLC_WB_BUF_R_TAG,0,0
POWER_LLC_R,0,0
POWER_LLC_W,191,191
POWER_LLC_R_TAG,191,191
POWER_MC_R,444,444
POWER_MC_W,191,191
POWER_BLOCK_STATES_R_CORE_0,603,603
POWER_BLOCK_STATES_W_CORE_0,603,603
POWER_FETCH_QUEUE_R_CORE_0,768,768
POWER_FETCH_QUEUE_W_CORE_0,768,768
POWER_INST_QUEUE_R_CORE_0,1381,1381
POWER_INST_QUEUE_W_CORE_0,768,768
POWER_BR_PRED_R_CORE_0,32,32
POWER_BR_PRED_W_CORE_0,32,32
POWER_RAS_R_CORE_0,96,96
POWER_RAS_W_CORE_0,0,0
POWER_ICACHE_R_CORE_0,768,768
POWER_ICACHE_W_CORE_0,2,2
POWER_ICACHE_R_TAG_CORE_0,832,832
POWER_ICACHE_MISS_BUF_R_CORE_0,6,6
POWER_ICACHE_MISS_BUF_W_CORE_0,128,128
POWER_ICACHE_MISS_BUF_R_TAG_CORE_0,64,64
POWER_ICACHE_MISS_BUF_W_TAG_CORE_0,0,0
POWER_ICACHE_TOT_ACC_CORE_0,0,0
POWER_ICACHE_CONF_CORE_0,0,0
POWER_INST_DECODER_R_CORE_0,768,768
POWER_INST_DECODER_W_CORE_0,0,0
POWER_MICRO_OP_SEQ_R_CORE_0,0,0
POWER_MICRO_OP_SEQ_W_CORE_0,0,0
POWER_OPERAND_DECODER_R_CORE_0,768,768
POWER_OPERAND_DECODER_W_CORE_0,0,0
POWER_UOP_QUEUE_R_CORE_0,1381,1381
POWER_UOP_QUEUE_W_CORE_0,768,768
POWER_REG_RENAMING_TABLE_R_CORE_0,0,0
POWER_REG_RENAMING_TABLE_W_CORE_0,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_0,768,768
POWER_FREELIST_R_CORE_0,0,0
POWER_FREELIST_W_CORE_0,0,0
POWER_RESERVATION_STATION_R_CORE_0,1439,1439
POWER_RESERVATION_STATION_W_CORE_0,768,768
POWER_RESERVATION_STATION_R_TAG_CORE_0,768,768
POWER_RESERVATION_STATION_W_TAG_CORE_0,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_0,768,768
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_0,768,768
POWER_PAYLOAD_RAM_R_CORE_0,768,768
POWER_PAYLOAD_RAM_W_CORE_0,768,768
POWER_EX_ALU_R_CORE_0,544,544
POWER_EX_FPU_R_CORE_0,0,0
POWER_EX_MUL_R_CORE_0,0,0
POWER_EX_SFU_R_CORE_0,0,0
POWER_REORDER_BUF_R_CORE_0,0,0
POWER_REORDER_BUF_W_CORE_0,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_0,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_0,768,768
POWER_FP_RENAME_R_CORE_0,0,0
POWER_FP_RENAME_W_CORE_0,0,0
POWER_LOAD_QUEUE_R_CORE_0,0,0
POWER_LOAD_QUEUE_W_CORE_0,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_0,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_0,0,0
POWER_STORE_QUEUE_R_CORE_0,0,0
POWER_STORE_QUEUE_W_CORE_0,0,0
POWER_STORE_QUEUE_R_TAG_CORE_0,0,0
POWER_STORE_QUEUE_W_TAG_CORE_0,0,0
POWER_DATA_TLB_R_CORE_0,0,0
POWER_DATA_TLB_W_CORE_0,0,0
POWER_DATA_TLB_R_TAG_CORE_0,0,0
POWER_DATA_TLB_W_TAG_CORE_0,0,0
POWER_INT_REGFILE_R_CORE_0,1312,1312
POWER_INT_REGFILE_W_CORE_0,768,768
POWER_FP_REGFILE_R_CORE_0,0,0
POWER_FP_REGFILE_W_CORE_0,0,0
POWER_GP_REGISTER_R_CORE_0,1312,1312
POWER_GP_REGISTER_W_CORE_0,768,768
POWER_FP_REGISTER_R_CORE_0,0,0
POWER_FP_REGISTER_W_CORE_0,0,0
POWER_SEGMENT_REGISTER_R_CORE_0,224,224
POWER_SEGMENT_REGISTER_W_CORE_0,224,224
POWER_CONTROL_REGISTER_R_CORE_0,0,0
POWER_CONTROL_REGISTER_W_CORE_0,0,0
POWER_FLAG_REGISTER_R_CORE_0,0,0
POWER_FLAG_REGISTER_W_CORE_0,0,0
POWER_EXEC_BYPASS_CORE_0,768,768
POWER_LOAD_BYPASS_CORE_0,573,573
POWER_PIPELINE_CORE_0,768,768
POWER_DCACHE_MISS_BUF_R_CORE_0,567,567
POWER_DCACHE_MISS_BUF_R_TAG_CORE_0,189,189
POWER_DCACHE_MISS_BUF_W_CORE_0,189,189
POWER_DCACHE_MISS_BUF_W_TAG_CORE_0,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_0,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_0,191,191
POWER_DCACHE_LINEFILL_BUF_W_CORE_0,191,191
POWER_L2CACHE_LINEFILL_BUF_W_CORE_0,191,191
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_0,191,191
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_0,191,191
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_0,191,191
POWER_DCACHE_WB_BUF_R_CORE_0,0,0
POWER_L2CACHE_WB_BUF_R_CORE_0,0,0
POWER_DCACHE_WB_BUF_W_CORE_0,0,0
POWER_L2CACHE_WB_BUF_W_CORE_0,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_0,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_0,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_0,0,0
POWER_DCACHE_R_CORE_0,0,0
POWER_L2CACHE_R_CORE_0,0,0
POWER_DCACHE_W_CORE_0,126,126
POWER_L2CACHE_W_CORE_0,0,0
POWER_DCACHE_R_TAG_CORE_0,189,189
POWER_L2CACHE_R_TAG_CORE_0,0,0
POWER_CONST_CACHE_R_CORE_0,0,0
POWER_CONST_CACHE_W_CORE_0,0,0
POWER_CONST_CACHE_R_TAG_CORE_0,0,0
POWER_CONST_CACHE_W_TAG_CORE_0,0,0
POWER_TEXTURE_CACHE_R_CORE_0,0,0
POWER_TEXTURE_CACHE_W_CORE_0,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_0,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_0,0,0
POWER_SHARED_MEM_R_CORE_0,128,128
POWER_SHARED_MEM_W_CORE_0,0,0
POWER_SHARED_MEM_R_TAG_CORE_0,128,128
POWER_SHARED_MEM_W_TAG_CORE_0,0,0
POWER_BLOCK_STATES_R_CORE_1,0,0
POWER_BLOCK_STATES_W_CORE_1,0,0
POWER_FETCH_QUEUE_R_CORE_1,0,0
POWER_FETCH_QUEUE_W_CORE_1,0,0
POWER_INST_QUEUE_R_CORE_1,0,0
POWER_INST_QUEUE_W_CORE_1,0,0
POWER_BR_PRED_R_CORE_1,0,0
POWER_BR_PRED_W_CORE_1,0,0
POWER_RAS_R_CORE_1,0,0
POWER_RAS_W_CORE_1,0,0
POWER_ICACHE_R_CORE_1,0,0
POWER_ICACHE_W_CORE_1,0,0
POWER_ICACHE_R_TAG_CORE_1,0,0
POWER_ICACHE_MISS_BUF_R_CORE_1,0,0
POWER_ICACHE_MISS_BUF_W_CORE_1,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_1,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_1,0,0
POWER_ICACHE_TOT_ACC_CORE_1,0,0
POWER_ICACHE_CONF_CORE_1,0,0
POWER_INST_DECODER_R_CORE_1,0,0
POWER_INST_DECODER_W_CORE_1,0,0
POWER_MICRO_OP_SEQ_R_CORE_1,0,0
POWER_MICRO_OP_SEQ_W_CORE_1,0,0
POWER_OPERAND_DECODER_R_CORE_1,0,0
POWER_OPERAND_DECODER_W_CORE_1,0,0
POWER_UOP_QUEUE_R_CORE_1,0,0
POWER_UOP_QUEUE_W_CORE_1,0,0
POWER_REG_RENAMING_TABLE_R_CORE_1,0,0
POWER_REG_RENAMING_TABLE_W_CORE_1,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_1,0,0
POWER_FREELIST_R_CORE_1,0,0
POWER_FREELIST_W_CORE_1,0,0
POWER_RESERVATION_STATION_R_CORE_1,0,0
POWER_RESERVATION_STATION_W_CORE_1,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_1,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_1,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_1,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_1,0,0
POWER_PAYLOAD_RAM_R_CORE_1,0,0
POWER_PAYLOAD_RAM_W_CORE_1,0,0
POWER_EX_ALU_R_CORE_1,0,0
POWER_EX_FPU_R_CORE_1,0,0
POWER_EX_MUL_R_CORE_1,0,0
POWER_EX_SFU_R_CORE_1,0,0
POWER_REORDER_BUF_R_CORE_1,0,0
POWER_REORDER_BUF_W_CORE_1,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_1,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_1,0,0
POWER_FP_RENAME_R_CORE_1,0,0
POWER_FP_RENAME_W_CORE_1,0,0
POWER_LOAD_QUEUE_R_CORE_1,0,0
POWER_LOAD_QUEUE_W_CORE_1,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_1,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_1,0,0
POWER_STORE_QUEUE_R_CORE_1,0,0
POWER_STORE_QUEUE_W_CORE_1,0,0
POWER_STORE_QUEUE_R_TAG_CORE_1,0,0
POWER_STORE_QUEUE_W_TAG_CORE_1,0,0
POWER_DATA_TLB_R_CORE_1,0,0
POWER_DATA_TLB_W_CORE_1,0,0
POWER_DATA_TLB_R_TAG_CORE_1,0,0
POWER_DATA_TLB_W_TAG_CORE_1,0,0
POWER_INT_REGFILE_R_CORE_1,0,0
POWER_INT_REGFILE_W_CORE_1,0,0
POWER_FP_REGFILE_R_CORE_1,0,0
POWER_FP_REGFILE_W_CORE_1,0,0
POWER_GP_REGISTER_R_CORE_1,0,0
POWER_GP_REGISTER_W_CORE_1,0,0
POWER_FP_REGISTER_R_CORE_1,0,0
POWER_FP_REGISTER_W_CORE_1,0,0
POWER_SEGMENT_REGISTER_R_CORE_1,0,0
POWER_SEGMENT_REGISTER_W_CORE_1,0,0
POWER_CONTROL_REGISTER_R_CORE_1,0,0
POWER_CONTROL_REGISTER_W_CORE_1,0,0
POWER_FLAG_REGISTER_R_CORE_1,0,0
POWER_FLAG_REGISTER_W_CORE_1,0,0
POWER_EXEC_BYPASS_CORE_1,0,0
POWER_LOAD_BYPASS_CORE_1,0,0
POWER_PIPELINE_CORE_1,0,0
POWER_DCACHE_MISS_BUF_R_CORE_1,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_1,0,0
POWER_DCACHE_MISS_BUF_W_CORE_1,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_1,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_1,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_1,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_1,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_1,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_1,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_1,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_1,0,0
POWER_DCACHE_WB_BUF_R_CORE_1,0,0
POWER_L2CACHE_WB_BUF_R_CORE_1,0,0
POWER_DCACHE_WB_BUF_W_CORE_1,0,0
POWER_L2CACHE_WB_BUF_W_CORE_1,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_1,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_1,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_1,0,0
POWER_DCACHE_R_CORE_1,0,0
POWER_L2CACHE_R_CORE_1,0,0
POWER_DCACHE_W_CORE_1,0,0
POWER_L2CACHE_W_CORE_1,0,0
POWER_DCACHE_R_TAG_CORE_1,0,0
POWER_L2CACHE_R_TAG_CORE_1,0,0
POWER_CONST_CACHE_R_CORE_1,0,0
POWER_CONST_CACHE_W_CORE_1,0,0
POWER_CONST_CACHE_R_TAG_CORE_1,0,0
POWER_CONST_CACHE_W_TAG_CORE_1,0,0
POWER_TEXTURE_CACHE_R_CORE_1,0,0
POWER_TEXTURE_CACHE_W_CORE_1,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_1,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_1,0,0
POWER_SHARED_MEM_R_CORE_1,0,0
POWER_SHARED_MEM_W_CORE_1,0,0
POWER_SHARED_MEM_R_TAG_CORE_1,0,0
POWER_SHARED_MEM_W_TAG_CORE_1,0,0
POWER_BLOCK_STATES_R_CORE_2,0,0
POWER_BLOCK_STATES_W_CORE_2,0,0
POWER_FETCH_QUEUE_R_CORE_2,0,0
POWER_FETCH_QUEUE_W_CORE_2,0,0
POWER_INST_QUEUE_R_CORE_2,0,0
POWER_INST_QUEUE_W_CORE_2,0,0
POWER_BR_PRED_R_CORE_2,0,0
POWER_BR_PRED_W_CORE_2,0,0
POWER_RAS_R_CORE_2,0,0
POWER_RAS_W_CORE_2,0,0
POWER_ICACHE_R_CORE_2,0,0
POWER_ICACHE_W_CORE_2,0,0
POWER_ICACHE_R_TAG_CORE_2,0,0
POWER_ICACHE_MISS_BUF_R_CORE_2,0,0
POWER_ICACHE_MISS_BUF_W_CORE_2,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_2,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_2,0,0
POWER_ICACHE_TOT_ACC_CORE_2,0,0
POWER_ICACHE_CONF_CORE_2,0,0
POWER_INST_DECODER_R_CORE_2,0,0
POWER_INST_DECODER_W_CORE_2,0,0
POWER_MICRO_OP_SEQ_R_CORE_2,0,0
POWER_MICRO_OP_SEQ_W_CORE_2,0,0
POWER_OPERAND_DECODER_R_CORE_2,0,0
POWER_OPERAND_DECODER_W_CORE_2,0,0
POWER_UOP_QUEUE_R_CORE_2,0,0
POWER_UOP_QUEUE_W_CORE_2,0,0
POWER_REG_RENAMING_TABLE_R_CORE_2,0,0
POWER_REG_RENAMING_TABLE_W_CORE_2,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_2,0,0
POWER_FREELIST_R_CORE_2,0,0
POWER_FREELIST_W_CORE_2,0,0
POWER_RESERVATION_STATION_R_CORE_2,0,0
POWER_RESERVATION_STATION_W_CORE_2,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_2,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_2,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_2,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_2,0,0
POWER_PAYLOAD_RAM_R_CORE_2,0,0
POWER_PAYLOAD_RAM_W_CORE_2,0,0
POWER_EX_ALU_R_CORE_2,0,0
POWER_EX_FPU_R_CORE_2,0,0
POWER_EX_MUL_R_CORE_2,0,0
POWER_EX_SFU_R_CORE_2,0,0
POWER_REORDER_BUF_R_CORE_2,0,0
POWER_REORDER_BUF_W_CORE_2,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_2,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_2,0,0
POWER_FP_RENAME_R_CORE_2,0,0
POWER_FP_RENAME_W_CORE_2,0,0
POWER_LOAD_QUEUE_R_CORE_2,0,0
POWER_LOAD_QUEUE_W_CORE_2,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_2,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_2,0,0
POWER_STORE_QUEUE_R_CORE_2,0,0
POWER_STORE_QUEUE_W_CORE_2,0,0
POWER_STORE_QUEUE_R_TAG_CORE_2,0,0
POWER_STORE_QUEUE_W_TAG_CORE_2,0,0
POWER_DATA_TLB_R_CORE_2,0,0
POWER_DATA_TLB_W_CORE_2,0,0
POWER_DATA_TLB_R_TAG_CORE_2,0,0
POWER_DATA_TLB_W_TAG_CORE_2,0,0
POWER_INT_REGFILE_R_CORE_2,0,0
POWER_INT_REGFILE_W_CORE_2,0,0
POWER_FP_REGFILE_R_CORE_2,0,0
POWER_FP_REGFILE_W_CORE_2,0,0
POWER_GP_REGISTER_R_CORE_2,0,0
POWER_GP_REGISTER_W_CORE_2,0,0
POWER_FP_REGISTER_R_CORE_2,0,0
POWER_FP_REGISTER_W_CORE_2,0,0
POWER_SEGMENT_REGISTER_R_CORE_2,0,0
POWER_SEGMENT_REGISTER_W_CORE_2,0,0
POWER_CONTROL_REGISTER_R_CORE_2,0,0
POWER_CONTROL_REGISTER_W_CORE_2,0,0
POWER_FLAG_REGISTER_R_CORE_2,0,0
POWER_FLAG_REGISTER_W_CORE_2,0,0
POWER_EXEC_BYPASS_CORE_2,0,0
POWER_LOAD_BYPASS_CORE_2,0,0
POWER_PIPELINE_CORE_2,0,0
POWER_DCACHE_MISS_BUF_R_CORE_2,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_2,0,0
POWER_DCACHE_MISS_BUF_W_CORE_2,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_2,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_2,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_2,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_2,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_2,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_2,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_2,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_2,0,0
POWER_DCACHE_WB_BUF_R_CORE_2,0,0
POWER_L2CACHE_WB_BUF_R_CORE_2,0,0
POWER_DCACHE_WB_BUF_W_CORE_2,0,0
POWER_L2CACHE_WB_BUF_W_CORE_2,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_2,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_2,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_2,0,0
POWER_DCACHE_R_CORE_2,0,0
POWER_L2CACHE_R_CORE_2,0,0
POWER_DCACHE_W_CORE_2,0,0
POWER_L2CACHE_W_CORE_2,0,0
POWER_DCACHE_R_TAG_CORE_2,0,0
POWER_L2CACHE_R_TAG_CORE_2,0,0
POWER_CONST_CACHE_R_CORE_2,0,0
POWER_CONST_CACHE_W_CORE_2,0,0
POWER_CONST_CACHE_R_TAG_CORE_2,0,0
POWER_CONST_CACHE_W_TAG_CORE_2,0,0
POWER_TEXTURE_CACHE_R_CORE_2,0,0
POWER_TEXTURE_CACHE_W_CORE_2,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_2,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_2,0,0
POWER_SHARED_MEM_R_CORE_2,0,0
POWER_SHARED_MEM_W_CORE_2,0,0
POWER_SHARED_MEM_R_TAG_CORE_2,0,0
POWER_SHARED_MEM_W_TAG_CORE_2,0,0
POWER_BLOCK_STATES_R_CORE_3,0,0
POWER_BLOCK_STATES_W_CORE_3,0,0
POWER_FETCH_QUEUE_R_CORE_3,0,0
POWER_FETCH_QUEUE_W_CORE_3,0,0
POWER_INST_QUEUE_R_CORE_3,0,0
POWER_INST_QUEUE_W_CORE_3,0,0
POWER_BR_PRED_R_CORE_3,0,0
POWER_BR_PRED_W_CORE_3,0,0
POWER_RAS_R_CORE_3,0,0
POWER_RAS_W_CORE_3,0,0
POWER_ICACHE_R_CORE_3,0,0
POWER_ICACHE_W_CORE_3,0,0
POWER_ICACHE_R_TAG_CORE_3,0,0
POWER_ICACHE_MISS_BUF_R_CORE_3,0,0
POWER_ICACHE_MISS_BUF_W_CORE_3,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_3,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_3,0,0
POWER_ICACHE_TOT_ACC_CORE_3,0,0
POWER_ICACHE_CONF_CORE_3,0,0
POWER_INST_DECODER_R_CORE_3,0,0
POWER_INST_DECODER_W_CORE_3,0,0
POWER_MICRO_OP_SEQ_R_CORE_3,0,0
POWER_MICRO_OP_SEQ_W_CORE_3,0,0
POWER_OPERAND_DECODER_R_CORE_3,0,0
POWER_OPERAND_DECODER_W_CORE_3,0,0
POWER_UOP_QUEUE_R_CORE_3,0,0
POWER_UOP_QUEUE_W_CORE_3,0,0
POWER_REG_RENAMING_TABLE_R_CORE_3,0,0
POWER_REG_RENAMING_TABLE_W_CORE_3,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_3,0,0
POWER_FREELIST_R_CORE_3,0,0
POWER_FREELIST_W_CORE_3,0,0
POWER_RESERVATION_STATION_R_CORE_3,0,0
POWER_RESERVATION_STATION_W_CORE_3,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_3,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_3,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_3,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_3,0,0
POWER_PAYLOAD_RAM_R_CORE_3,0,0
POWER_PAYLOAD_RAM_W_CORE_3,0,0
POWER_EX_ALU_R_CORE_3,0,0
POWER_EX_FPU_R_CORE_3,0,0
POWER_EX_MUL_R_CORE_3,0,0
POWER_EX_SFU_R_CORE_3,0,0
POWER_REORDER_BUF_R_CORE_3,0,0
POWER_REORDER_BUF_W_CORE_3,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_3,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_3,0,0
POWER_FP_RENAME_R_CORE_3,0,0
POWER_FP_RENAME_W_CORE_3,0,0
POWER_LOAD_QUEUE_R_CORE_3,0,0
POWER_LOAD_QUEUE_W_CORE_3,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_3,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_3,0,0
POWER_STORE_QUEUE_R_CORE_3,0,0
POWER_STORE_QUEUE_W_CORE_3,0,0
POWER_STORE_QUEUE_R_TAG_CORE_3,0,0
POWER_STORE_QUEUE_W_TAG_CORE_3,0,0
POWER_DATA_TLB_R_CORE_3,0,0
POWER_DATA_TLB_W_CORE_3,0,0
POWER_DATA_TLB_R_TAG_CORE_3,0,0
POWER_DATA_TLB_W_TAG_CORE_3,0,0
POWER_INT_REGFILE_R_CORE_3,0,0
POWER_INT_REGFILE_W_CORE_3,0,0
POWER_FP_REGFILE_R_CORE_3,0,0
POWER_FP_REGFILE_W_CORE_3,0,0
POWER_GP_REGISTER_R_CORE_3,0,0
POWER_GP_REGISTER_W_CORE_3,0,0
POWER_FP_REGISTER_R_CORE_3,0,0
POWER_FP_REGISTER_W_CORE_3,0,0
POWER_SEGMENT_REGISTER_R_CORE_3,0,0
POWER_SEGMENT_REGISTER_W_CORE_3,0,0
POWER_CONTROL_REGISTER_R_CORE_3,0,0
POWER_CONTROL_REGISTER_W_CORE_3,0,0
POWER_FLAG_REGISTER_R_CORE_3,0,0
POWER_FLAG_REGISTER_W_CORE_3,0,0
POWER_EXEC_BYPASS_CORE_3,0,0
POWER_LOAD_BYPASS_CORE_3,0,0
POWER_PIPELINE_CORE_3,0,0
POWER_DCACHE_MISS_BUF_R_CORE_3,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_3,0,0
POWER_DCACHE_MISS_BUF_W_CORE_3,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_3,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_3,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_3,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_3,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_3,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_3,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_3,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_3,0,0
POWER_DCACHE_WB_BUF_R_CORE_3,0,0
POWER_L2CACHE_WB_BUF_R_CORE_3,0,0
POWER_DCACHE_WB_BUF_W_CORE_3,0,0
POWER_L2CACHE_WB_BUF_W_CORE_3,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_3,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_3,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_3,0,0
POWER_DCACHE_R_CORE_3,0,0
POWER_L2CACHE_R_CORE_3,0,0
POWER_DCACHE_W_CORE_3,0,0
POWER_L2CACHE_W_CORE_3,0,0
POWER_DCACHE_R_TAG_CORE_3,0,0
POWER_L2CACHE_R_TAG_CORE_3,0,0
POWER_CONST_CACHE_R_CORE_3,0,0
POWER_CONST_CACHE_W_CORE_3,0,0
POWER_CONST_CACHE_R_TAG_CORE_3,0,0
POWER_CONST_CACHE_W_TAG_CORE_3,0,0
POWER_TEXTURE_CACHE_R_CORE_3,0,0
POWER_TEXTURE_CACHE_W_CORE_3,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_3,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_3,0,0
POWER_SHARED_MEM_R_CORE_3,0,0
POWER_SHARED_MEM_W_CORE_3,0,0
POWER_SHARED_MEM_R_TAG_CORE_3,0,0
POWER_SHARED_MEM_W_TAG_CORE_3,0,0
POWER_BLOCK_STATES_R_CORE_4,0,0
POWER_BLOCK_STATES_W_CORE_4,0,0
POWER_FETCH_QUEUE_R_CORE_4,0,0
POWER_FETCH_QUEUE_W_CORE_4,0,0
POWER_INST_QUEUE_R_CORE_4,0,0
POWER_INST_QUEUE_W_CORE_4,0,0
POWER_BR_PRED_R_CORE_4,0,0
POWER_BR_PRED_W_CORE_4,0,0
POWER_RAS_R_CORE_4,0,0
POWER_RAS_W_CORE_4,0,0
POWER_ICACHE_R_CORE_4,0,0
POWER_ICACHE_W_CORE_4,0,0
POWER_ICACHE_R_TAG_CORE_4,0,0
POWER_ICACHE_MISS_BUF_R_CORE_4,0,0
POWER_ICACHE_MISS_BUF_W_CORE_4,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_4,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_4,0,0
POWER_ICACHE_TOT_ACC_CORE_4,0,0
POWER_ICACHE_CONF_CORE_4,0,0
POWER_INST_DECODER_R_CORE_4,0,0
POWER_INST_DECODER_W_CORE_4,0,0
POWER_MICRO_OP_SEQ_R_CORE_4,0,0
POWER_MICRO_OP_SEQ_W_CORE_4,0,0
POWER_OPERAND_DECODER_R_CORE_4,0,0
POWER_OPERAND_DECODER_W_CORE_4,0,0
POWER_UOP_QUEUE_R_CORE_4,0,0
POWER_UOP_QUEUE_W_CORE_4,0,0
POWER_REG_RENAMING_TABLE_R_CORE_4,0,0
POWER_REG_RENAMING_TABLE_W_CORE_4,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_4,0,0
POWER_FREELIST_R_CORE_4,0,0
POWER_FREELIST_W_CORE_4,0,0
POWER_RESERVATION_STATION_R_CORE_4,0,0
POWER_RESERVATION_STATION_W_CORE_4,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_4,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_4,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_4,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_4,0,0
POWER_PAYLOAD_RAM_R_CORE_4,0,0
POWER_PAYLOAD_RAM_W_CORE_4,0,0
POWER_EX_ALU_R_CORE_4,0,0
POWER_EX_FPU_R_CORE_4,0,0
POWER_EX_MUL_R_CORE_4,0,0
POWER_EX_SFU_R_CORE_4,0,0
POWER_REORDER_BUF_R_CORE_4,0,0
POWER_REORDER_BUF_W_CORE_4,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_4,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_4,0,0
POWER_FP_RENAME_R_CORE_4,0,0
POWER_FP_RENAME_W_CORE_4,0,0
POWER_LOAD_QUEUE_R_CORE_4,0,0
POWER_LOAD_QUEUE_W_CORE_4,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_4,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_4,0,0
POWER_STORE_QUEUE_R_CORE_4,0,0
POWER_STORE_QUEUE_W_CORE_4,0,0
POWER_STORE_QUEUE_R_TAG_CORE_4,0,0
POWER_STORE_QUEUE_W_TAG_CORE_4,0,0
POWER_DATA_TLB_R_CORE_4,0,0
POWER_DATA_TLB_W_CORE_4,0,0
POWER_DATA_TLB_R_TAG_CORE_4,0,0
POWER_DATA_TLB_W_TAG_CORE_4,0,0
POWER_INT_REGFILE_R_CORE_4,0,0
POWER_INT_REGFILE_W_CORE_4,0,0
POWER_FP_REGFILE_R_CORE_4,0,0
POWER_FP_REGFILE_W_CORE_4,0,0
POWER_GP_REGISTER_R_CORE_4,0,0
POWER_GP_REGISTER_W_CORE_4,0,0
POWER_FP_REGISTER_R_CORE_4,0,0
POWER_FP_REGISTER_W_CORE_4,0,0
POWER_SEGMENT_REGISTER_R_CORE_4,0,0
POWER_SEGMENT_REGISTER_W_CORE_4,0,0
POWER_CONTROL_REGISTER_R_CORE_4,0,0
POWER_CONTROL_REGISTER_W_CORE_4,0,0
POWER_FLAG_REGISTER_R_CORE_4,0,0
POWER_FLAG_REGISTER_W_CORE_4,0,0
POWER_EXEC_BYPASS_CORE_4,0,0
POWER_LOAD_BYPASS_CORE_4,0,0
POWER_PIPELINE_CORE_4,0,0
POWER_DCACHE_MISS_BUF_R_CORE_4,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_4,0,0
POWER_DCACHE_MISS_BUF_W_CORE_4,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_4,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_4,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_4,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_4,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_4,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_4,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_4,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_4,0,0
POWER_DCACHE_WB_BUF_R_CORE_4,0,0
POWER_L2CACHE_WB_BUF_R_CORE_4,0,0
POWER_DCACHE_WB_BUF_W_CORE_4,0,0
POWER_L2CACHE_WB_BUF_W_CORE_4,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_4,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_4,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_4,0,0
POWER_DCACHE_R_CORE_4,0,0
POWER_L2CACHE_R_CORE_4,0,0
POWER_DCACHE_W_CORE_4,0,0
POWER_L2CACHE_W_CORE_4,0,0
POWER_DCACHE_R_TAG_CORE_4,0,0
POWER_L2CACHE_R_TAG_CORE_4,0,0
POWER_CONST_CACHE_R_CORE_4,0,0
POWER_CONST_CACHE_W_CORE_4,0,0
POWER_CONST_CACHE_R_TAG_CORE_4,0,0
POWER_CONST_CACHE_W_TAG_CORE_4,0,0
POWER_TEXTURE_CACHE_R_CORE_4,0,0
POWER_TEXTURE_CACHE_W_CORE_4,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_4,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_4,0,0
POWER_SHARED_MEM_R_CORE_4,0,0
POWER_SHARED_MEM_W_CORE_4,0,0
POWER_SHARED_MEM_R_TAG_CORE_4,0,0
POWER_SHARED_MEM_W_TAG_CORE_4,0,0
POWER_BLOCK_STATES_R_CORE_5,0,0
POWER_BLOCK_STATES_W_CORE_5,0,0
POWER_FETCH_QUEUE_R_CORE_5,0,0
POWER_FETCH_QUEUE_W_CORE_5,0,0
POWER_INST_QUEUE_R_CORE_5,0,0
POWER_INST_QUEUE_W_CORE_5,0,0
POWER_BR_PRED_R_CORE_5,0,0
POWER_BR_PRED_W_CORE_5,0,0
POWER_RAS_R_CORE_5,0,0
POWER_RAS_W_CORE_5,0,0
POWER_ICACHE_R_CORE_5,0,0
POWER_ICACHE_W_CORE_5,0,0
POWER_ICACHE_R_TAG_CORE_5,0,0
POWER_ICACHE_MISS_BUF_R_CORE_5,0,0
POWER_ICACHE_MISS_BUF_W_CORE_5,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_5,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_5,0,0
POWER_ICACHE_TOT_ACC_CORE_5,0,0
POWER_ICACHE_CONF_CORE_5,0,0
POWER_INST_DECODER_R_CORE_5,0,0
POWER_INST_DECODER_W_CORE_5,0,0
POWER_MICRO_OP_SEQ_R_CORE_5,0,0
POWER_MICRO_OP_SEQ_W_CORE_5,0,0
POWER_OPERAND_DECODER_R_CORE_5,0,0
POWER_OPERAND_DECODER_W_CORE_5,0,0
POWER_UOP_QUEUE_R_CORE_5,0,0
POWER_UOP_QUEUE_W_CORE_5,0,0
POWER_REG_RENAMING_TABLE_R_CORE_5,0,0
POWER_REG_RENAMING_TABLE_W_CORE_5,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_5,0,0
POWER_FREELIST_R_CORE_5,0,0
POWER_FREELIST_W_CORE_5,0,0
POWER_RESERVATION_STATION_R_CORE_5,0,0
POWER_RESERVATION_STATION_W_CORE_5,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_5,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_5,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_5,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_5,0,0
POWER_PAYLOAD_RAM_R_CORE_5,0,0
POWER_PAYLOAD_RAM_W_CORE_5,0,0
POWER_EX_ALU_R_CORE_5,0,0
POWER_EX_FPU_R_CORE_5,0,0
POWER_EX_MUL_R_CORE_5,0,0
POWER_EX_SFU_R_CORE_5,0,0
POWER_REORDER_BUF_R_CORE_5,0,0
POWER_REORDER_BUF_W_CORE_5,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_5,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_5,0,0
POWER_FP_RENAME_R_CORE_5,0,0
POWER_FP_RENAME_W_CORE_5,0,0
POWER_LOAD_QUEUE_R_CORE_5,0,0
POWER_LOAD_QUEUE_W_CORE_5,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_5,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_5,0,0
POWER_STORE_QUEUE_R_CORE_5,0,0
POWER_STORE_QUEUE_W_CORE_5,0,0
POWER_STORE_QUEUE_R_TAG_CORE_5,0,0
POWER_STORE_QUEUE_W_TAG_CORE_5,0,0
POWER_DATA_TLB_R_CORE_5,0,0
POWER_DATA_TLB_W_CORE_5,0,0
POWER_DATA_TLB_R_TAG_CORE_5,0,0
POWER_DATA_TLB_W_TAG_CORE_5,0,0
POWER_INT_REGFILE_R_CORE_5,0,0
POWER_INT_REGFILE_W_CORE_5,0,0
POWER_FP_REGFILE_R_CORE_5,0,0
POWER_FP_REGFILE_W_CORE_5,0,0
POWER_GP_REGISTER_R_CORE_5,0,0
POWER_GP_REGISTER_W_CORE_5,0,0
POWER_FP_REGISTER_R_CORE_5,0,0
POWER_FP_REGISTER_W_CORE_5,0,0
POWER_SEGMENT_REGISTER_R_CORE_5,0,0
POWER_SEGMENT_REGISTER_W_CORE_5,0,0
POWER_CONTROL_REGISTER_R_CORE_5,0,0
POWER_CONTROL_REGISTER_W_CORE_5,0,0
POWER_FLAG_REGISTER_R_CORE_5,0,0
POWER_FLAG_REGISTER_W_CORE_5,0,0
POWER_EXEC_BYPASS_CORE_5,0,0
POWER_LOAD_BYPASS_CORE_5,0,0
POWER_PIPELINE_CORE_5,0,0
POWER_DCACHE_MISS_BUF_R_CORE_5,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_5,0,0
POWER_DCACHE_MISS_BUF_W_CORE_5,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_5,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_5,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_5,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_5,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_5,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_5,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_5,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_5,0,0
POWER_DCACHE_WB_BUF_R_CORE_5,0,0
POWER_L2CACHE_WB_BUF_R_CORE_5,0,0
POWER_DCACHE_WB_BUF_W_CORE_5,0,0
POWER_L2CACHE_WB_BUF_W_CORE_5,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_5,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_5,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_5,0,0
POWER_DCACHE_R_CORE_5,0,0
POWER_L2CACHE_R_CORE_5,0,0
POWER_DCACHE_W_CORE_5,0,0
POWER_L2CACHE_W_CORE_5,0,0
POWER_DCACHE_R_TAG_CORE_5,0,0
POWER_L2CACHE_R_TAG_CORE_5,0,0
POWER_CONST_CACHE_R_CORE_5,0,0
POWER_CONST_CACHE_W_CORE_5,0,0
POWER_CONST_CACHE_R_TAG_CORE_5,0,0
POWER_CONST_CACHE_W_TAG_CORE_5,0,0
POWER_TEXTURE_CACHE_R_CORE_5,0,0
POWER_TEXTURE_CACHE_W_CORE_5,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_5,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_5,0,0
POWER_SHARED_MEM_R_CORE_5,0,0
POWER_SHARED_MEM_W_CORE_5,0,0
POWER_SHARED_MEM_R_TAG_CORE_5,0,0
POWER_SHARED_MEM_W_TAG_CORE_5,0,0
POWER_BLOCK_STATES_R_CORE_6,0,0
POWER_BLOCK_STATES_W_CORE_6,0,0
POWER_FETCH_QUEUE_R_CORE_6,0,0
POWER_FETCH_QUEUE_W_CORE_6,0,0
POWER_INST_QUEUE_R_CORE_6,0,0
POWER_INST_QUEUE_W_CORE_6,0,0
POWER_BR_PRED_R_CORE_6,0,0
POWER_BR_PRED_W_CORE_6,0,0
POWER_RAS_R_CORE_6,0,0
POWER_RAS_W_CORE_6,0,0
POWER_ICACHE_R_CORE_6,0,0
POWER_ICACHE_W_CORE_6,0,0
POWER_ICACHE_R_TAG_CORE_6,0,0
POWER_ICACHE_MISS_BUF_R_CORE_6,0,0
POWER_ICACHE_MISS_BUF_W_CORE_6,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_6,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_6,0,0
POWER_ICACHE_TOT_ACC_CORE_6,0,0
POWER_ICACHE_CONF_CORE_6,0,0
POWER_INST_DECODER_R_CORE_6,0,0
POWER_INST_DECODER_W_CORE_6,0,0
POWER_MICRO_OP_SEQ_R_CORE_6,0,0
POWER_MICRO_OP_SEQ_W_CORE_6,0,0
POWER_OPERAND_DECODER_R_CORE_6,0,0
POWER_OPERAND_DECODER_W_CORE_6,0,0
POWER_UOP_QUEUE_R_CORE_6,0,0
POWER_UOP_QUEUE_W_CORE_6,0,0
POWER_REG_RENAMING_TABLE_R_CORE_6,0,0
POWER_REG_RENAMING_TABLE_W_CORE_6,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_6,0,0
POWER_FREELIST_R_CORE_6,0,0
POWER_FREELIST_W_CORE_6,0,0
POWER_RESERVATION_STATION_R_CORE_6,0,0
POWER_RESERVATION_STATION_W_CORE_6,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_6,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_6,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_6,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_6,0,0
POWER_PAYLOAD_RAM_R_CORE_6,0,0
POWER_PAYLOAD_RAM_W_CORE_6,0,0
POWER_EX_ALU_R_CORE_6,0,0
POWER_EX_FPU_R_CORE_6,0,0
POWER_EX_MUL_R_CORE_6,0,0
POWER_EX_SFU_R_CORE_6,0,0
POWER_REORDER_BUF_R_CORE_6,0,0
POWER_REORDER_BUF_W_CORE_6,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_6,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_6,0,0
POWER_FP_RENAME_R_CORE_6,0,0
POWER_FP_RENAME_W_CORE_6,0,0
POWER_LOAD_QUEUE_R_CORE_6,0,0
POWER_LOAD_QUEUE_W_CORE_6,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_6,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_6,0,0
POWER_STORE_QUEUE_R_CORE_6,0,0
POWER_STORE_QUEUE_W_CORE_6,0,0
POWER_STORE_QUEUE_R_TAG_CORE_6,0,0
POWER_STORE_QUEUE_W_TAG_CORE_6,0,0
POWER_DATA_TLB_R_CORE_6,0,0
POWER_DATA_TLB_W_CORE_6,0,0
POWER_DATA_TLB_R_TAG_CORE_6,0,0
POWER_DATA_TLB_W_TAG_CORE_6,0,0
POWER_INT_REGFILE_R_CORE_6,0,0
POWER_INT_REGFILE_W_CORE_6,0,0
POWER_FP_REGFILE_R_CORE_6,0,0
POWER_FP_REGFILE_W_CORE_6,0,0
POWER_GP_REGISTER_R_CORE_6,0,0
POWER_GP_REGISTER_W_CORE_6,0,0
POWER_FP_REGISTER_R_CORE_6,0,0
POWER_FP_REGISTER_W_CORE_6,0,0
POWER_SEGMENT_REGISTER_R_CORE_6,0,0
POWER_SEGMENT_REGISTER_W_CORE_6,0,0
POWER_CONTROL_REGISTER_R_CORE_6,0,0
POWER_CONTROL_REGISTER_W_CORE_6,0,0
POWER_FLAG_REGISTER_R_CORE_6,0,0
POWER_FLAG_REGISTER_W_CORE_6,0,0
POWER_EXEC_BYPASS_CORE_6,0,0
POWER_LOAD_BYPASS_CORE_6,0,0
POWER_PIPELINE_CORE_6,0,0
POWER_DCACHE_MISS_BUF_R_CORE_6,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_6,0,0
POWER_DCACHE_MISS_BUF_W_CORE_6,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_6,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_6,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_6,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_6,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_6,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_6,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_6,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_6,0,0
POWER_DCACHE_WB_BUF_R_CORE_6,0,0
POWER_L2CACHE_WB_BUF_R_CORE_6,0,0
POWER_DCACHE_WB_BUF_W_CORE_6,0,0
POWER_L2CACHE_WB_BUF_W_CORE_6,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_6,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_6,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_6,0,0
POWER_DCACHE_R_CORE_6,0,0
POWER_L2CACHE_R_CORE_6,0,0
POWER_DCACHE_W_CORE_6,0,0
POWER_L2CACHE_W_CORE_6,0,0
POWER_DCACHE_R_TAG_CORE_6,0,0
POWER_L2CACHE_R_TAG_CORE_6,0,0
POWER_CONST_CACHE_R_CORE_6,0,0
POWER_CONST_CACHE_W_CORE_6,0,0
POWER_CONST_CACHE_R_TAG_CORE_6,0,0
POWER_CONST_CACHE_W_TAG_CORE_6,0,0
POWER_TEXTURE_CACHE_R_CORE_6,0,0
POWER_TEXTURE_CACHE_W_CORE_6,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_6,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_6,0,0
POWER_SHARED_MEM_R_CORE_6,0,0
POWER_SHARED_MEM_W_CORE_6,0,0
POWER_SHARED_MEM_R_TAG_CORE_6,0,0
POWER_SHARED_MEM_W_TAG_CORE_6,0,0
POWER_BLOCK_STATES_R_CORE_7,0,0
POWER_BLOCK_STATES_W_CORE_7,0,0
POWER_FETCH_QUEUE_R_CORE_7,0,0
POWER_FETCH_QUEUE_W_CORE_7,0,0
POWER_INST_QUEUE_R_CORE_7,0,0
POWER_INST_QUEUE_W_CORE_7,0,0
POWER_BR_PRED_R_CORE_7,0,0
POWER_BR_PRED_W_CORE_7,0,0
POWER_RAS_R_CORE_7,0,0
POWER_RAS_W_CORE_7,0,0
POWER_ICACHE_R_CORE_7,0,0
POWER_ICACHE_W_CORE_7,0,0
POWER_ICACHE_R_TAG_CORE_7,0,0
POWER_ICACHE_MISS_BUF_R_CORE_7,0,0
POWER_ICACHE_MISS_BUF_W_CORE_7,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_7,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_7,0,0
POWER_ICACHE_TOT_ACC_CORE_7,0,0
POWER_ICACHE_CONF_CORE_7,0,0
POWER_INST_DECODER_R_CORE_7,0,0
POWER_INST_DECODER_W_CORE_7,0,0
POWER_MICRO_OP_SEQ_R_CORE_7,0,0
POWER_MICRO_OP_SEQ_W_CORE_7,0,0
POWER_OPERAND_DECODER_R_CORE_7,0,0
POWER_OPERAND_DECODER_W_CORE_7,0,0
POWER_UOP_QUEUE_R_CORE_7,0,0
POWER_UOP_QUEUE_W_CORE_7,0,0
POWER_REG_RENAMING_TABLE_R_CORE_7,0,0
POWER_REG_RENAMING_TABLE_W_CORE_7,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_7,0,0
POWER_FREELIST_R_CORE_7,0,0
POWER_FREELIST_W_CORE_7,0,0
POWER_RESERVATION_STATION_R_CORE_7,0,0
POWER_RESERVATION_STATION_W_CORE_7,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_7,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_7,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_7,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_7,0,0
POWER_PAYLOAD_RAM_R_CORE_7,0,0
POWER_PAYLOAD_RAM_W_CORE_7,0,0
POWER_EX_ALU_R_CORE_7,0,0
POWER_EX_FPU_R_CORE_7,0,0
POWER_EX_MUL_R_CORE_7,0,0
POWER_EX_SFU_R_CORE_7,0,0
POWER_REORDER_BUF_R_CORE_7,0,0
POWER_REORDER_BUF_W_CORE_7,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_7,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_7,0,0
POWER_FP_RENAME_R_CORE_7,0,0
POWER_FP_RENAME_W_CORE_7,0,0
POWER_LOAD_QUEUE_R_CORE_7,0,0
POWER_LOAD_QUEUE_W_CORE_7,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_7,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_7,0,0
POWER_STORE_QUEUE_R_CORE_7,0,0
POWER_STORE_QUEUE_W_CORE_7,0,0
POWER_STORE_QUEUE_R_TAG_CORE_7,0,0
POWER_STORE_QUEUE_W_TAG_CORE_7,0,0
POWER_DATA_TLB_R_CORE_7,0,0
POWER_DATA_TLB_W_CORE_7,0,0
POWER_DATA_TLB_R_TAG_CORE_7,0,0
POWER_DATA_TLB_W_TAG_CORE_7,0,0
POWER_INT_REGFILE_R_CORE_7,0,0
POWER_INT_REGFILE_W_CORE_7,0,0
POWER_FP_REGFILE_R_CORE_7,0,0
POWER_FP_REGFILE_W_CORE_7,0,0
POWER_GP_REGISTER_R_CORE_7,0,0
POWER_GP_REGISTER_W_CORE_7,0,0
POWER_FP_REGISTER_R_CORE_7,0,0
POWER_FP_REGISTER_W_CORE_7,0,0
POWER_SEGMENT_REGISTER_R_CORE_7,0,0
POWER_SEGMENT_REGISTER_W_CORE_7,0,0
POWER_CONTROL_REGISTER_R_CORE_7,0,0
POWER_CONTROL_REGISTER_W_CORE_7,0,0
POWER_FLAG_REGISTER_R_CORE_7,0,0
POWER_FLAG_REGISTER_W_CORE_7,0,0
POWER_EXEC_BYPASS_CORE_7,0,0
POWER_LOAD_BYPASS_CORE_7,0,0
POWER_PIPELINE_CORE_7,0,0
POWER_DCACHE_MISS_BUF_R_CORE_7,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_7,0,0
POWER_DCACHE_MISS_BUF_W_CORE_7,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_7,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_7,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_7,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_7,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_7,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_7,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_7,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_7,0,0
POWER_DCACHE_WB_BUF_R_CORE_7,0,0
POWER_L2CACHE_WB_BUF_R_CORE_7,0,0
POWER_DCACHE_WB_BUF_W_CORE_7,0,0
POWER_L2CACHE_WB_BUF_W_CORE_7,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_7,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_7,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_7,0,0
POWER_DCACHE_R_CORE_7,0,0
POWER_L2CACHE_R_CORE_7,0,0
POWER_DCACHE_W_CORE_7,0,0
POWER_L2CACHE_W_CORE_7,0,0
POWER_DCACHE_R_TAG_CORE_7,0,0
POWER_L2CACHE_R_TAG_CORE_7,0,0
POWER_CONST_CACHE_R_CORE_7,0,0
POWER_CONST_CACHE_W_CORE_7,0,0
POWER_CONST_CACHE_R_TAG_CORE_7,0,0
POWER_CONST_CACHE_W_TAG_CORE_7,0,0
POWER_TEXTURE_CACHE_R_CORE_7,0,0
POWER_TEXTURE_CACHE_W_CORE_7,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_7,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_7,0,0
POWER_SHARED_MEM_R_CORE_7,0,0
POWER_SHARED_MEM_W_CORE_7,0,0
POWER_SHARED_MEM_R_TAG_CORE_7,0,0
POWER_SHARED_MEM_W_TAG_CORE_7,0,0
POWER_BLOCK_STATES_R_CORE_8,0,0
POWER_BLOCK_STATES_W_CORE_8,0,0
POWER_FETCH_QUEUE_R_CORE_8,0,0
POWER_FETCH_QUEUE_W_CORE_8,0,0
POWER_INST_QUEUE_R_CORE_8,0,0
POWER_INST_QUEUE_W_CORE_8,0,0
POWER_BR_PRED_R_CORE_8,0,0
POWER_BR_PRED_W_CORE_8,0,0
POWER_RAS_R_CORE_8,0,0
POWER_RAS_W_CORE_8,0,0
POWER_ICACHE_R_CORE_8,0,0
POWER_ICACHE_W_CORE_8,0,0
POWER_ICACHE_R_TAG_CORE_8,0,0
POWER_ICACHE_MISS_BUF_R_CORE_8,0,0
POWER_ICACHE_MISS_BUF_W_CORE_8,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_8,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_8,0,0
POWER_ICACHE_TOT_ACC_CORE_8,0,0
POWER_ICACHE_CONF_CORE_8,0,0
POWER_INST_DECODER_R_CORE_8,0,0
POWER_INST_DECODER_W_CORE_8,0,0
POWER_MICRO_OP_SEQ_R_CORE_8,0,0
POWER_MICRO_OP_SEQ_W_CORE_8,0,0
POWER_OPERAND_DECODER_R_CORE_8,0,0
POWER_OPERAND_DECODER_W_CORE_8,0,0
POWER_UOP_QUEUE_R_CORE_8,0,0
POWER_UOP_QUEUE_W_CORE_8,0,0
POWER_REG_RENAMING_TABLE_R_CORE_8,0,0
POWER_REG_RENAMING_TABLE_W_CORE_8,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_8,0,0
POWER_FREELIST_R_CORE_8,0,0
POWER_FREELIST_W_CORE_8,0,0
POWER_RESERVATION_STATION_R_CORE_8,0,0
POWER_RESERVATION_STATION_W_CORE_8,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_8,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_8,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_8,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_8,0,0
POWER_PAYLOAD_RAM_R_CORE_8,0,0
POWER_PAYLOAD_RAM_W_CORE_8,0,0
POWER_EX_ALU_R_CORE_8,0,0
POWER_EX_FPU_R_CORE_8,0,0
POWER_EX_MUL_R_CORE_8,0,0
POWER_EX_SFU_R_CORE_8,0,0
POWER_REORDER_BUF_R_CORE_8,0,0
POWER_REORDER_BUF_W_CORE_8,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_8,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_8,0,0
POWER_FP_RENAME_R_CORE_8,0,0
POWER_FP_RENAME_W_CORE_8,0,0
POWER_LOAD_QUEUE_R_CORE_8,0,0
POWER_LOAD_QUEUE_W_CORE_8,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_8,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_8,0,0
POWER_STORE_QUEUE_R_CORE_8,0,0
POWER_STORE_QUEUE_W_CORE_8,0,0
POWER_STORE_QUEUE_R_TAG_CORE_8,0,0
POWER_STORE_QUEUE_W_TAG_CORE_8,0,0
POWER_DATA_TLB_R_CORE_8,0,0
POWER_DATA_TLB_W_CORE_8,0,0
POWER_DATA_TLB_R_TAG_CORE_8,0,0
POWER_DATA_TLB_W_TAG_CORE_8,0,0
POWER_INT_REGFILE_R_CORE_8,0,0
POWER_INT_REGFILE_W_CORE_8,0,0
POWER_FP_REGFILE_R_CORE_8,0,0
POWER_FP_REGFILE_W_CORE_8,0,0
POWER_GP_REGISTER_R_CORE_8,0,0
POWER_GP_REGISTER_W_CORE_8,0,0
POWER_FP_REGISTER_R_CORE_8,0,0
POWER_FP_REGISTER_W_CORE_8,0,0
POWER_SEGMENT_REGISTER_R_CORE_8,0,0
POWER_SEGMENT_REGISTER_W_CORE_8,0,0
POWER_CONTROL_REGISTER_R_CORE_8,0,0
POWER_CONTROL_REGISTER_W_CORE_8,0,0
POWER_FLAG_REGISTER_R_CORE_8,0,0
POWER_FLAG_REGISTER_W_CORE_8,0,0
POWER_EXEC_BYPASS_CORE_8,0,0
POWER_LOAD_BYPASS_CORE_8,0,0
POWER_PIPELINE_CORE_8,0,0
POWER_DCACHE_MISS_BUF_R_CORE_8,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_8,0,0
POWER_DCACHE_MISS_BUF_W_CORE_8,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_8,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_8,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_8,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_8,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_8,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_8,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_8,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_8,0,0
POWER_DCACHE_WB_BUF_R_CORE_8,0,0
POWER_L2CACHE_WB_BUF_R_CORE_8,0,0
POWER_DCACHE_WB_BUF_W_CORE_8,0,0
POWER_L2CACHE_WB_BUF_W_CORE_8,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_8,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_8,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_8,0,0
POWER_DCACHE_R_CORE_8,0,0
POWER_L2CACHE_R_CORE_8,0,0
POWER_DCACHE_W_CORE_8,0,0
POWER_L2CACHE_W_CORE_8,0,0
POWER_DCACHE_R_TAG_CORE_8,0,0
POWER_L2CACHE_R_TAG_CORE_8,0,0
POWER_CONST_CACHE_R_CORE_8,0,0
POWER_CONST_CACHE_W_CORE_8,0,0
POWER_CONST_CACHE_R_TAG_CORE_8,0,0
POWER_CONST_CACHE_W_TAG_CORE_8,0,0
POWER_TEXTURE_CACHE_R_CORE_8,0,0
POWER_TEXTURE_CACHE_W_CORE_8,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_8,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_8,0,0
POWER_SHARED_MEM_R_CORE_8,0,0
POWER_SHARED_MEM_W_CORE_8,0,0
POWER_SHARED_MEM_R_TAG_CORE_8,0,0
POWER_SHARED_MEM_W_TAG_CORE_8,0,0
POWER_BLOCK_STATES_R_CORE_9,0,0
POWER_BLOCK_STATES_W_CORE_9,0,0
POWER_FETCH_QUEUE_R_CORE_9,0,0
POWER_FETCH_QUEUE_W_CORE_9,0,0
POWER_INST_QUEUE_R_CORE_9,0,0
POWER_INST_QUEUE_W_CORE_9,0,0
POWER_BR_PRED_R_CORE_9,0,0
POWER_BR_PRED_W_CORE_9,0,0
POWER_RAS_R_CORE_9,0,0
POWER_RAS_W_CORE_9,0,0
POWER_ICACHE_R_CORE_9,0,0
POWER_ICACHE_W_CORE_9,0,0
POWER_ICACHE_R_TAG_CORE_9,0,0
POWER_ICACHE_MISS_BUF_R_CORE_9,0,0
POWER_ICACHE_MISS_BUF_W_CORE_9,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_9,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_9,0,0
POWER_ICACHE_TOT_ACC_CORE_9,0,0
POWER_ICACHE_CONF_CORE_9,0,0
POWER_INST_DECODER_R_CORE_9,0,0
POWER_INST_DECODER_W_CORE_9,0,0
POWER_MICRO_OP_SEQ_R_CORE_9,0,0
POWER_MICRO_OP_SEQ_W_CORE_9,0,0
POWER_OPERAND_DECODER_R_CORE_9,0,0
POWER_OPERAND_DECODER_W_CORE_9,0,0
POWER_UOP_QUEUE_R_CORE_9,0,0
POWER_UOP_QUEUE_W_CORE_9,0,0
POWER_REG_RENAMING_TABLE_R_CORE_9,0,0
POWER_REG_RENAMING_TABLE_W_CORE_9,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_9,0,0
POWER_FREELIST_R_CORE_9,0,0
POWER_FREELIST_W_CORE_9,0,0
POWER_RESERVATION_STATION_R_CORE_9,0,0
POWER_RESERVATION_STATION_W_CORE_9,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_9,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_9,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_9,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_9,0,0
POWER_PAYLOAD_RAM_R_CORE_9,0,0
POWER_PAYLOAD_RAM_W_CORE_9,0,0
POWER_EX_ALU_R_CORE_9,0,0
POWER_EX_FPU_R_CORE_9,0,0
POWER_EX_MUL_R_CORE_9,0,0
POWER_EX_SFU_R_CORE_9,0,0
POWER_REORDER_BUF_R_CORE_9,0,0
POWER_REORDER_BUF_W_CORE_9,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_9,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_9,0,0
POWER_FP_RENAME_R_CORE_9,0,0
POWER_FP_RENAME_W_CORE_9,0,0
POWER_LOAD_QUEUE_R_CORE_9,0,0
POWER_LOAD_QUEUE_W_CORE_9,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_9,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_9,0,0
POWER_STORE_QUEUE_R_CORE_9,0,0
POWER_STORE_QUEUE_W_CORE_9,0,0
POWER_STORE_QUEUE_R_TAG_CORE_9,0,0
POWER_STORE_QUEUE_W_TAG_CORE_9,0,0
POWER_DATA_TLB_R_CORE_9,0,0
POWER_DATA_TLB_W_CORE_9,0,0
POWER_DATA_TLB_R_TAG_CORE_9,0,0
POWER_DATA_TLB_W_TAG_CORE_9,0,0
POWER_INT_REGFILE_R_CORE_9,0,0
POWER_INT_REGFILE_W_CORE_9,0,0
POWER_FP_REGFILE_R_CORE_9,0,0
POWER_FP_REGFILE_W_CORE_9,0,0
POWER_GP_REGISTER_R_CORE_9,0,0
POWER_GP_REGISTER_W_CORE_9,0,0
POWER_FP_REGISTER_R_CORE_9,0,0
POWER_FP_REGISTER_W_CORE_9,0,0
POWER_SEGMENT_REGISTER_R_CORE_9,0,0
POWER_SEGMENT_REGISTER_W_CORE_9,0,0
POWER_CONTROL_REGISTER_R_CORE_9,0,0
POWER_CONTROL_REGISTER_W_CORE_9,0,0
POWER_FLAG_REGISTER_R_CORE_9,0,0
POWER_FLAG_REGISTER_W_CORE_9,0,0
POWER_EXEC_BYPASS_CORE_9,0,0
POWER_LOAD_BYPASS_CORE_9,0,0
POWER_PIPELINE_CORE_9,0,0
POWER_DCACHE_MISS_BUF_R_CORE_9,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_9,0,0
POWER_DCACHE_MISS_BUF_W_CORE_9,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_9,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_9,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_9,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_9,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_9,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_9,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_9,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_9,0,0
POWER_DCACHE_WB_BUF_R_CORE_9,0,0
POWER_L2CACHE_WB_BUF_R_CORE_9,0,0
POWER_DCACHE_WB_BUF_W_CORE_9,0,0
POWER_L2CACHE_WB_BUF_W_CORE_9,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_9,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_9,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_9,0,0
POWER_DCACHE_R_CORE_9,0,0
POWER_L2CACHE_R_CORE_9,0,0
POWER_DCACHE_W_CORE_9,0,0
POWER_L2CACHE_W_CORE_9,0,0
POWER_DCACHE_R_TAG_CORE_9,0,0
POWER_L2CACHE_R_TAG_CORE_9,0,0
POWER_CONST_CACHE_R_CORE_9,0,0
POWER_CONST_CACHE_W_CORE_9,0,0
POWER_CONST_CACHE_R_TAG_CORE_9,0,0
POWER_CONST_CACHE_W_TAG_CORE_9,0,0
POWER_TEXTURE_CACHE_R_CORE_9,0,0
POWER_TEXTURE_CACHE_W_CORE_9,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_9,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_9,0,0
POWER_SHARED_MEM_R_CORE_9,0,0
POWER_SHARED_MEM_W_CORE_9,0,0
POWER_SHARED_MEM_R_TAG_CORE_9,0,0
POWER_SHARED_MEM_W_TAG_CORE_9,0,0
POWER_BLOCK_STATES_R_CORE_10,0,0
POWER_BLOCK_STATES_W_CORE_10,0,0
POWER_FETCH_QUEUE_R_CORE_10,0,0
POWER_FETCH_QUEUE_W_CORE_10,0,0
POWER_INST_QUEUE_R_CORE_10,0,0
POWER_INST_QUEUE_W_CORE_10,0,0
POWER_BR_PRED_R_CORE_10,0,0
POWER_BR_PRED_W_CORE_10,0,0
POWER_RAS_R_CORE_10,0,0
POWER_RAS_W_CORE_10,0,0
POWER_ICACHE_R_CORE_10,0,0
POWER_ICACHE_W_CORE_10,0,0
POWER_ICACHE_R_TAG_CORE_10,0,0
POWER_ICACHE_MISS_BUF_R_CORE_10,0,0
POWER_ICACHE_MISS_BUF_W_CORE_10,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_10,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_10,0,0
POWER_ICACHE_TOT_ACC_CORE_10,0,0
POWER_ICACHE_CONF_CORE_10,0,0
POWER_INST_DECODER_R_CORE_10,0,0
POWER_INST_DECODER_W_CORE_10,0,0
POWER_MICRO_OP_SEQ_R_CORE_10,0,0
POWER_MICRO_OP_SEQ_W_CORE_10,0,0
POWER_OPERAND_DECODER_R_CORE_10,0,0
POWER_OPERAND_DECODER_W_CORE_10,0,0
POWER_UOP_QUEUE_R_CORE_10,0,0
POWER_UOP_QUEUE_W_CORE_10,0,0
POWER_REG_RENAMING_TABLE_R_CORE_10,0,0
POWER_REG_RENAMING_TABLE_W_CORE_10,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_10,0,0
POWER_FREELIST_R_CORE_10,0,0
POWER_FREELIST_W_CORE_10,0,0
POWER_RESERVATION_STATION_R_CORE_10,0,0
POWER_RESERVATION_STATION_W_CORE_10,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_10,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_10,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_10,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_10,0,0
POWER_PAYLOAD_RAM_R_CORE_10,0,0
POWER_PAYLOAD_RAM_W_CORE_10,0,0
POWER_EX_ALU_R_CORE_10,0,0
POWER_EX_FPU_R_CORE_10,0,0
POWER_EX_MUL_R_CORE_10,0,0
POWER_EX_SFU_R_CORE_10,0,0
POWER_REORDER_BUF_R_CORE_10,0,0
POWER_REORDER_BUF_W_CORE_10,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_10,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_10,0,0
POWER_FP_RENAME_R_CORE_10,0,0
POWER_FP_RENAME_W_CORE_10,0,0
POWER_LOAD_QUEUE_R_CORE_10,0,0
POWER_LOAD_QUEUE_W_CORE_10,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_10,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_10,0,0
POWER_STORE_QUEUE_R_CORE_10,0,0
POWER_STORE_QUEUE_W_CORE_10,0,0
POWER_STORE_QUEUE_R_TAG_CORE_10,0,0
POWER_STORE_QUEUE_W_TAG_CORE_10,0,0
POWER_DATA_TLB_R_CORE_10,0,0
POWER_DATA_TLB_W_CORE_10,0,0
POWER_DATA_TLB_R_TAG_CORE_10,0,0
POWER_DATA_TLB_W_TAG_CORE_10,0,0
POWER_INT_REGFILE_R_CORE_10,0,0
POWER_INT_REGFILE_W_CORE_10,0,0
POWER_FP_REGFILE_R_CORE_10,0,0
POWER_FP_REGFILE_W_CORE_10,0,0
POWER_GP_REGISTER_R_CORE_10,0,0
POWER_GP_REGISTER_W_CORE_10,0,0
POWER_FP_REGISTER_R_CORE_10,0,0
POWER_FP_REGISTER_W_CORE_10,0,0
POWER_SEGMENT_REGISTER_R_CORE_10,0,0
POWER_SEGMENT_REGISTER_W_CORE_10,0,0
POWER_CONTROL_REGISTER_R_CORE_10,0,0
POWER_CONTROL_REGISTER_W_CORE_10,0,0
POWER_FLAG_REGISTER_R_CORE_10,0,0
POWER_FLAG_REGISTER_W_CORE_10,0,0
POWER_EXEC_BYPASS_CORE_10,0,0
POWER_LOAD_BYPASS_CORE_10,0,0
POWER_PIPELINE_CORE_10,0,0
POWER_DCACHE_MISS_BUF_R_CORE_10,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_10,0,0
POWER_DCACHE_MISS_BUF_W_CORE_10,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_10,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_10,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_10,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_10,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_10,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_10,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_10,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_10,0,0
POWER_DCACHE_WB_BUF_R_CORE_10,0,0
POWER_L2CACHE_WB_BUF_R_CORE_10,0,0
POWER_DCACHE_WB_BUF_W_CORE_10,0,0
POWER_L2CACHE_WB_BUF_W_CORE_10,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_10,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_10,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_10,0,0
POWER_DCACHE_R_CORE_10,0,0
POWER_L2CACHE_R_CORE_10,0,0
POWER_DCACHE_W_CORE_10,0,0
POWER_L2CACHE_W_CORE_10,0,0
POWER_DCACHE_R_TAG_CORE_10,0,0
POWER_L2CACHE_R_TAG_CORE_10,0,0
POWER_CONST_CACHE_R_CORE_10,0,0
POWER_CONST_CACHE_W_CORE_10,0,0
POWER_CONST_CACHE_R_TAG_CORE_10,0,0
POWER_CONST_CACHE_W_TAG_CORE_10,0,0
POWER_TEXTURE_CACHE_R_CORE_10,0,0
POWER_TEXTURE_CACHE_W_CORE_10,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_10,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_10,0,0
POWER_SHARED_MEM_R_CORE_10,0,0
POWER_SHARED_MEM_W_CORE_10,0,0
POWER_SHARED_MEM_R_TAG_CORE_10,0,0
POWER_SHARED_MEM_W_TAG_CORE_10,0,0
POWER_BLOCK_STATES_R_CORE_11,0,0
POWER_BLOCK_STATES_W_CORE_11,0,0
POWER_FETCH_QUEUE_R_CORE_11,0,0
POWER_FETCH_QUEUE_W_CORE_11,0,0
POWER_INST_QUEUE_R_CORE_11,0,0
POWER_INST_QUEUE_W_CORE_11,0,0
POWER_BR_PRED_R_CORE_11,0,0
POWER_BR_PRED_W_CORE_11,0,0
POWER_RAS_R_CORE_11,0,0
POWER_RAS_W_CORE_11,0,0
POWER_ICACHE_R_CORE_11,0,0
POWER_ICACHE_W_CORE_11,0,0
POWER_ICACHE_R_TAG_CORE_11,0,0
POWER_ICACHE_MISS_BUF_R_CORE_11,0,0
POWER_ICACHE_MISS_BUF_W_CORE_11,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_11,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_11,0,0
POWER_ICACHE_TOT_ACC_CORE_11,0,0
POWER_ICACHE_CONF_CORE_11,0,0
POWER_INST_DECODER_R_CORE_11,0,0
POWER_INST_DECODER_W_CORE_11,0,0
POWER_MICRO_OP_SEQ_R_CORE_11,0,0
POWER_MICRO_OP_SEQ_W_CORE_11,0,0
POWER_OPERAND_DECODER_R_CORE_11,0,0
POWER_OPERAND_DECODER_W_CORE_11,0,0
POWER_UOP_QUEUE_R_CORE_11,0,0
POWER_UOP_QUEUE_W_CORE_11,0,0
POWER_REG_RENAMING_TABLE_R_CORE_11,0,0
POWER_REG_RENAMING_TABLE_W_CORE_11,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_11,0,0
POWER_FREELIST_R_CORE_11,0,0
POWER_FREELIST_W_CORE_11,0,0
POWER_RESERVATION_STATION_R_CORE_11,0,0
POWER_RESERVATION_STATION_W_CORE_11,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_11,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_11,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_11,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_11,0,0
POWER_PAYLOAD_RAM_R_CORE_11,0,0
POWER_PAYLOAD_RAM_W_CORE_11,0,0
POWER_EX_ALU_R_CORE_11,0,0
POWER_EX_FPU_R_CORE_11,0,0
POWER_EX_MUL_R_CORE_11,0,0
POWER_EX_SFU_R_CORE_11,0,0
POWER_REORDER_BUF_R_CORE_11,0,0
POWER_REORDER_BUF_W_CORE_11,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_11,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_11,0,0
POWER_FP_RENAME_R_CORE_11,0,0
POWER_FP_RENAME_W_CORE_11,0,0
POWER_LOAD_QUEUE_R_CORE_11,0,0
POWER_LOAD_QUEUE_W_CORE_11,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_11,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_11,0,0
POWER_STORE_QUEUE_R_CORE_11,0,0
POWER_STORE_QUEUE_W_CORE_11,0,0
POWER_STORE_QUEUE_R_TAG_CORE_11,0,0
POWER_STORE_QUEUE_W_TAG_CORE_11,0,0
POWER_DATA_TLB_R_CORE_11,0,0
POWER_DATA_TLB_W_CORE_11,0,0
POWER_DATA_TLB_R_TAG_CORE_11,0,0
POWER_DATA_TLB_W_TAG_CORE_11,0,0
POWER_INT_REGFILE_R_CORE_11,0,0
POWER_INT_REGFILE_W_CORE_11,0,0
POWER_FP_REGFILE_R_CORE_11,0,0
POWER_FP_REGFILE_W_CORE_11,0,0
POWER_GP_REGISTER_R_CORE_11,0,0
POWER_GP_REGISTER_W_CORE_11,0,0
POWER_FP_REGISTER_R_CORE_11,0,0
POWER_FP_REGISTER_W_CORE_11,0,0
POWER_SEGMENT_REGISTER_R_CORE_11,0,0
POWER_SEGMENT_REGISTER_W_CORE_11,0,0
POWER_CONTROL_REGISTER_R_CORE_11,0,0
POWER_CONTROL_REGISTER_W_CORE_11,0,0
POWER_FLAG_REGISTER_R_CORE_11,0,0
POWER_FLAG_REGISTER_W_CORE_11,0,0
POWER_EXEC_BYPASS_CORE_11,0,0
POWER_LOAD_BYPASS_CORE_11,0,0
POWER_PIPELINE_CORE_11,0,0
POWER_DCACHE_MISS_BUF_R_CORE_11,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_11,0,0
POWER_DCACHE_MISS_BUF_W_CORE_11,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_11,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_11,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_11,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_11,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_11,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_11,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_11,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_11,0,0
POWER_DCACHE_WB_BUF_R_CORE_11,0,0
POWER_L2CACHE_WB_BUF_R_CORE_11,0,0
POWER_DCACHE_WB_BUF_W_CORE_11,0,0
POWER_L2CACHE_WB_BUF_W_CORE_11,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_11,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_11,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_11,0,0
POWER_DCACHE_R_CORE_11,0,0
POWER_L2CACHE_R_CORE_11,0,0
POWER_DCACHE_W_CORE_11,0,0
POWER_L2CACHE_W_CORE_11,0,0
POWER_DCACHE_R_TAG_CORE_11,0,0
POWER_L2CACHE_R_TAG_CORE_11,0,0
POWER_CONST_CACHE_R_CORE_11,0,0
POWER_CONST_CACHE_W_CORE_11,0,0
POWER_CONST_CACHE_R_TAG_CORE_11,0,0
POWER_CONST_CACHE_W_TAG_CORE_11,0,0
POWER_TEXTURE_CACHE_R_CORE_11,0,0
POWER_TEXTURE_CACHE_W_CORE_11,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_11,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_11,0,0
POWER_SHARED_MEM_R_CORE_11,0,0
POWER_SHARED_MEM_W_CORE_11,0,0
POWER_SHARED_MEM_R_TAG_CORE_11,0,0
POWER_SHARED_MEM_W_TAG_CORE_11,0,0
POWER_BLOCK_STATES_R_CORE_12,0,0
POWER_BLOCK_STATES_W_CORE_12,0,0
POWER_FETCH_QUEUE_R_CORE_12,0,0
POWER_FETCH_QUEUE_W_CORE_12,0,0
POWER_INST_QUEUE_R_CORE_12,0,0
POWER_INST_QUEUE_W_CORE_12,0,0
POWER_BR_PRED_R_CORE_12,0,0
POWER_BR_PRED_W_CORE_12,0,0
POWER_RAS_R_CORE_12,0,0
POWER_RAS_W_CORE_12,0,0
POWER_ICACHE_R_CORE_12,0,0
POWER_ICACHE_W_CORE_12,0,0
POWER_ICACHE_R_TAG_CORE_12,0,0
POWER_ICACHE_MISS_BUF_R_CORE_12,0,0
POWER_ICACHE_MISS_BUF_W_CORE_12,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_12,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_12,0,0
POWER_ICACHE_TOT_ACC_CORE_12,0,0
POWER_ICACHE_CONF_CORE_12,0,0
POWER_INST_DECODER_R_CORE_12,0,0
POWER_INST_DECODER_W_CORE_12,0,0
POWER_MICRO_OP_SEQ_R_CORE_12,0,0
POWER_MICRO_OP_SEQ_W_CORE_12,0,0
POWER_OPERAND_DECODER_R_CORE_12,0,0
POWER_OPERAND_DECODER_W_CORE_12,0,0
POWER_UOP_QUEUE_R_CORE_12,0,0
POWER_UOP_QUEUE_W_CORE_12,0,0
POWER_REG_RENAMING_TABLE_R_CORE_12,0,0
POWER_REG_RENAMING_TABLE_W_CORE_12,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_12,0,0
POWER_FREELIST_R_CORE_12,0,0
POWER_FREELIST_W_CORE_12,0,0
POWER_RESERVATION_STATION_R_CORE_12,0,0
POWER_RESERVATION_STATION_W_CORE_12,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_12,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_12,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_12,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_12,0,0
POWER_PAYLOAD_RAM_R_CORE_12,0,0
POWER_PAYLOAD_RAM_W_CORE_12,0,0
POWER_EX_ALU_R_CORE_12,0,0
POWER_EX_FPU_R_CORE_12,0,0
POWER_EX_MUL_R_CORE_12,0,0
POWER_EX_SFU_R_CORE_12,0,0
POWER_REORDER_BUF_R_CORE_12,0,0
POWER_REORDER_BUF_W_CORE_12,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_12,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_12,0,0
POWER_FP_RENAME_R_CORE_12,0,0
POWER_FP_RENAME_W_CORE_12,0,0
POWER_LOAD_QUEUE_R_CORE_12,0,0
POWER_LOAD_QUEUE_W_CORE_12,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_12,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_12,0,0
POWER_STORE_QUEUE_R_CORE_12,0,0
POWER_STORE_QUEUE_W_CORE_12,0,0
POWER_STORE_QUEUE_R_TAG_CORE_12,0,0
POWER_STORE_QUEUE_W_TAG_CORE_12,0,0
POWER_DATA_TLB_R_CORE_12,0,0
POWER_DATA_TLB_W_CORE_12,0,0
POWER_DATA_TLB_R_TAG_CORE_12,0,0
POWER_DATA_TLB_W_TAG_CORE_12,0,0
POWER_INT_REGFILE_R_CORE_12,0,0
POWER_INT_REGFILE_W_CORE_12,0,0
POWER_FP_REGFILE_R_CORE_12,0,0
POWER_FP_REGFILE_W_CORE_12,0,0
POWER_GP_REGISTER_R_CORE_12,0,0
POWER_GP_REGISTER_W_CORE_12,0,0
POWER_FP_REGISTER_R_CORE_12,0,0
POWER_FP_REGISTER_W_CORE_12,0,0
POWER_SEGMENT_REGISTER_R_CORE_12,0,0
POWER_SEGMENT_REGISTER_W_CORE_12,0,0
POWER_CONTROL_REGISTER_R_CORE_12,0,0
POWER_CONTROL_REGISTER_W_CORE_12,0,0
POWER_FLAG_REGISTER_R_CORE_12,0,0
POWER_FLAG_REGISTER_W_CORE_12,0,0
POWER_EXEC_BYPASS_CORE_12,0,0
POWER_LOAD_BYPASS_CORE_12,0,0
POWER_PIPELINE_CORE_12,0,0
POWER_DCACHE_MISS_BUF_R_CORE_12,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_12,0,0
POWER_DCACHE_MISS_BUF_W_CORE_12,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_12,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_12,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_12,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_12,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_12,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_12,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_12,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_12,0,0
POWER_DCACHE_WB_BUF_R_CORE_12,0,0
POWER_L2CACHE_WB_BUF_R_CORE_12,0,0
POWER_DCACHE_WB_BUF_W_CORE_12,0,0
POWER_L2CACHE_WB_BUF_W_CORE_12,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_12,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_12,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_12,0,0
POWER_DCACHE_R_CORE_12,0,0
POWER_L2CACHE_R_CORE_12,0,0
POWER_DCACHE_W_CORE_12,0,0
POWER_L2CACHE_W_CORE_12,0,0
POWER_DCACHE_R_TAG_CORE_12,0,0
POWER_L2CACHE_R_TAG_CORE_12,0,0
POWER_CONST_CACHE_R_CORE_12,0,0
POWER_CONST_CACHE_W_CORE_12,0,0
POWER_CONST_CACHE_R_TAG_CORE_12,0,0
POWER_CONST_CACHE_W_TAG_CORE_12,0,0
POWER_TEXTURE_CACHE_R_CORE_12,0,0
POWER_TEXTURE_CACHE_W_CORE_12,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_12,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_12,0,0
POWER_SHARED_MEM_R_CORE_12,0,0
POWER_SHARED_MEM_W_CORE_12,0,0
POWER_SHARED_MEM_R_TAG_CORE_12,0,0
POWER_SHARED_MEM_W_TAG_CORE_12,0,0
POWER_BLOCK_STATES_R_CORE_13,0,0
POWER_BLOCK_STATES_W_CORE_13,0,0
POWER_FETCH_QUEUE_R_CORE_13,0,0
POWER_FETCH_QUEUE_W_CORE_13,0,0
POWER_INST_QUEUE_R_CORE_13,0,0
POWER_INST_QUEUE_W_CORE_13,0,0
POWER_BR_PRED_R_CORE_13,0,0
POWER_BR_PRED_W_CORE_13,0,0
POWER_RAS_R_CORE_13,0,0
POWER_RAS_W_CORE_13,0,0
POWER_ICACHE_R_CORE_13,0,0
POWER_ICACHE_W_CORE_13,0,0
POWER_ICACHE_R_TAG_CORE_13,0,0
POWER_ICACHE_MISS_BUF_R_CORE_13,0,0
POWER_ICACHE_MISS_BUF_W_CORE_13,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_13,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_13,0,0
POWER_ICACHE_TOT_ACC_CORE_13,0,0
POWER_ICACHE_CONF_CORE_13,0,0
POWER_INST_DECODER_R_CORE_13,0,0
POWER_INST_DECODER_W_CORE_13,0,0
POWER_MICRO_OP_SEQ_R_CORE_13,0,0
POWER_MICRO_OP_SEQ_W_CORE_13,0,0
POWER_OPERAND_DECODER_R_CORE_13,0,0
POWER_OPERAND_DECODER_W_CORE_13,0,0
POWER_UOP_QUEUE_R_CORE_13,0,0
POWER_UOP_QUEUE_W_CORE_13,0,0
POWER_REG_RENAMING_TABLE_R_CORE_13,0,0
POWER_REG_RENAMING_TABLE_W_CORE_13,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_13,0,0
POWER_FREELIST_R_CORE_13,0,0
POWER_FREELIST_W_CORE_13,0,0
POWER_RESERVATION_STATION_R_CORE_13,0,0
POWER_RESERVATION_STATION_W_CORE_13,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_13,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_13,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_13,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_13,0,0
POWER_PAYLOAD_RAM_R_CORE_13,0,0
POWER_PAYLOAD_RAM_W_CORE_13,0,0
POWER_EX_ALU_R_CORE_13,0,0
POWER_EX_FPU_R_CORE_13,0,0
POWER_EX_MUL_R_CORE_13,0,0
POWER_EX_SFU_R_CORE_13,0,0
POWER_REORDER_BUF_R_CORE_13,0,0
POWER_REORDER_BUF_W_CORE_13,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_13,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_13,0,0
POWER_FP_RENAME_R_CORE_13,0,0
POWER_FP_RENAME_W_CORE_13,0,0
POWER_LOAD_QUEUE_R_CORE_13,0,0
POWER_LOAD_QUEUE_W_CORE_13,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_13,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_13,0,0
POWER_STORE_QUEUE_R_CORE_13,0,0
POWER_STORE_QUEUE_W_CORE_13,0,0
POWER_STORE_QUEUE_R_TAG_CORE_13,0,0
POWER_STORE_QUEUE_W_TAG_CORE_13,0,0
POWER_DATA_TLB_R_CORE_13,0,0
POWER_DATA_TLB_W_CORE_13,0,0
POWER_DATA_TLB_R_TAG_CORE_13,0,0
POWER_DATA_TLB_W_TAG_CORE_13,0,0
POWER_INT_REGFILE_R_CORE_13,0,0
POWER_INT_REGFILE_W_CORE_13,0,0
POWER_FP_REGFILE_R_CORE_13,0,0
POWER_FP_REGFILE_W_CORE_13,0,0
POWER_GP_REGISTER_R_CORE_13,0,0
POWER_GP_REGISTER_W_CORE_13,0,0
POWER_FP_REGISTER_R_CORE_13,0,0
POWER_FP_REGISTER_W_CORE_13,0,0
POWER_SEGMENT_REGISTER_R_CORE_13,0,0
POWER_SEGMENT_REGISTER_W_CORE_13,0,0
POWER_CONTROL_REGISTER_R_CORE_13,0,0
POWER_CONTROL_REGISTER_W_CORE_13,0,0
POWER_FLAG_REGISTER_R_CORE_13,0,0
POWER_FLAG_REGISTER_W_CORE_13,0,0
POWER_EXEC_BYPASS_CORE_13,0,0
POWER_LOAD_BYPASS_CORE_13,0,0
POWER_PIPELINE_CORE_13,0,0
POWER_DCACHE_MISS_BUF_R_CORE_13,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_13,0,0
POWER_DCACHE_MISS_BUF_W_CORE_13,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_13,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_13,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_13,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_13,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_13,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_13,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_13,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_13,0,0
POWER_DCACHE_WB_BUF_R_CORE_13,0,0
POWER_L2CACHE_WB_BUF_R_CORE_13,0,0
POWER_DCACHE_WB_BUF_W_CORE_13,0,0
POWER_L2CACHE_WB_BUF_W_CORE_13,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_13,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_13,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_13,0,0
POWER_DCACHE_R_CORE_13,0,0
POWER_L2CACHE_R_CORE_13,0,0
POWER_DCACHE_W_CORE_13,0,0
POWER_L2CACHE_W_CORE_13,0,0
POWER_DCACHE_R_TAG_CORE_13,0,0
POWER_L2CACHE_R_TAG_CORE_13,0,0
POWER_CONST_CACHE_R_CORE_13,0,0
POWER_CONST_CACHE_W_CORE_13,0,0
POWER_CONST_CACHE_R_TAG_CORE_13,0,0
POWER_CONST_CACHE_W_TAG_CORE_13,0,0
POWER_TEXTURE_CACHE_R_CORE_13,0,0
POWER_TEXTURE_CACHE_W_CORE_13,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_13,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_13,0,0
POWER_SHARED_MEM_R_CORE_13,0,0
POWER_SHARED_MEM_W_CORE_13,0,0
POWER_SHARED_MEM_R_TAG_CORE_13,0,0
POWER_SHARED_MEM_W_TAG_CORE_13,0,0
POWER_BLOCK_STATES_R_CORE_14,0,0
POWER_BLOCK_STATES_W_CORE_14,0,0
POWER_FETCH_QUEUE_R_CORE_14,0,0
POWER_FETCH_QUEUE_W_CORE_14,0,0
POWER_INST_QUEUE_R_CORE_14,0,0
POWER_INST_QUEUE_W_CORE_14,0,0
POWER_BR_PRED_R_CORE_14,0,0
POWER_BR_PRED_W_CORE_14,0,0
POWER_RAS_R_CORE_14,0,0
POWER_RAS_W_CORE_14,0,0
POWER_ICACHE_R_CORE_14,0,0
POWER_ICACHE_W_CORE_14,0,0
POWER_ICACHE_R_TAG_CORE_14,0,0
POWER_ICACHE_MISS_BUF_R_CORE_14,0,0
POWER_ICACHE_MISS_BUF_W_CORE_14,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_14,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_14,0,0
POWER_ICACHE_TOT_ACC_CORE_14,0,0
POWER_ICACHE_CONF_CORE_14,0,0
POWER_INST_DECODER_R_CORE_14,0,0
POWER_INST_DECODER_W_CORE_14,0,0
POWER_MICRO_OP_SEQ_R_CORE_14,0,0
POWER_MICRO_OP_SEQ_W_CORE_14,0,0
POWER_OPERAND_DECODER_R_CORE_14,0,0
POWER_OPERAND_DECODER_W_CORE_14,0,0
POWER_UOP_QUEUE_R_CORE_14,0,0
POWER_UOP_QUEUE_W_CORE_14,0,0
POWER_REG_RENAMING_TABLE_R_CORE_14,0,0
POWER_REG_RENAMING_TABLE_W_CORE_14,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_14,0,0
POWER_FREELIST_R_CORE_14,0,0
POWER_FREELIST_W_CORE_14,0,0
POWER_RESERVATION_STATION_R_CORE_14,0,0
POWER_RESERVATION_STATION_W_CORE_14,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_14,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_14,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_14,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_14,0,0
POWER_PAYLOAD_RAM_R_CORE_14,0,0
POWER_PAYLOAD_RAM_W_CORE_14,0,0
POWER_EX_ALU_R_CORE_14,0,0
POWER_EX_FPU_R_CORE_14,0,0
POWER_EX_MUL_R_CORE_14,0,0
POWER_EX_SFU_R_CORE_14,0,0
POWER_REORDER_BUF_R_CORE_14,0,0
POWER_REORDER_BUF_W_CORE_14,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_14,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_14,0,0
POWER_FP_RENAME_R_CORE_14,0,0
POWER_FP_RENAME_W_CORE_14,0,0
POWER_LOAD_QUEUE_R_CORE_14,0,0
POWER_LOAD_QUEUE_W_CORE_14,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_14,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_14,0,0
POWER_STORE_QUEUE_R_CORE_14,0,0
POWER_STORE_QUEUE_W_CORE_14,0,0
POWER_STORE_QUEUE_R_TAG_CORE_14,0,0
POWER_STORE_QUEUE_W_TAG_CORE_14,0,0
POWER_DATA_TLB_R_CORE_14,0,0
POWER_DATA_TLB_W_CORE_14,0,0
POWER_DATA_TLB_R_TAG_CORE_14,0,0
POWER_DATA_TLB_W_TAG_CORE_14,0,0
POWER_INT_REGFILE_R_CORE_14,0,0
POWER_INT_REGFILE_W_CORE_14,0,0
POWER_FP_REGFILE_R_CORE_14,0,0
POWER_FP_REGFILE_W_CORE_14,0,0
POWER_GP_REGISTER_R_CORE_14,0,0
POWER_GP_REGISTER_W_CORE_14,0,0
POWER_FP_REGISTER_R_CORE_14,0,0
POWER_FP_REGISTER_W_CORE_14,0,0
POWER_SEGMENT_REGISTER_R_CORE_14,0,0
POWER_SEGMENT_REGISTER_W_CORE_14,0,0
POWER_CONTROL_REGISTER_R_CORE_14,0,0
POWER_CONTROL_REGISTER_W_CORE_14,0,0
POWER_FLAG_REGISTER_R_CORE_14,0,0
POWER_FLAG_REGISTER_W_CORE_14,0,0
POWER_EXEC_BYPASS_CORE_14,0,0
POWER_LOAD_BYPASS_CORE_14,0,0
POWER_PIPELINE_CORE_14,0,0
POWER_DCACHE_MISS_BUF_R_CORE_14,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_14,0,0
POWER_DCACHE_MISS_BUF_W_CORE_14,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_14,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_14,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_14,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_14,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_14,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_14,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_14,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_14,0,0
POWER_DCACHE_WB_BUF_R_CORE_14,0,0
POWER_L2CACHE_WB_BUF_R_CORE_14,0,0
POWER_DCACHE_WB_BUF_W_CORE_14,0,0
POWER_L2CACHE_WB_BUF_W_CORE_14,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_14,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_14,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_14,0,0
POWER_DCACHE_R_CORE_14,0,0
POWER_L2CACHE_R_CORE_14,0,0
POWER_DCACHE_W_CORE_14,0,0
POWER_L2CACHE_W_CORE_14,0,0
POWER_DCACHE_R_TAG_CORE_14,0,0
POWER_L2CACHE_R_TAG_CORE_14,0,0
POWER_CONST_CACHE_R_CORE_14,0,0
POWER_CONST_CACHE_W_CORE_14,0,0
POWER_CONST_CACHE_R_TAG_CORE_14,0,0
POWER_CONST_CACHE_W_TAG_CORE_14,0,0
POWER_TEXTURE_CACHE_R_CORE_14,0,0
POWER_TEXTURE_CACHE_W_CORE_14,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_14,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_14,0,0
POWER_SHARED_MEM_R_CORE_14,0,0
POWER_SHARED_MEM_W_CORE_14,0,0
POWER_SHARED_MEM_R_TAG_CORE_14,0,0
POWER_SHARED_MEM_W_TAG_CORE_14,0,0
POWER_BLOCK_STATES_R_CORE_15,0,0
POWER_BLOCK_STATES_W_CORE_15,0,0
POWER_FETCH_QUEUE_R_CORE_15,0,0
POWER_FETCH_QUEUE_W_CORE_15,0,0
POWER_INST_QUEUE_R_CORE_15,0,0
POWER_INST_QUEUE_W_CORE_15,0,0
POWER_BR_PRED_R_CORE_15,0,0
POWER_BR_PRED_W_CORE_15,0,0
POWER_RAS_R_CORE_15,0,0
POWER_RAS_W_CORE_15,0,0
POWER_ICACHE_R_CORE_15,0,0
POWER_ICACHE_W_CORE_15,0,0
POWER_ICACHE_R_TAG_CORE_15,0,0
POWER_ICACHE_MISS_BUF_R_CORE_15,0,0
POWER_ICACHE_MISS_BUF_W_CORE_15,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_15,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_15,0,0
POWER_ICACHE_TOT_ACC_CORE_15,0,0
POWER_ICACHE_CONF_CORE_15,0,0
POWER_INST_DECODER_R_CORE_15,0,0
POWER_INST_DECODER_W_CORE_15,0,0
POWER_MICRO_OP_SEQ_R_CORE_15,0,0
POWER_MICRO_OP_SEQ_W_CORE_15,0,0
POWER_OPERAND_DECODER_R_CORE_15,0,0
POWER_OPERAND_DECODER_W_CORE_15,0,0
POWER_UOP_QUEUE_R_CORE_15,0,0
POWER_UOP_QUEUE_W_CORE_15,0,0
POWER_REG_RENAMING_TABLE_R_CORE_15,0,0
POWER_REG_RENAMING_TABLE_W_CORE_15,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_15,0,0
POWER_FREELIST_R_CORE_15,0,0
POWER_FREELIST_W_CORE_15,0,0
POWER_RESERVATION_STATION_R_CORE_15,0,0
POWER_RESERVATION_STATION_W_CORE_15,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_15,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_15,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_15,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_15,0,0
POWER_PAYLOAD_RAM_R_CORE_15,0,0
POWER_PAYLOAD_RAM_W_CORE_15,0,0
POWER_EX_ALU_R_CORE_15,0,0
POWER_EX_FPU_R_CORE_15,0,0
POWER_EX_MUL_R_CORE_15,0,0
POWER_EX_SFU_R_CORE_15,0,0
POWER_REORDER_BUF_R_CORE_15,0,0
POWER_REORDER_BUF_W_CORE_15,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_15,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_15,0,0
POWER_FP_RENAME_R_CORE_15,0,0
POWER_FP_RENAME_W_CORE_15,0,0
POWER_LOAD_QUEUE_R_CORE_15,0,0
POWER_LOAD_QUEUE_W_CORE_15,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_15,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_15,0,0
POWER_STORE_QUEUE_R_CORE_15,0,0
POWER_STORE_QUEUE_W_CORE_15,0,0
POWER_STORE_QUEUE_R_TAG_CORE_15,0,0
POWER_STORE_QUEUE_W_TAG_CORE_15,0,0
POWER_DATA_TLB_R_CORE_15,0,0
POWER_DATA_TLB_W_CORE_15,0,0
POWER_DATA_TLB_R_TAG_CORE_15,0,0
POWER_DATA_TLB_W_TAG_CORE_15,0,0
POWER_INT_REGFILE_R_CORE_15,0,0
POWER_INT_REGFILE_W_CORE_15,0,0
POWER_FP_REGFILE_R_CORE_15,0,0
POWER_FP_REGFILE_W_CORE_15,0,0
POWER_GP_REGISTER_R_CORE_15,0,0
POWER_GP_REGISTER_W_CORE_15,0,0
POWER_FP_REGISTER_R_CORE_15,0,0
POWER_FP_REGISTER_W_CORE_15,0,0
POWER_SEGMENT_REGISTER_R_CORE_15,0,0
POWER_SEGMENT_REGISTER_W_CORE_15,0,0
POWER_CONTROL_REGISTER_R_CORE_15,0,0
POWER_CONTROL_REGISTER_W_CORE_15,0,0
POWER_FLAG_REGISTER_R_CORE_15,0,0
POWER_FLAG_REGISTER_W_CORE_15,0,0
POWER_EXEC_BYPASS_CORE_15,0,0
POWER_LOAD_BYPASS_CORE_15,0,0
POWER_PIPELINE_CORE_15,0,0
POWER_DCACHE_MISS_BUF_R_CORE_15,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_15,0,0
POWER_DCACHE_MISS_BUF_W_CORE_15,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_15,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_15,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_15,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_15,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_15,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_15,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_15,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_15,0,0
POWER_DCACHE_WB_BUF_R_CORE_15,0,0
POWER_L2CACHE_WB_BUF_R_CORE_15,0,0
POWER_DCACHE_WB_BUF_W_CORE_15,0,0
POWER_L2CACHE_WB_BUF_W_CORE_15,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_15,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_15,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_15,0,0
POWER_DCACHE_R_CORE_15,0,0
POWER_L2CACHE_R_CORE_15,0,0
POWER_DCACHE_W_CORE_15,0,0
POWER_L2CACHE_W_CORE_15,0,0
POWER_DCACHE_R_TAG_CORE_15,0,0
POWER_L2CACHE_R_TAG_CORE_15,0,0
POWER_CONST_CACHE_R_CORE_15,0,0
POWER_CONST_CACHE_W_CORE_15,0,0
POWER_CONST_CACHE_R_TAG_CORE_15,0,0
POWER_CONST_CACHE_W_TAG_CORE_15,0,0
POWER_TEXTURE_CACHE_R_CORE_15,0,0
POWER_TEXTURE_CACHE_W_CORE_15,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_15,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_15,0,0
POWER_SHARED_MEM_R_CORE_15,0,0
POWER_SHARED_MEM_W_CORE_15,0,0
POWER_SHARED_MEM_R_TAG_CORE_15,0,0
POWER_SHARED_MEM_W_TAG_CORE_15,0,0
POWER_BLOCK_STATES_R_CORE_16,0,0
POWER_BLOCK_STATES_W_CORE_16,0,0
POWER_FETCH_QUEUE_R_CORE_16,0,0
POWER_FETCH_QUEUE_W_CORE_16,0,0
POWER_INST_QUEUE_R_CORE_16,0,0
POWER_INST_QUEUE_W_CORE_16,0,0
POWER_BR_PRED_R_CORE_16,0,0
POWER_BR_PRED_W_CORE_16,0,0
POWER_RAS_R_CORE_16,0,0
POWER_RAS_W_CORE_16,0,0
POWER_ICACHE_R_CORE_16,0,0
POWER_ICACHE_W_CORE_16,0,0
POWER_ICACHE_R_TAG_CORE_16,0,0
POWER_ICACHE_MISS_BUF_R_CORE_16,0,0
POWER_ICACHE_MISS_BUF_W_CORE_16,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_16,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_16,0,0
POWER_ICACHE_TOT_ACC_CORE_16,0,0
POWER_ICACHE_CONF_CORE_16,0,0
POWER_INST_DECODER_R_CORE_16,0,0
POWER_INST_DECODER_W_CORE_16,0,0
POWER_MICRO_OP_SEQ_R_CORE_16,0,0
POWER_MICRO_OP_SEQ_W_CORE_16,0,0
POWER_OPERAND_DECODER_R_CORE_16,0,0
POWER_OPERAND_DECODER_W_CORE_16,0,0
POWER_UOP_QUEUE_R_CORE_16,0,0
POWER_UOP_QUEUE_W_CORE_16,0,0
POWER_REG_RENAMING_TABLE_R_CORE_16,0,0
POWER_REG_RENAMING_TABLE_W_CORE_16,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_16,0,0
POWER_FREELIST_R_CORE_16,0,0
POWER_FREELIST_W_CORE_16,0,0
POWER_RESERVATION_STATION_R_CORE_16,0,0
POWER_RESERVATION_STATION_W_CORE_16,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_16,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_16,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_16,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_16,0,0
POWER_PAYLOAD_RAM_R_CORE_16,0,0
POWER_PAYLOAD_RAM_W_CORE_16,0,0
POWER_EX_ALU_R_CORE_16,0,0
POWER_EX_FPU_R_CORE_16,0,0
POWER_EX_MUL_R_CORE_16,0,0
POWER_EX_SFU_R_CORE_16,0,0
POWER_REORDER_BUF_R_CORE_16,0,0
POWER_REORDER_BUF_W_CORE_16,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_16,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_16,0,0
POWER_FP_RENAME_R_CORE_16,0,0
POWER_FP_RENAME_W_CORE_16,0,0
POWER_LOAD_QUEUE_R_CORE_16,0,0
POWER_LOAD_QUEUE_W_CORE_16,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_16,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_16,0,0
POWER_STORE_QUEUE_R_CORE_16,0,0
POWER_STORE_QUEUE_W_CORE_16,0,0
POWER_STORE_QUEUE_R_TAG_CORE_16,0,0
POWER_STORE_QUEUE_W_TAG_CORE_16,0,0
POWER_DATA_TLB_R_CORE_16,0,0
POWER_DATA_TLB_W_CORE_16,0,0
POWER_DATA_TLB_R_TAG_CORE_16,0,0
POWER_DATA_TLB_W_TAG_CORE_16,0,0
POWER_INT_REGFILE_R_CORE_16,0,0
POWER_INT_REGFILE_W_CORE_16,0,0
POWER_FP_REGFILE_R_CORE_16,0,0
POWER_FP_REGFILE_W_CORE_16,0,0
POWER_GP_REGISTER_R_CORE_16,0,0
POWER_GP_REGISTER_W_CORE_16,0,0
POWER_FP_REGISTER_R_CORE_16,0,0
POWER_FP_REGISTER_W_CORE_16,0,0
POWER_SEGMENT_REGISTER_R_CORE_16,0,0
POWER_SEGMENT_REGISTER_W_CORE_16,0,0
POWER_CONTROL_REGISTER_R_CORE_16,0,0
POWER_CONTROL_REGISTER_W_CORE_16,0,0
POWER_FLAG_REGISTER_R_CORE_16,0,0
POWER_FLAG_REGISTER_W_CORE_16,0,0
POWER_EXEC_BYPASS_CORE_16,0,0
POWER_LOAD_BYPASS_CORE_16,0,0
POWER_PIPELINE_CORE_16,0,0
POWER_DCACHE_MISS_BUF_R_CORE_16,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_16,0,0
POWER_DCACHE_MISS_BUF_W_CORE_16,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_16,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_16,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_16,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_16,0,0
POWER_DCACHE_WB_BUF_R_CORE_16,0,0
POWER_L2CACHE_WB_BUF_R_CORE_16,0,0
POWER_DCACHE_WB_BUF_W_CORE_16,0,0
POWER_L2CACHE_WB_BUF_W_CORE_16,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_16,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_16,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_16,0,0
POWER_DCACHE_R_CORE_16,0,0
POWER_L2CACHE_R_CORE_16,0,0
POWER_DCACHE_W_CORE_16,0,0
POWER_L2CACHE_W_CORE_16,0,0
POWER_DCACHE_R_TAG_CORE_16,0,0
POWER_L2CACHE_R_TAG_CORE_16,0,0
POWER_CONST_CACHE_R_CORE_16,0,0
POWER_CONST_CACHE_W_CORE_16,0,0
POWER_CONST_CACHE_R_TAG_CORE_16,0,0
POWER_CONST_CACHE_W_TAG_CORE_16,0,0
POWER_TEXTURE_CACHE_R_CORE_16,0,0
POWER_TEXTURE_CACHE_W_CORE_16,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_16,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_16,0,0
POWER_SHARED_MEM_R_CORE_16,0,0
POWER_SHARED_MEM_W_CORE_16,0,0
POWER_SHARED_MEM_R_TAG_CORE_16,0,0
POWER_SHARED_MEM_W_TAG_CORE_16,0,0
POWER_BLOCK_STATES_R_CORE_17,0,0
POWER_BLOCK_STATES_W_CORE_17,0,0
POWER_FETCH_QUEUE_R_CORE_17,0,0
POWER_FETCH_QUEUE_W_CORE_17,0,0
POWER_INST_QUEUE_R_CORE_17,0,0
POWER_INST_QUEUE_W_CORE_17,0,0
POWER_BR_PRED_R_CORE_17,0,0
POWER_BR_PRED_W_CORE_17,0,0
POWER_RAS_R_CORE_17,0,0
POWER_RAS_W_CORE_17,0,0
POWER_ICACHE_R_CORE_17,0,0
POWER_ICACHE_W_CORE_17,0,0
POWER_ICACHE_R_TAG_CORE_17,0,0
POWER_ICACHE_MISS_BUF_R_CORE_17,0,0
POWER_ICACHE_MISS_BUF_W_CORE_17,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_17,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_17,0,0
POWER_ICACHE_TOT_ACC_CORE_17,0,0
POWER_ICACHE_CONF_CORE_17,0,0
POWER_INST_DECODER_R_CORE_17,0,0
POWER_INST_DECODER_W_CORE_17,0,0
POWER_MICRO_OP_SEQ_R_CORE_17,0,0
POWER_MICRO_OP_SEQ_W_CORE_17,0,0
POWER_OPERAND_DECODER_R_CORE_17,0,0
POWER_OPERAND_DECODER_W_CORE_17,0,0
POWER_UOP_QUEUE_R_CORE_17,0,0
POWER_UOP_QUEUE_W_CORE_17,0,0
POWER_REG_RENAMING_TABLE_R_CORE_17,0,0
POWER_REG_RENAMING_TABLE_W_CORE_17,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_17,0,0
POWER_FREELIST_R_CORE_17,0,0
POWER_FREELIST_W_CORE_17,0,0
POWER_RESERVATION_STATION_R_CORE_17,0,0
POWER_RESERVATION_STATION_W_CORE_17,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_17,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_17,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_17,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_17,0,0
POWER_PAYLOAD_RAM_R_CORE_17,0,0
POWER_PAYLOAD_RAM_W_CORE_17,0,0
POWER_EX_ALU_R_CORE_17,0,0
POWER_EX_FPU_R_CORE_17,0,0
POWER_EX_MUL_R_CORE_17,0,0
POWER_EX_SFU_R_CORE_17,0,0
POWER_REORDER_BUF_R_CORE_17,0,0
POWER_REORDER_BUF_W_CORE_17,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_17,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_17,0,0
POWER_FP_RENAME_R_CORE_17,0,0
POWER_FP_RENAME_W_CORE_17,0,0
POWER_LOAD_QUEUE_R_CORE_17,0,0
POWER_LOAD_QUEUE_W_CORE_17,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_17,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_17,0,0
POWER_STORE_QUEUE_R_CORE_17,0,0
POWER_STORE_QUEUE_W_CORE_17,0,0
POWER_STORE_QUEUE_R_TAG_CORE_17,0,0
POWER_STORE_QUEUE_W_TAG_CORE_17,0,0
POWER_DATA_TLB_R_CORE_17,0,0
POWER_DATA_TLB_W_CORE_17,0,0
POWER_DATA_TLB_R_TAG_CORE_17,0,0
POWER_DATA_TLB_W_TAG_CORE_17,0,0
POWER_INT_REGFILE_R_CORE_17,0,0
POWER_INT_REGFILE_W_CORE_17,0,0
POWER_FP_REGFILE_R_CORE_17,0,0
POWER_FP_REGFILE_W_CORE_17,0,0
POWER_GP_REGISTER_R_CORE_17,0,0
POWER_GP_REGISTER_W_CORE_17,0,0
POWER_FP_REGISTER_R_CORE_17,0,0
POWER_FP_REGISTER_W_CORE_17,0,0
POWER_SEGMENT_REGISTER_R_CORE_17,0,0
POWER_SEGMENT_REGISTER_W_CORE_17,0,0
POWER_CONTROL_REGISTER_R_CORE_17,0,0
POWER_CONTROL_REGISTER_W_CORE_17,0,0
POWER_FLAG_REGISTER_R_CORE_17,0,0
POWER_FLAG_REGISTER_W_CORE_17,0,0
POWER_EXEC_BYPASS_CORE_17,0,0
POWER_LOAD_BYPASS_CORE_17,0,0
POWER_PIPELINE_CORE_17,0,0
POWER_DCACHE_MISS_BUF_R_CORE_17,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_17,0,0
POWER_DCACHE_MISS_BUF_W_CORE_17,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_17,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_17,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_17,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_17,0,0
POWER_DCACHE_WB_BUF_R_CORE_17,0,0
POWER_L2CACHE_WB_BUF_R_CORE_17,0,0
POWER_DCACHE_WB_BUF_W_CORE_17,0,0
POWER_L2CACHE_WB_BUF_W_CORE_17,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_17,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_17,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_17,0,0
POWER_DCACHE_R_CORE_17,0,0
POWER_L2CACHE_R_CORE_17,0,0
POWER_DCACHE_W_CORE_17,0,0
POWER_L2CACHE_W_CORE_17,0,0
POWER_DCACHE_R_TAG_CORE_17,0,0
POWER_L2CACHE_R_TAG_CORE_17,0,0
POWER_CONST_CACHE_R_CORE_17,0,0
POWER_CONST_CACHE_W_CORE_17,0,0
POWER_CONST_CACHE_R_TAG_CORE_17,0,0
POWER_CONST_CACHE_W_TAG_CORE_17,0,0
POWER_TEXTURE_CACHE_R_CORE_17,0,0
POWER_TEXTURE_CACHE_W_CORE_17,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_17,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_17,0,0
POWER_SHARED_MEM_R_CORE_17,0,0
POWER_SHARED_MEM_W_CORE_17,0,0
POWER_SHARED_MEM_R_TAG_CORE_17,0,0
POWER_SHARED_MEM_W_TAG_CORE_17,0,0
POWER_BLOCK_STATES_R_CORE_18,0,0
POWER_BLOCK_STATES_W_CORE_18,0,0
POWER_FETCH_QUEUE_R_CORE_18,0,0
POWER_FETCH_QUEUE_W_CORE_18,0,0
POWER_INST_QUEUE_R_CORE_18,0,0
POWER_INST_QUEUE_W_CORE_18,0,0
POWER_BR_PRED_R_CORE_18,0,0
POWER_BR_PRED_W_CORE_18,0,0
POWER_RAS_R_CORE_18,0,0
POWER_RAS_W_CORE_18,0,0
POWER_ICACHE_R_CORE_18,0,0
POWER_ICACHE_W_CORE_18,0,0
POWER_ICACHE_R_TAG_CORE_18,0,0
POWER_ICACHE_MISS_BUF_R_CORE_18,0,0
POWER_ICACHE_MISS_BUF_W_CORE_18,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_18,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_18,0,0
POWER_ICACHE_TOT_ACC_CORE_18,0,0
POWER_ICACHE_CONF_CORE_18,0,0
POWER_INST_DECODER_R_CORE_18,0,0
POWER_INST_DECODER_W_CORE_18,0,0
POWER_MICRO_OP_SEQ_R_CORE_18,0,0
POWER_MICRO_OP_SEQ_W_CORE_18,0,0
POWER_OPERAND_DECODER_R_CORE_18,0,0
POWER_OPERAND_DECODER_W_CORE_18,0,0
POWER_UOP_QUEUE_R_CORE_18,0,0
POWER_UOP_QUEUE_W_CORE_18,0,0
POWER_REG_RENAMING_TABLE_R_CORE_18,0,0
POWER_REG_RENAMING_TABLE_W_CORE_18,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_18,0,0
POWER_FREELIST_R_CORE_18,0,0
POWER_FREELIST_W_CORE_18,0,0
POWER_RESERVATION_STATION_R_CORE_18,0,0
POWER_RESERVATION_STATION_W_CORE_18,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_18,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_18,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_18,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_18,0,0
POWER_PAYLOAD_RAM_R_CORE_18,0,0
POWER_PAYLOAD_RAM_W_CORE_18,0,0
POWER_EX_ALU_R_CORE_18,0,0
POWER_EX_FPU_R_CORE_18,0,0
POWER_EX_MUL_R_CORE_18,0,0
POWER_EX_SFU_R_CORE_18,0,0
POWER_REORDER_BUF_R_CORE_18,0,0
POWER_REORDER_BUF_W_CORE_18,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_18,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_18,0,0
POWER_FP_RENAME_R_CORE_18,0,0
POWER_FP_RENAME_W_CORE_18,0,0
POWER_LOAD_QUEUE_R_CORE_18,0,0
POWER_LOAD_QUEUE_W_CORE_18,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_18,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_18,0,0
POWER_STORE_QUEUE_R_CORE_18,0,0
POWER_STORE_QUEUE_W_CORE_18,0,0
POWER_STORE_QUEUE_R_TAG_CORE_18,0,0
POWER_STORE_QUEUE_W_TAG_CORE_18,0,0
POWER_DATA_TLB_R_CORE_18,0,0
POWER_DATA_TLB_W_CORE_18,0,0
POWER_DATA_TLB_R_TAG_CORE_18,0,0
POWER_DATA_TLB_W_TAG_CORE_18,0,0
POWER_INT_REGFILE_R_CORE_18,0,0
POWER_INT_REGFILE_W_CORE_18,0,0
POWER_FP_REGFILE_R_CORE_18,0,0
POWER_FP_REGFILE_W_CORE_18,0,0
POWER_GP_REGISTER_R_CORE_18,0,0
POWER_GP_REGISTER_W_CORE_18,0,0
POWER_FP_REGISTER_R_CORE_18,0,0
POWER_FP_REGISTER_W_CORE_18,0,0
POWER_SEGMENT_REGISTER_R_CORE_18,0,0
POWER_SEGMENT_REGISTER_W_CORE_18,0,0
POWER_CONTROL_REGISTER_R_CORE_18,0,0
POWER_CONTROL_REGISTER_W_CORE_18,0,0
POWER_FLAG_REGISTER_R_CORE_18,0,0
POWER_FLAG_REGISTER_W_CORE_18,0,0
POWER_EXEC_BYPASS_CORE_18,0,0
POWER_LOAD_BYPASS_CORE_18,0,0
POWER_PIPELINE_CORE_18,0,0
POWER_DCACHE_MISS_BUF_R_CORE_18,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_18,0,0
POWER_DCACHE_MISS_BUF_W_CORE_18,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_18,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_18,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_18,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_18,0,0
POWER_DCACHE_WB_BUF_R_CORE_18,0,0
POWER_L2CACHE_WB_BUF_R_CORE_18,0,0
POWER_DCACHE_WB_BUF_W_CORE_18,0,0
POWER_L2CACHE_WB_BUF_W_CORE_18,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_18,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_18,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_18,0,0
POWER_DCACHE_R_CORE_18,0,0
POWER_L2CACHE_R_CORE_18,0,0
POWER_DCACHE_W_CORE_18,0,0
POWER_L2CACHE_W_CORE_18,0,0
POWER_DCACHE_R_TAG_CORE_18,0,0
POWER_L2CACHE_R_TAG_CORE_18,0,0
POWER_CONST_CACHE_R_CORE_18,0,0
POWER_CONST_CACHE_W_CORE_18,0,0
POWER_CONST_CACHE_R_TAG_CORE_18,0,0
POWER_CONST_CACHE_W_TAG_CORE_18,0,0
POWER_TEXTURE_CACHE_R_CORE_18,0,0
POWER_TEXTURE_CACHE_W_CORE_18,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_18,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_18,0,0
POWER_SHARED_MEM_R_CORE_18,0,0
POWER_SHARED_MEM_W_CORE_18,0,0
POWER_SHARED_MEM_R_TAG_CORE_18,0,0
POWER_SHARED_MEM_W_TAG_CORE_18,0,0
POWER_BLOCK_STATES_R_CORE_19,0,0
POWER_BLOCK_STATES_W_CORE_19,0,0
POWER_FETCH_QUEUE_R_CORE_19,0,0
POWER_FETCH_QUEUE_W_CORE_19,0,0
POWER_INST_QUEUE_R_CORE_19,0,0
POWER_INST_QUEUE_W_CORE_19,0,0
POWER_BR_PRED_R_CORE_19,0,0
POWER_BR_PRED_W_CORE_19,0,0
POWER_RAS_R_CORE_19,0,0
POWER_RAS_W_CORE_19,0,0
POWER_ICACHE_R_CORE_19,0,0
POWER_ICACHE_W_CORE_19,0,0
POWER_ICACHE_R_TAG_CORE_19,0,0
POWER_ICACHE_MISS_BUF_R_CORE_19,0,0
POWER_ICACHE_MISS_BUF_W_CORE_19,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_19,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_19,0,0
POWER_ICACHE_TOT_ACC_CORE_19,0,0
POWER_ICACHE_CONF_CORE_19,0,0
POWER_INST_DECODER_R_CORE_19,0,0
POWER_INST_DECODER_W_CORE_19,0,0
POWER_MICRO_OP_SEQ_R_CORE_19,0,0
POWER_MICRO_OP_SEQ_W_CORE_19,0,0
POWER_OPERAND_DECODER_R_CORE_19,0,0
POWER_OPERAND_DECODER_W_CORE_19,0,0
POWER_UOP_QUEUE_R_CORE_19,0,0
POWER_UOP_QUEUE_W_CORE_19,0,0
POWER_REG_RENAMING_TABLE_R_CORE_19,0,0
POWER_REG_RENAMING_TABLE_W_CORE_19,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_19,0,0
POWER_FREELIST_R_CORE_19,0,0
POWER_FREELIST_W_CORE_19,0,0
POWER_RESERVATION_STATION_R_CORE_19,0,0
POWER_RESERVATION_STATION_W_CORE_19,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_19,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_19,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_19,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_19,0,0
POWER_PAYLOAD_RAM_R_CORE_19,0,0
POWER_PAYLOAD_RAM_W_CORE_19,0,0
POWER_EX_ALU_R_CORE_19,0,0
POWER_EX_FPU_R_CORE_19,0,0
POWER_EX_MUL_R_CORE_19,0,0
POWER_EX_SFU_R_CORE_19,0,0
POWER_REORDER_BUF_R_CORE_19,0,0
POWER_REORDER_BUF_W_CORE_19,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_19,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_19,0,0
POWER_FP_RENAME_R_CORE_19,0,0
POWER_FP_RENAME_W_CORE_19,0,0
POWER_LOAD_QUEUE_R_CORE_19,0,0
POWER_LOAD_QUEUE_W_CORE_19,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_19,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_19,0,0
POWER_STORE_QUEUE_R_CORE_19,0,0
POWER_STORE_QUEUE_W_CORE_19,0,0
POWER_STORE_QUEUE_R_TAG_CORE_19,0,0
POWER_STORE_QUEUE_W_TAG_CORE_19,0,0
POWER_DATA_TLB_R_CORE_19,0,0
POWER_DATA_TLB_W_CORE_19,0,0
POWER_DATA_TLB_R_TAG_CORE_19,0,0
POWER_DATA_TLB_W_TAG_CORE_19,0,0
POWER_INT_REGFILE_R_CORE_19,0,0
POWER_INT_REGFILE_W_CORE_19,0,0
POWER_FP_REGFILE_R_CORE_19,0,0
POWER_FP_REGFILE_W_CORE_19,0,0
POWER_GP_REGISTER_R_CORE_19,0,0
POWER_GP_REGISTER_W_CORE_19,0,0
POWER_FP_REGISTER_R_CORE_19,0,0
POWER_FP_REGISTER_W_CORE_19,0,0
POWER_SEGMENT_REGISTER_R_CORE_19,0,0
POWER_SEGMENT_REGISTER_W_CORE_19,0,0
POWER_CONTROL_REGISTER_R_CORE_19,0,0
POWER_CONTROL_REGISTER_W_CORE_19,0,0
POWER_FLAG_REGISTER_R_CORE_19,0,0
POWER_FLAG_REGISTER_W_CORE_19,0,0
POWER_EXEC_BYPASS_CORE_19,0,0
POWER_LOAD_BYPASS_CORE_19,0,0
POWER_PIPELINE_CORE_19,0,0
POWER_DCACHE_MISS_BUF_R_CORE_19,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_19,0,0
POWER_DCACHE_MISS_BUF_W_CORE_19,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_19,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_19,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_19,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_19,0,0
POWER_DCACHE_WB_BUF_R_CORE_19,0,0
POWER_L2CACHE_WB_BUF_R_CORE_19,0,0
POWER_DCACHE_WB_BUF_W_CORE_19,0,0
POWER_L2CACHE_WB_BUF_W_CORE_19,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_19,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_19,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_19,0,0
POWER_DCACHE_R_CORE_19,0,0
POWER_L2CACHE_R_CORE_19,0,0
POWER_DCACHE_W_CORE_19,0,0
POWER_L2CACHE_W_CORE_19,0,0
POWER_DCACHE_R_TAG_CORE_19,0,0
POWER_L2CACHE_R_TAG_CORE_19,0,0
POWER_CONST_CACHE_R_CORE_19,0,0
POWER_CONST_CACHE_W_CORE_19,0,0
POWER_CONST_CACHE_R_TAG_CORE_19,0,0
POWER_CONST_CACHE_W_TAG_CORE_19,0,0
POWER_TEXTURE_CACHE_R_CORE_19,0,0
POWER_TEXTURE_CACHE_W_CORE_19,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_19,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_19,0,0
POWER_SHARED_MEM_R_CORE_19,0,0
POWER_SHARED_MEM_W_CORE_19,0,0
POWER_SHARED_MEM_R_TAG_CORE_19,0,0
POWER_SHARED_MEM_W_TAG_CORE_19,0,0
POWER_BLOCK_STATES_R_CORE_20,0,0
POWER_BLOCK_STATES_W_CORE_20,0,0
POWER_FETCH_QUEUE_R_CORE_20,0,0
POWER_FETCH_QUEUE_W_CORE_20,0,0
POWER_INST_QUEUE_R_CORE_20,0,0
POWER_INST_QUEUE_W_CORE_20,0,0
POWER_BR_PRED_R_CORE_20,0,0
POWER_BR_PRED_W_CORE_20,0,0
POWER_RAS_R_CORE_20,0,0
POWER_RAS_W_CORE_20,0,0
POWER_ICACHE_R_CORE_20,0,0
POWER_ICACHE_W_CORE_20,0,0
POWER_ICACHE_R_TAG_CORE_20,0,0
POWER_ICACHE_MISS_BUF_R_CORE_20,0,0
POWER_ICACHE_MISS_BUF_W_CORE_20,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_20,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_20,0,0
POWER_ICACHE_TOT_ACC_CORE_20,0,0
POWER_ICACHE_CONF_CORE_20,0,0
POWER_INST_DECODER_R_CORE_20,0,0
POWER_INST_DECODER_W_CORE_20,0,0
POWER_MICRO_OP_SEQ_R_CORE_20,0,0
POWER_MICRO_OP_SEQ_W_CORE_20,0,0
POWER_OPERAND_DECODER_R_CORE_20,0,0
POWER_OPERAND_DECODER_W_CORE_20,0,0
POWER_UOP_QUEUE_R_CORE_20,0,0
POWER_UOP_QUEUE_W_CORE_20,0,0
POWER_REG_RENAMING_TABLE_R_CORE_20,0,0
POWER_REG_RENAMING_TABLE_W_CORE_20,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_20,0,0
POWER_FREELIST_R_CORE_20,0,0
POWER_FREELIST_W_CORE_20,0,0
POWER_RESERVATION_STATION_R_CORE_20,0,0
POWER_RESERVATION_STATION_W_CORE_20,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_20,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_20,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_20,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_20,0,0
POWER_PAYLOAD_RAM_R_CORE_20,0,0
POWER_PAYLOAD_RAM_W_CORE_20,0,0
POWER_EX_ALU_R_CORE_20,0,0
POWER_EX_FPU_R_CORE_20,0,0
POWER_EX_MUL_R_CORE_20,0,0
POWER_EX_SFU_R_CORE_20,0,0
POWER_REORDER_BUF_R_CORE_20,0,0
POWER_REORDER_BUF_W_CORE_20,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_20,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_20,0,0
POWER_FP_RENAME_R_CORE_20,0,0
POWER_FP_RENAME_W_CORE_20,0,0
POWER_LOAD_QUEUE_R_CORE_20,0,0
POWER_LOAD_QUEUE_W_CORE_20,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_20,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_20,0,0
POWER_STORE_QUEUE_R_CORE_20,0,0
POWER_STORE_QUEUE_W_CORE_20,0,0
POWER_STORE_QUEUE_R_TAG_CORE_20,0,0
POWER_STORE_QUEUE_W_TAG_CORE_20,0,0
POWER_DATA_TLB_R_CORE_20,0,0
POWER_DATA_TLB_W_CORE_20,0,0
POWER_DATA_TLB_R_TAG_CORE_20,0,0
POWER_DATA_TLB_W_TAG_CORE_20,0,0
POWER_INT_REGFILE_R_CORE_20,0,0
POWER_INT_REGFILE_W_CORE_20,0,0
POWER_FP_REGFILE_R_CORE_20,0,0
POWER_FP_REGFILE_W_CORE_20,0,0
POWER_GP_REGISTER_R_CORE_20,0,0
POWER_GP_REGISTER_W_CORE_20,0,0
POWER_FP_REGISTER_R_CORE_20,0,0
POWER_FP_REGISTER_W_CORE_20,0,0
POWER_SEGMENT_REGISTER_R_CORE_20,0,0
POWER_SEGMENT_REGISTER_W_CORE_20,0,0
POWER_CONTROL_REGISTER_R_CORE_20,0,0
POWER_CONTROL_REGISTER_W_CORE_20,0,0
POWER_FLAG_REGISTER_R_CORE_20,0,0
POWER_FLAG_REGISTER_W_CORE_20,0,0
POWER_EXEC_BYPASS_CORE_20,0,0
POWER_LOAD_BYPASS_CORE_20,0,0
POWER_PIPELINE_CORE_20,0,0
POWER_DCACHE_MISS_BUF_R_CORE_20,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_20,0,0
POWER_DCACHE_MISS_BUF_W_CORE_20,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_20,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_20,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_20,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_20,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_20,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_20,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_20,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_20,0,0
POWER_DCACHE_WB_BUF_R_CORE_20,0,0
POWER_L2CACHE_WB_BUF_R_CORE_20,0,0
POWER_DCACHE_WB_BUF_W_CORE_20,0,0
POWER_L2CACHE_WB_BUF_W_CORE_20,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_20,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_20,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_20,0,0
POWER_DCACHE_R_CORE_20,0,0
POWER_L2CACHE_R_CORE_20,0,0
POWER_DCACHE_W_CORE_20,0,0
POWER_L2CACHE_W_CORE_20,0,0
POWER_DCACHE_R_TAG_CORE_20,0,0
POWER_L2CACHE_R_TAG_CORE_20,0,0
POWER_CONST_CACHE_R_CORE_20,0,0
POWER_CONST_CACHE_W_CORE_20,0,0
POWER_CONST_CACHE_R_TAG_CORE_20,0,0
POWER_CONST_CACHE_W_TAG_CORE_20,0,0
POWER_TEXTURE_CACHE_R_CORE_20,0,0
POWER_TEXTURE_CACHE_W_CORE_20,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_20,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_20,0,0
POWER_SHARED_MEM_R_CORE_20,0,0
POWER_SHARED_MEM_W_CORE_20,0,0
POWER_SHARED_MEM_R_TAG_CORE_20,0,0
POWER_SHARED_MEM_W_TAG_CORE_20,0,0
POWER_BLOCK_STATES_R_CORE_21,0,0
POWER_BLOCK_STATES_W_CORE_21,0,0
POWER_FETCH_QUEUE_R_CORE_21,0,0
POWER_FETCH_QUEUE_W_CORE_21,0,0
POWER_INST_QUEUE_R_CORE_21,0,0
POWER_INST_QUEUE_W_CORE_21,0,0
POWER_BR_PRED_R_CORE_21,0,0
POWER_BR_PRED_W_CORE_21,0,0
POWER_RAS_R_CORE_21,0,0
POWER_RAS_W_CORE_21,0,0
POWER_ICACHE_R_CORE_21,0,0
POWER_ICACHE_W_CORE_21,0,0
POWER_ICACHE_R_TAG_CORE_21,0,0
POWER_ICACHE_MISS_BUF_R_CORE_21,0,0
POWER_ICACHE_MISS_BUF_W_CORE_21,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_21,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_21,0,0
POWER_ICACHE_TOT_ACC_CORE_21,0,0
POWER_ICACHE_CONF_CORE_21,0,0
POWER_INST_DECODER_R_CORE_21,0,0
POWER_INST_DECODER_W_CORE_21,0,0
POWER_MICRO_OP_SEQ_R_CORE_21,0,0
POWER_MICRO_OP_SEQ_W_CORE_21,0,0
POWER_OPERAND_DECODER_R_CORE_21,0,0
POWER_OPERAND_DECODER_W_CORE_21,0,0
POWER_UOP_QUEUE_R_CORE_21,0,0
POWER_UOP_QUEUE_W_CORE_21,0,0
POWER_REG_RENAMING_TABLE_R_CORE_21,0,0
POWER_REG_RENAMING_TABLE_W_CORE_21,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_21,0,0
POWER_FREELIST_R_CORE_21,0,0
POWER_FREELIST_W_CORE_21,0,0
POWER_RESERVATION_STATION_R_CORE_21,0,0
POWER_RESERVATION_STATION_W_CORE_21,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_21,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_21,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_21,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_21,0,0
POWER_PAYLOAD_RAM_R_CORE_21,0,0
POWER_PAYLOAD_RAM_W_CORE_21,0,0
POWER_EX_ALU_R_CORE_21,0,0
POWER_EX_FPU_R_CORE_21,0,0
POWER_EX_MUL_R_CORE_21,0,0
POWER_EX_SFU_R_CORE_21,0,0
POWER_REORDER_BUF_R_CORE_21,0,0
POWER_REORDER_BUF_W_CORE_21,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_21,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_21,0,0
POWER_FP_RENAME_R_CORE_21,0,0
POWER_FP_RENAME_W_CORE_21,0,0
POWER_LOAD_QUEUE_R_CORE_21,0,0
POWER_LOAD_QUEUE_W_CORE_21,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_21,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_21,0,0
POWER_STORE_QUEUE_R_CORE_21,0,0
POWER_STORE_QUEUE_W_CORE_21,0,0
POWER_STORE_QUEUE_R_TAG_CORE_21,0,0
POWER_STORE_QUEUE_W_TAG_CORE_21,0,0
POWER_DATA_TLB_R_CORE_21,0,0
POWER_DATA_TLB_W_CORE_21,0,0
POWER_DATA_TLB_R_TAG_CORE_21,0,0
POWER_DATA_TLB_W_TAG_CORE_21,0,0
POWER_INT_REGFILE_R_CORE_21,0,0
POWER_INT_REGFILE_W_CORE_21,0,0
POWER_FP_REGFILE_R_CORE_21,0,0
POWER_FP_REGFILE_W_CORE_21,0,0
POWER_GP_REGISTER_R_CORE_21,0,0
POWER_GP_REGISTER_W_CORE_21,0,0
POWER_FP_REGISTER_R_CORE_21,0,0
POWER_FP_REGISTER_W_CORE_21,0,0
POWER_SEGMENT_REGISTER_R_CORE_21,0,0
POWER_SEGMENT_REGISTER_W_CORE_21,0,0
POWER_CONTROL_REGISTER_R_CORE_21,0,0
POWER_CONTROL_REGISTER_W_CORE_21,0,0
POWER_FLAG_REGISTER_R_CORE_21,0,0
POWER_FLAG_REGISTER_W_CORE_21,0,0
POWER_EXEC_BYPASS_CORE_21,0,0
POWER_LOAD_BYPASS_CORE_21,0,0
POWER_PIPELINE_CORE_21,0,0
POWER_DCACHE_MISS_BUF_R_CORE_21,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_21,0,0
POWER_DCACHE_MISS_BUF_W_CORE_21,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_21,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_21,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_21,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_21,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_21,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_21,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_21,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_21,0,0
POWER_DCACHE_WB_BUF_R_CORE_21,0,0
POWER_L2CACHE_WB_BUF_R_CORE_21,0,0
POWER_DCACHE_WB_BUF_W_CORE_21,0,0
POWER_L2CACHE_WB_BUF_W_CORE_21,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_21,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_21,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_21,0,0
POWER_DCACHE_R_CORE_21,0,0
POWER_L2CACHE_R_CORE_21,0,0
POWER_DCACHE_W_CORE_21,0,0
POWER_L2CACHE_W_CORE_21,0,0
POWER_DCACHE_R_TAG_CORE_21,0,0
POWER_L2CACHE_R_TAG_CORE_21,0,0
POWER_CONST_CACHE_R_CORE_21,0,0
POWER_CONST_CACHE_W_CORE_21,0,0
POWER_CONST_CACHE_R_TAG_CORE_21,0,0
POWER_CONST_CACHE_W_TAG_CORE_21,0,0
POWER_TEXTURE_CACHE_R_CORE_21,0,0
POWER_TEXTURE_CACHE_W_CORE_21,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_21,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_21,0,0
POWER_SHARED_MEM_R_CORE_21,0,0
POWER_SHARED_MEM_W_CORE_21,0,0
POWER_SHARED_MEM_R_TAG_CORE_21,0,0
POWER_SHARED_MEM_W_TAG_CORE_21,0,0
POWER_BLOCK_STATES_R_CORE_22,0,0
POWER_BLOCK_STATES_W_CORE_22,0,0
POWER_FETCH_QUEUE_R_CORE_22,0,0
POWER_FETCH_QUEUE_W_CORE_22,0,0
POWER_INST_QUEUE_R_CORE_22,0,0
POWER_INST_QUEUE_W_CORE_22,0,0
POWER_BR_PRED_R_CORE_22,0,0
POWER_BR_PRED_W_CORE_22,0,0
POWER_RAS_R_CORE_22,0,0
POWER_RAS_W_CORE_22,0,0
POWER_ICACHE_R_CORE_22,0,0
POWER_ICACHE_W_CORE_22,0,0
POWER_ICACHE_R_TAG_CORE_22,0,0
POWER_ICACHE_MISS_BUF_R_CORE_22,0,0
POWER_ICACHE_MISS_BUF_W_CORE_22,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_22,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_22,0,0
POWER_ICACHE_TOT_ACC_CORE_22,0,0
POWER_ICACHE_CONF_CORE_22,0,0
POWER_INST_DECODER_R_CORE_22,0,0
POWER_INST_DECODER_W_CORE_22,0,0
POWER_MICRO_OP_SEQ_R_CORE_22,0,0
POWER_MICRO_OP_SEQ_W_CORE_22,0,0
POWER_OPERAND_DECODER_R_CORE_22,0,0
POWER_OPERAND_DECODER_W_CORE_22,0,0
POWER_UOP_QUEUE_R_CORE_22,0,0
POWER_UOP_QUEUE_W_CORE_22,0,0
POWER_REG_RENAMING_TABLE_R_CORE_22,0,0
POWER_REG_RENAMING_TABLE_W_CORE_22,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_22,0,0
POWER_FREELIST_R_CORE_22,0,0
POWER_FREELIST_W_CORE_22,0,0
POWER_RESERVATION_STATION_R_CORE_22,0,0
POWER_RESERVATION_STATION_W_CORE_22,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_22,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_22,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_22,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_22,0,0
POWER_PAYLOAD_RAM_R_CORE_22,0,0
POWER_PAYLOAD_RAM_W_CORE_22,0,0
POWER_EX_ALU_R_CORE_22,0,0
POWER_EX_FPU_R_CORE_22,0,0
POWER_EX_MUL_R_CORE_22,0,0
POWER_EX_SFU_R_CORE_22,0,0
POWER_REORDER_BUF_R_CORE_22,0,0
POWER_REORDER_BUF_W_CORE_22,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_22,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_22,0,0
POWER_FP_RENAME_R_CORE_22,0,0
POWER_FP_RENAME_W_CORE_22,0,0
POWER_LOAD_QUEUE_R_CORE_22,0,0
POWER_LOAD_QUEUE_W_CORE_22,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_22,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_22,0,0
POWER_STORE_QUEUE_R_CORE_22,0,0
POWER_STORE_QUEUE_W_CORE_22,0,0
POWER_STORE_QUEUE_R_TAG_CORE_22,0,0
POWER_STORE_QUEUE_W_TAG_CORE_22,0,0
POWER_DATA_TLB_R_CORE_22,0,0
POWER_DATA_TLB_W_CORE_22,0,0
POWER_DATA_TLB_R_TAG_CORE_22,0,0
POWER_DATA_TLB_W_TAG_CORE_22,0,0
POWER_INT_REGFILE_R_CORE_22,0,0
POWER_INT_REGFILE_W_CORE_22,0,0
POWER_FP_REGFILE_R_CORE_22,0,0
POWER_FP_REGFILE_W_CORE_22,0,0
POWER_GP_REGISTER_R_CORE_22,0,0
POWER_GP_REGISTER_W_CORE_22,0,0
POWER_FP_REGISTER_R_CORE_22,0,0
POWER_FP_REGISTER_W_CORE_22,0,0
POWER_SEGMENT_REGISTER_R_CORE_22,0,0
POWER_SEGMENT_REGISTER_W_CORE_22,0,0
POWER_CONTROL_REGISTER_R_CORE_22,0,0
POWER_CONTROL_REGISTER_W_CORE_22,0,0
POWER_FLAG_REGISTER_R_CORE_22,0,0
POWER_FLAG_REGISTER_W_CORE_22,0,0
POWER_EXEC_BYPASS_CORE_22,0,0
POWER_LOAD_BYPASS_CORE_22,0,0
POWER_PIPELINE_CORE_22,0,0
POWER_DCACHE_MISS_BUF_R_CORE_22,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_22,0,0
POWER_DCACHE_MISS_BUF_W_CORE_22,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_22,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_22,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_22,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_22,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_22,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_22,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_22,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_22,0,0
POWER_DCACHE_WB_BUF_R_CORE_22,0,0
POWER_L2CACHE_WB_BUF_R_CORE_22,0,0
POWER_DCACHE_WB_BUF_W_CORE_22,0,0
POWER_L2CACHE_WB_BUF_W_CORE_22,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_22,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_22,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_22,0,0
POWER_DCACHE_R_CORE_22,0,0
POWER_L2CACHE_R_CORE_22,0,0
POWER_DCACHE_W_CORE_22,0,0
POWER_L2CACHE_W_CORE_22,0,0
POWER_DCACHE_R_TAG_CORE_22,0,0
POWER_L2CACHE_R_TAG_CORE_22,0,0
POWER_CONST_CACHE_R_CORE_22,0,0
POWER_CONST_CACHE_W_CORE_22,0,0
POWER_CONST_CACHE_R_TAG_CORE_22,0,0
POWER_CONST_CACHE_W_TAG_CORE_22,0,0
POWER_TEXTURE_CACHE_R_CORE_22,0,0
POWER_TEXTURE_CACHE_W_CORE_22,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_22,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_22,0,0
POWER_SHARED_MEM_R_CORE_22,0,0
POWER_SHARED_MEM_W_CORE_22,0,0
POWER_SHARED_MEM_R_TAG_CORE_22,0,0
POWER_SHARED_MEM_W_TAG_CORE_22,0,0
POWER_BLOCK_STATES_R_CORE_23,0,0
POWER_BLOCK_STATES_W_CORE_23,0,0
POWER_FETCH_QUEUE_R_CORE_23,0,0
POWER_FETCH_QUEUE_W_CORE_23,0,0
POWER_INST_QUEUE_R_CORE_23,0,0
POWER_INST_QUEUE_W_CORE_23,0,0
POWER_BR_PRED_R_CORE_23,0,0
POWER_BR_PRED_W_CORE_23,0,0
POWER_RAS_R_CORE_23,0,0
POWER_RAS_W_CORE_23,0,0
POWER_ICACHE_R_CORE_23,0,0
POWER_ICACHE_W_CORE_23,0,0
POWER_ICACHE_R_TAG_CORE_23,0,0
POWER_ICACHE_MISS_BUF_R_CORE_23,0,0
POWER_ICACHE_MISS_BUF_W_CORE_23,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_23,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_23,0,0
POWER_ICACHE_TOT_ACC_CORE_23,0,0
POWER_ICACHE_CONF_CORE_23,0,0
POWER_INST_DECODER_R_CORE_23,0,0
POWER_INST_DECODER_W_CORE_23,0,0
POWER_MICRO_OP_SEQ_R_CORE_23,0,0
POWER_MICRO_OP_SEQ_W_CORE_23,0,0
POWER_OPERAND_DECODER_R_CORE_23,0,0
POWER_OPERAND_DECODER_W_CORE_23,0,0
POWER_UOP_QUEUE_R_CORE_23,0,0
POWER_UOP_QUEUE_W_CORE_23,0,0
POWER_REG_RENAMING_TABLE_R_CORE_23,0,0
POWER_REG_RENAMING_TABLE_W_CORE_23,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_23,0,0
POWER_FREELIST_R_CORE_23,0,0
POWER_FREELIST_W_CORE_23,0,0
POWER_RESERVATION_STATION_R_CORE_23,0,0
POWER_RESERVATION_STATION_W_CORE_23,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_23,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_23,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_23,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_23,0,0
POWER_PAYLOAD_RAM_R_CORE_23,0,0
POWER_PAYLOAD_RAM_W_CORE_23,0,0
POWER_EX_ALU_R_CORE_23,0,0
POWER_EX_FPU_R_CORE_23,0,0
POWER_EX_MUL_R_CORE_23,0,0
POWER_EX_SFU_R_CORE_23,0,0
POWER_REORDER_BUF_R_CORE_23,0,0
POWER_REORDER_BUF_W_CORE_23,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_23,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_23,0,0
POWER_FP_RENAME_R_CORE_23,0,0
POWER_FP_RENAME_W_CORE_23,0,0
POWER_LOAD_QUEUE_R_CORE_23,0,0
POWER_LOAD_QUEUE_W_CORE_23,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_23,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_23,0,0
POWER_STORE_QUEUE_R_CORE_23,0,0
POWER_STORE_QUEUE_W_CORE_23,0,0
POWER_STORE_QUEUE_R_TAG_CORE_23,0,0
POWER_STORE_QUEUE_W_TAG_CORE_23,0,0
POWER_DATA_TLB_R_CORE_23,0,0
POWER_DATA_TLB_W_CORE_23,0,0
POWER_DATA_TLB_R_TAG_CORE_23,0,0
POWER_DATA_TLB_W_TAG_CORE_23,0,0
POWER_INT_REGFILE_R_CORE_23,0,0
POWER_INT_REGFILE_W_CORE_23,0,0
POWER_FP_REGFILE_R_CORE_23,0,0
POWER_FP_REGFILE_W_CORE_23,0,0
POWER_GP_REGISTER_R_CORE_23,0,0
POWER_GP_REGISTER_W_CORE_23,0,0
POWER_FP_REGISTER_R_CORE_23,0,0
POWER_FP_REGISTER_W_CORE_23,0,0
POWER_SEGMENT_REGISTER_R_CORE_23,0,0
POWER_SEGMENT_REGISTER_W_CORE_23,0,0
POWER_CONTROL_REGISTER_R_CORE_23,0,0
POWER_CONTROL_REGISTER_W_CORE_23,0,0
POWER_FLAG_REGISTER_R_CORE_23,0,0
POWER_FLAG_REGISTER_W_CORE_23,0,0
POWER_EXEC_BYPASS_CORE_23,0,0
POWER_LOAD_BYPASS_CORE_23,0,0
POWER_PIPELINE_CORE_23,0,0
POWER_DCACHE_MISS_BUF_R_CORE_23,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_23,0,0
POWER_DCACHE_MISS_BUF_W_CORE_23,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_23,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_23,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_23,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_23,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_23,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_23,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_23,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_23,0,0
POWER_DCACHE_WB_BUF_R_CORE_23,0,0
POWER_L2CACHE_WB_BUF_R_CORE_23,0,0
POWER_DCACHE_WB_BUF_W_CORE_23,0,0
POWER_L2CACHE_WB_BUF_W_CORE_23,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_23,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_23,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_23,0,0
POWER_DCACHE_R_CORE_23,0,0
POWER_L2CACHE_R_CORE_23,0,0
POWER_DCACHE_W_CORE_23,0,0
POWER_L2CACHE_W_CORE_23,0,0
POWER_DCACHE_R_TAG_CORE_23,0,0
POWER_L2CACHE_R_TAG_CORE_23,0,0
POWER_CONST_CACHE_R_CORE_23,0,0
POWER_CONST_CACHE_W_CORE_23,0,0
POWER_CONST_CACHE_R_TAG_CORE_23,0,0
POWER_CONST_CACHE_W_TAG_CORE_23,0,0
POWER_TEXTURE_CACHE_R_CORE_23,0,0
POWER_TEXTURE_CACHE_W_CORE_23,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_23,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_23,0,0
POWER_SHARED_MEM_R_CORE_23,0,0
POWER_SHARED_MEM_W_CORE_23,0,0
POWER_SHARED_MEM_R_TAG_CORE_23,0,0
POWER_SHARED_MEM_W_TAG_CORE_23,0,0
POWER_BLOCK_STATES_R_CORE_24,0,0
POWER_BLOCK_STATES_W_CORE_24,0,0
POWER_FETCH_QUEUE_R_CORE_24,0,0
POWER_FETCH_QUEUE_W_CORE_24,0,0
POWER_INST_QUEUE_R_CORE_24,0,0
POWER_INST_QUEUE_W_CORE_24,0,0
POWER_BR_PRED_R_CORE_24,0,0
POWER_BR_PRED_W_CORE_24,0,0
POWER_RAS_R_CORE_24,0,0
POWER_RAS_W_CORE_24,0,0
POWER_ICACHE_R_CORE_24,0,0
POWER_ICACHE_W_CORE_24,0,0
POWER_ICACHE_R_TAG_CORE_24,0,0
POWER_ICACHE_MISS_BUF_R_CORE_24,0,0
POWER_ICACHE_MISS_BUF_W_CORE_24,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_24,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_24,0,0
POWER_ICACHE_TOT_ACC_CORE_24,0,0
POWER_ICACHE_CONF_CORE_24,0,0
POWER_INST_DECODER_R_CORE_24,0,0
POWER_INST_DECODER_W_CORE_24,0,0
POWER_MICRO_OP_SEQ_R_CORE_24,0,0
POWER_MICRO_OP_SEQ_W_CORE_24,0,0
POWER_OPERAND_DECODER_R_CORE_24,0,0
POWER_OPERAND_DECODER_W_CORE_24,0,0
POWER_UOP_QUEUE_R_CORE_24,0,0
POWER_UOP_QUEUE_W_CORE_24,0,0
POWER_REG_RENAMING_TABLE_R_CORE_24,0,0
POWER_REG_RENAMING_TABLE_W_CORE_24,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_24,0,0
POWER_FREELIST_R_CORE_24,0,0
POWER_FREELIST_W_CORE_24,0,0
POWER_RESERVATION_STATION_R_CORE_24,0,0
POWER_RESERVATION_STATION_W_CORE_24,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_24,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_24,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_24,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_24,0,0
POWER_PAYLOAD_RAM_R_CORE_24,0,0
POWER_PAYLOAD_RAM_W_CORE_24,0,0
POWER_EX_ALU_R_CORE_24,0,0
POWER_EX_FPU_R_CORE_24,0,0
POWER_EX_MUL_R_CORE_24,0,0
POWER_EX_SFU_R_CORE_24,0,0
POWER_REORDER_BUF_R_CORE_24,0,0
POWER_REORDER_BUF_W_CORE_24,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_24,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_24,0,0
POWER_FP_RENAME_R_CORE_24,0,0
POWER_FP_RENAME_W_CORE_24,0,0
POWER_LOAD_QUEUE_R_CORE_24,0,0
POWER_LOAD_QUEUE_W_CORE_24,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_24,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_24,0,0
POWER_STORE_QUEUE_R_CORE_24,0,0
POWER_STORE_QUEUE_W_CORE_24,0,0
POWER_STORE_QUEUE_R_TAG_CORE_24,0,0
POWER_STORE_QUEUE_W_TAG_CORE_24,0,0
POWER_DATA_TLB_R_CORE_24,0,0
POWER_DATA_TLB_W_CORE_24,0,0
POWER_DATA_TLB_R_TAG_CORE_24,0,0
POWER_DATA_TLB_W_TAG_CORE_24,0,0
POWER_INT_REGFILE_R_CORE_24,0,0
POWER_INT_REGFILE_W_CORE_24,0,0
POWER_FP_REGFILE_R_CORE_24,0,0
POWER_FP_REGFILE_W_CORE_24,0,0
POWER_GP_REGISTER_R_CORE_24,0,0
POWER_GP_REGISTER_W_CORE_24,0,0
POWER_FP_REGISTER_R_CORE_24,0,0
POWER_FP_REGISTER_W_CORE_24,0,0
POWER_SEGMENT_REGISTER_R_CORE_24,0,0
POWER_SEGMENT_REGISTER_W_CORE_24,0,0
POWER_CONTROL_REGISTER_R_CORE_24,0,0
POWER_CONTROL_REGISTER_W_CORE_24,0,0
POWER_FLAG_REGISTER_R_CORE_24,0,0
POWER_FLAG_REGISTER_W_CORE_24,0,0
POWER_EXEC_BYPASS_CORE_24,0,0
POWER_LOAD_BYPASS_CORE_24,0,0
POWER_PIPELINE_CORE_24,0,0
POWER_DCACHE_MISS_BUF_R_CORE_24,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_24,0,0
POWER_DCACHE_MISS_BUF_W_CORE_24,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_24,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_24,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_24,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_24,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_24,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_24,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_24,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_24,0,0
POWER_DCACHE_WB_BUF_R_CORE_24,0,0
POWER_L2CACHE_WB_BUF_R_CORE_24,0,0
POWER_DCACHE_WB_BUF_W_CORE_24,0,0
POWER_L2CACHE_WB_BUF_W_CORE_24,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_24,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_24,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_24,0,0
POWER_DCACHE_R_CORE_24,0,0
POWER_L2CACHE_R_CORE_24,0,0
POWER_DCACHE_W_CORE_24,0,0
POWER_L2CACHE_W_CORE_24,0,0
POWER_DCACHE_R_TAG_CORE_24,0,0
POWER_L2CACHE_R_TAG_CORE_24,0,0
POWER_CONST_CACHE_R_CORE_24,0,0
POWER_CONST_CACHE_W_CORE_24,0,0
POWER_CONST_CACHE_R_TAG_CORE_24,0,0
POWER_CONST_CACHE_W_TAG_CORE_24,0,0
POWER_TEXTURE_CACHE_R_CORE_24,0,0
POWER_TEXTURE_CACHE_W_CORE_24,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_24,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_24,0,0
POWER_SHARED_MEM_R_CORE_24,0,0
POWER_SHARED_MEM_W_CORE_24,0,0
POWER_SHARED_MEM_R_TAG_CORE_24,0,0
POWER_SHARED_MEM_W_TAG_CORE_24,0,0
POWER_BLOCK_STATES_R_CORE_25,0,0
POWER_BLOCK_STATES_W_CORE_25,0,0
POWER_FETCH_QUEUE_R_CORE_25,0,0
POWER_FETCH_QUEUE_W_CORE_25,0,0
POWER_INST_QUEUE_R_CORE_25,0,0
POWER_INST_QUEUE_W_CORE_25,0,0
POWER_BR_PRED_R_CORE_25,0,0
POWER_BR_PRED_W_CORE_25,0,0
POWER_RAS_R_CORE_25,0,0
POWER_RAS_W_CORE_25,0,0
POWER_ICACHE_R_CORE_25,0,0
POWER_ICACHE_W_CORE_25,0,0
POWER_ICACHE_R_TAG_CORE_25,0,0
POWER_ICACHE_MISS_BUF_R_CORE_25,0,0
POWER_ICACHE_MISS_BUF_W_CORE_25,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_25,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_25,0,0
POWER_ICACHE_TOT_ACC_CORE_25,0,0
POWER_ICACHE_CONF_CORE_25,0,0
POWER_INST_DECODER_R_CORE_25,0,0
POWER_INST_DECODER_W_CORE_25,0,0
POWER_MICRO_OP_SEQ_R_CORE_25,0,0
POWER_MICRO_OP_SEQ_W_CORE_25,0,0
POWER_OPERAND_DECODER_R_CORE_25,0,0
POWER_OPERAND_DECODER_W_CORE_25,0,0
POWER_UOP_QUEUE_R_CORE_25,0,0
POWER_UOP_QUEUE_W_CORE_25,0,0
POWER_REG_RENAMING_TABLE_R_CORE_25,0,0
POWER_REG_RENAMING_TABLE_W_CORE_25,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_25,0,0
POWER_FREELIST_R_CORE_25,0,0
POWER_FREELIST_W_CORE_25,0,0
POWER_RESERVATION_STATION_R_CORE_25,0,0
POWER_RESERVATION_STATION_W_CORE_25,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_25,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_25,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_25,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_25,0,0
POWER_PAYLOAD_RAM_R_CORE_25,0,0
POWER_PAYLOAD_RAM_W_CORE_25,0,0
POWER_EX_ALU_R_CORE_25,0,0
POWER_EX_FPU_R_CORE_25,0,0
POWER_EX_MUL_R_CORE_25,0,0
POWER_EX_SFU_R_CORE_25,0,0
POWER_REORDER_BUF_R_CORE_25,0,0
POWER_REORDER_BUF_W_CORE_25,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_25,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_25,0,0
POWER_FP_RENAME_R_CORE_25,0,0
POWER_FP_RENAME_W_CORE_25,0,0
POWER_LOAD_QUEUE_R_CORE_25,0,0
POWER_LOAD_QUEUE_W_CORE_25,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_25,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_25,0,0
POWER_STORE_QUEUE_R_CORE_25,0,0
POWER_STORE_QUEUE_W_CORE_25,0,0
POWER_STORE_QUEUE_R_TAG_CORE_25,0,0
POWER_STORE_QUEUE_W_TAG_CORE_25,0,0
POWER_DATA_TLB_R_CORE_25,0,0
POWER_DATA_TLB_W_CORE_25,0,0
POWER_DATA_TLB_R_TAG_CORE_25,0,0
POWER_DATA_TLB_W_TAG_CORE_25,0,0
POWER_INT_REGFILE_R_CORE_25,0,0
POWER_INT_REGFILE_W_CORE_25,0,0
POWER_FP_REGFILE_R_CORE_25,0,0
POWER_FP_REGFILE_W_CORE_25,0,0
POWER_GP_REGISTER_R_CORE_25,0,0
POWER_GP_REGISTER_W_CORE_25,0,0
POWER_FP_REGISTER_R_CORE_25,0,0
POWER_FP_REGISTER_W_CORE_25,0,0
POWER_SEGMENT_REGISTER_R_CORE_25,0,0
POWER_SEGMENT_REGISTER_W_CORE_25,0,0
POWER_CONTROL_REGISTER_R_CORE_25,0,0
POWER_CONTROL_REGISTER_W_CORE_25,0,0
POWER_FLAG_REGISTER_R_CORE_25,0,0
POWER_FLAG_REGISTER_W_CORE_25,0,0
POWER_EXEC_BYPASS_CORE_25,0,0
POWER_LOAD_BYPASS_CORE_25,0,0
POWER_PIPELINE_CORE_25,0,0
POWER_DCACHE_MISS_BUF_R_CORE_25,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_25,0,0
POWER_DCACHE_MISS_BUF_W_CORE_25,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_25,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_25,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_25,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_25,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_25,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_25,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_25,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_25,0,0
POWER_DCACHE_WB_BUF_R_CORE_25,0,0
POWER_L2CACHE_WB_BUF_R_CORE_25,0,0
POWER_DCACHE_WB_BUF_W_CORE_25,0,0
POWER_L2CACHE_WB_BUF_W_CORE_25,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_25,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_25,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_25,0,0
POWER_DCACHE_R_CORE_25,0,0
POWER_L2CACHE_R_CORE_25,0,0
POWER_DCACHE_W_CORE_25,0,0
POWER_L2CACHE_W_CORE_25,0,0
POWER_DCACHE_R_TAG_CORE_25,0,0
POWER_L2CACHE_R_TAG_CORE_25,0,0
POWER_CONST_CACHE_R_CORE_25,0,0
POWER_CONST_CACHE_W_CORE_25,0,0
POWER_CONST_CACHE_R_TAG_CORE_25,0,0
POWER_CONST_CACHE_W_TAG_CORE_25,0,0
POWER_TEXTURE_CACHE_R_CORE_25,0,0
POWER_TEXTURE_CACHE_W_CORE_25,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_25,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_25,0,0
POWER_SHARED_MEM_R_CORE_25,0,0
POWER_SHARED_MEM_W_CORE_25,0,0
POWER_SHARED_MEM_R_TAG_CORE_25,0,0
POWER_SHARED_MEM_W_TAG_CORE_25,0,0
POWER_BLOCK_STATES_R_CORE_26,0,0
POWER_BLOCK_STATES_W_CORE_26,0,0
POWER_FETCH_QUEUE_R_CORE_26,0,0
POWER_FETCH_QUEUE_W_CORE_26,0,0
POWER_INST_QUEUE_R_CORE_26,0,0
POWER_INST_QUEUE_W_CORE_26,0,0
POWER_BR_PRED_R_CORE_26,0,0
POWER_BR_PRED_W_CORE_26,0,0
POWER_RAS_R_CORE_26,0,0
POWER_RAS_W_CORE_26,0,0
POWER_ICACHE_R_CORE_26,0,0
POWER_ICACHE_W_CORE_26,0,0
POWER_ICACHE_R_TAG_CORE_26,0,0
POWER_ICACHE_MISS_BUF_R_CORE_26,0,0
POWER_ICACHE_MISS_BUF_W_CORE_26,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_26,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_26,0,0
POWER_ICACHE_TOT_ACC_CORE_26,0,0
POWER_ICACHE_CONF_CORE_26,0,0
POWER_INST_DECODER_R_CORE_26,0,0
POWER_INST_DECODER_W_CORE_26,0,0
POWER_MICRO_OP_SEQ_R_CORE_26,0,0
POWER_MICRO_OP_SEQ_W_CORE_26,0,0
POWER_OPERAND_DECODER_R_CORE_26,0,0
POWER_OPERAND_DECODER_W_CORE_26,0,0
POWER_UOP_QUEUE_R_CORE_26,0,0
POWER_UOP_QUEUE_W_CORE_26,0,0
POWER_REG_RENAMING_TABLE_R_CORE_26,0,0
POWER_REG_RENAMING_TABLE_W_CORE_26,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_26,0,0
POWER_FREELIST_R_CORE_26,0,0
POWER_FREELIST_W_CORE_26,0,0
POWER_RESERVATION_STATION_R_CORE_26,0,0
POWER_RESERVATION_STATION_W_CORE_26,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_26,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_26,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_26,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_26,0,0
POWER_PAYLOAD_RAM_R_CORE_26,0,0
POWER_PAYLOAD_RAM_W_CORE_26,0,0
POWER_EX_ALU_R_CORE_26,0,0
POWER_EX_FPU_R_CORE_26,0,0
POWER_EX_MUL_R_CORE_26,0,0
POWER_EX_SFU_R_CORE_26,0,0
POWER_REORDER_BUF_R_CORE_26,0,0
POWER_REORDER_BUF_W_CORE_26,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_26,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_26,0,0
POWER_FP_RENAME_R_CORE_26,0,0
POWER_FP_RENAME_W_CORE_26,0,0
POWER_LOAD_QUEUE_R_CORE_26,0,0
POWER_LOAD_QUEUE_W_CORE_26,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_26,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_26,0,0
POWER_STORE_QUEUE_R_CORE_26,0,0
POWER_STORE_QUEUE_W_CORE_26,0,0
POWER_STORE_QUEUE_R_TAG_CORE_26,0,0
POWER_STORE_QUEUE_W_TAG_CORE_26,0,0
POWER_DATA_TLB_R_CORE_26,0,0
POWER_DATA_TLB_W_CORE_26,0,0
POWER_DATA_TLB_R_TAG_CORE_26,0,0
POWER_DATA_TLB_W_TAG_CORE_26,0,0
POWER_INT_REGFILE_R_CORE_26,0,0
POWER_INT_REGFILE_W_CORE_26,0,0
POWER_FP_REGFILE_R_CORE_26,0,0
POWER_FP_REGFILE_W_CORE_26,0,0
POWER_GP_REGISTER_R_CORE_26,0,0
POWER_GP_REGISTER_W_CORE_26,0,0
POWER_FP_REGISTER_R_CORE_26,0,0
POWER_FP_REGISTER_W_CORE_26,0,0
POWER_SEGMENT_REGISTER_R_CORE_26,0,0
POWER_SEGMENT_REGISTER_W_CORE_26,0,0
POWER_CONTROL_REGISTER_R_CORE_26,0,0
POWER_CONTROL_REGISTER_W_CORE_26,0,0
POWER_FLAG_REGISTER_R_CORE_26,0,0
POWER_FLAG_REGISTER_W_CORE_26,0,0
POWER_EXEC_BYPASS_CORE_26,0,0
POWER_LOAD_BYPASS_CORE_26,0,0
POWER_PIPELINE_CORE_26,0,0
POWER_DCACHE_MISS_BUF_R_CORE_26,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_26,0,0
POWER_DCACHE_MISS_BUF_W_CORE_26,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_26,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_26,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_26,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_26,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_26,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_26,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_26,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_26,0,0
POWER_DCACHE_WB_BUF_R_CORE_26,0,0
POWER_L2CACHE_WB_BUF_R_CORE_26,0,0
POWER_DCACHE_WB_BUF_W_CORE_26,0,0
POWER_L2CACHE_WB_BUF_W_CORE_26,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_26,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_26,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_26,0,0
POWER_DCACHE_R_CORE_26,0,0
POWER_L2CACHE_R_CORE_26,0,0
POWER_DCACHE_W_CORE_26,0,0
POWER_L2CACHE_W_CORE_26,0,0
POWER_DCACHE_R_TAG_CORE_26,0,0
POWER_L2CACHE_R_TAG_CORE_26,0,0
POWER_CONST_CACHE_R_CORE_26,0,0
POWER_CONST_CACHE_W_CORE_26,0,0
POWER_CONST_CACHE_R_TAG_CORE_26,0,0
POWER_CONST_CACHE_W_TAG_CORE_26,0,0
POWER_TEXTURE_CACHE_R_CORE_26,0,0
POWER_TEXTURE_CACHE_W_CORE_26,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_26,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_26,0,0
POWER_SHARED_MEM_R_CORE_26,0,0
POWER_SHARED_MEM_W_CORE_26,0,0
POWER_SHARED_MEM_R_TAG_CORE_26,0,0
POWER_SHARED_MEM_W_TAG_CORE_26,0,0
POWER_BLOCK_STATES_R_CORE_27,0,0
POWER_BLOCK_STATES_W_CORE_27,0,0
POWER_FETCH_QUEUE_R_CORE_27,0,0
POWER_FETCH_QUEUE_W_CORE_27,0,0
POWER_INST_QUEUE_R_CORE_27,0,0
POWER_INST_QUEUE_W_CORE_27,0,0
POWER_BR_PRED_R_CORE_27,0,0
POWER_BR_PRED_W_CORE_27,0,0
POWER_RAS_R_CORE_27,0,0
POWER_RAS_W_CORE_27,0,0
POWER_ICACHE_R_CORE_27,0,0
POWER_ICACHE_W_CORE_27,0,0
POWER_ICACHE_R_TAG_CORE_27,0,0
POWER_ICACHE_MISS_BUF_R_CORE_27,0,0
POWER_ICACHE_MISS_BUF_W_CORE_27,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_27,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_27,0,0
POWER_ICACHE_TOT_ACC_CORE_27,0,0
POWER_ICACHE_CONF_CORE_27,0,0
POWER_INST_DECODER_R_CORE_27,0,0
POWER_INST_DECODER_W_CORE_27,0,0
POWER_MICRO_OP_SEQ_R_CORE_27,0,0
POWER_MICRO_OP_SEQ_W_CORE_27,0,0
POWER_OPERAND_DECODER_R_CORE_27,0,0
POWER_OPERAND_DECODER_W_CORE_27,0,0
POWER_UOP_QUEUE_R_CORE_27,0,0
POWER_UOP_QUEUE_W_CORE_27,0,0
POWER_REG_RENAMING_TABLE_R_CORE_27,0,0
POWER_REG_RENAMING_TABLE_W_CORE_27,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_27,0,0
POWER_FREELIST_R_CORE_27,0,0
POWER_FREELIST_W_CORE_27,0,0
POWER_RESERVATION_STATION_R_CORE_27,0,0
POWER_RESERVATION_STATION_W_CORE_27,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_27,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_27,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_27,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_27,0,0
POWER_PAYLOAD_RAM_R_CORE_27,0,0
POWER_PAYLOAD_RAM_W_CORE_27,0,0
POWER_EX_ALU_R_CORE_27,0,0
POWER_EX_FPU_R_CORE_27,0,0
POWER_EX_MUL_R_CORE_27,0,0
POWER_EX_SFU_R_CORE_27,0,0
POWER_REORDER_BUF_R_CORE_27,0,0
POWER_REORDER_BUF_W_CORE_27,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_27,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_27,0,0
POWER_FP_RENAME_R_CORE_27,0,0
POWER_FP_RENAME_W_CORE_27,0,0
POWER_LOAD_QUEUE_R_CORE_27,0,0
POWER_LOAD_QUEUE_W_CORE_27,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_27,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_27,0,0
POWER_STORE_QUEUE_R_CORE_27,0,0
POWER_STORE_QUEUE_W_CORE_27,0,0
POWER_STORE_QUEUE_R_TAG_CORE_27,0,0
POWER_STORE_QUEUE_W_TAG_CORE_27,0,0
POWER_DATA_TLB_R_CORE_27,0,0
POWER_DATA_TLB_W_CORE_27,0,0
POWER_DATA_TLB_R_TAG_CORE_27,0,0
POWER_DATA_TLB_W_TAG_CORE_27,0,0
POWER_INT_REGFILE_R_CORE_27,0,0
POWER_INT_REGFILE_W_CORE_27,0,0
POWER_FP_REGFILE_R_CORE_27,0,0
POWER_FP_REGFILE_W_CORE_27,0,0
POWER_GP_REGISTER_R_CORE_27,0,0
POWER_GP_REGISTER_W_CORE_27,0,0
POWER_FP_REGISTER_R_CORE_27,0,0
POWER_FP_REGISTER_W_CORE_27,0,0
POWER_SEGMENT_REGISTER_R_CORE_27,0,0
POWER_SEGMENT_REGISTER_W_CORE_27,0,0
POWER_CONTROL_REGISTER_R_CORE_27,0,0
POWER_CONTROL_REGISTER_W_CORE_27,0,0
POWER_FLAG_REGISTER_R_CORE_27,0,0
POWER_FLAG_REGISTER_W_CORE_27,0,0
POWER_EXEC_BYPASS_CORE_27,0,0
POWER_LOAD_BYPASS_CORE_27,0,0
POWER_PIPELINE_CORE_27,0,0
POWER_DCACHE_MISS_BUF_R_CORE_27,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_27,0,0
POWER_DCACHE_MISS_BUF_W_CORE_27,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_27,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_27,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_27,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_27,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_27,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_27,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_27,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_27,0,0
POWER_DCACHE_WB_BUF_R_CORE_27,0,0
POWER_L2CACHE_WB_BUF_R_CORE_27,0,0
POWER_DCACHE_WB_BUF_W_CORE_27,0,0
POWER_L2CACHE_WB_BUF_W_CORE_27,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_27,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_27,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_27,0,0
POWER_DCACHE_R_CORE_27,0,0
POWER_L2CACHE_R_CORE_27,0,0
POWER_DCACHE_W_CORE_27,0,0
POWER_L2CACHE_W_CORE_27,0,0
POWER_DCACHE_R_TAG_CORE_27,0,0
POWER_L2CACHE_R_TAG_CORE_27,0,0
POWER_CONST_CACHE_R_CORE_27,0,0
POWER_CONST_CACHE_W_CORE_27,0,0
POWER_CONST_CACHE_R_TAG_CORE_27,0,0
POWER_CONST_CACHE_W_TAG_CORE_27,0,0
POWER_TEXTURE_CACHE_R_CORE_27,0,0
POWER_TEXTURE_CACHE_W_CORE_27,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_27,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_27,0,0
POWER_SHARED_MEM_R_CORE_27,0,0
POWER_SHARED_MEM_W_CORE_27,0,0
POWER_SHARED_MEM_R_TAG_CORE_27,0,0
POWER_SHARED_MEM_W_TAG_CORE_27,0,0
POWER_BLOCK_STATES_R_CORE_28,0,0
POWER_BLOCK_STATES_W_CORE_28,0,0
POWER_FETCH_QUEUE_R_CORE_28,0,0
POWER_FETCH_QUEUE_W_CORE_28,0,0
POWER_INST_QUEUE_R_CORE_28,0,0
POWER_INST_QUEUE_W_CORE_28,0,0
POWER_BR_PRED_R_CORE_28,0,0
POWER_BR_PRED_W_CORE_28,0,0
POWER_RAS_R_CORE_28,0,0
POWER_RAS_W_CORE_28,0,0
POWER_ICACHE_R_CORE_28,0,0
POWER_ICACHE_W_CORE_28,0,0
POWER_ICACHE_R_TAG_CORE_28,0,0
POWER_ICACHE_MISS_BUF_R_CORE_28,0,0
POWER_ICACHE_MISS_BUF_W_CORE_28,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_28,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_28,0,0
POWER_ICACHE_TOT_ACC_CORE_28,0,0
POWER_ICACHE_CONF_CORE_28,0,0
POWER_INST_DECODER_R_CORE_28,0,0
POWER_INST_DECODER_W_CORE_28,0,0
POWER_MICRO_OP_SEQ_R_CORE_28,0,0
POWER_MICRO_OP_SEQ_W_CORE_28,0,0
POWER_OPERAND_DECODER_R_CORE_28,0,0
POWER_OPERAND_DECODER_W_CORE_28,0,0
POWER_UOP_QUEUE_R_CORE_28,0,0
POWER_UOP_QUEUE_W_CORE_28,0,0
POWER_REG_RENAMING_TABLE_R_CORE_28,0,0
POWER_REG_RENAMING_TABLE_W_CORE_28,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_28,0,0
POWER_FREELIST_R_CORE_28,0,0
POWER_FREELIST_W_CORE_28,0,0
POWER_RESERVATION_STATION_R_CORE_28,0,0
POWER_RESERVATION_STATION_W_CORE_28,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_28,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_28,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_28,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_28,0,0
POWER_PAYLOAD_RAM_R_CORE_28,0,0
POWER_PAYLOAD_RAM_W_CORE_28,0,0
POWER_EX_ALU_R_CORE_28,0,0
POWER_EX_FPU_R_CORE_28,0,0
POWER_EX_MUL_R_CORE_28,0,0
POWER_EX_SFU_R_CORE_28,0,0
POWER_REORDER_BUF_R_CORE_28,0,0
POWER_REORDER_BUF_W_CORE_28,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_28,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_28,0,0
POWER_FP_RENAME_R_CORE_28,0,0
POWER_FP_RENAME_W_CORE_28,0,0
POWER_LOAD_QUEUE_R_CORE_28,0,0
POWER_LOAD_QUEUE_W_CORE_28,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_28,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_28,0,0
POWER_STORE_QUEUE_R_CORE_28,0,0
POWER_STORE_QUEUE_W_CORE_28,0,0
POWER_STORE_QUEUE_R_TAG_CORE_28,0,0
POWER_STORE_QUEUE_W_TAG_CORE_28,0,0
POWER_DATA_TLB_R_CORE_28,0,0
POWER_DATA_TLB_W_CORE_28,0,0
POWER_DATA_TLB_R_TAG_CORE_28,0,0
POWER_DATA_TLB_W_TAG_CORE_28,0,0
POWER_INT_REGFILE_R_CORE_28,0,0
POWER_INT_REGFILE_W_CORE_28,0,0
POWER_FP_REGFILE_R_CORE_28,0,0
POWER_FP_REGFILE_W_CORE_28,0,0
POWER_GP_REGISTER_R_CORE_28,0,0
POWER_GP_REGISTER_W_CORE_28,0,0
POWER_FP_REGISTER_R_CORE_28,0,0
POWER_FP_REGISTER_W_CORE_28,0,0
POWER_SEGMENT_REGISTER_R_CORE_28,0,0
POWER_SEGMENT_REGISTER_W_CORE_28,0,0
POWER_CONTROL_REGISTER_R_CORE_28,0,0
POWER_CONTROL_REGISTER_W_CORE_28,0,0
POWER_FLAG_REGISTER_R_CORE_28,0,0
POWER_FLAG_REGISTER_W_CORE_28,0,0
POWER_EXEC_BYPASS_CORE_28,0,0
POWER_LOAD_BYPASS_CORE_28,0,0
POWER_PIPELINE_CORE_28,0,0
POWER_DCACHE_MISS_BUF_R_CORE_28,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_28,0,0
POWER_DCACHE_MISS_BUF_W_CORE_28,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_28,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_28,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_28,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_28,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_28,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_28,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_28,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_28,0,0
POWER_DCACHE_WB_BUF_R_CORE_28,0,0
POWER_L2CACHE_WB_BUF_R_CORE_28,0,0
POWER_DCACHE_WB_BUF_W_CORE_28,0,0
POWER_L2CACHE_WB_BUF_W_CORE_28,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_28,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_28,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_28,0,0
POWER_DCACHE_R_CORE_28,0,0
POWER_L2CACHE_R_CORE_28,0,0
POWER_DCACHE_W_CORE_28,0,0
POWER_L2CACHE_W_CORE_28,0,0
POWER_DCACHE_R_TAG_CORE_28,0,0
POWER_L2CACHE_R_TAG_CORE_28,0,0
POWER_CONST_CACHE_R_CORE_28,0,0
POWER_CONST_CACHE_W_CORE_28,0,0
POWER_CONST_CACHE_R_TAG_CORE_28,0,0
POWER_CONST_CACHE_W_TAG_CORE_28,0,0
POWER_TEXTURE_CACHE_R_CORE_28,0,0
POWER_TEXTURE_CACHE_W_CORE_28,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_28,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_28,0,0
POWER_SHARED_MEM_R_CORE_28,0,0
POWER_SHARED_MEM_W_CORE_28,0,0
POWER_SHARED_MEM_R_TAG_CORE_28,0,0
POWER_SHARED_MEM_W_TAG_CORE_28,0,0
POWER_BLOCK_STATES_R_CORE_29,0,0
POWER_BLOCK_STATES_W_CORE_29,0,0
POWER_FETCH_QUEUE_R_CORE_29,0,0
POWER_FETCH_QUEUE_W_CORE_29,0,0
POWER_INST_QUEUE_R_CORE_29,0,0
POWER_INST_QUEUE_W_CORE_29,0,0
POWER_BR_PRED_R_CORE_29,0,0
POWER_BR_PRED_W_CORE_29,0,0
POWER_RAS_R_CORE_29,0,0
POWER_RAS_W_CORE_29,0,0
POWER_ICACHE_R_CORE_29,0,0
POWER_ICACHE_W_CORE_29,0,0
POWER_ICACHE_R_TAG_CORE_29,0,0
POWER_ICACHE_MISS_BUF_R_CORE_29,0,0
POWER_ICACHE_MISS_BUF_W_CORE_29,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_29,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_29,0,0
POWER_ICACHE_TOT_ACC_CORE_29,0,0
POWER_ICACHE_CONF_CORE_29,0,0
POWER_INST_DECODER_R_CORE_29,0,0
POWER_INST_DECODER_W_CORE_29,0,0
POWER_MICRO_OP_SEQ_R_CORE_29,0,0
POWER_MICRO_OP_SEQ_W_CORE_29,0,0
POWER_OPERAND_DECODER_R_CORE_29,0,0
POWER_OPERAND_DECODER_W_CORE_29,0,0
POWER_UOP_QUEUE_R_CORE_29,0,0
POWER_UOP_QUEUE_W_CORE_29,0,0
POWER_REG_RENAMING_TABLE_R_CORE_29,0,0
POWER_REG_RENAMING_TABLE_W_CORE_29,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_29,0,0
POWER_FREELIST_R_CORE_29,0,0
POWER_FREELIST_W_CORE_29,0,0
POWER_RESERVATION_STATION_R_CORE_29,0,0
POWER_RESERVATION_STATION_W_CORE_29,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_29,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_29,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_29,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_29,0,0
POWER_PAYLOAD_RAM_R_CORE_29,0,0
POWER_PAYLOAD_RAM_W_CORE_29,0,0
POWER_EX_ALU_R_CORE_29,0,0
POWER_EX_FPU_R_CORE_29,0,0
POWER_EX_MUL_R_CORE_29,0,0
POWER_EX_SFU_R_CORE_29,0,0
POWER_REORDER_BUF_R_CORE_29,0,0
POWER_REORDER_BUF_W_CORE_29,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_29,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_29,0,0
POWER_FP_RENAME_R_CORE_29,0,0
POWER_FP_RENAME_W_CORE_29,0,0
POWER_LOAD_QUEUE_R_CORE_29,0,0
POWER_LOAD_QUEUE_W_CORE_29,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_29,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_29,0,0
POWER_STORE_QUEUE_R_CORE_29,0,0
POWER_STORE_QUEUE_W_CORE_29,0,0
POWER_STORE_QUEUE_R_TAG_CORE_29,0,0
POWER_STORE_QUEUE_W_TAG_CORE_29,0,0
POWER_DATA_TLB_R_CORE_29,0,0
POWER_DATA_TLB_W_CORE_29,0,0
POWER_DATA_TLB_R_TAG_CORE_29,0,0
POWER_DATA_TLB_W_TAG_CORE_29,0,0
POWER_INT_REGFILE_R_CORE_29,0,0
POWER_INT_REGFILE_W_CORE_29,0,0
POWER_FP_REGFILE_R_CORE_29,0,0
POWER_FP_REGFILE_W_CORE_29,0,0
POWER_GP_REGISTER_R_CORE_29,0,0
POWER_GP_REGISTER_W_CORE_29,0,0
POWER_FP_REGISTER_R_CORE_29,0,0
POWER_FP_REGISTER_W_CORE_29,0,0
POWER_SEGMENT_REGISTER_R_CORE_29,0,0
POWER_SEGMENT_REGISTER_W_CORE_29,0,0
POWER_CONTROL_REGISTER_R_CORE_29,0,0
POWER_CONTROL_REGISTER_W_CORE_29,0,0
POWER_FLAG_REGISTER_R_CORE_29,0,0
POWER_FLAG_REGISTER_W_CORE_29,0,0
POWER_EXEC_BYPASS_CORE_29,0,0
POWER_LOAD_BYPASS_CORE_29,0,0
POWER_PIPELINE_CORE_29,0,0
POWER_DCACHE_MISS_BUF_R_CORE_29,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_29,0,0
POWER_DCACHE_MISS_BUF_W_CORE_29,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_29,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_29,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_29,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_29,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_29,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_29,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_29,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_29,0,0
POWER_DCACHE_WB_BUF_R_CORE_29,0,0
POWER_L2CACHE_WB_BUF_R_CORE_29,0,0
POWER_DCACHE_WB_BUF_W_CORE_29,0,0
POWER_L2CACHE_WB_BUF_W_CORE_29,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_29,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_29,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_29,0,0
POWER_DCACHE_R_CORE_29,0,0
POWER_L2CACHE_R_CORE_29,0,0
POWER_DCACHE_W_CORE_29,0,0
POWER_L2CACHE_W_CORE_29,0,0
POWER_DCACHE_R_TAG_CORE_29,0,0
POWER_L2CACHE_R_TAG_CORE_29,0,0
POWER_CONST_CACHE_R_CORE_29,0,0
POWER_CONST_CACHE_W_CORE_29,0,0
POWER_CONST_CACHE_R_TAG_CORE_29,0,0
POWER_CONST_CACHE_W_TAG_CORE_29,0,0
POWER_TEXTURE_CACHE_R_CORE_29,0,0
POWER_TEXTURE_CACHE_W_CORE_29,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_29,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_29,0,0
POWER_SHARED_MEM_R_CORE_29,0,0
POWER_SHARED_MEM_W_CORE_29,0,0
POWER_SHARED_MEM_R_TAG_CORE_29,0,0
POWER_SHARED_MEM_W_TAG_CORE_29,0,0
POWER_BLOCK_STATES_R_CORE_30,0,0
POWER_BLOCK_STATES_W_CORE_30,0,0
POWER_FETCH_QUEUE_R_CORE_30,0,0
POWER_FETCH_QUEUE_W_CORE_30,0,0
POWER_INST_QUEUE_R_CORE_30,0,0
POWER_INST_QUEUE_W_CORE_30,0,0
POWER_BR_PRED_R_CORE_30,0,0
POWER_BR_PRED_W_CORE_30,0,0
POWER_RAS_R_CORE_30,0,0
POWER_RAS_W_CORE_30,0,0
POWER_ICACHE_R_CORE_30,0,0
POWER_ICACHE_W_CORE_30,0,0
POWER_ICACHE_R_TAG_CORE_30,0,0
POWER_ICACHE_MISS_BUF_R_CORE_30,0,0
POWER_ICACHE_MISS_BUF_W_CORE_30,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_30,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_30,0,0
POWER_ICACHE_TOT_ACC_CORE_30,0,0
POWER_ICACHE_CONF_CORE_30,0,0
POWER_INST_DECODER_R_CORE_30,0,0
POWER_INST_DECODER_W_CORE_30,0,0
POWER_MICRO_OP_SEQ_R_CORE_30,0,0
POWER_MICRO_OP_SEQ_W_CORE_30,0,0
POWER_OPERAND_DECODER_R_CORE_30,0,0
POWER_OPERAND_DECODER_W_CORE_30,0,0
POWER_UOP_QUEUE_R_CORE_30,0,0
POWER_UOP_QUEUE_W_CORE_30,0,0
POWER_REG_RENAMING_TABLE_R_CORE_30,0,0
POWER_REG_RENAMING_TABLE_W_CORE_30,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_30,0,0
POWER_FREELIST_R_CORE_30,0,0
POWER_FREELIST_W_CORE_30,0,0
POWER_RESERVATION_STATION_R_CORE_30,0,0
POWER_RESERVATION_STATION_W_CORE_30,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_30,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_30,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_30,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_30,0,0
POWER_PAYLOAD_RAM_R_CORE_30,0,0
POWER_PAYLOAD_RAM_W_CORE_30,0,0
POWER_EX_ALU_R_CORE_30,0,0
POWER_EX_FPU_R_CORE_30,0,0
POWER_EX_MUL_R_CORE_30,0,0
POWER_EX_SFU_R_CORE_30,0,0
POWER_REORDER_BUF_R_CORE_30,0,0
POWER_REORDER_BUF_W_CORE_30,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_30,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_30,0,0
POWER_FP_RENAME_R_CORE_30,0,0
POWER_FP_RENAME_W_CORE_30,0,0
POWER_LOAD_QUEUE_R_CORE_30,0,0
POWER_LOAD_QUEUE_W_CORE_30,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_30,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_30,0,0
POWER_STORE_QUEUE_R_CORE_30,0,0
POWER_STORE_QUEUE_W_CORE_30,0,0
POWER_STORE_QUEUE_R_TAG_CORE_30,0,0
POWER_STORE_QUEUE_W_TAG_CORE_30,0,0
POWER_DATA_TLB_R_CORE_30,0,0
POWER_DATA_TLB_W_CORE_30,0,0
POWER_DATA_TLB_R_TAG_CORE_30,0,0
POWER_DATA_TLB_W_TAG_CORE_30,0,0
POWER_INT_REGFILE_R_CORE_30,0,0
POWER_INT_REGFILE_W_CORE_30,0,0
POWER_FP_REGFILE_R_CORE_30,0,0
POWER_FP_REGFILE_W_CORE_30,0,0
POWER_GP_REGISTER_R_CORE_30,0,0
POWER_GP_REGISTER_W_CORE_30,0,0
POWER_FP_REGISTER_R_CORE_30,0,0
POWER_FP_REGISTER_W_CORE_30,0,0
POWER_SEGMENT_REGISTER_R_CORE_30,0,0
POWER_SEGMENT_REGISTER_W_CORE_30,0,0
POWER_CONTROL_REGISTER_R_CORE_30,0,0
POWER_CONTROL_REGISTER_W_CORE_30,0,0
POWER_FLAG_REGISTER_R_CORE_30,0,0
POWER_FLAG_REGISTER_W_CORE_30,0,0
POWER_EXEC_BYPASS_CORE_30,0,0
POWER_LOAD_BYPASS_CORE_30,0,0
POWER_PIPELINE_CORE_30,0,0
POWER_DCACHE_MISS_BUF_R_CORE_30,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_30,0,0
POWER_DCACHE_MISS_BUF_W_CORE_30,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_30,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_30,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_30,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_30,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_30,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_30,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_30,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_30,0,0
POWER_DCACHE_WB_BUF_R_CORE_30,0,0
POWER_L2CACHE_WB_BUF_R_CORE_30,0,0
POWER_DCACHE_WB_BUF_W_CORE_30,0,0
POWER_L2CACHE_WB_BUF_W_CORE_30,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_30,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_30,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_30,0,0
POWER_DCACHE_R_CORE_30,0,0
POWER_L2CACHE_R_CORE_30,0,0
POWER_DCACHE_W_CORE_30,0,0
POWER_L2CACHE_W_CORE_30,0,0
POWER_DCACHE_R_TAG_CORE_30,0,0
POWER_L2CACHE_R_TAG_CORE_30,0,0
POWER_CONST_CACHE_R_CORE_30,0,0
POWER_CONST_CACHE_W_CORE_30,0,0
POWER_CONST_CACHE_R_TAG_CORE_30,0,0
POWER_CONST_CACHE_W_TAG_CORE_30,0,0
POWER_TEXTURE_CACHE_R_CORE_30,0,0
POWER_TEXTURE_CACHE_W_CORE_30,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_30,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_30,0,0
POWER_SHARED_MEM_R_CORE_30,0,0
POWER_SHARED_MEM_W_CORE_30,0,0
POWER_SHARED_MEM_R_TAG_CORE_30,0,0
POWER_SHARED_MEM_W_TAG_CORE_30,0,0
POWER_BLOCK_STATES_R_CORE_31,0,0
POWER_BLOCK_STATES_W_CORE_31,0,0
POWER_FETCH_QUEUE_R_CORE_31,0,0
POWER_FETCH_QUEUE_W_CORE_31,0,0
POWER_INST_QUEUE_R_CORE_31,0,0
POWER_INST_QUEUE_W_CORE_31,0,0
POWER_BR_PRED_R_CORE_31,0,0
POWER_BR_PRED_W_CORE_31,0,0
POWER_RAS_R_CORE_31,0,0
POWER_RAS_W_CORE_31,0,0
POWER_ICACHE_R_CORE_31,0,0
POWER_ICACHE_W_CORE_31,0,0
POWER_ICACHE_R_TAG_CORE_31,0,0
POWER_ICACHE_MISS_BUF_R_CORE_31,0,0
POWER_ICACHE_MISS_BUF_W_CORE_31,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_31,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_31,0,0
POWER_ICACHE_TOT_ACC_CORE_31,0,0
POWER_ICACHE_CONF_CORE_31,0,0
POWER_INST_DECODER_R_CORE_31,0,0
POWER_INST_DECODER_W_CORE_31,0,0
POWER_MICRO_OP_SEQ_R_CORE_31,0,0
POWER_MICRO_OP_SEQ_W_CORE_31,0,0
POWER_OPERAND_DECODER_R_CORE_31,0,0
POWER_OPERAND_DECODER_W_CORE_31,0,0
POWER_UOP_QUEUE_R_CORE_31,0,0
POWER_UOP_QUEUE_W_CORE_31,0,0
POWER_REG_RENAMING_TABLE_R_CORE_31,0,0
POWER_REG_RENAMING_TABLE_W_CORE_31,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_31,0,0
POWER_FREELIST_R_CORE_31,0,0
POWER_FREELIST_W_CORE_31,0,0
POWER_RESERVATION_STATION_R_CORE_31,0,0
POWER_RESERVATION_STATION_W_CORE_31,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_31,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_31,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_31,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_31,0,0
POWER_PAYLOAD_RAM_R_CORE_31,0,0
POWER_PAYLOAD_RAM_W_CORE_31,0,0
POWER_EX_ALU_R_CORE_31,0,0
POWER_EX_FPU_R_CORE_31,0,0
POWER_EX_MUL_R_CORE_31,0,0
POWER_EX_SFU_R_CORE_31,0,0
POWER_REORDER_BUF_R_CORE_31,0,0
POWER_REORDER_BUF_W_CORE_31,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_31,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_31,0,0
POWER_FP_RENAME_R_CORE_31,0,0
POWER_FP_RENAME_W_CORE_31,0,0
POWER_LOAD_QUEUE_R_CORE_31,0,0
POWER_LOAD_QUEUE_W_CORE_31,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_31,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_31,0,0
POWER_STORE_QUEUE_R_CORE_31,0,0
POWER_STORE_QUEUE_W_CORE_31,0,0
POWER_STORE_QUEUE_R_TAG_CORE_31,0,0
POWER_STORE_QUEUE_W_TAG_CORE_31,0,0
POWER_DATA_TLB_R_CORE_31,0,0
POWER_DATA_TLB_W_CORE_31,0,0
POWER_DATA_TLB_R_TAG_CORE_31,0,0
POWER_DATA_TLB_W_TAG_CORE_31,0,0
POWER_INT_REGFILE_R_CORE_31,0,0
POWER_INT_REGFILE_W_CORE_31,0,0
POWER_FP_REGFILE_R_CORE_31,0,0
POWER_FP_REGFILE_W_CORE_31,0,0
POWER_GP_REGISTER_R_CORE_31,0,0
POWER_GP_REGISTER_W_CORE_31,0,0
POWER_FP_REGISTER_R_CORE_31,0,0
POWER_FP_REGISTER_W_CORE_31,0,0
POWER_SEGMENT_REGISTER_R_CORE_31,0,0
POWER_SEGMENT_REGISTER_W_CORE_31,0,0
POWER_CONTROL_REGISTER_R_CORE_31,0,0
POWER_CONTROL_REGISTER_W_CORE_31,0,0
POWER_FLAG_REGISTER_R_CORE_31,0,0
POWER_FLAG_REGISTER_W_CORE_31,0,0
POWER_EXEC_BYPASS_CORE_31,0,0
POWER_LOAD_BYPASS_CORE_31,0,0
POWER_PIPELINE_CORE_31,0,0
POWER_DCACHE_MISS_BUF_R_CORE_31,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_31,0,0
POWER_DCACHE_MISS_BUF_W_CORE_31,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_31,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_31,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_31,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_31,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_31,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_31,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_31,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_31,0,0
POWER_DCACHE_WB_BUF_R_CORE_31,0,0
POWER_L2CACHE_WB_BUF_R_CORE_31,0,0
POWER_DCACHE_WB_BUF_W_CORE_31,0,0
POWER_L2CACHE_WB_BUF_W_CORE_31,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_31,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_31,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_31,0,0
POWER_DCACHE_R_CORE_31,0,0
POWER_L2CACHE_R_CORE_31,0,0
POWER_DCACHE_W_CORE_31,0,0
POWER_L2CACHE_W_CORE_31,0,0
POWER_DCACHE_R_TAG_CORE_31,0,0
POWER_L2CACHE_R_TAG_CORE_31,0,0
POWER_CONST_CACHE_R_CORE_31,0,0
POWER_CONST_CACHE_W_CORE_31,0,0
POWER_CONST_CACHE_R_TAG_CORE_31,0,0
POWER_CONST_CACHE_W_TAG_CORE_31,0,0
POWER_TEXTURE_CACHE_R_CORE_31,0,0
POWER_TEXTURE_CACHE_W_CORE_31,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_31,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_31,0,0
POWER_SHARED_MEM_R_CORE_31,0,0
POWER_SHARED_MEM_W_CORE_31,0,0
POWER_SHARED_MEM_R_TAG_CORE_31,0,0
POWER_SHARED_MEM_W_TAG_CORE_31,0,0
POWER_BLOCK_STATES_R_CORE_32,0,0
POWER_BLOCK_STATES_W_CORE_32,0,0
POWER_FETCH_QUEUE_R_CORE_32,0,0
POWER_FETCH_QUEUE_W_CORE_32,0,0
POWER_INST_QUEUE_R_CORE_32,0,0
POWER_INST_QUEUE_W_CORE_32,0,0
POWER_BR_PRED_R_CORE_32,0,0
POWER_BR_PRED_W_CORE_32,0,0
POWER_RAS_R_CORE_32,0,0
POWER_RAS_W_CORE_32,0,0
POWER_ICACHE_R_CORE_32,0,0
POWER_ICACHE_W_CORE_32,0,0
POWER_ICACHE_R_TAG_CORE_32,0,0
POWER_ICACHE_MISS_BUF_R_CORE_32,0,0
POWER_ICACHE_MISS_BUF_W_CORE_32,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_32,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_32,0,0
POWER_ICACHE_TOT_ACC_CORE_32,0,0
POWER_ICACHE_CONF_CORE_32,0,0
POWER_INST_DECODER_R_CORE_32,0,0
POWER_INST_DECODER_W_CORE_32,0,0
POWER_MICRO_OP_SEQ_R_CORE_32,0,0
POWER_MICRO_OP_SEQ_W_CORE_32,0,0
POWER_OPERAND_DECODER_R_CORE_32,0,0
POWER_OPERAND_DECODER_W_CORE_32,0,0
POWER_UOP_QUEUE_R_CORE_32,0,0
POWER_UOP_QUEUE_W_CORE_32,0,0
POWER_REG_RENAMING_TABLE_R_CORE_32,0,0
POWER_REG_RENAMING_TABLE_W_CORE_32,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_32,0,0
POWER_FREELIST_R_CORE_32,0,0
POWER_FREELIST_W_CORE_32,0,0
POWER_RESERVATION_STATION_R_CORE_32,0,0
POWER_RESERVATION_STATION_W_CORE_32,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_32,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_32,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_32,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_32,0,0
POWER_PAYLOAD_RAM_R_CORE_32,0,0
POWER_PAYLOAD_RAM_W_CORE_32,0,0
POWER_EX_ALU_R_CORE_32,0,0
POWER_EX_FPU_R_CORE_32,0,0
POWER_EX_MUL_R_CORE_32,0,0
POWER_EX_SFU_R_CORE_32,0,0
POWER_REORDER_BUF_R_CORE_32,0,0
POWER_REORDER_BUF_W_CORE_32,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_32,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_32,0,0
POWER_FP_RENAME_R_CORE_32,0,0
POWER_FP_RENAME_W_CORE_32,0,0
POWER_LOAD_QUEUE_R_CORE_32,0,0
POWER_LOAD_QUEUE_W_CORE_32,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_32,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_32,0,0
POWER_STORE_QUEUE_R_CORE_32,0,0
POWER_STORE_QUEUE_W_CORE_32,0,0
POWER_STORE_QUEUE_R_TAG_CORE_32,0,0
POWER_STORE_QUEUE_W_TAG_CORE_32,0,0
POWER_DATA_TLB_R_CORE_32,0,0
POWER_DATA_TLB_W_CORE_32,0,0
POWER_DATA_TLB_R_TAG_CORE_32,0,0
POWER_DATA_TLB_W_TAG_CORE_32,0,0
POWER_INT_REGFILE_R_CORE_32,0,0
POWER_INT_REGFILE_W_CORE_32,0,0
POWER_FP_REGFILE_R_CORE_32,0,0
POWER_FP_REGFILE_W_CORE_32,0,0
POWER_GP_REGISTER_R_CORE_32,0,0
POWER_GP_REGISTER_W_CORE_32,0,0
POWER_FP_REGISTER_R_CORE_32,0,0
POWER_FP_REGISTER_W_CORE_32,0,0
POWER_SEGMENT_REGISTER_R_CORE_32,0,0
POWER_SEGMENT_REGISTER_W_CORE_32,0,0
POWER_CONTROL_REGISTER_R_CORE_32,0,0
POWER_CONTROL_REGISTER_W_CORE_32,0,0
POWER_FLAG_REGISTER_R_CORE_32,0,0
POWER_FLAG_REGISTER_W_CORE_32,0,0
POWER_EXEC_BYPASS_CORE_32,0,0
POWER_LOAD_BYPASS_CORE_32,0,0
POWER_PIPELINE_CORE_32,0,0
POWER_DCACHE_MISS_BUF_R_CORE_32,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_32,0,0
POWER_DCACHE_MISS_BUF_W_CORE_32,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_32,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_32,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_32,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_32,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_32,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_32,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_32,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_32,0,0
POWER_DCACHE_WB_BUF_R_CORE_32,0,0
POWER_L2CACHE_WB_BUF_R_CORE_32,0,0
POWER_DCACHE_WB_BUF_W_CORE_32,0,0
POWER_L2CACHE_WB_BUF_W_CORE_32,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_32,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_32,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_32,0,0
POWER_DCACHE_R_CORE_32,0,0
POWER_L2CACHE_R_CORE_32,0,0
POWER_DCACHE_W_CORE_32,0,0
POWER_L2CACHE_W_CORE_32,0,0
POWER_DCACHE_R_TAG_CORE_32,0,0
POWER_L2CACHE_R_TAG_CORE_32,0,0
POWER_CONST_CACHE_R_CORE_32,0,0
POWER_CONST_CACHE_W_CORE_32,0,0
POWER_CONST_CACHE_R_TAG_CORE_32,0,0
POWER_CONST_CACHE_W_TAG_CORE_32,0,0
POWER_TEXTURE_CACHE_R_CORE_32,0,0
POWER_TEXTURE_CACHE_W_CORE_32,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_32,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_32,0,0
POWER_SHARED_MEM_R_CORE_32,0,0
POWER_SHARED_MEM_W_CORE_32,0,0
POWER_SHARED_MEM_R_TAG_CORE_32,0,0
POWER_SHARED_MEM_W_TAG_CORE_32,0,0
POWER_BLOCK_STATES_R_CORE_33,0,0
POWER_BLOCK_STATES_W_CORE_33,0,0
POWER_FETCH_QUEUE_R_CORE_33,0,0
POWER_FETCH_QUEUE_W_CORE_33,0,0
POWER_INST_QUEUE_R_CORE_33,0,0
POWER_INST_QUEUE_W_CORE_33,0,0
POWER_BR_PRED_R_CORE_33,0,0
POWER_BR_PRED_W_CORE_33,0,0
POWER_RAS_R_CORE_33,0,0
POWER_RAS_W_CORE_33,0,0
POWER_ICACHE_R_CORE_33,0,0
POWER_ICACHE_W_CORE_33,0,0
POWER_ICACHE_R_TAG_CORE_33,0,0
POWER_ICACHE_MISS_BUF_R_CORE_33,0,0
POWER_ICACHE_MISS_BUF_W_CORE_33,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_33,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_33,0,0
POWER_ICACHE_TOT_ACC_CORE_33,0,0
POWER_ICACHE_CONF_CORE_33,0,0
POWER_INST_DECODER_R_CORE_33,0,0
POWER_INST_DECODER_W_CORE_33,0,0
POWER_MICRO_OP_SEQ_R_CORE_33,0,0
POWER_MICRO_OP_SEQ_W_CORE_33,0,0
POWER_OPERAND_DECODER_R_CORE_33,0,0
POWER_OPERAND_DECODER_W_CORE_33,0,0
POWER_UOP_QUEUE_R_CORE_33,0,0
POWER_UOP_QUEUE_W_CORE_33,0,0
POWER_REG_RENAMING_TABLE_R_CORE_33,0,0
POWER_REG_RENAMING_TABLE_W_CORE_33,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_33,0,0
POWER_FREELIST_R_CORE_33,0,0
POWER_FREELIST_W_CORE_33,0,0
POWER_RESERVATION_STATION_R_CORE_33,0,0
POWER_RESERVATION_STATION_W_CORE_33,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_33,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_33,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_33,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_33,0,0
POWER_PAYLOAD_RAM_R_CORE_33,0,0
POWER_PAYLOAD_RAM_W_CORE_33,0,0
POWER_EX_ALU_R_CORE_33,0,0
POWER_EX_FPU_R_CORE_33,0,0
POWER_EX_MUL_R_CORE_33,0,0
POWER_EX_SFU_R_CORE_33,0,0
POWER_REORDER_BUF_R_CORE_33,0,0
POWER_REORDER_BUF_W_CORE_33,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_33,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_33,0,0
POWER_FP_RENAME_R_CORE_33,0,0
POWER_FP_RENAME_W_CORE_33,0,0
POWER_LOAD_QUEUE_R_CORE_33,0,0
POWER_LOAD_QUEUE_W_CORE_33,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_33,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_33,0,0
POWER_STORE_QUEUE_R_CORE_33,0,0
POWER_STORE_QUEUE_W_CORE_33,0,0
POWER_STORE_QUEUE_R_TAG_CORE_33,0,0
POWER_STORE_QUEUE_W_TAG_CORE_33,0,0
POWER_DATA_TLB_R_CORE_33,0,0
POWER_DATA_TLB_W_CORE_33,0,0
POWER_DATA_TLB_R_TAG_CORE_33,0,0
POWER_DATA_TLB_W_TAG_CORE_33,0,0
POWER_INT_REGFILE_R_CORE_33,0,0
POWER_INT_REGFILE_W_CORE_33,0,0
POWER_FP_REGFILE_R_CORE_33,0,0
POWER_FP_REGFILE_W_CORE_33,0,0
POWER_GP_REGISTER_R_CORE_33,0,0
POWER_GP_REGISTER_W_CORE_33,0,0
POWER_FP_REGISTER_R_CORE_33,0,0
POWER_FP_REGISTER_W_CORE_33,0,0
POWER_SEGMENT_REGISTER_R_CORE_33,0,0
POWER_SEGMENT_REGISTER_W_CORE_33,0,0
POWER_CONTROL_REGISTER_R_CORE_33,0,0
POWER_CONTROL_REGISTER_W_CORE_33,0,0
POWER_FLAG_REGISTER_R_CORE_33,0,0
POWER_FLAG_REGISTER_W_CORE_33,0,0
POWER_EXEC_BYPASS_CORE_33,0,0
POWER_LOAD_BYPASS_CORE_33,0,0
POWER_PIPELINE_CORE_33,0,0
POWER_DCACHE_MISS_BUF_R_CORE_33,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_33,0,0
POWER_DCACHE_MISS_BUF_W_CORE_33,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_33,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_33,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_33,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_33,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_33,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_33,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_33,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_33,0,0
POWER_DCACHE_WB_BUF_R_CORE_33,0,0
POWER_L2CACHE_WB_BUF_R_CORE_33,0,0
POWER_DCACHE_WB_BUF_W_CORE_33,0,0
POWER_L2CACHE_WB_BUF_W_CORE_33,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_33,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_33,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_33,0,0
POWER_DCACHE_R_CORE_33,0,0
POWER_L2CACHE_R_CORE_33,0,0
POWER_DCACHE_W_CORE_33,0,0
POWER_L2CACHE_W_CORE_33,0,0
POWER_DCACHE_R_TAG_CORE_33,0,0
POWER_L2CACHE_R_TAG_CORE_33,0,0
POWER_CONST_CACHE_R_CORE_33,0,0
POWER_CONST_CACHE_W_CORE_33,0,0
POWER_CONST_CACHE_R_TAG_CORE_33,0,0
POWER_CONST_CACHE_W_TAG_CORE_33,0,0
POWER_TEXTURE_CACHE_R_CORE_33,0,0
POWER_TEXTURE_CACHE_W_CORE_33,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_33,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_33,0,0
POWER_SHARED_MEM_R_CORE_33,0,0
POWER_SHARED_MEM_W_CORE_33,0,0
POWER_SHARED_MEM_R_TAG_CORE_33,0,0
POWER_SHARED_MEM_W_TAG_CORE_33,0,0
POWER_BLOCK_STATES_R_CORE_34,0,0
POWER_BLOCK_STATES_W_CORE_34,0,0
POWER_FETCH_QUEUE_R_CORE_34,0,0
POWER_FETCH_QUEUE_W_CORE_34,0,0
POWER_INST_QUEUE_R_CORE_34,0,0
POWER_INST_QUEUE_W_CORE_34,0,0
POWER_BR_PRED_R_CORE_34,0,0
POWER_BR_PRED_W_CORE_34,0,0
POWER_RAS_R_CORE_34,0,0
POWER_RAS_W_CORE_34,0,0
POWER_ICACHE_R_CORE_34,0,0
POWER_ICACHE_W_CORE_34,0,0
POWER_ICACHE_R_TAG_CORE_34,0,0
POWER_ICACHE_MISS_BUF_R_CORE_34,0,0
POWER_ICACHE_MISS_BUF_W_CORE_34,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_34,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_34,0,0
POWER_ICACHE_TOT_ACC_CORE_34,0,0
POWER_ICACHE_CONF_CORE_34,0,0
POWER_INST_DECODER_R_CORE_34,0,0
POWER_INST_DECODER_W_CORE_34,0,0
POWER_MICRO_OP_SEQ_R_CORE_34,0,0
POWER_MICRO_OP_SEQ_W_CORE_34,0,0
POWER_OPERAND_DECODER_R_CORE_34,0,0
POWER_OPERAND_DECODER_W_CORE_34,0,0
POWER_UOP_QUEUE_R_CORE_34,0,0
POWER_UOP_QUEUE_W_CORE_34,0,0
POWER_REG_RENAMING_TABLE_R_CORE_34,0,0
POWER_REG_RENAMING_TABLE_W_CORE_34,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_34,0,0
POWER_FREELIST_R_CORE_34,0,0
POWER_FREELIST_W_CORE_34,0,0
POWER_RESERVATION_STATION_R_CORE_34,0,0
POWER_RESERVATION_STATION_W_CORE_34,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_34,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_34,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_34,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_34,0,0
POWER_PAYLOAD_RAM_R_CORE_34,0,0
POWER_PAYLOAD_RAM_W_CORE_34,0,0
POWER_EX_ALU_R_CORE_34,0,0
POWER_EX_FPU_R_CORE_34,0,0
POWER_EX_MUL_R_CORE_34,0,0
POWER_EX_SFU_R_CORE_34,0,0
POWER_REORDER_BUF_R_CORE_34,0,0
POWER_REORDER_BUF_W_CORE_34,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_34,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_34,0,0
POWER_FP_RENAME_R_CORE_34,0,0
POWER_FP_RENAME_W_CORE_34,0,0
POWER_LOAD_QUEUE_R_CORE_34,0,0
POWER_LOAD_QUEUE_W_CORE_34,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_34,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_34,0,0
POWER_STORE_QUEUE_R_CORE_34,0,0
POWER_STORE_QUEUE_W_CORE_34,0,0
POWER_STORE_QUEUE_R_TAG_CORE_34,0,0
POWER_STORE_QUEUE_W_TAG_CORE_34,0,0
POWER_DATA_TLB_R_CORE_34,0,0
POWER_DATA_TLB_W_CORE_34,0,0
POWER_DATA_TLB_R_TAG_CORE_34,0,0
POWER_DATA_TLB_W_TAG_CORE_34,0,0
POWER_INT_REGFILE_R_CORE_34,0,0
POWER_INT_REGFILE_W_CORE_34,0,0
POWER_FP_REGFILE_R_CORE_34,0,0
POWER_FP_REGFILE_W_CORE_34,0,0
POWER_GP_REGISTER_R_CORE_34,0,0
POWER_GP_REGISTER_W_CORE_34,0,0
POWER_FP_REGISTER_R_CORE_34,0,0
POWER_FP_REGISTER_W_CORE_34,0,0
POWER_SEGMENT_REGISTER_R_CORE_34,0,0
POWER_SEGMENT_REGISTER_W_CORE_34,0,0
POWER_CONTROL_REGISTER_R_CORE_34,0,0
POWER_CONTROL_REGISTER_W_CORE_34,0,0
POWER_FLAG_REGISTER_R_CORE_34,0,0
POWER_FLAG_REGISTER_W_CORE_34,0,0
POWER_EXEC_BYPASS_CORE_34,0,0
POWER_LOAD_BYPASS_CORE_34,0,0
POWER_PIPELINE_CORE_34,0,0
POWER_DCACHE_MISS_BUF_R_CORE_34,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_34,0,0
POWER_DCACHE_MISS_BUF_W_CORE_34,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_34,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_34,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_34,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_34,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_34,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_34,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_34,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_34,0,0
POWER_DCACHE_WB_BUF_R_CORE_34,0,0
POWER_L2CACHE_WB_BUF_R_CORE_34,0,0
POWER_DCACHE_WB_BUF_W_CORE_34,0,0
POWER_L2CACHE_WB_BUF_W_CORE_34,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_34,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_34,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_34,0,0
POWER_DCACHE_R_CORE_34,0,0
POWER_L2CACHE_R_CORE_34,0,0
POWER_DCACHE_W_CORE_34,0,0
POWER_L2CACHE_W_CORE_34,0,0
POWER_DCACHE_R_TAG_CORE_34,0,0
POWER_L2CACHE_R_TAG_CORE_34,0,0
POWER_CONST_CACHE_R_CORE_34,0,0
POWER_CONST_CACHE_W_CORE_34,0,0
POWER_CONST_CACHE_R_TAG_CORE_34,0,0
POWER_CONST_CACHE_W_TAG_CORE_34,0,0
POWER_TEXTURE_CACHE_R_CORE_34,0,0
POWER_TEXTURE_CACHE_W_CORE_34,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_34,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_34,0,0
POWER_SHARED_MEM_R_CORE_34,0,0
POWER_SHARED_MEM_W_CORE_34,0,0
POWER_SHARED_MEM_R_TAG_CORE_34,0,0
POWER_SHARED_MEM_W_TAG_CORE_34,0,0
POWER_BLOCK_STATES_R_CORE_35,0,0
POWER_BLOCK_STATES_W_CORE_35,0,0
POWER_FETCH_QUEUE_R_CORE_35,0,0
POWER_FETCH_QUEUE_W_CORE_35,0,0
POWER_INST_QUEUE_R_CORE_35,0,0
POWER_INST_QUEUE_W_CORE_35,0,0
POWER_BR_PRED_R_CORE_35,0,0
POWER_BR_PRED_W_CORE_35,0,0
POWER_RAS_R_CORE_35,0,0
POWER_RAS_W_CORE_35,0,0
POWER_ICACHE_R_CORE_35,0,0
POWER_ICACHE_W_CORE_35,0,0
POWER_ICACHE_R_TAG_CORE_35,0,0
POWER_ICACHE_MISS_BUF_R_CORE_35,0,0
POWER_ICACHE_MISS_BUF_W_CORE_35,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_35,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_35,0,0
POWER_ICACHE_TOT_ACC_CORE_35,0,0
POWER_ICACHE_CONF_CORE_35,0,0
POWER_INST_DECODER_R_CORE_35,0,0
POWER_INST_DECODER_W_CORE_35,0,0
POWER_MICRO_OP_SEQ_R_CORE_35,0,0
POWER_MICRO_OP_SEQ_W_CORE_35,0,0
POWER_OPERAND_DECODER_R_CORE_35,0,0
POWER_OPERAND_DECODER_W_CORE_35,0,0
POWER_UOP_QUEUE_R_CORE_35,0,0
POWER_UOP_QUEUE_W_CORE_35,0,0
POWER_REG_RENAMING_TABLE_R_CORE_35,0,0
POWER_REG_RENAMING_TABLE_W_CORE_35,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_35,0,0
POWER_FREELIST_R_CORE_35,0,0
POWER_FREELIST_W_CORE_35,0,0
POWER_RESERVATION_STATION_R_CORE_35,0,0
POWER_RESERVATION_STATION_W_CORE_35,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_35,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_35,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_35,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_35,0,0
POWER_PAYLOAD_RAM_R_CORE_35,0,0
POWER_PAYLOAD_RAM_W_CORE_35,0,0
POWER_EX_ALU_R_CORE_35,0,0
POWER_EX_FPU_R_CORE_35,0,0
POWER_EX_MUL_R_CORE_35,0,0
POWER_EX_SFU_R_CORE_35,0,0
POWER_REORDER_BUF_R_CORE_35,0,0
POWER_REORDER_BUF_W_CORE_35,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_35,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_35,0,0
POWER_FP_RENAME_R_CORE_35,0,0
POWER_FP_RENAME_W_CORE_35,0,0
POWER_LOAD_QUEUE_R_CORE_35,0,0
POWER_LOAD_QUEUE_W_CORE_35,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_35,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_35,0,0
POWER_STORE_QUEUE_R_CORE_35,0,0
POWER_STORE_QUEUE_W_CORE_35,0,0
POWER_STORE_QUEUE_R_TAG_CORE_35,0,0
POWER_STORE_QUEUE_W_TAG_CORE_35,0,0
POWER_DATA_TLB_R_CORE_35,0,0
POWER_DATA_TLB_W_CORE_35,0,0
POWER_DATA_TLB_R_TAG_CORE_35,0,0
POWER_DATA_TLB_W_TAG_CORE_35,0,0
POWER_INT_REGFILE_R_CORE_35,0,0
POWER_INT_REGFILE_W_CORE_35,0,0
POWER_FP_REGFILE_R_CORE_35,0,0
POWER_FP_REGFILE_W_CORE_35,0,0
POWER_GP_REGISTER_R_CORE_35,0,0
POWER_GP_REGISTER_W_CORE_35,0,0
POWER_FP_REGISTER_R_CORE_35,0,0
POWER_FP_REGISTER_W_CORE_35,0,0
POWER_SEGMENT_REGISTER_R_CORE_35,0,0
POWER_SEGMENT_REGISTER_W_CORE_35,0,0
POWER_CONTROL_REGISTER_R_CORE_35,0,0
POWER_CONTROL_REGISTER_W_CORE_35,0,0
POWER_FLAG_REGISTER_R_CORE_35,0,0
POWER_FLAG_REGISTER_W_CORE_35,0,0
POWER_EXEC_BYPASS_CORE_35,0,0
POWER_LOAD_BYPASS_CORE_35,0,0
POWER_PIPELINE_CORE_35,0,0
POWER_DCACHE_MISS_BUF_R_CORE_35,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_35,0,0
POWER_DCACHE_MISS_BUF_W_CORE_35,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_35,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_35,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_35,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_35,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_35,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_35,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_35,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_35,0,0
POWER_DCACHE_WB_BUF_R_CORE_35,0,0
POWER_L2CACHE_WB_BUF_R_CORE_35,0,0
POWER_DCACHE_WB_BUF_W_CORE_35,0,0
POWER_L2CACHE_WB_BUF_W_CORE_35,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_35,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_35,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_35,0,0
POWER_DCACHE_R_CORE_35,0,0
POWER_L2CACHE_R_CORE_35,0,0
POWER_DCACHE_W_CORE_35,0,0
POWER_L2CACHE_W_CORE_35,0,0
POWER_DCACHE_R_TAG_CORE_35,0,0
POWER_L2CACHE_R_TAG_CORE_35,0,0
POWER_CONST_CACHE_R_CORE_35,0,0
POWER_CONST_CACHE_W_CORE_35,0,0
POWER_CONST_CACHE_R_TAG_CORE_35,0,0
POWER_CONST_CACHE_W_TAG_CORE_35,0,0
POWER_TEXTURE_CACHE_R_CORE_35,0,0
POWER_TEXTURE_CACHE_W_CORE_35,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_35,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_35,0,0
POWER_SHARED_MEM_R_CORE_35,0,0
POWER_SHARED_MEM_W_CORE_35,0,0
POWER_SHARED_MEM_R_TAG_CORE_35,0,0
POWER_SHARED_MEM_W_TAG_CORE_35,0,0
POWER_BLOCK_STATES_R_CORE_36,0,0
POWER_BLOCK_STATES_W_CORE_36,0,0
POWER_FETCH_QUEUE_R_CORE_36,0,0
POWER_FETCH_QUEUE_W_CORE_36,0,0
POWER_INST_QUEUE_R_CORE_36,0,0
POWER_INST_QUEUE_W_CORE_36,0,0
POWER_BR_PRED_R_CORE_36,0,0
POWER_BR_PRED_W_CORE_36,0,0
POWER_RAS_R_CORE_36,0,0
POWER_RAS_W_CORE_36,0,0
POWER_ICACHE_R_CORE_36,0,0
POWER_ICACHE_W_CORE_36,0,0
POWER_ICACHE_R_TAG_CORE_36,0,0
POWER_ICACHE_MISS_BUF_R_CORE_36,0,0
POWER_ICACHE_MISS_BUF_W_CORE_36,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_36,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_36,0,0
POWER_ICACHE_TOT_ACC_CORE_36,0,0
POWER_ICACHE_CONF_CORE_36,0,0
POWER_INST_DECODER_R_CORE_36,0,0
POWER_INST_DECODER_W_CORE_36,0,0
POWER_MICRO_OP_SEQ_R_CORE_36,0,0
POWER_MICRO_OP_SEQ_W_CORE_36,0,0
POWER_OPERAND_DECODER_R_CORE_36,0,0
POWER_OPERAND_DECODER_W_CORE_36,0,0
POWER_UOP_QUEUE_R_CORE_36,0,0
POWER_UOP_QUEUE_W_CORE_36,0,0
POWER_REG_RENAMING_TABLE_R_CORE_36,0,0
POWER_REG_RENAMING_TABLE_W_CORE_36,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_36,0,0
POWER_FREELIST_R_CORE_36,0,0
POWER_FREELIST_W_CORE_36,0,0
POWER_RESERVATION_STATION_R_CORE_36,0,0
POWER_RESERVATION_STATION_W_CORE_36,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_36,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_36,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_36,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_36,0,0
POWER_PAYLOAD_RAM_R_CORE_36,0,0
POWER_PAYLOAD_RAM_W_CORE_36,0,0
POWER_EX_ALU_R_CORE_36,0,0
POWER_EX_FPU_R_CORE_36,0,0
POWER_EX_MUL_R_CORE_36,0,0
POWER_EX_SFU_R_CORE_36,0,0
POWER_REORDER_BUF_R_CORE_36,0,0
POWER_REORDER_BUF_W_CORE_36,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_36,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_36,0,0
POWER_FP_RENAME_R_CORE_36,0,0
POWER_FP_RENAME_W_CORE_36,0,0
POWER_LOAD_QUEUE_R_CORE_36,0,0
POWER_LOAD_QUEUE_W_CORE_36,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_36,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_36,0,0
POWER_STORE_QUEUE_R_CORE_36,0,0
POWER_STORE_QUEUE_W_CORE_36,0,0
POWER_STORE_QUEUE_R_TAG_CORE_36,0,0
POWER_STORE_QUEUE_W_TAG_CORE_36,0,0
POWER_DATA_TLB_R_CORE_36,0,0
POWER_DATA_TLB_W_CORE_36,0,0
POWER_DATA_TLB_R_TAG_CORE_36,0,0
POWER_DATA_TLB_W_TAG_CORE_36,0,0
POWER_INT_REGFILE_R_CORE_36,0,0
POWER_INT_REGFILE_W_CORE_36,0,0
POWER_FP_REGFILE_R_CORE_36,0,0
POWER_FP_REGFILE_W_CORE_36,0,0
POWER_GP_REGISTER_R_CORE_36,0,0
POWER_GP_REGISTER_W_CORE_36,0,0
POWER_FP_REGISTER_R_CORE_36,0,0
POWER_FP_REGISTER_W_CORE_36,0,0
POWER_SEGMENT_REGISTER_R_CORE_36,0,0
POWER_SEGMENT_REGISTER_W_CORE_36,0,0
POWER_CONTROL_REGISTER_R_CORE_36,0,0
POWER_CONTROL_REGISTER_W_CORE_36,0,0
POWER_FLAG_REGISTER_R_CORE_36,0,0
POWER_FLAG_REGISTER_W_CORE_36,0,0
POWER_EXEC_BYPASS_CORE_36,0,0
POWER_LOAD_BYPASS_CORE_36,0,0
POWER_PIPELINE_CORE_36,0,0
POWER_DCACHE_MISS_BUF_R_CORE_36,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_36,0,0
POWER_DCACHE_MISS_BUF_W_CORE_36,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_36,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_36,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_36,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_36,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_36,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_36,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_36,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_36,0,0
POWER_DCACHE_WB_BUF_R_CORE_36,0,0
POWER_L2CACHE_WB_BUF_R_CORE_36,0,0
POWER_DCACHE_WB_BUF_W_CORE_36,0,0
POWER_L2CACHE_WB_BUF_W_CORE_36,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_36,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_36,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_36,0,0
POWER_DCACHE_R_CORE_36,0,0
POWER_L2CACHE_R_CORE_36,0,0
POWER_DCACHE_W_CORE_36,0,0
POWER_L2CACHE_W_CORE_36,0,0
POWER_DCACHE_R_TAG_CORE_36,0,0
POWER_L2CACHE_R_TAG_CORE_36,0,0
POWER_CONST_CACHE_R_CORE_36,0,0
POWER_CONST_CACHE_W_CORE_36,0,0
POWER_CONST_CACHE_R_TAG_CORE_36,0,0
POWER_CONST_CACHE_W_TAG_CORE_36,0,0
POWER_TEXTURE_CACHE_R_CORE_36,0,0
POWER_TEXTURE_CACHE_W_CORE_36,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_36,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_36,0,0
POWER_SHARED_MEM_R_CORE_36,0,0
POWER_SHARED_MEM_W_CORE_36,0,0
POWER_SHARED_MEM_R_TAG_CORE_36,0,0
POWER_SHARED_MEM_W_TAG_CORE_36,0,0
POWER_BLOCK_STATES_R_CORE_37,0,0
POWER_BLOCK_STATES_W_CORE_37,0,0
POWER_FETCH_QUEUE_R_CORE_37,0,0
POWER_FETCH_QUEUE_W_CORE_37,0,0
POWER_INST_QUEUE_R_CORE_37,0,0
POWER_INST_QUEUE_W_CORE_37,0,0
POWER_BR_PRED_R_CORE_37,0,0
POWER_BR_PRED_W_CORE_37,0,0
POWER_RAS_R_CORE_37,0,0
POWER_RAS_W_CORE_37,0,0
POWER_ICACHE_R_CORE_37,0,0
POWER_ICACHE_W_CORE_37,0,0
POWER_ICACHE_R_TAG_CORE_37,0,0
POWER_ICACHE_MISS_BUF_R_CORE_37,0,0
POWER_ICACHE_MISS_BUF_W_CORE_37,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_37,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_37,0,0
POWER_ICACHE_TOT_ACC_CORE_37,0,0
POWER_ICACHE_CONF_CORE_37,0,0
POWER_INST_DECODER_R_CORE_37,0,0
POWER_INST_DECODER_W_CORE_37,0,0
POWER_MICRO_OP_SEQ_R_CORE_37,0,0
POWER_MICRO_OP_SEQ_W_CORE_37,0,0
POWER_OPERAND_DECODER_R_CORE_37,0,0
POWER_OPERAND_DECODER_W_CORE_37,0,0
POWER_UOP_QUEUE_R_CORE_37,0,0
POWER_UOP_QUEUE_W_CORE_37,0,0
POWER_REG_RENAMING_TABLE_R_CORE_37,0,0
POWER_REG_RENAMING_TABLE_W_CORE_37,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_37,0,0
POWER_FREELIST_R_CORE_37,0,0
POWER_FREELIST_W_CORE_37,0,0
POWER_RESERVATION_STATION_R_CORE_37,0,0
POWER_RESERVATION_STATION_W_CORE_37,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_37,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_37,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_37,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_37,0,0
POWER_PAYLOAD_RAM_R_CORE_37,0,0
POWER_PAYLOAD_RAM_W_CORE_37,0,0
POWER_EX_ALU_R_CORE_37,0,0
POWER_EX_FPU_R_CORE_37,0,0
POWER_EX_MUL_R_CORE_37,0,0
POWER_EX_SFU_R_CORE_37,0,0
POWER_REORDER_BUF_R_CORE_37,0,0
POWER_REORDER_BUF_W_CORE_37,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_37,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_37,0,0
POWER_FP_RENAME_R_CORE_37,0,0
POWER_FP_RENAME_W_CORE_37,0,0
POWER_LOAD_QUEUE_R_CORE_37,0,0
POWER_LOAD_QUEUE_W_CORE_37,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_37,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_37,0,0
POWER_STORE_QUEUE_R_CORE_37,0,0
POWER_STORE_QUEUE_W_CORE_37,0,0
POWER_STORE_QUEUE_R_TAG_CORE_37,0,0
POWER_STORE_QUEUE_W_TAG_CORE_37,0,0
POWER_DATA_TLB_R_CORE_37,0,0
POWER_DATA_TLB_W_CORE_37,0,0
POWER_DATA_TLB_R_TAG_CORE_37,0,0
POWER_DATA_TLB_W_TAG_CORE_37,0,0
POWER_INT_REGFILE_R_CORE_37,0,0
POWER_INT_REGFILE_W_CORE_37,0,0
POWER_FP_REGFILE_R_CORE_37,0,0
POWER_FP_REGFILE_W_CORE_37,0,0
POWER_GP_REGISTER_R_CORE_37,0,0
POWER_GP_REGISTER_W_CORE_37,0,0
POWER_FP_REGISTER_R_CORE_37,0,0
POWER_FP_REGISTER_W_CORE_37,0,0
POWER_SEGMENT_REGISTER_R_CORE_37,0,0
POWER_SEGMENT_REGISTER_W_CORE_37,0,0
POWER_CONTROL_REGISTER_R_CORE_37,0,0
POWER_CONTROL_REGISTER_W_CORE_37,0,0
POWER_FLAG_REGISTER_R_CORE_37,0,0
POWER_FLAG_REGISTER_W_CORE_37,0,0
POWER_EXEC_BYPASS_CORE_37,0,0
POWER_LOAD_BYPASS_CORE_37,0,0
POWER_PIPELINE_CORE_37,0,0
POWER_DCACHE_MISS_BUF_R_CORE_37,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_37,0,0
POWER_DCACHE_MISS_BUF_W_CORE_37,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_37,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_37,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_37,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_37,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_37,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_37,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_37,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_37,0,0
POWER_DCACHE_WB_BUF_R_CORE_37,0,0
POWER_L2CACHE_WB_BUF_R_CORE_37,0,0
POWER_DCACHE_WB_BUF_W_CORE_37,0,0
POWER_L2CACHE_WB_BUF_W_CORE_37,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_37,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_37,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_37,0,0
POWER_DCACHE_R_CORE_37,0,0
POWER_L2CACHE_R_CORE_37,0,0
POWER_DCACHE_W_CORE_37,0,0
POWER_L2CACHE_W_CORE_37,0,0
POWER_DCACHE_R_TAG_CORE_37,0,0
POWER_L2CACHE_R_TAG_CORE_37,0,0
POWER_CONST_CACHE_R_CORE_37,0,0
POWER_CONST_CACHE_W_CORE_37,0,0
POWER_CONST_CACHE_R_TAG_CORE_37,0,0
POWER_CONST_CACHE_W_TAG_CORE_37,0,0
POWER_TEXTURE_CACHE_R_CORE_37,0,0
POWER_TEXTURE_CACHE_W_CORE_37,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_37,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_37,0,0
POWER_SHARED_MEM_R_CORE_37,0,0
POWER_SHARED_MEM_W_CORE_37,0,0
POWER_SHARED_MEM_R_TAG_CORE_37,0,0
POWER_SHARED_MEM_W_TAG_CORE_37,0,0
POWER_BLOCK_STATES_R_CORE_38,0,0
POWER_BLOCK_STATES_W_CORE_38,0,0
POWER_FETCH_QUEUE_R_CORE_38,0,0
POWER_FETCH_QUEUE_W_CORE_38,0,0
POWER_INST_QUEUE_R_CORE_38,0,0
POWER_INST_QUEUE_W_CORE_38,0,0
POWER_BR_PRED_R_CORE_38,0,0
POWER_BR_PRED_W_CORE_38,0,0
POWER_RAS_R_CORE_38,0,0
POWER_RAS_W_CORE_38,0,0
POWER_ICACHE_R_CORE_38,0,0
POWER_ICACHE_W_CORE_38,0,0
POWER_ICACHE_R_TAG_CORE_38,0,0
POWER_ICACHE_MISS_BUF_R_CORE_38,0,0
POWER_ICACHE_MISS_BUF_W_CORE_38,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_38,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_38,0,0
POWER_ICACHE_TOT_ACC_CORE_38,0,0
POWER_ICACHE_CONF_CORE_38,0,0
POWER_INST_DECODER_R_CORE_38,0,0
POWER_INST_DECODER_W_CORE_38,0,0
POWER_MICRO_OP_SEQ_R_CORE_38,0,0
POWER_MICRO_OP_SEQ_W_CORE_38,0,0
POWER_OPERAND_DECODER_R_CORE_38,0,0
POWER_OPERAND_DECODER_W_CORE_38,0,0
POWER_UOP_QUEUE_R_CORE_38,0,0
POWER_UOP_QUEUE_W_CORE_38,0,0
POWER_REG_RENAMING_TABLE_R_CORE_38,0,0
POWER_REG_RENAMING_TABLE_W_CORE_38,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_38,0,0
POWER_FREELIST_R_CORE_38,0,0
POWER_FREELIST_W_CORE_38,0,0
POWER_RESERVATION_STATION_R_CORE_38,0,0
POWER_RESERVATION_STATION_W_CORE_38,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_38,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_38,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_38,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_38,0,0
POWER_PAYLOAD_RAM_R_CORE_38,0,0
POWER_PAYLOAD_RAM_W_CORE_38,0,0
POWER_EX_ALU_R_CORE_38,0,0
POWER_EX_FPU_R_CORE_38,0,0
POWER_EX_MUL_R_CORE_38,0,0
POWER_EX_SFU_R_CORE_38,0,0
POWER_REORDER_BUF_R_CORE_38,0,0
POWER_REORDER_BUF_W_CORE_38,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_38,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_38,0,0
POWER_FP_RENAME_R_CORE_38,0,0
POWER_FP_RENAME_W_CORE_38,0,0
POWER_LOAD_QUEUE_R_CORE_38,0,0
POWER_LOAD_QUEUE_W_CORE_38,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_38,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_38,0,0
POWER_STORE_QUEUE_R_CORE_38,0,0
POWER_STORE_QUEUE_W_CORE_38,0,0
POWER_STORE_QUEUE_R_TAG_CORE_38,0,0
POWER_STORE_QUEUE_W_TAG_CORE_38,0,0
POWER_DATA_TLB_R_CORE_38,0,0
POWER_DATA_TLB_W_CORE_38,0,0
POWER_DATA_TLB_R_TAG_CORE_38,0,0
POWER_DATA_TLB_W_TAG_CORE_38,0,0
POWER_INT_REGFILE_R_CORE_38,0,0
POWER_INT_REGFILE_W_CORE_38,0,0
POWER_FP_REGFILE_R_CORE_38,0,0
POWER_FP_REGFILE_W_CORE_38,0,0
POWER_GP_REGISTER_R_CORE_38,0,0
POWER_GP_REGISTER_W_CORE_38,0,0
POWER_FP_REGISTER_R_CORE_38,0,0
POWER_FP_REGISTER_W_CORE_38,0,0
POWER_SEGMENT_REGISTER_R_CORE_38,0,0
POWER_SEGMENT_REGISTER_W_CORE_38,0,0
POWER_CONTROL_REGISTER_R_CORE_38,0,0
POWER_CONTROL_REGISTER_W_CORE_38,0,0
POWER_FLAG_REGISTER_R_CORE_38,0,0
POWER_FLAG_REGISTER_W_CORE_38,0,0
POWER_EXEC_BYPASS_CORE_38,0,0
POWER_LOAD_BYPASS_CORE_38,0,0
POWER_PIPELINE_CORE_38,0,0
POWER_DCACHE_MISS_BUF_R_CORE_38,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_38,0,0
POWER_DCACHE_MISS_BUF_W_CORE_38,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_38,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_38,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_38,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_38,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_38,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_38,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_38,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_38,0,0
POWER_DCACHE_WB_BUF_R_CORE_38,0,0
POWER_L2CACHE_WB_BUF_R_CORE_38,0,0
POWER_DCACHE_WB_BUF_W_CORE_38,0,0
POWER_L2CACHE_WB_BUF_W_CORE_38,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_38,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_38,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_38,0,0
POWER_DCACHE_R_CORE_38,0,0
POWER_L2CACHE_R_CORE_38,0,0
POWER_DCACHE_W_CORE_38,0,0
POWER_L2CACHE_W_CORE_38,0,0
POWER_DCACHE_R_TAG_CORE_38,0,0
POWER_L2CACHE_R_TAG_CORE_38,0,0
POWER_CONST_CACHE_R_CORE_38,0,0
POWER_CONST_CACHE_W_CORE_38,0,0
POWER_CONST_CACHE_R_TAG_CORE_38,0,0
POWER_CONST_CACHE_W_TAG_CORE_38,0,0
POWER_TEXTURE_CACHE_R_CORE_38,0,0
POWER_TEXTURE_CACHE_W_CORE_38,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_38,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_38,0,0
POWER_SHARED_MEM_R_CORE_38,0,0
POWER_SHARED_MEM_W_CORE_38,0,0
POWER_SHARED_MEM_R_TAG_CORE_38,0,0
POWER_SHARED_MEM_W_TAG_CORE_38,0,0
POWER_BLOCK_STATES_R_CORE_39,0,0
POWER_BLOCK_STATES_W_CORE_39,0,0
POWER_FETCH_QUEUE_R_CORE_39,0,0
POWER_FETCH_QUEUE_W_CORE_39,0,0
POWER_INST_QUEUE_R_CORE_39,0,0
POWER_INST_QUEUE_W_CORE_39,0,0
POWER_BR_PRED_R_CORE_39,0,0
POWER_BR_PRED_W_CORE_39,0,0
POWER_RAS_R_CORE_39,0,0
POWER_RAS_W_CORE_39,0,0
POWER_ICACHE_R_CORE_39,0,0
POWER_ICACHE_W_CORE_39,0,0
POWER_ICACHE_R_TAG_CORE_39,0,0
POWER_ICACHE_MISS_BUF_R_CORE_39,0,0
POWER_ICACHE_MISS_BUF_W_CORE_39,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_39,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_39,0,0
POWER_ICACHE_TOT_ACC_CORE_39,0,0
POWER_ICACHE_CONF_CORE_39,0,0
POWER_INST_DECODER_R_CORE_39,0,0
POWER_INST_DECODER_W_CORE_39,0,0
POWER_MICRO_OP_SEQ_R_CORE_39,0,0
POWER_MICRO_OP_SEQ_W_CORE_39,0,0
POWER_OPERAND_DECODER_R_CORE_39,0,0
POWER_OPERAND_DECODER_W_CORE_39,0,0
POWER_UOP_QUEUE_R_CORE_39,0,0
POWER_UOP_QUEUE_W_CORE_39,0,0
POWER_REG_RENAMING_TABLE_R_CORE_39,0,0
POWER_REG_RENAMING_TABLE_W_CORE_39,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_39,0,0
POWER_FREELIST_R_CORE_39,0,0
POWER_FREELIST_W_CORE_39,0,0
POWER_RESERVATION_STATION_R_CORE_39,0,0
POWER_RESERVATION_STATION_W_CORE_39,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_39,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_39,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_39,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_39,0,0
POWER_PAYLOAD_RAM_R_CORE_39,0,0
POWER_PAYLOAD_RAM_W_CORE_39,0,0
POWER_EX_ALU_R_CORE_39,0,0
POWER_EX_FPU_R_CORE_39,0,0
POWER_EX_MUL_R_CORE_39,0,0
POWER_EX_SFU_R_CORE_39,0,0
POWER_REORDER_BUF_R_CORE_39,0,0
POWER_REORDER_BUF_W_CORE_39,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_39,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_39,0,0
POWER_FP_RENAME_R_CORE_39,0,0
POWER_FP_RENAME_W_CORE_39,0,0
POWER_LOAD_QUEUE_R_CORE_39,0,0
POWER_LOAD_QUEUE_W_CORE_39,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_39,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_39,0,0
POWER_STORE_QUEUE_R_CORE_39,0,0
POWER_STORE_QUEUE_W_CORE_39,0,0
POWER_STORE_QUEUE_R_TAG_CORE_39,0,0
POWER_STORE_QUEUE_W_TAG_CORE_39,0,0
POWER_DATA_TLB_R_CORE_39,0,0
POWER_DATA_TLB_W_CORE_39,0,0
POWER_DATA_TLB_R_TAG_CORE_39,0,0
POWER_DATA_TLB_W_TAG_CORE_39,0,0
POWER_INT_REGFILE_R_CORE_39,0,0
POWER_INT_REGFILE_W_CORE_39,0,0
POWER_FP_REGFILE_R_CORE_39,0,0
POWER_FP_REGFILE_W_CORE_39,0,0
POWER_GP_REGISTER_R_CORE_39,0,0
POWER_GP_REGISTER_W_CORE_39,0,0
POWER_FP_REGISTER_R_CORE_39,0,0
POWER_FP_REGISTER_W_CORE_39,0,0
POWER_SEGMENT_REGISTER_R_CORE_39,0,0
POWER_SEGMENT_REGISTER_W_CORE_39,0,0
POWER_CONTROL_REGISTER_R_CORE_39,0,0
POWER_CONTROL_REGISTER_W_CORE_39,0,0
POWER_FLAG_REGISTER_R_CORE_39,0,0
POWER_FLAG_REGISTER_W_CORE_39,0,0
POWER_EXEC_BYPASS_CORE_39,0,0
POWER_LOAD_BYPASS_CORE_39,0,0
POWER_PIPELINE_CORE_39,0,0
POWER_DCACHE_MISS_BUF_R_CORE_39,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_39,0,0
POWER_DCACHE_MISS_BUF_W_CORE_39,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_39,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_39,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_39,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_39,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_39,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_39,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_39,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_39,0,0
POWER_DCACHE_WB_BUF_R_CORE_39,0,0
POWER_L2CACHE_WB_BUF_R_CORE_39,0,0
POWER_DCACHE_WB_BUF_W_CORE_39,0,0
POWER_L2CACHE_WB_BUF_W_CORE_39,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_39,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_39,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_39,0,0
POWER_DCACHE_R_CORE_39,0,0
POWER_L2CACHE_R_CORE_39,0,0
POWER_DCACHE_W_CORE_39,0,0
POWER_L2CACHE_W_CORE_39,0,0
POWER_DCACHE_R_TAG_CORE_39,0,0
POWER_L2CACHE_R_TAG_CORE_39,0,0
POWER_CONST_CACHE_R_CORE_39,0,0
POWER_CONST_CACHE_W_CORE_39,0,0
POWER_CONST_CACHE_R_TAG_CORE_39,0,0
POWER_CONST_CACHE_W_TAG_CORE_39,0,0
POWER_TEXTURE_CACHE_R_CORE_39,0,0
POWER_TEXTURE_CACHE_W_CORE_39,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_39,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_39,0,0
POWER_SHARED_MEM_R_CORE_39,0,0
POWER_SHARED_MEM_W_CORE_39,0,0
POWER_SHARED_MEM_R_TAG_CORE_39,0,0
POWER_SHARED_MEM_W_TAG_CORE_39,0,0
POWER_BLOCK_STATES_R_CORE_40,0,0
POWER_BLOCK_STATES_W_CORE_40,0,0
POWER_FETCH_QUEUE_R_CORE_40,0,0
POWER_FETCH_QUEUE_W_CORE_40,0,0
POWER_INST_QUEUE_R_CORE_40,0,0
POWER_INST_QUEUE_W_CORE_40,0,0
POWER_BR_PRED_R_CORE_40,0,0
POWER_BR_PRED_W_CORE_40,0,0
POWER_RAS_R_CORE_40,0,0
POWER_RAS_W_CORE_40,0,0
POWER_ICACHE_R_CORE_40,0,0
POWER_ICACHE_W_CORE_40,0,0
POWER_ICACHE_R_TAG_CORE_40,0,0
POWER_ICACHE_MISS_BUF_R_CORE_40,0,0
POWER_ICACHE_MISS_BUF_W_CORE_40,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_40,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_40,0,0
POWER_ICACHE_TOT_ACC_CORE_40,0,0
POWER_ICACHE_CONF_CORE_40,0,0
POWER_INST_DECODER_R_CORE_40,0,0
POWER_INST_DECODER_W_CORE_40,0,0
POWER_MICRO_OP_SEQ_R_CORE_40,0,0
POWER_MICRO_OP_SEQ_W_CORE_40,0,0
POWER_OPERAND_DECODER_R_CORE_40,0,0
POWER_OPERAND_DECODER_W_CORE_40,0,0
POWER_UOP_QUEUE_R_CORE_40,0,0
POWER_UOP_QUEUE_W_CORE_40,0,0
POWER_REG_RENAMING_TABLE_R_CORE_40,0,0
POWER_REG_RENAMING_TABLE_W_CORE_40,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_40,0,0
POWER_FREELIST_R_CORE_40,0,0
POWER_FREELIST_W_CORE_40,0,0
POWER_RESERVATION_STATION_R_CORE_40,0,0
POWER_RESERVATION_STATION_W_CORE_40,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_40,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_40,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_40,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_40,0,0
POWER_PAYLOAD_RAM_R_CORE_40,0,0
POWER_PAYLOAD_RAM_W_CORE_40,0,0
POWER_EX_ALU_R_CORE_40,0,0
POWER_EX_FPU_R_CORE_40,0,0
POWER_EX_MUL_R_CORE_40,0,0
POWER_EX_SFU_R_CORE_40,0,0
POWER_REORDER_BUF_R_CORE_40,0,0
POWER_REORDER_BUF_W_CORE_40,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_40,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_40,0,0
POWER_FP_RENAME_R_CORE_40,0,0
POWER_FP_RENAME_W_CORE_40,0,0
POWER_LOAD_QUEUE_R_CORE_40,0,0
POWER_LOAD_QUEUE_W_CORE_40,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_40,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_40,0,0
POWER_STORE_QUEUE_R_CORE_40,0,0
POWER_STORE_QUEUE_W_CORE_40,0,0
POWER_STORE_QUEUE_R_TAG_CORE_40,0,0
POWER_STORE_QUEUE_W_TAG_CORE_40,0,0
POWER_DATA_TLB_R_CORE_40,0,0
POWER_DATA_TLB_W_CORE_40,0,0
POWER_DATA_TLB_R_TAG_CORE_40,0,0
POWER_DATA_TLB_W_TAG_CORE_40,0,0
POWER_INT_REGFILE_R_CORE_40,0,0
POWER_INT_REGFILE_W_CORE_40,0,0
POWER_FP_REGFILE_R_CORE_40,0,0
POWER_FP_REGFILE_W_CORE_40,0,0
POWER_GP_REGISTER_R_CORE_40,0,0
POWER_GP_REGISTER_W_CORE_40,0,0
POWER_FP_REGISTER_R_CORE_40,0,0
POWER_FP_REGISTER_W_CORE_40,0,0
POWER_SEGMENT_REGISTER_R_CORE_40,0,0
POWER_SEGMENT_REGISTER_W_CORE_40,0,0
POWER_CONTROL_REGISTER_R_CORE_40,0,0
POWER_CONTROL_REGISTER_W_CORE_40,0,0
POWER_FLAG_REGISTER_R_CORE_40,0,0
POWER_FLAG_REGISTER_W_CORE_40,0,0
POWER_EXEC_BYPASS_CORE_40,0,0
POWER_LOAD_BYPASS_CORE_40,0,0
POWER_PIPELINE_CORE_40,0,0
POWER_DCACHE_MISS_BUF_R_CORE_40,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_40,0,0
POWER_DCACHE_MISS_BUF_W_CORE_40,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_40,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_40,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_40,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_40,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_40,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_40,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_40,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_40,0,0
POWER_DCACHE_WB_BUF_R_CORE_40,0,0
POWER_L2CACHE_WB_BUF_R_CORE_40,0,0
POWER_DCACHE_WB_BUF_W_CORE_40,0,0
POWER_L2CACHE_WB_BUF_W_CORE_40,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_40,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_40,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_40,0,0
POWER_DCACHE_R_CORE_40,0,0
POWER_L2CACHE_R_CORE_40,0,0
POWER_DCACHE_W_CORE_40,0,0
POWER_L2CACHE_W_CORE_40,0,0
POWER_DCACHE_R_TAG_CORE_40,0,0
POWER_L2CACHE_R_TAG_CORE_40,0,0
POWER_CONST_CACHE_R_CORE_40,0,0
POWER_CONST_CACHE_W_CORE_40,0,0
POWER_CONST_CACHE_R_TAG_CORE_40,0,0
POWER_CONST_CACHE_W_TAG_CORE_40,0,0
POWER_TEXTURE_CACHE_R_CORE_40,0,0
POWER_TEXTURE_CACHE_W_CORE_40,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_40,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_40,0,0
POWER_SHARED_MEM_R_CORE_40,0,0
POWER_SHARED_MEM_W_CORE_40,0,0
POWER_SHARED_MEM_R_TAG_CORE_40,0,0
POWER_SHARED_MEM_W_TAG_CORE_40,0,0
POWER_BLOCK_STATES_R_CORE_41,0,0
POWER_BLOCK_STATES_W_CORE_41,0,0
POWER_FETCH_QUEUE_R_CORE_41,0,0
POWER_FETCH_QUEUE_W_CORE_41,0,0
POWER_INST_QUEUE_R_CORE_41,0,0
POWER_INST_QUEUE_W_CORE_41,0,0
POWER_BR_PRED_R_CORE_41,0,0
POWER_BR_PRED_W_CORE_41,0,0
POWER_RAS_R_CORE_41,0,0
POWER_RAS_W_CORE_41,0,0
POWER_ICACHE_R_CORE_41,0,0
POWER_ICACHE_W_CORE_41,0,0
POWER_ICACHE_R_TAG_CORE_41,0,0
POWER_ICACHE_MISS_BUF_R_CORE_41,0,0
POWER_ICACHE_MISS_BUF_W_CORE_41,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_41,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_41,0,0
POWER_ICACHE_TOT_ACC_CORE_41,0,0
POWER_ICACHE_CONF_CORE_41,0,0
POWER_INST_DECODER_R_CORE_41,0,0
POWER_INST_DECODER_W_CORE_41,0,0
POWER_MICRO_OP_SEQ_R_CORE_41,0,0
POWER_MICRO_OP_SEQ_W_CORE_41,0,0
POWER_OPERAND_DECODER_R_CORE_41,0,0
POWER_OPERAND_DECODER_W_CORE_41,0,0
POWER_UOP_QUEUE_R_CORE_41,0,0
POWER_UOP_QUEUE_W_CORE_41,0,0
POWER_REG_RENAMING_TABLE_R_CORE_41,0,0
POWER_REG_RENAMING_TABLE_W_CORE_41,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_41,0,0
POWER_FREELIST_R_CORE_41,0,0
POWER_FREELIST_W_CORE_41,0,0
POWER_RESERVATION_STATION_R_CORE_41,0,0
POWER_RESERVATION_STATION_W_CORE_41,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_41,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_41,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_41,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_41,0,0
POWER_PAYLOAD_RAM_R_CORE_41,0,0
POWER_PAYLOAD_RAM_W_CORE_41,0,0
POWER_EX_ALU_R_CORE_41,0,0
POWER_EX_FPU_R_CORE_41,0,0
POWER_EX_MUL_R_CORE_41,0,0
POWER_EX_SFU_R_CORE_41,0,0
POWER_REORDER_BUF_R_CORE_41,0,0
POWER_REORDER_BUF_W_CORE_41,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_41,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_41,0,0
POWER_FP_RENAME_R_CORE_41,0,0
POWER_FP_RENAME_W_CORE_41,0,0
POWER_LOAD_QUEUE_R_CORE_41,0,0
POWER_LOAD_QUEUE_W_CORE_41,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_41,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_41,0,0
POWER_STORE_QUEUE_R_CORE_41,0,0
POWER_STORE_QUEUE_W_CORE_41,0,0
POWER_STORE_QUEUE_R_TAG_CORE_41,0,0
POWER_STORE_QUEUE_W_TAG_CORE_41,0,0
POWER_DATA_TLB_R_CORE_41,0,0
POWER_DATA_TLB_W_CORE_41,0,0
POWER_DATA_TLB_R_TAG_CORE_41,0,0
POWER_DATA_TLB_W_TAG_CORE_41,0,0
POWER_INT_REGFILE_R_CORE_41,0,0
POWER_INT_REGFILE_W_CORE_41,0,0
POWER_FP_REGFILE_R_CORE_41,0,0
POWER_FP_REGFILE_W_CORE_41,0,0
POWER_GP_REGISTER_R_CORE_41,0,0
POWER_GP_REGISTER_W_CORE_41,0,0
POWER_FP_REGISTER_R_CORE_41,0,0
POWER_FP_REGISTER_W_CORE_41,0,0
POWER_SEGMENT_REGISTER_R_CORE_41,0,0
POWER_SEGMENT_REGISTER_W_CORE_41,0,0
POWER_CONTROL_REGISTER_R_CORE_41,0,0
POWER_CONTROL_REGISTER_W_CORE_41,0,0
POWER_FLAG_REGISTER_R_CORE_41,0,0
POWER_FLAG_REGISTER_W_CORE_41,0,0
POWER_EXEC_BYPASS_CORE_41,0,0
POWER_LOAD_BYPASS_CORE_41,0,0
POWER_PIPELINE_CORE_41,0,0
POWER_DCACHE_MISS_BUF_R_CORE_41,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_41,0,0
POWER_DCACHE_MISS_BUF_W_CORE_41,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_41,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_41,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_41,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_41,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_41,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_41,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_41,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_41,0,0
POWER_DCACHE_WB_BUF_R_CORE_41,0,0
POWER_L2CACHE_WB_BUF_R_CORE_41,0,0
POWER_DCACHE_WB_BUF_W_CORE_41,0,0
POWER_L2CACHE_WB_BUF_W_CORE_41,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_41,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_41,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_41,0,0
POWER_DCACHE_R_CORE_41,0,0
POWER_L2CACHE_R_CORE_41,0,0
POWER_DCACHE_W_CORE_41,0,0
POWER_L2CACHE_W_CORE_41,0,0
POWER_DCACHE_R_TAG_CORE_41,0,0
POWER_L2CACHE_R_TAG_CORE_41,0,0
POWER_CONST_CACHE_R_CORE_41,0,0
POWER_CONST_CACHE_W_CORE_41,0,0
POWER_CONST_CACHE_R_TAG_CORE_41,0,0
POWER_CONST_CACHE_W_TAG_CORE_41,0,0
POWER_TEXTURE_CACHE_R_CORE_41,0,0
POWER_TEXTURE_CACHE_W_CORE_41,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_41,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_41,0,0
POWER_SHARED_MEM_R_CORE_41,0,0
POWER_SHARED_MEM_W_CORE_41,0,0
POWER_SHARED_MEM_R_TAG_CORE_41,0,0
POWER_SHARED_MEM_W_TAG_CORE_41,0,0
POWER_BLOCK_STATES_R_CORE_42,0,0
POWER_BLOCK_STATES_W_CORE_42,0,0
POWER_FETCH_QUEUE_R_CORE_42,0,0
POWER_FETCH_QUEUE_W_CORE_42,0,0
POWER_INST_QUEUE_R_CORE_42,0,0
POWER_INST_QUEUE_W_CORE_42,0,0
POWER_BR_PRED_R_CORE_42,0,0
POWER_BR_PRED_W_CORE_42,0,0
POWER_RAS_R_CORE_42,0,0
POWER_RAS_W_CORE_42,0,0
POWER_ICACHE_R_CORE_42,0,0
POWER_ICACHE_W_CORE_42,0,0
POWER_ICACHE_R_TAG_CORE_42,0,0
POWER_ICACHE_MISS_BUF_R_CORE_42,0,0
POWER_ICACHE_MISS_BUF_W_CORE_42,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_42,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_42,0,0
POWER_ICACHE_TOT_ACC_CORE_42,0,0
POWER_ICACHE_CONF_CORE_42,0,0
POWER_INST_DECODER_R_CORE_42,0,0
POWER_INST_DECODER_W_CORE_42,0,0
POWER_MICRO_OP_SEQ_R_CORE_42,0,0
POWER_MICRO_OP_SEQ_W_CORE_42,0,0
POWER_OPERAND_DECODER_R_CORE_42,0,0
POWER_OPERAND_DECODER_W_CORE_42,0,0
POWER_UOP_QUEUE_R_CORE_42,0,0
POWER_UOP_QUEUE_W_CORE_42,0,0
POWER_REG_RENAMING_TABLE_R_CORE_42,0,0
POWER_REG_RENAMING_TABLE_W_CORE_42,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_42,0,0
POWER_FREELIST_R_CORE_42,0,0
POWER_FREELIST_W_CORE_42,0,0
POWER_RESERVATION_STATION_R_CORE_42,0,0
POWER_RESERVATION_STATION_W_CORE_42,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_42,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_42,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_42,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_42,0,0
POWER_PAYLOAD_RAM_R_CORE_42,0,0
POWER_PAYLOAD_RAM_W_CORE_42,0,0
POWER_EX_ALU_R_CORE_42,0,0
POWER_EX_FPU_R_CORE_42,0,0
POWER_EX_MUL_R_CORE_42,0,0
POWER_EX_SFU_R_CORE_42,0,0
POWER_REORDER_BUF_R_CORE_42,0,0
POWER_REORDER_BUF_W_CORE_42,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_42,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_42,0,0
POWER_FP_RENAME_R_CORE_42,0,0
POWER_FP_RENAME_W_CORE_42,0,0
POWER_LOAD_QUEUE_R_CORE_42,0,0
POWER_LOAD_QUEUE_W_CORE_42,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_42,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_42,0,0
POWER_STORE_QUEUE_R_CORE_42,0,0
POWER_STORE_QUEUE_W_CORE_42,0,0
POWER_STORE_QUEUE_R_TAG_CORE_42,0,0
POWER_STORE_QUEUE_W_TAG_CORE_42,0,0
POWER_DATA_TLB_R_CORE_42,0,0
POWER_DATA_TLB_W_CORE_42,0,0
POWER_DATA_TLB_R_TAG_CORE_42,0,0
POWER_DATA_TLB_W_TAG_CORE_42,0,0
POWER_INT_REGFILE_R_CORE_42,0,0
POWER_INT_REGFILE_W_CORE_42,0,0
POWER_FP_REGFILE_R_CORE_42,0,0
POWER_FP_REGFILE_W_CORE_42,0,0
POWER_GP_REGISTER_R_CORE_42,0,0
POWER_GP_REGISTER_W_CORE_42,0,0
POWER_FP_REGISTER_R_CORE_42,0,0
POWER_FP_REGISTER_W_CORE_42,0,0
POWER_SEGMENT_REGISTER_R_CORE_42,0,0
POWER_SEGMENT_REGISTER_W_CORE_42,0,0
POWER_CONTROL_REGISTER_R_CORE_42,0,0
POWER_CONTROL_REGISTER_W_CORE_42,0,0
POWER_FLAG_REGISTER_R_CORE_42,0,0
POWER_FLAG_REGISTER_W_CORE_42,0,0
POWER_EXEC_BYPASS_CORE_42,0,0
POWER_LOAD_BYPASS_CORE_42,0,0
POWER_PIPELINE_CORE_42,0,0
POWER_DCACHE_MISS_BUF_R_CORE_42,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_42,0,0
POWER_DCACHE_MISS_BUF_W_CORE_42,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_42,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_42,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_42,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_42,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_42,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_42,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_42,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_42,0,0
POWER_DCACHE_WB_BUF_R_CORE_42,0,0
POWER_L2CACHE_WB_BUF_R_CORE_42,0,0
POWER_DCACHE_WB_BUF_W_CORE_42,0,0
POWER_L2CACHE_WB_BUF_W_CORE_42,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_42,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_42,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_42,0,0
POWER_DCACHE_R_CORE_42,0,0
POWER_L2CACHE_R_CORE_42,0,0
POWER_DCACHE_W_CORE_42,0,0
POWER_L2CACHE_W_CORE_42,0,0
POWER_DCACHE_R_TAG_CORE_42,0,0
POWER_L2CACHE_R_TAG_CORE_42,0,0
POWER_CONST_CACHE_R_CORE_42,0,0
POWER_CONST_CACHE_W_CORE_42,0,0
POWER_CONST_CACHE_R_TAG_CORE_42,0,0
POWER_CONST_CACHE_W_TAG_CORE_42,0,0
POWER_TEXTURE_CACHE_R_CORE_42,0,0
POWER_TEXTURE_CACHE_W_CORE_42,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_42,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_42,0,0
POWER_SHARED_MEM_R_CORE_42,0,0
POWER_SHARED_MEM_W_CORE_42,0,0
POWER_SHARED_MEM_R_TAG_CORE_42,0,0
POWER_SHARED_MEM_W_TAG_CORE_42,0,0
POWER_BLOCK_STATES_R_CORE_43,0,0
POWER_BLOCK_STATES_W_CORE_43,0,0
POWER_FETCH_QUEUE_R_CORE_43,0,0
POWER_FETCH_QUEUE_W_CORE_43,0,0
POWER_INST_QUEUE_R_CORE_43,0,0
POWER_INST_QUEUE_W_CORE_43,0,0
POWER_BR_PRED_R_CORE_43,0,0
POWER_BR_PRED_W_CORE_43,0,0
POWER_RAS_R_CORE_43,0,0
POWER_RAS_W_CORE_43,0,0
POWER_ICACHE_R_CORE_43,0,0
POWER_ICACHE_W_CORE_43,0,0
POWER_ICACHE_R_TAG_CORE_43,0,0
POWER_ICACHE_MISS_BUF_R_CORE_43,0,0
POWER_ICACHE_MISS_BUF_W_CORE_43,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_43,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_43,0,0
POWER_ICACHE_TOT_ACC_CORE_43,0,0
POWER_ICACHE_CONF_CORE_43,0,0
POWER_INST_DECODER_R_CORE_43,0,0
POWER_INST_DECODER_W_CORE_43,0,0
POWER_MICRO_OP_SEQ_R_CORE_43,0,0
POWER_MICRO_OP_SEQ_W_CORE_43,0,0
POWER_OPERAND_DECODER_R_CORE_43,0,0
POWER_OPERAND_DECODER_W_CORE_43,0,0
POWER_UOP_QUEUE_R_CORE_43,0,0
POWER_UOP_QUEUE_W_CORE_43,0,0
POWER_REG_RENAMING_TABLE_R_CORE_43,0,0
POWER_REG_RENAMING_TABLE_W_CORE_43,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_43,0,0
POWER_FREELIST_R_CORE_43,0,0
POWER_FREELIST_W_CORE_43,0,0
POWER_RESERVATION_STATION_R_CORE_43,0,0
POWER_RESERVATION_STATION_W_CORE_43,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_43,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_43,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_43,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_43,0,0
POWER_PAYLOAD_RAM_R_CORE_43,0,0
POWER_PAYLOAD_RAM_W_CORE_43,0,0
POWER_EX_ALU_R_CORE_43,0,0
POWER_EX_FPU_R_CORE_43,0,0
POWER_EX_MUL_R_CORE_43,0,0
POWER_EX_SFU_R_CORE_43,0,0
POWER_REORDER_BUF_R_CORE_43,0,0
POWER_REORDER_BUF_W_CORE_43,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_43,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_43,0,0
POWER_FP_RENAME_R_CORE_43,0,0
POWER_FP_RENAME_W_CORE_43,0,0
POWER_LOAD_QUEUE_R_CORE_43,0,0
POWER_LOAD_QUEUE_W_CORE_43,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_43,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_43,0,0
POWER_STORE_QUEUE_R_CORE_43,0,0
POWER_STORE_QUEUE_W_CORE_43,0,0
POWER_STORE_QUEUE_R_TAG_CORE_43,0,0
POWER_STORE_QUEUE_W_TAG_CORE_43,0,0
POWER_DATA_TLB_R_CORE_43,0,0
POWER_DATA_TLB_W_CORE_43,0,0
POWER_DATA_TLB_R_TAG_CORE_43,0,0
POWER_DATA_TLB_W_TAG_CORE_43,0,0
POWER_INT_REGFILE_R_CORE_43,0,0
POWER_INT_REGFILE_W_CORE_43,0,0
POWER_FP_REGFILE_R_CORE_43,0,0
POWER_FP_REGFILE_W_CORE_43,0,0
POWER_GP_REGISTER_R_CORE_43,0,0
POWER_GP_REGISTER_W_CORE_43,0,0
POWER_FP_REGISTER_R_CORE_43,0,0
POWER_FP_REGISTER_W_CORE_43,0,0
POWER_SEGMENT_REGISTER_R_CORE_43,0,0
POWER_SEGMENT_REGISTER_W_CORE_43,0,0
POWER_CONTROL_REGISTER_R_CORE_43,0,0
POWER_CONTROL_REGISTER_W_CORE_43,0,0
POWER_FLAG_REGISTER_R_CORE_43,0,0
POWER_FLAG_REGISTER_W_CORE_43,0,0
POWER_EXEC_BYPASS_CORE_43,0,0
POWER_LOAD_BYPASS_CORE_43,0,0
POWER_PIPELINE_CORE_43,0,0
POWER_DCACHE_MISS_BUF_R_CORE_43,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_43,0,0
POWER_DCACHE_MISS_BUF_W_CORE_43,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_43,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_43,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_43,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_43,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_43,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_43,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_43,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_43,0,0
POWER_DCACHE_WB_BUF_R_CORE_43,0,0
POWER_L2CACHE_WB_BUF_R_CORE_43,0,0
POWER_DCACHE_WB_BUF_W_CORE_43,0,0
POWER_L2CACHE_WB_BUF_W_CORE_43,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_43,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_43,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_43,0,0
POWER_DCACHE_R_CORE_43,0,0
POWER_L2CACHE_R_CORE_43,0,0
POWER_DCACHE_W_CORE_43,0,0
POWER_L2CACHE_W_CORE_43,0,0
POWER_DCACHE_R_TAG_CORE_43,0,0
POWER_L2CACHE_R_TAG_CORE_43,0,0
POWER_CONST_CACHE_R_CORE_43,0,0
POWER_CONST_CACHE_W_CORE_43,0,0
POWER_CONST_CACHE_R_TAG_CORE_43,0,0
POWER_CONST_CACHE_W_TAG_CORE_43,0,0
POWER_TEXTURE_CACHE_R_CORE_43,0,0
POWER_TEXTURE_CACHE_W_CORE_43,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_43,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_43,0,0
POWER_SHARED_MEM_R_CORE_43,0,0
POWER_SHARED_MEM_W_CORE_43,0,0
POWER_SHARED_MEM_R_TAG_CORE_43,0,0
POWER_SHARED_MEM_W_TAG_CORE_43,0,0
POWER_BLOCK_STATES_R_CORE_44,0,0
POWER_BLOCK_STATES_W_CORE_44,0,0
POWER_FETCH_QUEUE_R_CORE_44,0,0
POWER_FETCH_QUEUE_W_CORE_44,0,0
POWER_INST_QUEUE_R_CORE_44,0,0
POWER_INST_QUEUE_W_CORE_44,0,0
POWER_BR_PRED_R_CORE_44,0,0
POWER_BR_PRED_W_CORE_44,0,0
POWER_RAS_R_CORE_44,0,0
POWER_RAS_W_CORE_44,0,0
POWER_ICACHE_R_CORE_44,0,0
POWER_ICACHE_W_CORE_44,0,0
POWER_ICACHE_R_TAG_CORE_44,0,0
POWER_ICACHE_MISS_BUF_R_CORE_44,0,0
POWER_ICACHE_MISS_BUF_W_CORE_44,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_44,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_44,0,0
POWER_ICACHE_TOT_ACC_CORE_44,0,0
POWER_ICACHE_CONF_CORE_44,0,0
POWER_INST_DECODER_R_CORE_44,0,0
POWER_INST_DECODER_W_CORE_44,0,0
POWER_MICRO_OP_SEQ_R_CORE_44,0,0
POWER_MICRO_OP_SEQ_W_CORE_44,0,0
POWER_OPERAND_DECODER_R_CORE_44,0,0
POWER_OPERAND_DECODER_W_CORE_44,0,0
POWER_UOP_QUEUE_R_CORE_44,0,0
POWER_UOP_QUEUE_W_CORE_44,0,0
POWER_REG_RENAMING_TABLE_R_CORE_44,0,0
POWER_REG_RENAMING_TABLE_W_CORE_44,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_44,0,0
POWER_FREELIST_R_CORE_44,0,0
POWER_FREELIST_W_CORE_44,0,0
POWER_RESERVATION_STATION_R_CORE_44,0,0
POWER_RESERVATION_STATION_W_CORE_44,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_44,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_44,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_44,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_44,0,0
POWER_PAYLOAD_RAM_R_CORE_44,0,0
POWER_PAYLOAD_RAM_W_CORE_44,0,0
POWER_EX_ALU_R_CORE_44,0,0
POWER_EX_FPU_R_CORE_44,0,0
POWER_EX_MUL_R_CORE_44,0,0
POWER_EX_SFU_R_CORE_44,0,0
POWER_REORDER_BUF_R_CORE_44,0,0
POWER_REORDER_BUF_W_CORE_44,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_44,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_44,0,0
POWER_FP_RENAME_R_CORE_44,0,0
POWER_FP_RENAME_W_CORE_44,0,0
POWER_LOAD_QUEUE_R_CORE_44,0,0
POWER_LOAD_QUEUE_W_CORE_44,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_44,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_44,0,0
POWER_STORE_QUEUE_R_CORE_44,0,0
POWER_STORE_QUEUE_W_CORE_44,0,0
POWER_STORE_QUEUE_R_TAG_CORE_44,0,0
POWER_STORE_QUEUE_W_TAG_CORE_44,0,0
POWER_DATA_TLB_R_CORE_44,0,0
POWER_DATA_TLB_W_CORE_44,0,0
POWER_DATA_TLB_R_TAG_CORE_44,0,0
POWER_DATA_TLB_W_TAG_CORE_44,0,0
POWER_INT_REGFILE_R_CORE_44,0,0
POWER_INT_REGFILE_W_CORE_44,0,0
POWER_FP_REGFILE_R_CORE_44,0,0
POWER_FP_REGFILE_W_CORE_44,0,0
POWER_GP_REGISTER_R_CORE_44,0,0
POWER_GP_REGISTER_W_CORE_44,0,0
POWER_FP_REGISTER_R_CORE_44,0,0
POWER_FP_REGISTER_W_CORE_44,0,0
POWER_SEGMENT_REGISTER_R_CORE_44,0,0
POWER_SEGMENT_REGISTER_W_CORE_44,0,0
POWER_CONTROL_REGISTER_R_CORE_44,0,0
POWER_CONTROL_REGISTER_W_CORE_44,0,0
POWER_FLAG_REGISTER_R_CORE_44,0,0
POWER_FLAG_REGISTER_W_CORE_44,0,0
POWER_EXEC_BYPASS_CORE_44,0,0
POWER_LOAD_BYPASS_CORE_44,0,0
POWER_PIPELINE_CORE_44,0,0
POWER_DCACHE_MISS_BUF_R_CORE_44,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_44,0,0
POWER_DCACHE_MISS_BUF_W_CORE_44,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_44,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_44,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_44,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_44,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_44,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_44,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_44,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_44,0,0
POWER_DCACHE_WB_BUF_R_CORE_44,0,0
POWER_L2CACHE_WB_BUF_R_CORE_44,0,0
POWER_DCACHE_WB_BUF_W_CORE_44,0,0
POWER_L2CACHE_WB_BUF_W_CORE_44,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_44,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_44,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_44,0,0
POWER_DCACHE_R_CORE_44,0,0
POWER_L2CACHE_R_CORE_44,0,0
POWER_DCACHE_W_CORE_44,0,0
POWER_L2CACHE_W_CORE_44,0,0
POWER_DCACHE_R_TAG_CORE_44,0,0
POWER_L2CACHE_R_TAG_CORE_44,0,0
POWER_CONST_CACHE_R_CORE_44,0,0
POWER_CONST_CACHE_W_CORE_44,0,0
POWER_CONST_CACHE_R_TAG_CORE_44,0,0
POWER_CONST_CACHE_W_TAG_CORE_44,0,0
POWER_TEXTURE_CACHE_R_CORE_44,0,0
POWER_TEXTURE_CACHE_W_CORE_44,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_44,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_44,0,0
POWER_SHARED_MEM_R_CORE_44,0,0
POWER_SHARED_MEM_W_CORE_44,0,0
POWER_SHARED_MEM_R_TAG_CORE_44,0,0
POWER_SHARED_MEM_W_TAG_CORE_44,0,0
POWER_BLOCK_STATES_R_CORE_45,0,0
POWER_BLOCK_STATES_W_CORE_45,0,0
POWER_FETCH_QUEUE_R_CORE_45,0,0
POWER_FETCH_QUEUE_W_CORE_45,0,0
POWER_INST_QUEUE_R_CORE_45,0,0
POWER_INST_QUEUE_W_CORE_45,0,0
POWER_BR_PRED_R_CORE_45,0,0
POWER_BR_PRED_W_CORE_45,0,0
POWER_RAS_R_CORE_45,0,0
POWER_RAS_W_CORE_45,0,0
POWER_ICACHE_R_CORE_45,0,0
POWER_ICACHE_W_CORE_45,0,0
POWER_ICACHE_R_TAG_CORE_45,0,0
POWER_ICACHE_MISS_BUF_R_CORE_45,0,0
POWER_ICACHE_MISS_BUF_W_CORE_45,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_45,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_45,0,0
POWER_ICACHE_TOT_ACC_CORE_45,0,0
POWER_ICACHE_CONF_CORE_45,0,0
POWER_INST_DECODER_R_CORE_45,0,0
POWER_INST_DECODER_W_CORE_45,0,0
POWER_MICRO_OP_SEQ_R_CORE_45,0,0
POWER_MICRO_OP_SEQ_W_CORE_45,0,0
POWER_OPERAND_DECODER_R_CORE_45,0,0
POWER_OPERAND_DECODER_W_CORE_45,0,0
POWER_UOP_QUEUE_R_CORE_45,0,0
POWER_UOP_QUEUE_W_CORE_45,0,0
POWER_REG_RENAMING_TABLE_R_CORE_45,0,0
POWER_REG_RENAMING_TABLE_W_CORE_45,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_45,0,0
POWER_FREELIST_R_CORE_45,0,0
POWER_FREELIST_W_CORE_45,0,0
POWER_RESERVATION_STATION_R_CORE_45,0,0
POWER_RESERVATION_STATION_W_CORE_45,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_45,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_45,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_45,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_45,0,0
POWER_PAYLOAD_RAM_R_CORE_45,0,0
POWER_PAYLOAD_RAM_W_CORE_45,0,0
POWER_EX_ALU_R_CORE_45,0,0
POWER_EX_FPU_R_CORE_45,0,0
POWER_EX_MUL_R_CORE_45,0,0
POWER_EX_SFU_R_CORE_45,0,0
POWER_REORDER_BUF_R_CORE_45,0,0
POWER_REORDER_BUF_W_CORE_45,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_45,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_45,0,0
POWER_FP_RENAME_R_CORE_45,0,0
POWER_FP_RENAME_W_CORE_45,0,0
POWER_LOAD_QUEUE_R_CORE_45,0,0
POWER_LOAD_QUEUE_W_CORE_45,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_45,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_45,0,0
POWER_STORE_QUEUE_R_CORE_45,0,0
POWER_STORE_QUEUE_W_CORE_45,0,0
POWER_STORE_QUEUE_R_TAG_CORE_45,0,0
POWER_STORE_QUEUE_W_TAG_CORE_45,0,0
POWER_DATA_TLB_R_CORE_45,0,0
POWER_DATA_TLB_W_CORE_45,0,0
POWER_DATA_TLB_R_TAG_CORE_45,0,0
POWER_DATA_TLB_W_TAG_CORE_45,0,0
POWER_INT_REGFILE_R_CORE_45,0,0
POWER_INT_REGFILE_W_CORE_45,0,0
POWER_FP_REGFILE_R_CORE_45,0,0
POWER_FP_REGFILE_W_CORE_45,0,0
POWER_GP_REGISTER_R_CORE_45,0,0
POWER_GP_REGISTER_W_CORE_45,0,0
POWER_FP_REGISTER_R_CORE_45,0,0
POWER_FP_REGISTER_W_CORE_45,0,0
POWER_SEGMENT_REGISTER_R_CORE_45,0,0
POWER_SEGMENT_REGISTER_W_CORE_45,0,0
POWER_CONTROL_REGISTER_R_CORE_45,0,0
POWER_CONTROL_REGISTER_W_CORE_45,0,0
POWER_FLAG_REGISTER_R_CORE_45,0,0
POWER_FLAG_REGISTER_W_CORE_45,0,0
POWER_EXEC_BYPASS_CORE_45,0,0
POWER_LOAD_BYPASS_CORE_45,0,0
POWER_PIPELINE_CORE_45,0,0
POWER_DCACHE_MISS_BUF_R_CORE_45,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_45,0,0
POWER_DCACHE_MISS_BUF_W_CORE_45,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_45,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_45,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_45,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_45,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_45,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_45,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_45,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_45,0,0
POWER_DCACHE_WB_BUF_R_CORE_45,0,0
POWER_L2CACHE_WB_BUF_R_CORE_45,0,0
POWER_DCACHE_WB_BUF_W_CORE_45,0,0
POWER_L2CACHE_WB_BUF_W_CORE_45,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_45,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_45,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_45,0,0
POWER_DCACHE_R_CORE_45,0,0
POWER_L2CACHE_R_CORE_45,0,0
POWER_DCACHE_W_CORE_45,0,0
POWER_L2CACHE_W_CORE_45,0,0
POWER_DCACHE_R_TAG_CORE_45,0,0
POWER_L2CACHE_R_TAG_CORE_45,0,0
POWER_CONST_CACHE_R_CORE_45,0,0
POWER_CONST_CACHE_W_CORE_45,0,0
POWER_CONST_CACHE_R_TAG_CORE_45,0,0
POWER_CONST_CACHE_W_TAG_CORE_45,0,0
POWER_TEXTURE_CACHE_R_CORE_45,0,0
POWER_TEXTURE_CACHE_W_CORE_45,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_45,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_45,0,0
POWER_SHARED_MEM_R_CORE_45,0,0
POWER_SHARED_MEM_W_CORE_45,0,0
POWER_SHARED_MEM_R_TAG_CORE_45,0,0
POWER_SHARED_MEM_W_TAG_CORE_45,0,0
POWER_BLOCK_STATES_R_CORE_46,0,0
POWER_BLOCK_STATES_W_CORE_46,0,0
POWER_FETCH_QUEUE_R_CORE_46,0,0
POWER_FETCH_QUEUE_W_CORE_46,0,0
POWER_INST_QUEUE_R_CORE_46,0,0
POWER_INST_QUEUE_W_CORE_46,0,0
POWER_BR_PRED_R_CORE_46,0,0
POWER_BR_PRED_W_CORE_46,0,0
POWER_RAS_R_CORE_46,0,0
POWER_RAS_W_CORE_46,0,0
POWER_ICACHE_R_CORE_46,0,0
POWER_ICACHE_W_CORE_46,0,0
POWER_ICACHE_R_TAG_CORE_46,0,0
POWER_ICACHE_MISS_BUF_R_CORE_46,0,0
POWER_ICACHE_MISS_BUF_W_CORE_46,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_46,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_46,0,0
POWER_ICACHE_TOT_ACC_CORE_46,0,0
POWER_ICACHE_CONF_CORE_46,0,0
POWER_INST_DECODER_R_CORE_46,0,0
POWER_INST_DECODER_W_CORE_46,0,0
POWER_MICRO_OP_SEQ_R_CORE_46,0,0
POWER_MICRO_OP_SEQ_W_CORE_46,0,0
POWER_OPERAND_DECODER_R_CORE_46,0,0
POWER_OPERAND_DECODER_W_CORE_46,0,0
POWER_UOP_QUEUE_R_CORE_46,0,0
POWER_UOP_QUEUE_W_CORE_46,0,0
POWER_REG_RENAMING_TABLE_R_CORE_46,0,0
POWER_REG_RENAMING_TABLE_W_CORE_46,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_46,0,0
POWER_FREELIST_R_CORE_46,0,0
POWER_FREELIST_W_CORE_46,0,0
POWER_RESERVATION_STATION_R_CORE_46,0,0
POWER_RESERVATION_STATION_W_CORE_46,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_46,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_46,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_46,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_46,0,0
POWER_PAYLOAD_RAM_R_CORE_46,0,0
POWER_PAYLOAD_RAM_W_CORE_46,0,0
POWER_EX_ALU_R_CORE_46,0,0
POWER_EX_FPU_R_CORE_46,0,0
POWER_EX_MUL_R_CORE_46,0,0
POWER_EX_SFU_R_CORE_46,0,0
POWER_REORDER_BUF_R_CORE_46,0,0
POWER_REORDER_BUF_W_CORE_46,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_46,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_46,0,0
POWER_FP_RENAME_R_CORE_46,0,0
POWER_FP_RENAME_W_CORE_46,0,0
POWER_LOAD_QUEUE_R_CORE_46,0,0
POWER_LOAD_QUEUE_W_CORE_46,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_46,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_46,0,0
POWER_STORE_QUEUE_R_CORE_46,0,0
POWER_STORE_QUEUE_W_CORE_46,0,0
POWER_STORE_QUEUE_R_TAG_CORE_46,0,0
POWER_STORE_QUEUE_W_TAG_CORE_46,0,0
POWER_DATA_TLB_R_CORE_46,0,0
POWER_DATA_TLB_W_CORE_46,0,0
POWER_DATA_TLB_R_TAG_CORE_46,0,0
POWER_DATA_TLB_W_TAG_CORE_46,0,0
POWER_INT_REGFILE_R_CORE_46,0,0
POWER_INT_REGFILE_W_CORE_46,0,0
POWER_FP_REGFILE_R_CORE_46,0,0
POWER_FP_REGFILE_W_CORE_46,0,0
POWER_GP_REGISTER_R_CORE_46,0,0
POWER_GP_REGISTER_W_CORE_46,0,0
POWER_FP_REGISTER_R_CORE_46,0,0
POWER_FP_REGISTER_W_CORE_46,0,0
POWER_SEGMENT_REGISTER_R_CORE_46,0,0
POWER_SEGMENT_REGISTER_W_CORE_46,0,0
POWER_CONTROL_REGISTER_R_CORE_46,0,0
POWER_CONTROL_REGISTER_W_CORE_46,0,0
POWER_FLAG_REGISTER_R_CORE_46,0,0
POWER_FLAG_REGISTER_W_CORE_46,0,0
POWER_EXEC_BYPASS_CORE_46,0,0
POWER_LOAD_BYPASS_CORE_46,0,0
POWER_PIPELINE_CORE_46,0,0
POWER_DCACHE_MISS_BUF_R_CORE_46,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_46,0,0
POWER_DCACHE_MISS_BUF_W_CORE_46,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_46,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_46,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_46,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_46,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_46,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_46,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_46,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_46,0,0
POWER_DCACHE_WB_BUF_R_CORE_46,0,0
POWER_L2CACHE_WB_BUF_R_CORE_46,0,0
POWER_DCACHE_WB_BUF_W_CORE_46,0,0
POWER_L2CACHE_WB_BUF_W_CORE_46,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_46,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_46,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_46,0,0
POWER_DCACHE_R_CORE_46,0,0
POWER_L2CACHE_R_CORE_46,0,0
POWER_DCACHE_W_CORE_46,0,0
POWER_L2CACHE_W_CORE_46,0,0
POWER_DCACHE_R_TAG_CORE_46,0,0
POWER_L2CACHE_R_TAG_CORE_46,0,0
POWER_CONST_CACHE_R_CORE_46,0,0
POWER_CONST_CACHE_W_CORE_46,0,0
POWER_CONST_CACHE_R_TAG_CORE_46,0,0
POWER_CONST_CACHE_W_TAG_CORE_46,0,0
POWER_TEXTURE_CACHE_R_CORE_46,0,0
POWER_TEXTURE_CACHE_W_CORE_46,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_46,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_46,0,0
POWER_SHARED_MEM_R_CORE_46,0,0
POWER_SHARED_MEM_W_CORE_46,0,0
POWER_SHARED_MEM_R_TAG_CORE_46,0,0
POWER_SHARED_MEM_W_TAG_CORE_46,0,0
POWER_BLOCK_STATES_R_CORE_47,0,0
POWER_BLOCK_STATES_W_CORE_47,0,0
POWER_FETCH_QUEUE_R_CORE_47,0,0
POWER_FETCH_QUEUE_W_CORE_47,0,0
POWER_INST_QUEUE_R_CORE_47,0,0
POWER_INST_QUEUE_W_CORE_47,0,0
POWER_BR_PRED_R_CORE_47,0,0
POWER_BR_PRED_W_CORE_47,0,0
POWER_RAS_R_CORE_47,0,0
POWER_RAS_W_CORE_47,0,0
POWER_ICACHE_R_CORE_47,0,0
POWER_ICACHE_W_CORE_47,0,0
POWER_ICACHE_R_TAG_CORE_47,0,0
POWER_ICACHE_MISS_BUF_R_CORE_47,0,0
POWER_ICACHE_MISS_BUF_W_CORE_47,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_47,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_47,0,0
POWER_ICACHE_TOT_ACC_CORE_47,0,0
POWER_ICACHE_CONF_CORE_47,0,0
POWER_INST_DECODER_R_CORE_47,0,0
POWER_INST_DECODER_W_CORE_47,0,0
POWER_MICRO_OP_SEQ_R_CORE_47,0,0
POWER_MICRO_OP_SEQ_W_CORE_47,0,0
POWER_OPERAND_DECODER_R_CORE_47,0,0
POWER_OPERAND_DECODER_W_CORE_47,0,0
POWER_UOP_QUEUE_R_CORE_47,0,0
POWER_UOP_QUEUE_W_CORE_47,0,0
POWER_REG_RENAMING_TABLE_R_CORE_47,0,0
POWER_REG_RENAMING_TABLE_W_CORE_47,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_47,0,0
POWER_FREELIST_R_CORE_47,0,0
POWER_FREELIST_W_CORE_47,0,0
POWER_RESERVATION_STATION_R_CORE_47,0,0
POWER_RESERVATION_STATION_W_CORE_47,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_47,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_47,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_47,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_47,0,0
POWER_PAYLOAD_RAM_R_CORE_47,0,0
POWER_PAYLOAD_RAM_W_CORE_47,0,0
POWER_EX_ALU_R_CORE_47,0,0
POWER_EX_FPU_R_CORE_47,0,0
POWER_EX_MUL_R_CORE_47,0,0
POWER_EX_SFU_R_CORE_47,0,0
POWER_REORDER_BUF_R_CORE_47,0,0
POWER_REORDER_BUF_W_CORE_47,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_47,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_47,0,0
POWER_FP_RENAME_R_CORE_47,0,0
POWER_FP_RENAME_W_CORE_47,0,0
POWER_LOAD_QUEUE_R_CORE_47,0,0
POWER_LOAD_QUEUE_W_CORE_47,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_47,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_47,0,0
POWER_STORE_QUEUE_R_CORE_47,0,0
POWER_STORE_QUEUE_W_CORE_47,0,0
POWER_STORE_QUEUE_R_TAG_CORE_47,0,0
POWER_STORE_QUEUE_W_TAG_CORE_47,0,0
POWER_DATA_TLB_R_CORE_47,0,0
POWER_DATA_TLB_W_CORE_47,0,0
POWER_DATA_TLB_R_TAG_CORE_47,0,0
POWER_DATA_TLB_W_TAG_CORE_47,0,0
POWER_INT_REGFILE_R_CORE_47,0,0
POWER_INT_REGFILE_W_CORE_47,0,0
POWER_FP_REGFILE_R_CORE_47,0,0
POWER_FP_REGFILE_W_CORE_47,0,0
POWER_GP_REGISTER_R_CORE_47,0,0
POWER_GP_REGISTER_W_CORE_47,0,0
POWER_FP_REGISTER_R_CORE_47,0,0
POWER_FP_REGISTER_W_CORE_47,0,0
POWER_SEGMENT_REGISTER_R_CORE_47,0,0
POWER_SEGMENT_REGISTER_W_CORE_47,0,0
POWER_CONTROL_REGISTER_R_CORE_47,0,0
POWER_CONTROL_REGISTER_W_CORE_47,0,0
POWER_FLAG_REGISTER_R_CORE_47,0,0
POWER_FLAG_REGISTER_W_CORE_47,0,0
POWER_EXEC_BYPASS_CORE_47,0,0
POWER_LOAD_BYPASS_CORE_47,0,0
POWER_PIPELINE_CORE_47,0,0
POWER_DCACHE_MISS_BUF_R_CORE_47,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_47,0,0
POWER_DCACHE_MISS_BUF_W_CORE_47,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_47,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_47,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_47,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_47,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_47,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_47,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_47,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_47,0,0
POWER_DCACHE_WB_BUF_R_CORE_47,0,0
POWER_L2CACHE_WB_BUF_R_CORE_47,0,0
POWER_DCACHE_WB_BUF_W_CORE_47,0,0
POWER_L2CACHE_WB_BUF_W_CORE_47,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_47,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_47,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_47,0,0
POWER_DCACHE_R_CORE_47,0,0
POWER_L2CACHE_R_CORE_47,0,0
POWER_DCACHE_W_CORE_47,0,0
POWER_L2CACHE_W_CORE_47,0,0
POWER_DCACHE_R_TAG_CORE_47,0,0
POWER_L2CACHE_R_TAG_CORE_47,0,0
POWER_CONST_CACHE_R_CORE_47,0,0
POWER_CONST_CACHE_W_CORE_47,0,0
POWER_CONST_CACHE_R_TAG_CORE_47,0,0
POWER_CONST_CACHE_W_TAG_CORE_47,0,0
POWER_TEXTURE_CACHE_R_CORE_47,0,0
POWER_TEXTURE_CACHE_W_CORE_47,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_47,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_47,0,0
POWER_SHARED_MEM_R_CORE_47,0,0
POWER_SHARED_MEM_W_CORE_47,0,0
POWER_SHARED_MEM_R_TAG_CORE_47,0,0
POWER_SHARED_MEM_W_TAG_CORE_47,0,0
POWER_BLOCK_STATES_R_CORE_48,0,0
POWER_BLOCK_STATES_W_CORE_48,0,0
POWER_FETCH_QUEUE_R_CORE_48,0,0
POWER_FETCH_QUEUE_W_CORE_48,0,0
POWER_INST_QUEUE_R_CORE_48,0,0
POWER_INST_QUEUE_W_CORE_48,0,0
POWER_BR_PRED_R_CORE_48,0,0
POWER_BR_PRED_W_CORE_48,0,0
POWER_RAS_R_CORE_48,0,0
POWER_RAS_W_CORE_48,0,0
POWER_ICACHE_R_CORE_48,0,0
POWER_ICACHE_W_CORE_48,0,0
POWER_ICACHE_R_TAG_CORE_48,0,0
POWER_ICACHE_MISS_BUF_R_CORE_48,0,0
POWER_ICACHE_MISS_BUF_W_CORE_48,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_48,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_48,0,0
POWER_ICACHE_TOT_ACC_CORE_48,0,0
POWER_ICACHE_CONF_CORE_48,0,0
POWER_INST_DECODER_R_CORE_48,0,0
POWER_INST_DECODER_W_CORE_48,0,0
POWER_MICRO_OP_SEQ_R_CORE_48,0,0
POWER_MICRO_OP_SEQ_W_CORE_48,0,0
POWER_OPERAND_DECODER_R_CORE_48,0,0
POWER_OPERAND_DECODER_W_CORE_48,0,0
POWER_UOP_QUEUE_R_CORE_48,0,0
POWER_UOP_QUEUE_W_CORE_48,0,0
POWER_REG_RENAMING_TABLE_R_CORE_48,0,0
POWER_REG_RENAMING_TABLE_W_CORE_48,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_48,0,0
POWER_FREELIST_R_CORE_48,0,0
POWER_FREELIST_W_CORE_48,0,0
POWER_RESERVATION_STATION_R_CORE_48,0,0
POWER_RESERVATION_STATION_W_CORE_48,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_48,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_48,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_48,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_48,0,0
POWER_PAYLOAD_RAM_R_CORE_48,0,0
POWER_PAYLOAD_RAM_W_CORE_48,0,0
POWER_EX_ALU_R_CORE_48,0,0
POWER_EX_FPU_R_CORE_48,0,0
POWER_EX_MUL_R_CORE_48,0,0
POWER_EX_SFU_R_CORE_48,0,0
POWER_REORDER_BUF_R_CORE_48,0,0
POWER_REORDER_BUF_W_CORE_48,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_48,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_48,0,0
POWER_FP_RENAME_R_CORE_48,0,0
POWER_FP_RENAME_W_CORE_48,0,0
POWER_LOAD_QUEUE_R_CORE_48,0,0
POWER_LOAD_QUEUE_W_CORE_48,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_48,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_48,0,0
POWER_STORE_QUEUE_R_CORE_48,0,0
POWER_STORE_QUEUE_W_CORE_48,0,0
POWER_STORE_QUEUE_R_TAG_CORE_48,0,0
POWER_STORE_QUEUE_W_TAG_CORE_48,0,0
POWER_DATA_TLB_R_CORE_48,0,0
POWER_DATA_TLB_W_CORE_48,0,0
POWER_DATA_TLB_R_TAG_CORE_48,0,0
POWER_DATA_TLB_W_TAG_CORE_48,0,0
POWER_INT_REGFILE_R_CORE_48,0,0
POWER_INT_REGFILE_W_CORE_48,0,0
POWER_FP_REGFILE_R_CORE_48,0,0
POWER_FP_REGFILE_W_CORE_48,0,0
POWER_GP_REGISTER_R_CORE_48,0,0
POWER_GP_REGISTER_W_CORE_48,0,0
POWER_FP_REGISTER_R_CORE_48,0,0
POWER_FP_REGISTER_W_CORE_48,0,0
POWER_SEGMENT_REGISTER_R_CORE_48,0,0
POWER_SEGMENT_REGISTER_W_CORE_48,0,0
POWER_CONTROL_REGISTER_R_CORE_48,0,0
POWER_CONTROL_REGISTER_W_CORE_48,0,0
POWER_FLAG_REGISTER_R_CORE_48,0,0
POWER_FLAG_REGISTER_W_CORE_48,0,0
POWER_EXEC_BYPASS_CORE_48,0,0
POWER_LOAD_BYPASS_CORE_48,0,0
POWER_PIPELINE_CORE_48,0,0
POWER_DCACHE_MISS_BUF_R_CORE_48,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_48,0,0
POWER_DCACHE_MISS_BUF_W_CORE_48,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_48,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_48,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_48,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_48,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_48,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_48,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_48,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_48,0,0
POWER_DCACHE_WB_BUF_R_CORE_48,0,0
POWER_L2CACHE_WB_BUF_R_CORE_48,0,0
POWER_DCACHE_WB_BUF_W_CORE_48,0,0
POWER_L2CACHE_WB_BUF_W_CORE_48,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_48,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_48,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_48,0,0
POWER_DCACHE_R_CORE_48,0,0
POWER_L2CACHE_R_CORE_48,0,0
POWER_DCACHE_W_CORE_48,0,0
POWER_L2CACHE_W_CORE_48,0,0
POWER_DCACHE_R_TAG_CORE_48,0,0
POWER_L2CACHE_R_TAG_CORE_48,0,0
POWER_CONST_CACHE_R_CORE_48,0,0
POWER_CONST_CACHE_W_CORE_48,0,0
POWER_CONST_CACHE_R_TAG_CORE_48,0,0
POWER_CONST_CACHE_W_TAG_CORE_48,0,0
POWER_TEXTURE_CACHE_R_CORE_48,0,0
POWER_TEXTURE_CACHE_W_CORE_48,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_48,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_48,0,0
POWER_SHARED_MEM_R_CORE_48,0,0
POWER_SHARED_MEM_W_CORE_48,0,0
POWER_SHARED_MEM_R_TAG_CORE_48,0,0
POWER_SHARED_MEM_W_TAG_CORE_48,0,0
POWER_BLOCK_STATES_R_CORE_49,0,0
POWER_BLOCK_STATES_W_CORE_49,0,0
POWER_FETCH_QUEUE_R_CORE_49,0,0
POWER_FETCH_QUEUE_W_CORE_49,0,0
POWER_INST_QUEUE_R_CORE_49,0,0
POWER_INST_QUEUE_W_CORE_49,0,0
POWER_BR_PRED_R_CORE_49,0,0
POWER_BR_PRED_W_CORE_49,0,0
POWER_RAS_R_CORE_49,0,0
POWER_RAS_W_CORE_49,0,0
POWER_ICACHE_R_CORE_49,0,0
POWER_ICACHE_W_CORE_49,0,0
POWER_ICACHE_R_TAG_CORE_49,0,0
POWER_ICACHE_MISS_BUF_R_CORE_49,0,0
POWER_ICACHE_MISS_BUF_W_CORE_49,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_49,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_49,0,0
POWER_ICACHE_TOT_ACC_CORE_49,0,0
POWER_ICACHE_CONF_CORE_49,0,0
POWER_INST_DECODER_R_CORE_49,0,0
POWER_INST_DECODER_W_CORE_49,0,0
POWER_MICRO_OP_SEQ_R_CORE_49,0,0
POWER_MICRO_OP_SEQ_W_CORE_49,0,0
POWER_OPERAND_DECODER_R_CORE_49,0,0
POWER_OPERAND_DECODER_W_CORE_49,0,0
POWER_UOP_QUEUE_R_CORE_49,0,0
POWER_UOP_QUEUE_W_CORE_49,0,0
POWER_REG_RENAMING_TABLE_R_CORE_49,0,0
POWER_REG_RENAMING_TABLE_W_CORE_49,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_49,0,0
POWER_FREELIST_R_CORE_49,0,0
POWER_FREELIST_W_CORE_49,0,0
POWER_RESERVATION_STATION_R_CORE_49,0,0
POWER_RESERVATION_STATION_W_CORE_49,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_49,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_49,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_49,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_49,0,0
POWER_PAYLOAD_RAM_R_CORE_49,0,0
POWER_PAYLOAD_RAM_W_CORE_49,0,0
POWER_EX_ALU_R_CORE_49,0,0
POWER_EX_FPU_R_CORE_49,0,0
POWER_EX_MUL_R_CORE_49,0,0
POWER_EX_SFU_R_CORE_49,0,0
POWER_REORDER_BUF_R_CORE_49,0,0
POWER_REORDER_BUF_W_CORE_49,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_49,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_49,0,0
POWER_FP_RENAME_R_CORE_49,0,0
POWER_FP_RENAME_W_CORE_49,0,0
POWER_LOAD_QUEUE_R_CORE_49,0,0
POWER_LOAD_QUEUE_W_CORE_49,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_49,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_49,0,0
POWER_STORE_QUEUE_R_CORE_49,0,0
POWER_STORE_QUEUE_W_CORE_49,0,0
POWER_STORE_QUEUE_R_TAG_CORE_49,0,0
POWER_STORE_QUEUE_W_TAG_CORE_49,0,0
POWER_DATA_TLB_R_CORE_49,0,0
POWER_DATA_TLB_W_CORE_49,0,0
POWER_DATA_TLB_R_TAG_CORE_49,0,0
POWER_DATA_TLB_W_TAG_CORE_49,0,0
POWER_INT_REGFILE_R_CORE_49,0,0
POWER_INT_REGFILE_W_CORE_49,0,0
POWER_FP_REGFILE_R_CORE_49,0,0
POWER_FP_REGFILE_W_CORE_49,0,0
POWER_GP_REGISTER_R_CORE_49,0,0
POWER_GP_REGISTER_W_CORE_49,0,0
POWER_FP_REGISTER_R_CORE_49,0,0
POWER_FP_REGISTER_W_CORE_49,0,0
POWER_SEGMENT_REGISTER_R_CORE_49,0,0
POWER_SEGMENT_REGISTER_W_CORE_49,0,0
POWER_CONTROL_REGISTER_R_CORE_49,0,0
POWER_CONTROL_REGISTER_W_CORE_49,0,0
POWER_FLAG_REGISTER_R_CORE_49,0,0
POWER_FLAG_REGISTER_W_CORE_49,0,0
POWER_EXEC_BYPASS_CORE_49,0,0
POWER_LOAD_BYPASS_CORE_49,0,0
POWER_PIPELINE_CORE_49,0,0
POWER_DCACHE_MISS_BUF_R_CORE_49,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_49,0,0
POWER_DCACHE_MISS_BUF_W_CORE_49,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_49,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_49,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_49,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_49,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_49,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_49,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_49,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_49,0,0
POWER_DCACHE_WB_BUF_R_CORE_49,0,0
POWER_L2CACHE_WB_BUF_R_CORE_49,0,0
POWER_DCACHE_WB_BUF_W_CORE_49,0,0
POWER_L2CACHE_WB_BUF_W_CORE_49,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_49,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_49,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_49,0,0
POWER_DCACHE_R_CORE_49,0,0
POWER_L2CACHE_R_CORE_49,0,0
POWER_DCACHE_W_CORE_49,0,0
POWER_L2CACHE_W_CORE_49,0,0
POWER_DCACHE_R_TAG_CORE_49,0,0
POWER_L2CACHE_R_TAG_CORE_49,0,0
POWER_CONST_CACHE_R_CORE_49,0,0
POWER_CONST_CACHE_W_CORE_49,0,0
POWER_CONST_CACHE_R_TAG_CORE_49,0,0
POWER_CONST_CACHE_W_TAG_CORE_49,0,0
POWER_TEXTURE_CACHE_R_CORE_49,0,0
POWER_TEXTURE_CACHE_W_CORE_49,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_49,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_49,0,0
POWER_SHARED_MEM_R_CORE_49,0,0
POWER_SHARED_MEM_W_CORE_49,0,0
POWER_SHARED_MEM_R_TAG_CORE_49,0,0
POWER_SHARED_MEM_W_TAG_CORE_49,0,0
POWER_BLOCK_STATES_R_CORE_50,0,0
POWER_BLOCK_STATES_W_CORE_50,0,0
POWER_FETCH_QUEUE_R_CORE_50,0,0
POWER_FETCH_QUEUE_W_CORE_50,0,0
POWER_INST_QUEUE_R_CORE_50,0,0
POWER_INST_QUEUE_W_CORE_50,0,0
POWER_BR_PRED_R_CORE_50,0,0
POWER_BR_PRED_W_CORE_50,0,0
POWER_RAS_R_CORE_50,0,0
POWER_RAS_W_CORE_50,0,0
POWER_ICACHE_R_CORE_50,0,0
POWER_ICACHE_W_CORE_50,0,0
POWER_ICACHE_R_TAG_CORE_50,0,0
POWER_ICACHE_MISS_BUF_R_CORE_50,0,0
POWER_ICACHE_MISS_BUF_W_CORE_50,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_50,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_50,0,0
POWER_ICACHE_TOT_ACC_CORE_50,0,0
POWER_ICACHE_CONF_CORE_50,0,0
POWER_INST_DECODER_R_CORE_50,0,0
POWER_INST_DECODER_W_CORE_50,0,0
POWER_MICRO_OP_SEQ_R_CORE_50,0,0
POWER_MICRO_OP_SEQ_W_CORE_50,0,0
POWER_OPERAND_DECODER_R_CORE_50,0,0
POWER_OPERAND_DECODER_W_CORE_50,0,0
POWER_UOP_QUEUE_R_CORE_50,0,0
POWER_UOP_QUEUE_W_CORE_50,0,0
POWER_REG_RENAMING_TABLE_R_CORE_50,0,0
POWER_REG_RENAMING_TABLE_W_CORE_50,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_50,0,0
POWER_FREELIST_R_CORE_50,0,0
POWER_FREELIST_W_CORE_50,0,0
POWER_RESERVATION_STATION_R_CORE_50,0,0
POWER_RESERVATION_STATION_W_CORE_50,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_50,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_50,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_50,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_50,0,0
POWER_PAYLOAD_RAM_R_CORE_50,0,0
POWER_PAYLOAD_RAM_W_CORE_50,0,0
POWER_EX_ALU_R_CORE_50,0,0
POWER_EX_FPU_R_CORE_50,0,0
POWER_EX_MUL_R_CORE_50,0,0
POWER_EX_SFU_R_CORE_50,0,0
POWER_REORDER_BUF_R_CORE_50,0,0
POWER_REORDER_BUF_W_CORE_50,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_50,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_50,0,0
POWER_FP_RENAME_R_CORE_50,0,0
POWER_FP_RENAME_W_CORE_50,0,0
POWER_LOAD_QUEUE_R_CORE_50,0,0
POWER_LOAD_QUEUE_W_CORE_50,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_50,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_50,0,0
POWER_STORE_QUEUE_R_CORE_50,0,0
POWER_STORE_QUEUE_W_CORE_50,0,0
POWER_STORE_QUEUE_R_TAG_CORE_50,0,0
POWER_STORE_QUEUE_W_TAG_CORE_50,0,0
POWER_DATA_TLB_R_CORE_50,0,0
POWER_DATA_TLB_W_CORE_50,0,0
POWER_DATA_TLB_R_TAG_CORE_50,0,0
POWER_DATA_TLB_W_TAG_CORE_50,0,0
POWER_INT_REGFILE_R_CORE_50,0,0
POWER_INT_REGFILE_W_CORE_50,0,0
POWER_FP_REGFILE_R_CORE_50,0,0
POWER_FP_REGFILE_W_CORE_50,0,0
POWER_GP_REGISTER_R_CORE_50,0,0
POWER_GP_REGISTER_W_CORE_50,0,0
POWER_FP_REGISTER_R_CORE_50,0,0
POWER_FP_REGISTER_W_CORE_50,0,0
POWER_SEGMENT_REGISTER_R_CORE_50,0,0
POWER_SEGMENT_REGISTER_W_CORE_50,0,0
POWER_CONTROL_REGISTER_R_CORE_50,0,0
POWER_CONTROL_REGISTER_W_CORE_50,0,0
POWER_FLAG_REGISTER_R_CORE_50,0,0
POWER_FLAG_REGISTER_W_CORE_50,0,0
POWER_EXEC_BYPASS_CORE_50,0,0
POWER_LOAD_BYPASS_CORE_50,0,0
POWER_PIPELINE_CORE_50,0,0
POWER_DCACHE_MISS_BUF_R_CORE_50,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_50,0,0
POWER_DCACHE_MISS_BUF_W_CORE_50,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_50,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_50,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_50,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_50,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_50,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_50,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_50,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_50,0,0
POWER_DCACHE_WB_BUF_R_CORE_50,0,0
POWER_L2CACHE_WB_BUF_R_CORE_50,0,0
POWER_DCACHE_WB_BUF_W_CORE_50,0,0
POWER_L2CACHE_WB_BUF_W_CORE_50,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_50,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_50,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_50,0,0
POWER_DCACHE_R_CORE_50,0,0
POWER_L2CACHE_R_CORE_50,0,0
POWER_DCACHE_W_CORE_50,0,0
POWER_L2CACHE_W_CORE_50,0,0
POWER_DCACHE_R_TAG_CORE_50,0,0
POWER_L2CACHE_R_TAG_CORE_50,0,0
POWER_CONST_CACHE_R_CORE_50,0,0
POWER_CONST_CACHE_W_CORE_50,0,0
POWER_CONST_CACHE_R_TAG_CORE_50,0,0
POWER_CONST_CACHE_W_TAG_CORE_50,0,0
POWER_TEXTURE_CACHE_R_CORE_50,0,0
POWER_TEXTURE_CACHE_W_CORE_50,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_50,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_50,0,0
POWER_SHARED_MEM_R_CORE_50,0,0
POWER_SHARED_MEM_W_CORE_50,0,0
POWER_SHARED_MEM_R_TAG_CORE_50,0,0
POWER_SHARED_MEM_W_TAG_CORE_50,0,0
POWER_BLOCK_STATES_R_CORE_51,0,0
POWER_BLOCK_STATES_W_CORE_51,0,0
POWER_FETCH_QUEUE_R_CORE_51,0,0
POWER_FETCH_QUEUE_W_CORE_51,0,0
POWER_INST_QUEUE_R_CORE_51,0,0
POWER_INST_QUEUE_W_CORE_51,0,0
POWER_BR_PRED_R_CORE_51,0,0
POWER_BR_PRED_W_CORE_51,0,0
POWER_RAS_R_CORE_51,0,0
POWER_RAS_W_CORE_51,0,0
POWER_ICACHE_R_CORE_51,0,0
POWER_ICACHE_W_CORE_51,0,0
POWER_ICACHE_R_TAG_CORE_51,0,0
POWER_ICACHE_MISS_BUF_R_CORE_51,0,0
POWER_ICACHE_MISS_BUF_W_CORE_51,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_51,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_51,0,0
POWER_ICACHE_TOT_ACC_CORE_51,0,0
POWER_ICACHE_CONF_CORE_51,0,0
POWER_INST_DECODER_R_CORE_51,0,0
POWER_INST_DECODER_W_CORE_51,0,0
POWER_MICRO_OP_SEQ_R_CORE_51,0,0
POWER_MICRO_OP_SEQ_W_CORE_51,0,0
POWER_OPERAND_DECODER_R_CORE_51,0,0
POWER_OPERAND_DECODER_W_CORE_51,0,0
POWER_UOP_QUEUE_R_CORE_51,0,0
POWER_UOP_QUEUE_W_CORE_51,0,0
POWER_REG_RENAMING_TABLE_R_CORE_51,0,0
POWER_REG_RENAMING_TABLE_W_CORE_51,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_51,0,0
POWER_FREELIST_R_CORE_51,0,0
POWER_FREELIST_W_CORE_51,0,0
POWER_RESERVATION_STATION_R_CORE_51,0,0
POWER_RESERVATION_STATION_W_CORE_51,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_51,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_51,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_51,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_51,0,0
POWER_PAYLOAD_RAM_R_CORE_51,0,0
POWER_PAYLOAD_RAM_W_CORE_51,0,0
POWER_EX_ALU_R_CORE_51,0,0
POWER_EX_FPU_R_CORE_51,0,0
POWER_EX_MUL_R_CORE_51,0,0
POWER_EX_SFU_R_CORE_51,0,0
POWER_REORDER_BUF_R_CORE_51,0,0
POWER_REORDER_BUF_W_CORE_51,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_51,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_51,0,0
POWER_FP_RENAME_R_CORE_51,0,0
POWER_FP_RENAME_W_CORE_51,0,0
POWER_LOAD_QUEUE_R_CORE_51,0,0
POWER_LOAD_QUEUE_W_CORE_51,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_51,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_51,0,0
POWER_STORE_QUEUE_R_CORE_51,0,0
POWER_STORE_QUEUE_W_CORE_51,0,0
POWER_STORE_QUEUE_R_TAG_CORE_51,0,0
POWER_STORE_QUEUE_W_TAG_CORE_51,0,0
POWER_DATA_TLB_R_CORE_51,0,0
POWER_DATA_TLB_W_CORE_51,0,0
POWER_DATA_TLB_R_TAG_CORE_51,0,0
POWER_DATA_TLB_W_TAG_CORE_51,0,0
POWER_INT_REGFILE_R_CORE_51,0,0
POWER_INT_REGFILE_W_CORE_51,0,0
POWER_FP_REGFILE_R_CORE_51,0,0
POWER_FP_REGFILE_W_CORE_51,0,0
POWER_GP_REGISTER_R_CORE_51,0,0
POWER_GP_REGISTER_W_CORE_51,0,0
POWER_FP_REGISTER_R_CORE_51,0,0
POWER_FP_REGISTER_W_CORE_51,0,0
POWER_SEGMENT_REGISTER_R_CORE_51,0,0
POWER_SEGMENT_REGISTER_W_CORE_51,0,0
POWER_CONTROL_REGISTER_R_CORE_51,0,0
POWER_CONTROL_REGISTER_W_CORE_51,0,0
POWER_FLAG_REGISTER_R_CORE_51,0,0
POWER_FLAG_REGISTER_W_CORE_51,0,0
POWER_EXEC_BYPASS_CORE_51,0,0
POWER_LOAD_BYPASS_CORE_51,0,0
POWER_PIPELINE_CORE_51,0,0
POWER_DCACHE_MISS_BUF_R_CORE_51,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_51,0,0
POWER_DCACHE_MISS_BUF_W_CORE_51,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_51,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_51,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_51,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_51,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_51,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_51,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_51,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_51,0,0
POWER_DCACHE_WB_BUF_R_CORE_51,0,0
POWER_L2CACHE_WB_BUF_R_CORE_51,0,0
POWER_DCACHE_WB_BUF_W_CORE_51,0,0
POWER_L2CACHE_WB_BUF_W_CORE_51,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_51,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_51,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_51,0,0
POWER_DCACHE_R_CORE_51,0,0
POWER_L2CACHE_R_CORE_51,0,0
POWER_DCACHE_W_CORE_51,0,0
POWER_L2CACHE_W_CORE_51,0,0
POWER_DCACHE_R_TAG_CORE_51,0,0
POWER_L2CACHE_R_TAG_CORE_51,0,0
POWER_CONST_CACHE_R_CORE_51,0,0
POWER_CONST_CACHE_W_CORE_51,0,0
POWER_CONST_CACHE_R_TAG_CORE_51,0,0
POWER_CONST_CACHE_W_TAG_CORE_51,0,0
POWER_TEXTURE_CACHE_R_CORE_51,0,0
POWER_TEXTURE_CACHE_W_CORE_51,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_51,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_51,0,0
POWER_SHARED_MEM_R_CORE_51,0,0
POWER_SHARED_MEM_W_CORE_51,0,0
POWER_SHARED_MEM_R_TAG_CORE_51,0,0
POWER_SHARED_MEM_W_TAG_CORE_51,0,0
POWER_BLOCK_STATES_R_CORE_52,0,0
POWER_BLOCK_STATES_W_CORE_52,0,0
POWER_FETCH_QUEUE_R_CORE_52,0,0
POWER_FETCH_QUEUE_W_CORE_52,0,0
POWER_INST_QUEUE_R_CORE_52,0,0
POWER_INST_QUEUE_W_CORE_52,0,0
POWER_BR_PRED_R_CORE_52,0,0
POWER_BR_PRED_W_CORE_52,0,0
POWER_RAS_R_CORE_52,0,0
POWER_RAS_W_CORE_52,0,0
POWER_ICACHE_R_CORE_52,0,0
POWER_ICACHE_W_CORE_52,0,0
POWER_ICACHE_R_TAG_CORE_52,0,0
POWER_ICACHE_MISS_BUF_R_CORE_52,0,0
POWER_ICACHE_MISS_BUF_W_CORE_52,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_52,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_52,0,0
POWER_ICACHE_TOT_ACC_CORE_52,0,0
POWER_ICACHE_CONF_CORE_52,0,0
POWER_INST_DECODER_R_CORE_52,0,0
POWER_INST_DECODER_W_CORE_52,0,0
POWER_MICRO_OP_SEQ_R_CORE_52,0,0
POWER_MICRO_OP_SEQ_W_CORE_52,0,0
POWER_OPERAND_DECODER_R_CORE_52,0,0
POWER_OPERAND_DECODER_W_CORE_52,0,0
POWER_UOP_QUEUE_R_CORE_52,0,0
POWER_UOP_QUEUE_W_CORE_52,0,0
POWER_REG_RENAMING_TABLE_R_CORE_52,0,0
POWER_REG_RENAMING_TABLE_W_CORE_52,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_52,0,0
POWER_FREELIST_R_CORE_52,0,0
POWER_FREELIST_W_CORE_52,0,0
POWER_RESERVATION_STATION_R_CORE_52,0,0
POWER_RESERVATION_STATION_W_CORE_52,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_52,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_52,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_52,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_52,0,0
POWER_PAYLOAD_RAM_R_CORE_52,0,0
POWER_PAYLOAD_RAM_W_CORE_52,0,0
POWER_EX_ALU_R_CORE_52,0,0
POWER_EX_FPU_R_CORE_52,0,0
POWER_EX_MUL_R_CORE_52,0,0
POWER_EX_SFU_R_CORE_52,0,0
POWER_REORDER_BUF_R_CORE_52,0,0
POWER_REORDER_BUF_W_CORE_52,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_52,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_52,0,0
POWER_FP_RENAME_R_CORE_52,0,0
POWER_FP_RENAME_W_CORE_52,0,0
POWER_LOAD_QUEUE_R_CORE_52,0,0
POWER_LOAD_QUEUE_W_CORE_52,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_52,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_52,0,0
POWER_STORE_QUEUE_R_CORE_52,0,0
POWER_STORE_QUEUE_W_CORE_52,0,0
POWER_STORE_QUEUE_R_TAG_CORE_52,0,0
POWER_STORE_QUEUE_W_TAG_CORE_52,0,0
POWER_DATA_TLB_R_CORE_52,0,0
POWER_DATA_TLB_W_CORE_52,0,0
POWER_DATA_TLB_R_TAG_CORE_52,0,0
POWER_DATA_TLB_W_TAG_CORE_52,0,0
POWER_INT_REGFILE_R_CORE_52,0,0
POWER_INT_REGFILE_W_CORE_52,0,0
POWER_FP_REGFILE_R_CORE_52,0,0
POWER_FP_REGFILE_W_CORE_52,0,0
POWER_GP_REGISTER_R_CORE_52,0,0
POWER_GP_REGISTER_W_CORE_52,0,0
POWER_FP_REGISTER_R_CORE_52,0,0
POWER_FP_REGISTER_W_CORE_52,0,0
POWER_SEGMENT_REGISTER_R_CORE_52,0,0
POWER_SEGMENT_REGISTER_W_CORE_52,0,0
POWER_CONTROL_REGISTER_R_CORE_52,0,0
POWER_CONTROL_REGISTER_W_CORE_52,0,0
POWER_FLAG_REGISTER_R_CORE_52,0,0
POWER_FLAG_REGISTER_W_CORE_52,0,0
POWER_EXEC_BYPASS_CORE_52,0,0
POWER_LOAD_BYPASS_CORE_52,0,0
POWER_PIPELINE_CORE_52,0,0
POWER_DCACHE_MISS_BUF_R_CORE_52,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_52,0,0
POWER_DCACHE_MISS_BUF_W_CORE_52,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_52,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_52,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_52,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_52,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_52,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_52,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_52,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_52,0,0
POWER_DCACHE_WB_BUF_R_CORE_52,0,0
POWER_L2CACHE_WB_BUF_R_CORE_52,0,0
POWER_DCACHE_WB_BUF_W_CORE_52,0,0
POWER_L2CACHE_WB_BUF_W_CORE_52,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_52,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_52,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_52,0,0
POWER_DCACHE_R_CORE_52,0,0
POWER_L2CACHE_R_CORE_52,0,0
POWER_DCACHE_W_CORE_52,0,0
POWER_L2CACHE_W_CORE_52,0,0
POWER_DCACHE_R_TAG_CORE_52,0,0
POWER_L2CACHE_R_TAG_CORE_52,0,0
POWER_CONST_CACHE_R_CORE_52,0,0
POWER_CONST_CACHE_W_CORE_52,0,0
POWER_CONST_CACHE_R_TAG_CORE_52,0,0
POWER_CONST_CACHE_W_TAG_CORE_52,0,0
POWER_TEXTURE_CACHE_R_CORE_52,0,0
POWER_TEXTURE_CACHE_W_CORE_52,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_52,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_52,0,0
POWER_SHARED_MEM_R_CORE_52,0,0
POWER_SHARED_MEM_W_CORE_52,0,0
POWER_SHARED_MEM_R_TAG_CORE_52,0,0
POWER_SHARED_MEM_W_TAG_CORE_52,0,0
POWER_BLOCK_STATES_R_CORE_53,0,0
POWER_BLOCK_STATES_W_CORE_53,0,0
POWER_FETCH_QUEUE_R_CORE_53,0,0
POWER_FETCH_QUEUE_W_CORE_53,0,0
POWER_INST_QUEUE_R_CORE_53,0,0
POWER_INST_QUEUE_W_CORE_53,0,0
POWER_BR_PRED_R_CORE_53,0,0
POWER_BR_PRED_W_CORE_53,0,0
POWER_RAS_R_CORE_53,0,0
POWER_RAS_W_CORE_53,0,0
POWER_ICACHE_R_CORE_53,0,0
POWER_ICACHE_W_CORE_53,0,0
POWER_ICACHE_R_TAG_CORE_53,0,0
POWER_ICACHE_MISS_BUF_R_CORE_53,0,0
POWER_ICACHE_MISS_BUF_W_CORE_53,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_53,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_53,0,0
POWER_ICACHE_TOT_ACC_CORE_53,0,0
POWER_ICACHE_CONF_CORE_53,0,0
POWER_INST_DECODER_R_CORE_53,0,0
POWER_INST_DECODER_W_CORE_53,0,0
POWER_MICRO_OP_SEQ_R_CORE_53,0,0
POWER_MICRO_OP_SEQ_W_CORE_53,0,0
POWER_OPERAND_DECODER_R_CORE_53,0,0
POWER_OPERAND_DECODER_W_CORE_53,0,0
POWER_UOP_QUEUE_R_CORE_53,0,0
POWER_UOP_QUEUE_W_CORE_53,0,0
POWER_REG_RENAMING_TABLE_R_CORE_53,0,0
POWER_REG_RENAMING_TABLE_W_CORE_53,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_53,0,0
POWER_FREELIST_R_CORE_53,0,0
POWER_FREELIST_W_CORE_53,0,0
POWER_RESERVATION_STATION_R_CORE_53,0,0
POWER_RESERVATION_STATION_W_CORE_53,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_53,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_53,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_53,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_53,0,0
POWER_PAYLOAD_RAM_R_CORE_53,0,0
POWER_PAYLOAD_RAM_W_CORE_53,0,0
POWER_EX_ALU_R_CORE_53,0,0
POWER_EX_FPU_R_CORE_53,0,0
POWER_EX_MUL_R_CORE_53,0,0
POWER_EX_SFU_R_CORE_53,0,0
POWER_REORDER_BUF_R_CORE_53,0,0
POWER_REORDER_BUF_W_CORE_53,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_53,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_53,0,0
POWER_FP_RENAME_R_CORE_53,0,0
POWER_FP_RENAME_W_CORE_53,0,0
POWER_LOAD_QUEUE_R_CORE_53,0,0
POWER_LOAD_QUEUE_W_CORE_53,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_53,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_53,0,0
POWER_STORE_QUEUE_R_CORE_53,0,0
POWER_STORE_QUEUE_W_CORE_53,0,0
POWER_STORE_QUEUE_R_TAG_CORE_53,0,0
POWER_STORE_QUEUE_W_TAG_CORE_53,0,0
POWER_DATA_TLB_R_CORE_53,0,0
POWER_DATA_TLB_W_CORE_53,0,0
POWER_DATA_TLB_R_TAG_CORE_53,0,0
POWER_DATA_TLB_W_TAG_CORE_53,0,0
POWER_INT_REGFILE_R_CORE_53,0,0
POWER_INT_REGFILE_W_CORE_53,0,0
POWER_FP_REGFILE_R_CORE_53,0,0
POWER_FP_REGFILE_W_CORE_53,0,0
POWER_GP_REGISTER_R_CORE_53,0,0
POWER_GP_REGISTER_W_CORE_53,0,0
POWER_FP_REGISTER_R_CORE_53,0,0
POWER_FP_REGISTER_W_CORE_53,0,0
POWER_SEGMENT_REGISTER_R_CORE_53,0,0
POWER_SEGMENT_REGISTER_W_CORE_53,0,0
POWER_CONTROL_REGISTER_R_CORE_53,0,0
POWER_CONTROL_REGISTER_W_CORE_53,0,0
POWER_FLAG_REGISTER_R_CORE_53,0,0
POWER_FLAG_REGISTER_W_CORE_53,0,0
POWER_EXEC_BYPASS_CORE_53,0,0
POWER_LOAD_BYPASS_CORE_53,0,0
POWER_PIPELINE_CORE_53,0,0
POWER_DCACHE_MISS_BUF_R_CORE_53,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_53,0,0
POWER_DCACHE_MISS_BUF_W_CORE_53,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_53,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_53,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_53,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_53,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_53,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_53,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_53,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_53,0,0
POWER_DCACHE_WB_BUF_R_CORE_53,0,0
POWER_L2CACHE_WB_BUF_R_CORE_53,0,0
POWER_DCACHE_WB_BUF_W_CORE_53,0,0
POWER_L2CACHE_WB_BUF_W_CORE_53,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_53,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_53,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_53,0,0
POWER_DCACHE_R_CORE_53,0,0
POWER_L2CACHE_R_CORE_53,0,0
POWER_DCACHE_W_CORE_53,0,0
POWER_L2CACHE_W_CORE_53,0,0
POWER_DCACHE_R_TAG_CORE_53,0,0
POWER_L2CACHE_R_TAG_CORE_53,0,0
POWER_CONST_CACHE_R_CORE_53,0,0
POWER_CONST_CACHE_W_CORE_53,0,0
POWER_CONST_CACHE_R_TAG_CORE_53,0,0
POWER_CONST_CACHE_W_TAG_CORE_53,0,0
POWER_TEXTURE_CACHE_R_CORE_53,0,0
POWER_TEXTURE_CACHE_W_CORE_53,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_53,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_53,0,0
POWER_SHARED_MEM_R_CORE_53,0,0
POWER_SHARED_MEM_W_CORE_53,0,0
POWER_SHARED_MEM_R_TAG_CORE_53,0,0
POWER_SHARED_MEM_W_TAG_CORE_53,0,0
POWER_BLOCK_STATES_R_CORE_54,0,0
POWER_BLOCK_STATES_W_CORE_54,0,0
POWER_FETCH_QUEUE_R_CORE_54,0,0
POWER_FETCH_QUEUE_W_CORE_54,0,0
POWER_INST_QUEUE_R_CORE_54,0,0
POWER_INST_QUEUE_W_CORE_54,0,0
POWER_BR_PRED_R_CORE_54,0,0
POWER_BR_PRED_W_CORE_54,0,0
POWER_RAS_R_CORE_54,0,0
POWER_RAS_W_CORE_54,0,0
POWER_ICACHE_R_CORE_54,0,0
POWER_ICACHE_W_CORE_54,0,0
POWER_ICACHE_R_TAG_CORE_54,0,0
POWER_ICACHE_MISS_BUF_R_CORE_54,0,0
POWER_ICACHE_MISS_BUF_W_CORE_54,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_54,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_54,0,0
POWER_ICACHE_TOT_ACC_CORE_54,0,0
POWER_ICACHE_CONF_CORE_54,0,0
POWER_INST_DECODER_R_CORE_54,0,0
POWER_INST_DECODER_W_CORE_54,0,0
POWER_MICRO_OP_SEQ_R_CORE_54,0,0
POWER_MICRO_OP_SEQ_W_CORE_54,0,0
POWER_OPERAND_DECODER_R_CORE_54,0,0
POWER_OPERAND_DECODER_W_CORE_54,0,0
POWER_UOP_QUEUE_R_CORE_54,0,0
POWER_UOP_QUEUE_W_CORE_54,0,0
POWER_REG_RENAMING_TABLE_R_CORE_54,0,0
POWER_REG_RENAMING_TABLE_W_CORE_54,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_54,0,0
POWER_FREELIST_R_CORE_54,0,0
POWER_FREELIST_W_CORE_54,0,0
POWER_RESERVATION_STATION_R_CORE_54,0,0
POWER_RESERVATION_STATION_W_CORE_54,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_54,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_54,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_54,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_54,0,0
POWER_PAYLOAD_RAM_R_CORE_54,0,0
POWER_PAYLOAD_RAM_W_CORE_54,0,0
POWER_EX_ALU_R_CORE_54,0,0
POWER_EX_FPU_R_CORE_54,0,0
POWER_EX_MUL_R_CORE_54,0,0
POWER_EX_SFU_R_CORE_54,0,0
POWER_REORDER_BUF_R_CORE_54,0,0
POWER_REORDER_BUF_W_CORE_54,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_54,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_54,0,0
POWER_FP_RENAME_R_CORE_54,0,0
POWER_FP_RENAME_W_CORE_54,0,0
POWER_LOAD_QUEUE_R_CORE_54,0,0
POWER_LOAD_QUEUE_W_CORE_54,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_54,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_54,0,0
POWER_STORE_QUEUE_R_CORE_54,0,0
POWER_STORE_QUEUE_W_CORE_54,0,0
POWER_STORE_QUEUE_R_TAG_CORE_54,0,0
POWER_STORE_QUEUE_W_TAG_CORE_54,0,0
POWER_DATA_TLB_R_CORE_54,0,0
POWER_DATA_TLB_W_CORE_54,0,0
POWER_DATA_TLB_R_TAG_CORE_54,0,0
POWER_DATA_TLB_W_TAG_CORE_54,0,0
POWER_INT_REGFILE_R_CORE_54,0,0
POWER_INT_REGFILE_W_CORE_54,0,0
POWER_FP_REGFILE_R_CORE_54,0,0
POWER_FP_REGFILE_W_CORE_54,0,0
POWER_GP_REGISTER_R_CORE_54,0,0
POWER_GP_REGISTER_W_CORE_54,0,0
POWER_FP_REGISTER_R_CORE_54,0,0
POWER_FP_REGISTER_W_CORE_54,0,0
POWER_SEGMENT_REGISTER_R_CORE_54,0,0
POWER_SEGMENT_REGISTER_W_CORE_54,0,0
POWER_CONTROL_REGISTER_R_CORE_54,0,0
POWER_CONTROL_REGISTER_W_CORE_54,0,0
POWER_FLAG_REGISTER_R_CORE_54,0,0
POWER_FLAG_REGISTER_W_CORE_54,0,0
POWER_EXEC_BYPASS_CORE_54,0,0
POWER_LOAD_BYPASS_CORE_54,0,0
POWER_PIPELINE_CORE_54,0,0
POWER_DCACHE_MISS_BUF_R_CORE_54,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_54,0,0
POWER_DCACHE_MISS_BUF_W_CORE_54,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_54,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_54,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_54,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_54,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_54,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_54,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_54,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_54,0,0
POWER_DCACHE_WB_BUF_R_CORE_54,0,0
POWER_L2CACHE_WB_BUF_R_CORE_54,0,0
POWER_DCACHE_WB_BUF_W_CORE_54,0,0
POWER_L2CACHE_WB_BUF_W_CORE_54,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_54,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_54,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_54,0,0
POWER_DCACHE_R_CORE_54,0,0
POWER_L2CACHE_R_CORE_54,0,0
POWER_DCACHE_W_CORE_54,0,0
POWER_L2CACHE_W_CORE_54,0,0
POWER_DCACHE_R_TAG_CORE_54,0,0
POWER_L2CACHE_R_TAG_CORE_54,0,0
POWER_CONST_CACHE_R_CORE_54,0,0
POWER_CONST_CACHE_W_CORE_54,0,0
POWER_CONST_CACHE_R_TAG_CORE_54,0,0
POWER_CONST_CACHE_W_TAG_CORE_54,0,0
POWER_TEXTURE_CACHE_R_CORE_54,0,0
POWER_TEXTURE_CACHE_W_CORE_54,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_54,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_54,0,0
POWER_SHARED_MEM_R_CORE_54,0,0
POWER_SHARED_MEM_W_CORE_54,0,0
POWER_SHARED_MEM_R_TAG_CORE_54,0,0
POWER_SHARED_MEM_W_TAG_CORE_54,0,0
POWER_BLOCK_STATES_R_CORE_55,0,0
POWER_BLOCK_STATES_W_CORE_55,0,0
POWER_FETCH_QUEUE_R_CORE_55,0,0
POWER_FETCH_QUEUE_W_CORE_55,0,0
POWER_INST_QUEUE_R_CORE_55,0,0
POWER_INST_QUEUE_W_CORE_55,0,0
POWER_BR_PRED_R_CORE_55,0,0
POWER_BR_PRED_W_CORE_55,0,0
POWER_RAS_R_CORE_55,0,0
POWER_RAS_W_CORE_55,0,0
POWER_ICACHE_R_CORE_55,0,0
POWER_ICACHE_W_CORE_55,0,0
POWER_ICACHE_R_TAG_CORE_55,0,0
POWER_ICACHE_MISS_BUF_R_CORE_55,0,0
POWER_ICACHE_MISS_BUF_W_CORE_55,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_55,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_55,0,0
POWER_ICACHE_TOT_ACC_CORE_55,0,0
POWER_ICACHE_CONF_CORE_55,0,0
POWER_INST_DECODER_R_CORE_55,0,0
POWER_INST_DECODER_W_CORE_55,0,0
POWER_MICRO_OP_SEQ_R_CORE_55,0,0
POWER_MICRO_OP_SEQ_W_CORE_55,0,0
POWER_OPERAND_DECODER_R_CORE_55,0,0
POWER_OPERAND_DECODER_W_CORE_55,0,0
POWER_UOP_QUEUE_R_CORE_55,0,0
POWER_UOP_QUEUE_W_CORE_55,0,0
POWER_REG_RENAMING_TABLE_R_CORE_55,0,0
POWER_REG_RENAMING_TABLE_W_CORE_55,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_55,0,0
POWER_FREELIST_R_CORE_55,0,0
POWER_FREELIST_W_CORE_55,0,0
POWER_RESERVATION_STATION_R_CORE_55,0,0
POWER_RESERVATION_STATION_W_CORE_55,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_55,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_55,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_55,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_55,0,0
POWER_PAYLOAD_RAM_R_CORE_55,0,0
POWER_PAYLOAD_RAM_W_CORE_55,0,0
POWER_EX_ALU_R_CORE_55,0,0
POWER_EX_FPU_R_CORE_55,0,0
POWER_EX_MUL_R_CORE_55,0,0
POWER_EX_SFU_R_CORE_55,0,0
POWER_REORDER_BUF_R_CORE_55,0,0
POWER_REORDER_BUF_W_CORE_55,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_55,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_55,0,0
POWER_FP_RENAME_R_CORE_55,0,0
POWER_FP_RENAME_W_CORE_55,0,0
POWER_LOAD_QUEUE_R_CORE_55,0,0
POWER_LOAD_QUEUE_W_CORE_55,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_55,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_55,0,0
POWER_STORE_QUEUE_R_CORE_55,0,0
POWER_STORE_QUEUE_W_CORE_55,0,0
POWER_STORE_QUEUE_R_TAG_CORE_55,0,0
POWER_STORE_QUEUE_W_TAG_CORE_55,0,0
POWER_DATA_TLB_R_CORE_55,0,0
POWER_DATA_TLB_W_CORE_55,0,0
POWER_DATA_TLB_R_TAG_CORE_55,0,0
POWER_DATA_TLB_W_TAG_CORE_55,0,0
POWER_INT_REGFILE_R_CORE_55,0,0
POWER_INT_REGFILE_W_CORE_55,0,0
POWER_FP_REGFILE_R_CORE_55,0,0
POWER_FP_REGFILE_W_CORE_55,0,0
POWER_GP_REGISTER_R_CORE_55,0,0
POWER_GP_REGISTER_W_CORE_55,0,0
POWER_FP_REGISTER_R_CORE_55,0,0
POWER_FP_REGISTER_W_CORE_55,0,0
POWER_SEGMENT_REGISTER_R_CORE_55,0,0
POWER_SEGMENT_REGISTER_W_CORE_55,0,0
POWER_CONTROL_REGISTER_R_CORE_55,0,0
POWER_CONTROL_REGISTER_W_CORE_55,0,0
POWER_FLAG_REGISTER_R_CORE_55,0,0
POWER_FLAG_REGISTER_W_CORE_55,0,0
POWER_EXEC_BYPASS_CORE_55,0,0
POWER_LOAD_BYPASS_CORE_55,0,0
POWER_PIPELINE_CORE_55,0,0
POWER_DCACHE_MISS_BUF_R_CORE_55,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_55,0,0
POWER_DCACHE_MISS_BUF_W_CORE_55,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_55,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_55,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_55,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_55,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_55,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_55,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_55,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_55,0,0
POWER_DCACHE_WB_BUF_R_CORE_55,0,0
POWER_L2CACHE_WB_BUF_R_CORE_55,0,0
POWER_DCACHE_WB_BUF_W_CORE_55,0,0
POWER_L2CACHE_WB_BUF_W_CORE_55,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_55,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_55,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_55,0,0
POWER_DCACHE_R_CORE_55,0,0
POWER_L2CACHE_R_CORE_55,0,0
POWER_DCACHE_W_CORE_55,0,0
POWER_L2CACHE_W_CORE_55,0,0
POWER_DCACHE_R_TAG_CORE_55,0,0
POWER_L2CACHE_R_TAG_CORE_55,0,0
POWER_CONST_CACHE_R_CORE_55,0,0
POWER_CONST_CACHE_W_CORE_55,0,0
POWER_CONST_CACHE_R_TAG_CORE_55,0,0
POWER_CONST_CACHE_W_TAG_CORE_55,0,0
POWER_TEXTURE_CACHE_R_CORE_55,0,0
POWER_TEXTURE_CACHE_W_CORE_55,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_55,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_55,0,0
POWER_SHARED_MEM_R_CORE_55,0,0
POWER_SHARED_MEM_W_CORE_55,0,0
POWER_SHARED_MEM_R_TAG_CORE_55,0,0
POWER_SHARED_MEM_W_TAG_CORE_55,0,0
POWER_BLOCK_STATES_R_CORE_56,0,0
POWER_BLOCK_STATES_W_CORE_56,0,0
POWER_FETCH_QUEUE_R_CORE_56,0,0
POWER_FETCH_QUEUE_W_CORE_56,0,0
POWER_INST_QUEUE_R_CORE_56,0,0
POWER_INST_QUEUE_W_CORE_56,0,0
POWER_BR_PRED_R_CORE_56,0,0
POWER_BR_PRED_W_CORE_56,0,0
POWER_RAS_R_CORE_56,0,0
POWER_RAS_W_CORE_56,0,0
POWER_ICACHE_R_CORE_56,0,0
POWER_ICACHE_W_CORE_56,0,0
POWER_ICACHE_R_TAG_CORE_56,0,0
POWER_ICACHE_MISS_BUF_R_CORE_56,0,0
POWER_ICACHE_MISS_BUF_W_CORE_56,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_56,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_56,0,0
POWER_ICACHE_TOT_ACC_CORE_56,0,0
POWER_ICACHE_CONF_CORE_56,0,0
POWER_INST_DECODER_R_CORE_56,0,0
POWER_INST_DECODER_W_CORE_56,0,0
POWER_MICRO_OP_SEQ_R_CORE_56,0,0
POWER_MICRO_OP_SEQ_W_CORE_56,0,0
POWER_OPERAND_DECODER_R_CORE_56,0,0
POWER_OPERAND_DECODER_W_CORE_56,0,0
POWER_UOP_QUEUE_R_CORE_56,0,0
POWER_UOP_QUEUE_W_CORE_56,0,0
POWER_REG_RENAMING_TABLE_R_CORE_56,0,0
POWER_REG_RENAMING_TABLE_W_CORE_56,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_56,0,0
POWER_FREELIST_R_CORE_56,0,0
POWER_FREELIST_W_CORE_56,0,0
POWER_RESERVATION_STATION_R_CORE_56,0,0
POWER_RESERVATION_STATION_W_CORE_56,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_56,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_56,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_56,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_56,0,0
POWER_PAYLOAD_RAM_R_CORE_56,0,0
POWER_PAYLOAD_RAM_W_CORE_56,0,0
POWER_EX_ALU_R_CORE_56,0,0
POWER_EX_FPU_R_CORE_56,0,0
POWER_EX_MUL_R_CORE_56,0,0
POWER_EX_SFU_R_CORE_56,0,0
POWER_REORDER_BUF_R_CORE_56,0,0
POWER_REORDER_BUF_W_CORE_56,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_56,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_56,0,0
POWER_FP_RENAME_R_CORE_56,0,0
POWER_FP_RENAME_W_CORE_56,0,0
POWER_LOAD_QUEUE_R_CORE_56,0,0
POWER_LOAD_QUEUE_W_CORE_56,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_56,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_56,0,0
POWER_STORE_QUEUE_R_CORE_56,0,0
POWER_STORE_QUEUE_W_CORE_56,0,0
POWER_STORE_QUEUE_R_TAG_CORE_56,0,0
POWER_STORE_QUEUE_W_TAG_CORE_56,0,0
POWER_DATA_TLB_R_CORE_56,0,0
POWER_DATA_TLB_W_CORE_56,0,0
POWER_DATA_TLB_R_TAG_CORE_56,0,0
POWER_DATA_TLB_W_TAG_CORE_56,0,0
POWER_INT_REGFILE_R_CORE_56,0,0
POWER_INT_REGFILE_W_CORE_56,0,0
POWER_FP_REGFILE_R_CORE_56,0,0
POWER_FP_REGFILE_W_CORE_56,0,0
POWER_GP_REGISTER_R_CORE_56,0,0
POWER_GP_REGISTER_W_CORE_56,0,0
POWER_FP_REGISTER_R_CORE_56,0,0
POWER_FP_REGISTER_W_CORE_56,0,0
POWER_SEGMENT_REGISTER_R_CORE_56,0,0
POWER_SEGMENT_REGISTER_W_CORE_56,0,0
POWER_CONTROL_REGISTER_R_CORE_56,0,0
POWER_CONTROL_REGISTER_W_CORE_56,0,0
POWER_FLAG_REGISTER_R_CORE_56,0,0
POWER_FLAG_REGISTER_W_CORE_56,0,0
POWER_EXEC_BYPASS_CORE_56,0,0
POWER_LOAD_BYPASS_CORE_56,0,0
POWER_PIPELINE_CORE_56,0,0
POWER_DCACHE_MISS_BUF_R_CORE_56,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_56,0,0
POWER_DCACHE_MISS_BUF_W_CORE_56,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_56,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_56,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_56,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_56,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_56,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_56,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_56,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_56,0,0
POWER_DCACHE_WB_BUF_R_CORE_56,0,0
POWER_L2CACHE_WB_BUF_R_CORE_56,0,0
POWER_DCACHE_WB_BUF_W_CORE_56,0,0
POWER_L2CACHE_WB_BUF_W_CORE_56,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_56,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_56,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_56,0,0
POWER_DCACHE_R_CORE_56,0,0
POWER_L2CACHE_R_CORE_56,0,0
POWER_DCACHE_W_CORE_56,0,0
POWER_L2CACHE_W_CORE_56,0,0
POWER_DCACHE_R_TAG_CORE_56,0,0
POWER_L2CACHE_R_TAG_CORE_56,0,0
POWER_CONST_CACHE_R_CORE_56,0,0
POWER_CONST_CACHE_W_CORE_56,0,0
POWER_CONST_CACHE_R_TAG_CORE_56,0,0
POWER_CONST_CACHE_W_TAG_CORE_56,0,0
POWER_TEXTURE_CACHE_R_CORE_56,0,0
POWER_TEXTURE_CACHE_W_CORE_56,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_56,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_56,0,0
POWER_SHARED_MEM_R_CORE_56,0,0
POWER_SHARED_MEM_W_CORE_56,0,0
POWER_SHARED_MEM_R_TAG_CORE_56,0,0
POWER_SHARED_MEM_W_TAG_CORE_56,0,0
POWER_BLOCK_STATES_R_CORE_57,0,0
POWER_BLOCK_STATES_W_CORE_57,0,0
POWER_FETCH_QUEUE_R_CORE_57,0,0
POWER_FETCH_QUEUE_W_CORE_57,0,0
POWER_INST_QUEUE_R_CORE_57,0,0
POWER_INST_QUEUE_W_CORE_57,0,0
POWER_BR_PRED_R_CORE_57,0,0
POWER_BR_PRED_W_CORE_57,0,0
POWER_RAS_R_CORE_57,0,0
POWER_RAS_W_CORE_57,0,0
POWER_ICACHE_R_CORE_57,0,0
POWER_ICACHE_W_CORE_57,0,0
POWER_ICACHE_R_TAG_CORE_57,0,0
POWER_ICACHE_MISS_BUF_R_CORE_57,0,0
POWER_ICACHE_MISS_BUF_W_CORE_57,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_57,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_57,0,0
POWER_ICACHE_TOT_ACC_CORE_57,0,0
POWER_ICACHE_CONF_CORE_57,0,0
POWER_INST_DECODER_R_CORE_57,0,0
POWER_INST_DECODER_W_CORE_57,0,0
POWER_MICRO_OP_SEQ_R_CORE_57,0,0
POWER_MICRO_OP_SEQ_W_CORE_57,0,0
POWER_OPERAND_DECODER_R_CORE_57,0,0
POWER_OPERAND_DECODER_W_CORE_57,0,0
POWER_UOP_QUEUE_R_CORE_57,0,0
POWER_UOP_QUEUE_W_CORE_57,0,0
POWER_REG_RENAMING_TABLE_R_CORE_57,0,0
POWER_REG_RENAMING_TABLE_W_CORE_57,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_57,0,0
POWER_FREELIST_R_CORE_57,0,0
POWER_FREELIST_W_CORE_57,0,0
POWER_RESERVATION_STATION_R_CORE_57,0,0
POWER_RESERVATION_STATION_W_CORE_57,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_57,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_57,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_57,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_57,0,0
POWER_PAYLOAD_RAM_R_CORE_57,0,0
POWER_PAYLOAD_RAM_W_CORE_57,0,0
POWER_EX_ALU_R_CORE_57,0,0
POWER_EX_FPU_R_CORE_57,0,0
POWER_EX_MUL_R_CORE_57,0,0
POWER_EX_SFU_R_CORE_57,0,0
POWER_REORDER_BUF_R_CORE_57,0,0
POWER_REORDER_BUF_W_CORE_57,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_57,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_57,0,0
POWER_FP_RENAME_R_CORE_57,0,0
POWER_FP_RENAME_W_CORE_57,0,0
POWER_LOAD_QUEUE_R_CORE_57,0,0
POWER_LOAD_QUEUE_W_CORE_57,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_57,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_57,0,0
POWER_STORE_QUEUE_R_CORE_57,0,0
POWER_STORE_QUEUE_W_CORE_57,0,0
POWER_STORE_QUEUE_R_TAG_CORE_57,0,0
POWER_STORE_QUEUE_W_TAG_CORE_57,0,0
POWER_DATA_TLB_R_CORE_57,0,0
POWER_DATA_TLB_W_CORE_57,0,0
POWER_DATA_TLB_R_TAG_CORE_57,0,0
POWER_DATA_TLB_W_TAG_CORE_57,0,0
POWER_INT_REGFILE_R_CORE_57,0,0
POWER_INT_REGFILE_W_CORE_57,0,0
POWER_FP_REGFILE_R_CORE_57,0,0
POWER_FP_REGFILE_W_CORE_57,0,0
POWER_GP_REGISTER_R_CORE_57,0,0
POWER_GP_REGISTER_W_CORE_57,0,0
POWER_FP_REGISTER_R_CORE_57,0,0
POWER_FP_REGISTER_W_CORE_57,0,0
POWER_SEGMENT_REGISTER_R_CORE_57,0,0
POWER_SEGMENT_REGISTER_W_CORE_57,0,0
POWER_CONTROL_REGISTER_R_CORE_57,0,0
POWER_CONTROL_REGISTER_W_CORE_57,0,0
POWER_FLAG_REGISTER_R_CORE_57,0,0
POWER_FLAG_REGISTER_W_CORE_57,0,0
POWER_EXEC_BYPASS_CORE_57,0,0
POWER_LOAD_BYPASS_CORE_57,0,0
POWER_PIPELINE_CORE_57,0,0
POWER_DCACHE_MISS_BUF_R_CORE_57,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_57,0,0
POWER_DCACHE_MISS_BUF_W_CORE_57,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_57,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_57,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_57,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_57,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_57,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_57,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_57,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_57,0,0
POWER_DCACHE_WB_BUF_R_CORE_57,0,0
POWER_L2CACHE_WB_BUF_R_CORE_57,0,0
POWER_DCACHE_WB_BUF_W_CORE_57,0,0
POWER_L2CACHE_WB_BUF_W_CORE_57,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_57,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_57,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_57,0,0
POWER_DCACHE_R_CORE_57,0,0
POWER_L2CACHE_R_CORE_57,0,0
POWER_DCACHE_W_CORE_57,0,0
POWER_L2CACHE_W_CORE_57,0,0
POWER_DCACHE_R_TAG_CORE_57,0,0
POWER_L2CACHE_R_TAG_CORE_57,0,0
POWER_CONST_CACHE_R_CORE_57,0,0
POWER_CONST_CACHE_W_CORE_57,0,0
POWER_CONST_CACHE_R_TAG_CORE_57,0,0
POWER_CONST_CACHE_W_TAG_CORE_57,0,0
POWER_TEXTURE_CACHE_R_CORE_57,0,0
POWER_TEXTURE_CACHE_W_CORE_57,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_57,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_57,0,0
POWER_SHARED_MEM_R_CORE_57,0,0
POWER_SHARED_MEM_W_CORE_57,0,0
POWER_SHARED_MEM_R_TAG_CORE_57,0,0
POWER_SHARED_MEM_W_TAG_CORE_57,0,0
POWER_BLOCK_STATES_R_CORE_58,0,0
POWER_BLOCK_STATES_W_CORE_58,0,0
POWER_FETCH_QUEUE_R_CORE_58,0,0
POWER_FETCH_QUEUE_W_CORE_58,0,0
POWER_INST_QUEUE_R_CORE_58,0,0
POWER_INST_QUEUE_W_CORE_58,0,0
POWER_BR_PRED_R_CORE_58,0,0
POWER_BR_PRED_W_CORE_58,0,0
POWER_RAS_R_CORE_58,0,0
POWER_RAS_W_CORE_58,0,0
POWER_ICACHE_R_CORE_58,0,0
POWER_ICACHE_W_CORE_58,0,0
POWER_ICACHE_R_TAG_CORE_58,0,0
POWER_ICACHE_MISS_BUF_R_CORE_58,0,0
POWER_ICACHE_MISS_BUF_W_CORE_58,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_58,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_58,0,0
POWER_ICACHE_TOT_ACC_CORE_58,0,0
POWER_ICACHE_CONF_CORE_58,0,0
POWER_INST_DECODER_R_CORE_58,0,0
POWER_INST_DECODER_W_CORE_58,0,0
POWER_MICRO_OP_SEQ_R_CORE_58,0,0
POWER_MICRO_OP_SEQ_W_CORE_58,0,0
POWER_OPERAND_DECODER_R_CORE_58,0,0
POWER_OPERAND_DECODER_W_CORE_58,0,0
POWER_UOP_QUEUE_R_CORE_58,0,0
POWER_UOP_QUEUE_W_CORE_58,0,0
POWER_REG_RENAMING_TABLE_R_CORE_58,0,0
POWER_REG_RENAMING_TABLE_W_CORE_58,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_58,0,0
POWER_FREELIST_R_CORE_58,0,0
POWER_FREELIST_W_CORE_58,0,0
POWER_RESERVATION_STATION_R_CORE_58,0,0
POWER_RESERVATION_STATION_W_CORE_58,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_58,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_58,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_58,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_58,0,0
POWER_PAYLOAD_RAM_R_CORE_58,0,0
POWER_PAYLOAD_RAM_W_CORE_58,0,0
POWER_EX_ALU_R_CORE_58,0,0
POWER_EX_FPU_R_CORE_58,0,0
POWER_EX_MUL_R_CORE_58,0,0
POWER_EX_SFU_R_CORE_58,0,0
POWER_REORDER_BUF_R_CORE_58,0,0
POWER_REORDER_BUF_W_CORE_58,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_58,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_58,0,0
POWER_FP_RENAME_R_CORE_58,0,0
POWER_FP_RENAME_W_CORE_58,0,0
POWER_LOAD_QUEUE_R_CORE_58,0,0
POWER_LOAD_QUEUE_W_CORE_58,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_58,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_58,0,0
POWER_STORE_QUEUE_R_CORE_58,0,0
POWER_STORE_QUEUE_W_CORE_58,0,0
POWER_STORE_QUEUE_R_TAG_CORE_58,0,0
POWER_STORE_QUEUE_W_TAG_CORE_58,0,0
POWER_DATA_TLB_R_CORE_58,0,0
POWER_DATA_TLB_W_CORE_58,0,0
POWER_DATA_TLB_R_TAG_CORE_58,0,0
POWER_DATA_TLB_W_TAG_CORE_58,0,0
POWER_INT_REGFILE_R_CORE_58,0,0
POWER_INT_REGFILE_W_CORE_58,0,0
POWER_FP_REGFILE_R_CORE_58,0,0
POWER_FP_REGFILE_W_CORE_58,0,0
POWER_GP_REGISTER_R_CORE_58,0,0
POWER_GP_REGISTER_W_CORE_58,0,0
POWER_FP_REGISTER_R_CORE_58,0,0
POWER_FP_REGISTER_W_CORE_58,0,0
POWER_SEGMENT_REGISTER_R_CORE_58,0,0
POWER_SEGMENT_REGISTER_W_CORE_58,0,0
POWER_CONTROL_REGISTER_R_CORE_58,0,0
POWER_CONTROL_REGISTER_W_CORE_58,0,0
POWER_FLAG_REGISTER_R_CORE_58,0,0
POWER_FLAG_REGISTER_W_CORE_58,0,0
POWER_EXEC_BYPASS_CORE_58,0,0
POWER_LOAD_BYPASS_CORE_58,0,0
POWER_PIPELINE_CORE_58,0,0
POWER_DCACHE_MISS_BUF_R_CORE_58,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_58,0,0
POWER_DCACHE_MISS_BUF_W_CORE_58,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_58,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_58,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_58,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_58,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_58,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_58,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_58,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_58,0,0
POWER_DCACHE_WB_BUF_R_CORE_58,0,0
POWER_L2CACHE_WB_BUF_R_CORE_58,0,0
POWER_DCACHE_WB_BUF_W_CORE_58,0,0
POWER_L2CACHE_WB_BUF_W_CORE_58,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_58,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_58,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_58,0,0
POWER_DCACHE_R_CORE_58,0,0
POWER_L2CACHE_R_CORE_58,0,0
POWER_DCACHE_W_CORE_58,0,0
POWER_L2CACHE_W_CORE_58,0,0
POWER_DCACHE_R_TAG_CORE_58,0,0
POWER_L2CACHE_R_TAG_CORE_58,0,0
POWER_CONST_CACHE_R_CORE_58,0,0
POWER_CONST_CACHE_W_CORE_58,0,0
POWER_CONST_CACHE_R_TAG_CORE_58,0,0
POWER_CONST_CACHE_W_TAG_CORE_58,0,0
POWER_TEXTURE_CACHE_R_CORE_58,0,0
POWER_TEXTURE_CACHE_W_CORE_58,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_58,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_58,0,0
POWER_SHARED_MEM_R_CORE_58,0,0
POWER_SHARED_MEM_W_CORE_58,0,0
POWER_SHARED_MEM_R_TAG_CORE_58,0,0
POWER_SHARED_MEM_W_TAG_CORE_58,0,0
POWER_BLOCK_STATES_R_CORE_59,0,0
POWER_BLOCK_STATES_W_CORE_59,0,0
POWER_FETCH_QUEUE_R_CORE_59,0,0
POWER_FETCH_QUEUE_W_CORE_59,0,0
POWER_INST_QUEUE_R_CORE_59,0,0
POWER_INST_QUEUE_W_CORE_59,0,0
POWER_BR_PRED_R_CORE_59,0,0
POWER_BR_PRED_W_CORE_59,0,0
POWER_RAS_R_CORE_59,0,0
POWER_RAS_W_CORE_59,0,0
POWER_ICACHE_R_CORE_59,0,0
POWER_ICACHE_W_CORE_59,0,0
POWER_ICACHE_R_TAG_CORE_59,0,0
POWER_ICACHE_MISS_BUF_R_CORE_59,0,0
POWER_ICACHE_MISS_BUF_W_CORE_59,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_59,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_59,0,0
POWER_ICACHE_TOT_ACC_CORE_59,0,0
POWER_ICACHE_CONF_CORE_59,0,0
POWER_INST_DECODER_R_CORE_59,0,0
POWER_INST_DECODER_W_CORE_59,0,0
POWER_MICRO_OP_SEQ_R_CORE_59,0,0
POWER_MICRO_OP_SEQ_W_CORE_59,0,0
POWER_OPERAND_DECODER_R_CORE_59,0,0
POWER_OPERAND_DECODER_W_CORE_59,0,0
POWER_UOP_QUEUE_R_CORE_59,0,0
POWER_UOP_QUEUE_W_CORE_59,0,0
POWER_REG_RENAMING_TABLE_R_CORE_59,0,0
POWER_REG_RENAMING_TABLE_W_CORE_59,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_59,0,0
POWER_FREELIST_R_CORE_59,0,0
POWER_FREELIST_W_CORE_59,0,0
POWER_RESERVATION_STATION_R_CORE_59,0,0
POWER_RESERVATION_STATION_W_CORE_59,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_59,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_59,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_59,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_59,0,0
POWER_PAYLOAD_RAM_R_CORE_59,0,0
POWER_PAYLOAD_RAM_W_CORE_59,0,0
POWER_EX_ALU_R_CORE_59,0,0
POWER_EX_FPU_R_CORE_59,0,0
POWER_EX_MUL_R_CORE_59,0,0
POWER_EX_SFU_R_CORE_59,0,0
POWER_REORDER_BUF_R_CORE_59,0,0
POWER_REORDER_BUF_W_CORE_59,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_59,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_59,0,0
POWER_FP_RENAME_R_CORE_59,0,0
POWER_FP_RENAME_W_CORE_59,0,0
POWER_LOAD_QUEUE_R_CORE_59,0,0
POWER_LOAD_QUEUE_W_CORE_59,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_59,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_59,0,0
POWER_STORE_QUEUE_R_CORE_59,0,0
POWER_STORE_QUEUE_W_CORE_59,0,0
POWER_STORE_QUEUE_R_TAG_CORE_59,0,0
POWER_STORE_QUEUE_W_TAG_CORE_59,0,0
POWER_DATA_TLB_R_CORE_59,0,0
POWER_DATA_TLB_W_CORE_59,0,0
POWER_DATA_TLB_R_TAG_CORE_59,0,0
POWER_DATA_TLB_W_TAG_CORE_59,0,0
POWER_INT_REGFILE_R_CORE_59,0,0
POWER_INT_REGFILE_W_CORE_59,0,0
POWER_FP_REGFILE_R_CORE_59,0,0
POWER_FP_REGFILE_W_CORE_59,0,0
POWER_GP_REGISTER_R_CORE_59,0,0
POWER_GP_REGISTER_W_CORE_59,0,0
POWER_FP_REGISTER_R_CORE_59,0,0
POWER_FP_REGISTER_W_CORE_59,0,0
POWER_SEGMENT_REGISTER_R_CORE_59,0,0
POWER_SEGMENT_REGISTER_W_CORE_59,0,0
POWER_CONTROL_REGISTER_R_CORE_59,0,0
POWER_CONTROL_REGISTER_W_CORE_59,0,0
POWER_FLAG_REGISTER_R_CORE_59,0,0
POWER_FLAG_REGISTER_W_CORE_59,0,0
POWER_EXEC_BYPASS_CORE_59,0,0
POWER_LOAD_BYPASS_CORE_59,0,0
POWER_PIPELINE_CORE_59,0,0
POWER_DCACHE_MISS_BUF_R_CORE_59,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_59,0,0
POWER_DCACHE_MISS_BUF_W_CORE_59,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_59,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_59,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_59,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_59,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_59,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_59,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_59,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_59,0,0
POWER_DCACHE_WB_BUF_R_CORE_59,0,0
POWER_L2CACHE_WB_BUF_R_CORE_59,0,0
POWER_DCACHE_WB_BUF_W_CORE_59,0,0
POWER_L2CACHE_WB_BUF_W_CORE_59,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_59,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_59,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_59,0,0
POWER_DCACHE_R_CORE_59,0,0
POWER_L2CACHE_R_CORE_59,0,0
POWER_DCACHE_W_CORE_59,0,0
POWER_L2CACHE_W_CORE_59,0,0
POWER_DCACHE_R_TAG_CORE_59,0,0
POWER_L2CACHE_R_TAG_CORE_59,0,0
POWER_CONST_CACHE_R_CORE_59,0,0
POWER_CONST_CACHE_W_CORE_59,0,0
POWER_CONST_CACHE_R_TAG_CORE_59,0,0
POWER_CONST_CACHE_W_TAG_CORE_59,0,0
POWER_TEXTURE_CACHE_R_CORE_59,0,0
POWER_TEXTURE_CACHE_W_CORE_59,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_59,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_59,0,0
POWER_SHARED_MEM_R_CORE_59,0,0
POWER_SHARED_MEM_W_CORE_59,0,0
POWER_SHARED_MEM_R_TAG_CORE_59,0,0
POWER_SHARED_MEM_W_TAG_CORE_59,0,0
POWER_BLOCK_STATES_R_CORE_60,0,0
POWER_BLOCK_STATES_W_CORE_60,0,0
POWER_FETCH_QUEUE_R_CORE_60,0,0
POWER_FETCH_QUEUE_W_CORE_60,0,0
POWER_INST_QUEUE_R_CORE_60,0,0
POWER_INST_QUEUE_W_CORE_60,0,0
POWER_BR_PRED_R_CORE_60,0,0
POWER_BR_PRED_W_CORE_60,0,0
POWER_RAS_R_CORE_60,0,0
POWER_RAS_W_CORE_60,0,0
POWER_ICACHE_R_CORE_60,0,0
POWER_ICACHE_W_CORE_60,0,0
POWER_ICACHE_R_TAG_CORE_60,0,0
POWER_ICACHE_MISS_BUF_R_CORE_60,0,0
POWER_ICACHE_MISS_BUF_W_CORE_60,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_60,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_60,0,0
POWER_ICACHE_TOT_ACC_CORE_60,0,0
POWER_ICACHE_CONF_CORE_60,0,0
POWER_INST_DECODER_R_CORE_60,0,0
POWER_INST_DECODER_W_CORE_60,0,0
POWER_MICRO_OP_SEQ_R_CORE_60,0,0
POWER_MICRO_OP_SEQ_W_CORE_60,0,0
POWER_OPERAND_DECODER_R_CORE_60,0,0
POWER_OPERAND_DECODER_W_CORE_60,0,0
POWER_UOP_QUEUE_R_CORE_60,0,0
POWER_UOP_QUEUE_W_CORE_60,0,0
POWER_REG_RENAMING_TABLE_R_CORE_60,0,0
POWER_REG_RENAMING_TABLE_W_CORE_60,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_60,0,0
POWER_FREELIST_R_CORE_60,0,0
POWER_FREELIST_W_CORE_60,0,0
POWER_RESERVATION_STATION_R_CORE_60,0,0
POWER_RESERVATION_STATION_W_CORE_60,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_60,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_60,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_60,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_60,0,0
POWER_PAYLOAD_RAM_R_CORE_60,0,0
POWER_PAYLOAD_RAM_W_CORE_60,0,0
POWER_EX_ALU_R_CORE_60,0,0
POWER_EX_FPU_R_CORE_60,0,0
POWER_EX_MUL_R_CORE_60,0,0
POWER_EX_SFU_R_CORE_60,0,0
POWER_REORDER_BUF_R_CORE_60,0,0
POWER_REORDER_BUF_W_CORE_60,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_60,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_60,0,0
POWER_FP_RENAME_R_CORE_60,0,0
POWER_FP_RENAME_W_CORE_60,0,0
POWER_LOAD_QUEUE_R_CORE_60,0,0
POWER_LOAD_QUEUE_W_CORE_60,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_60,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_60,0,0
POWER_STORE_QUEUE_R_CORE_60,0,0
POWER_STORE_QUEUE_W_CORE_60,0,0
POWER_STORE_QUEUE_R_TAG_CORE_60,0,0
POWER_STORE_QUEUE_W_TAG_CORE_60,0,0
POWER_DATA_TLB_R_CORE_60,0,0
POWER_DATA_TLB_W_CORE_60,0,0
POWER_DATA_TLB_R_TAG_CORE_60,0,0
POWER_DATA_TLB_W_TAG_CORE_60,0,0
POWER_INT_REGFILE_R_CORE_60,0,0
POWER_INT_REGFILE_W_CORE_60,0,0
POWER_FP_REGFILE_R_CORE_60,0,0
POWER_FP_REGFILE_W_CORE_60,0,0
POWER_GP_REGISTER_R_CORE_60,0,0
POWER_GP_REGISTER_W_CORE_60,0,0
POWER_FP_REGISTER_R_CORE_60,0,0
POWER_FP_REGISTER_W_CORE_60,0,0
POWER_SEGMENT_REGISTER_R_CORE_60,0,0
POWER_SEGMENT_REGISTER_W_CORE_60,0,0
POWER_CONTROL_REGISTER_R_CORE_60,0,0
POWER_CONTROL_REGISTER_W_CORE_60,0,0
POWER_FLAG_REGISTER_R_CORE_60,0,0
POWER_FLAG_REGISTER_W_CORE_60,0,0
POWER_EXEC_BYPASS_CORE_60,0,0
POWER_LOAD_BYPASS_CORE_60,0,0
POWER_PIPELINE_CORE_60,0,0
POWER_DCACHE_MISS_BUF_R_CORE_60,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_60,0,0
POWER_DCACHE_MISS_BUF_W_CORE_60,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_60,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_60,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_60,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_60,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_60,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_60,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_60,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_60,0,0
POWER_DCACHE_WB_BUF_R_CORE_60,0,0
POWER_L2CACHE_WB_BUF_R_CORE_60,0,0
POWER_DCACHE_WB_BUF_W_CORE_60,0,0
POWER_L2CACHE_WB_BUF_W_CORE_60,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_60,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_60,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_60,0,0
POWER_DCACHE_R_CORE_60,0,0
POWER_L2CACHE_R_CORE_60,0,0
POWER_DCACHE_W_CORE_60,0,0
POWER_L2CACHE_W_CORE_60,0,0
POWER_DCACHE_R_TAG_CORE_60,0,0
POWER_L2CACHE_R_TAG_CORE_60,0,0
POWER_CONST_CACHE_R_CORE_60,0,0
POWER_CONST_CACHE_W_CORE_60,0,0
POWER_CONST_CACHE_R_TAG_CORE_60,0,0
POWER_CONST_CACHE_W_TAG_CORE_60,0,0
POWER_TEXTURE_CACHE_R_CORE_60,0,0
POWER_TEXTURE_CACHE_W_CORE_60,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_60,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_60,0,0
POWER_SHARED_MEM_R_CORE_60,0,0
POWER_SHARED_MEM_W_CORE_60,0,0
POWER_SHARED_MEM_R_TAG_CORE_60,0,0
POWER_SHARED_MEM_W_TAG_CORE_60,0,0
POWER_BLOCK_STATES_R_CORE_61,0,0
POWER_BLOCK_STATES_W_CORE_61,0,0
POWER_FETCH_QUEUE_R_CORE_61,0,0
POWER_FETCH_QUEUE_W_CORE_61,0,0
POWER_INST_QUEUE_R_CORE_61,0,0
POWER_INST_QUEUE_W_CORE_61,0,0
POWER_BR_PRED_R_CORE_61,0,0
POWER_BR_PRED_W_CORE_61,0,0
POWER_RAS_R_CORE_61,0,0
POWER_RAS_W_CORE_61,0,0
POWER_ICACHE_R_CORE_61,0,0
POWER_ICACHE_W_CORE_61,0,0
POWER_ICACHE_R_TAG_CORE_61,0,0
POWER_ICACHE_MISS_BUF_R_CORE_61,0,0
POWER_ICACHE_MISS_BUF_W_CORE_61,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_61,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_61,0,0
POWER_ICACHE_TOT_ACC_CORE_61,0,0
POWER_ICACHE_CONF_CORE_61,0,0
POWER_INST_DECODER_R_CORE_61,0,0
POWER_INST_DECODER_W_CORE_61,0,0
POWER_MICRO_OP_SEQ_R_CORE_61,0,0
POWER_MICRO_OP_SEQ_W_CORE_61,0,0
POWER_OPERAND_DECODER_R_CORE_61,0,0
POWER_OPERAND_DECODER_W_CORE_61,0,0
POWER_UOP_QUEUE_R_CORE_61,0,0
POWER_UOP_QUEUE_W_CORE_61,0,0
POWER_REG_RENAMING_TABLE_R_CORE_61,0,0
POWER_REG_RENAMING_TABLE_W_CORE_61,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_61,0,0
POWER_FREELIST_R_CORE_61,0,0
POWER_FREELIST_W_CORE_61,0,0
POWER_RESERVATION_STATION_R_CORE_61,0,0
POWER_RESERVATION_STATION_W_CORE_61,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_61,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_61,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_61,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_61,0,0
POWER_PAYLOAD_RAM_R_CORE_61,0,0
POWER_PAYLOAD_RAM_W_CORE_61,0,0
POWER_EX_ALU_R_CORE_61,0,0
POWER_EX_FPU_R_CORE_61,0,0
POWER_EX_MUL_R_CORE_61,0,0
POWER_EX_SFU_R_CORE_61,0,0
POWER_REORDER_BUF_R_CORE_61,0,0
POWER_REORDER_BUF_W_CORE_61,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_61,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_61,0,0
POWER_FP_RENAME_R_CORE_61,0,0
POWER_FP_RENAME_W_CORE_61,0,0
POWER_LOAD_QUEUE_R_CORE_61,0,0
POWER_LOAD_QUEUE_W_CORE_61,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_61,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_61,0,0
POWER_STORE_QUEUE_R_CORE_61,0,0
POWER_STORE_QUEUE_W_CORE_61,0,0
POWER_STORE_QUEUE_R_TAG_CORE_61,0,0
POWER_STORE_QUEUE_W_TAG_CORE_61,0,0
POWER_DATA_TLB_R_CORE_61,0,0
POWER_DATA_TLB_W_CORE_61,0,0
POWER_DATA_TLB_R_TAG_CORE_61,0,0
POWER_DATA_TLB_W_TAG_CORE_61,0,0
POWER_INT_REGFILE_R_CORE_61,0,0
POWER_INT_REGFILE_W_CORE_61,0,0
POWER_FP_REGFILE_R_CORE_61,0,0
POWER_FP_REGFILE_W_CORE_61,0,0
POWER_GP_REGISTER_R_CORE_61,0,0
POWER_GP_REGISTER_W_CORE_61,0,0
POWER_FP_REGISTER_R_CORE_61,0,0
POWER_FP_REGISTER_W_CORE_61,0,0
POWER_SEGMENT_REGISTER_R_CORE_61,0,0
POWER_SEGMENT_REGISTER_W_CORE_61,0,0
POWER_CONTROL_REGISTER_R_CORE_61,0,0
POWER_CONTROL_REGISTER_W_CORE_61,0,0
POWER_FLAG_REGISTER_R_CORE_61,0,0
POWER_FLAG_REGISTER_W_CORE_61,0,0
POWER_EXEC_BYPASS_CORE_61,0,0
POWER_LOAD_BYPASS_CORE_61,0,0
POWER_PIPELINE_CORE_61,0,0
POWER_DCACHE_MISS_BUF_R_CORE_61,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_61,0,0
POWER_DCACHE_MISS_BUF_W_CORE_61,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_61,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_61,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_61,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_61,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_61,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_61,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_61,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_61,0,0
POWER_DCACHE_WB_BUF_R_CORE_61,0,0
POWER_L2CACHE_WB_BUF_R_CORE_61,0,0
POWER_DCACHE_WB_BUF_W_CORE_61,0,0
POWER_L2CACHE_WB_BUF_W_CORE_61,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_61,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_61,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_61,0,0
POWER_DCACHE_R_CORE_61,0,0
POWER_L2CACHE_R_CORE_61,0,0
POWER_DCACHE_W_CORE_61,0,0
POWER_L2CACHE_W_CORE_61,0,0
POWER_DCACHE_R_TAG_CORE_61,0,0
POWER_L2CACHE_R_TAG_CORE_61,0,0
POWER_CONST_CACHE_R_CORE_61,0,0
POWER_CONST_CACHE_W_CORE_61,0,0
POWER_CONST_CACHE_R_TAG_CORE_61,0,0
POWER_CONST_CACHE_W_TAG_CORE_61,0,0
POWER_TEXTURE_CACHE_R_CORE_61,0,0
POWER_TEXTURE_CACHE_W_CORE_61,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_61,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_61,0,0
POWER_SHARED_MEM_R_CORE_61,0,0
POWER_SHARED_MEM_W_CORE_61,0,0
POWER_SHARED_MEM_R_TAG_CORE_61,0,0
POWER_SHARED_MEM_W_TAG_CORE_61,0,0
POWER_BLOCK_STATES_R_CORE_62,0,0
POWER_BLOCK_STATES_W_CORE_62,0,0
POWER_FETCH_QUEUE_R_CORE_62,0,0
POWER_FETCH_QUEUE_W_CORE_62,0,0
POWER_INST_QUEUE_R_CORE_62,0,0
POWER_INST_QUEUE_W_CORE_62,0,0
POWER_BR_PRED_R_CORE_62,0,0
POWER_BR_PRED_W_CORE_62,0,0
POWER_RAS_R_CORE_62,0,0
POWER_RAS_W_CORE_62,0,0
POWER_ICACHE_R_CORE_62,0,0
POWER_ICACHE_W_CORE_62,0,0
POWER_ICACHE_R_TAG_CORE_62,0,0
POWER_ICACHE_MISS_BUF_R_CORE_62,0,0
POWER_ICACHE_MISS_BUF_W_CORE_62,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_62,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_62,0,0
POWER_ICACHE_TOT_ACC_CORE_62,0,0
POWER_ICACHE_CONF_CORE_62,0,0
POWER_INST_DECODER_R_CORE_62,0,0
POWER_INST_DECODER_W_CORE_62,0,0
POWER_MICRO_OP_SEQ_R_CORE_62,0,0
POWER_MICRO_OP_SEQ_W_CORE_62,0,0
POWER_OPERAND_DECODER_R_CORE_62,0,0
POWER_OPERAND_DECODER_W_CORE_62,0,0
POWER_UOP_QUEUE_R_CORE_62,0,0
POWER_UOP_QUEUE_W_CORE_62,0,0
POWER_REG_RENAMING_TABLE_R_CORE_62,0,0
POWER_REG_RENAMING_TABLE_W_CORE_62,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_62,0,0
POWER_FREELIST_R_CORE_62,0,0
POWER_FREELIST_W_CORE_62,0,0
POWER_RESERVATION_STATION_R_CORE_62,0,0
POWER_RESERVATION_STATION_W_CORE_62,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_62,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_62,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_62,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_62,0,0
POWER_PAYLOAD_RAM_R_CORE_62,0,0
POWER_PAYLOAD_RAM_W_CORE_62,0,0
POWER_EX_ALU_R_CORE_62,0,0
POWER_EX_FPU_R_CORE_62,0,0
POWER_EX_MUL_R_CORE_62,0,0
POWER_EX_SFU_R_CORE_62,0,0
POWER_REORDER_BUF_R_CORE_62,0,0
POWER_REORDER_BUF_W_CORE_62,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_62,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_62,0,0
POWER_FP_RENAME_R_CORE_62,0,0
POWER_FP_RENAME_W_CORE_62,0,0
POWER_LOAD_QUEUE_R_CORE_62,0,0
POWER_LOAD_QUEUE_W_CORE_62,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_62,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_62,0,0
POWER_STORE_QUEUE_R_CORE_62,0,0
POWER_STORE_QUEUE_W_CORE_62,0,0
POWER_STORE_QUEUE_R_TAG_CORE_62,0,0
POWER_STORE_QUEUE_W_TAG_CORE_62,0,0
POWER_DATA_TLB_R_CORE_62,0,0
POWER_DATA_TLB_W_CORE_62,0,0
POWER_DATA_TLB_R_TAG_CORE_62,0,0
POWER_DATA_TLB_W_TAG_CORE_62,0,0
POWER_INT_REGFILE_R_CORE_62,0,0
POWER_INT_REGFILE_W_CORE_62,0,0
POWER_FP_REGFILE_R_CORE_62,0,0
POWER_FP_REGFILE_W_CORE_62,0,0
POWER_GP_REGISTER_R_CORE_62,0,0
POWER_GP_REGISTER_W_CORE_62,0,0
POWER_FP_REGISTER_R_CORE_62,0,0
POWER_FP_REGISTER_W_CORE_62,0,0
POWER_SEGMENT_REGISTER_R_CORE_62,0,0
POWER_SEGMENT_REGISTER_W_CORE_62,0,0
POWER_CONTROL_REGISTER_R_CORE_62,0,0
POWER_CONTROL_REGISTER_W_CORE_62,0,0
POWER_FLAG_REGISTER_R_CORE_62,0,0
POWER_FLAG_REGISTER_W_CORE_62,0,0
POWER_EXEC_BYPASS_CORE_62,0,0
POWER_LOAD_BYPASS_CORE_62,0,0
POWER_PIPELINE_CORE_62,0,0
POWER_DCACHE_MISS_BUF_R_CORE_62,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_62,0,0
POWER_DCACHE_MISS_BUF_W_CORE_62,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_62,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_62,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_62,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_62,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_62,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_62,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_62,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_62,0,0
POWER_DCACHE_WB_BUF_R_CORE_62,0,0
POWER_L2CACHE_WB_BUF_R_CORE_62,0,0
POWER_DCACHE_WB_BUF_W_CORE_62,0,0
POWER_L2CACHE_WB_BUF_W_CORE_62,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_62,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_62,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_62,0,0
POWER_DCACHE_R_CORE_62,0,0
POWER_L2CACHE_R_CORE_62,0,0
POWER_DCACHE_W_CORE_62,0,0
POWER_L2CACHE_W_CORE_62,0,0
POWER_DCACHE_R_TAG_CORE_62,0,0
POWER_L2CACHE_R_TAG_CORE_62,0,0
POWER_CONST_CACHE_R_CORE_62,0,0
POWER_CONST_CACHE_W_CORE_62,0,0
POWER_CONST_CACHE_R_TAG_CORE_62,0,0
POWER_CONST_CACHE_W_TAG_CORE_62,0,0
POWER_TEXTURE_CACHE_R_CORE_62,0,0
POWER_TEXTURE_CACHE_W_CORE_62,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_62,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_62,0,0
POWER_SHARED_MEM_R_CORE_62,0,0
POWER_SHARED_MEM_W_CORE_62,0,0
POWER_SHARED_MEM_R_TAG_CORE_62,0,0
POWER_SHARED_MEM_W_TAG_CORE_62,0,0
POWER_BLOCK_STATES_R_CORE_63,0,0
POWER_BLOCK_STATES_W_CORE_63,0,0
POWER_FETCH_QUEUE_R_CORE_63,0,0
POWER_FETCH_QUEUE_W_CORE_63,0,0
POWER_INST_QUEUE_R_CORE_63,0,0
POWER_INST_QUEUE_W_CORE_63,0,0
POWER_BR_PRED_R_CORE_63,0,0
POWER_BR_PRED_W_CORE_63,0,0
POWER_RAS_R_CORE_63,0,0
POWER_RAS_W_CORE_63,0,0
POWER_ICACHE_R_CORE_63,0,0
POWER_ICACHE_W_CORE_63,0,0
POWER_ICACHE_R_TAG_CORE_63,0,0
POWER_ICACHE_MISS_BUF_R_CORE_63,0,0
POWER_ICACHE_MISS_BUF_W_CORE_63,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_63,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_63,0,0
POWER_ICACHE_TOT_ACC_CORE_63,0,0
POWER_ICACHE_CONF_CORE_63,0,0
POWER_INST_DECODER_R_CORE_63,0,0
POWER_INST_DECODER_W_CORE_63,0,0
POWER_MICRO_OP_SEQ_R_CORE_63,0,0
POWER_MICRO_OP_SEQ_W_CORE_63,0,0
POWER_OPERAND_DECODER_R_CORE_63,0,0
POWER_OPERAND_DECODER_W_CORE_63,0,0
POWER_UOP_QUEUE_R_CORE_63,0,0
POWER_UOP_QUEUE_W_CORE_63,0,0
POWER_REG_RENAMING_TABLE_R_CORE_63,0,0
POWER_REG_RENAMING_TABLE_W_CORE_63,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_63,0,0
POWER_FREELIST_R_CORE_63,0,0
POWER_FREELIST_W_CORE_63,0,0
POWER_RESERVATION_STATION_R_CORE_63,0,0
POWER_RESERVATION_STATION_W_CORE_63,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_63,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_63,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_63,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_63,0,0
POWER_PAYLOAD_RAM_R_CORE_63,0,0
POWER_PAYLOAD_RAM_W_CORE_63,0,0
POWER_EX_ALU_R_CORE_63,0,0
POWER_EX_FPU_R_CORE_63,0,0
POWER_EX_MUL_R_CORE_63,0,0
POWER_EX_SFU_R_CORE_63,0,0
POWER_REORDER_BUF_R_CORE_63,0,0
POWER_REORDER_BUF_W_CORE_63,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_63,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_63,0,0
POWER_FP_RENAME_R_CORE_63,0,0
POWER_FP_RENAME_W_CORE_63,0,0
POWER_LOAD_QUEUE_R_CORE_63,0,0
POWER_LOAD_QUEUE_W_CORE_63,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_63,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_63,0,0
POWER_STORE_QUEUE_R_CORE_63,0,0
POWER_STORE_QUEUE_W_CORE_63,0,0
POWER_STORE_QUEUE_R_TAG_CORE_63,0,0
POWER_STORE_QUEUE_W_TAG_CORE_63,0,0
POWER_DATA_TLB_R_CORE_63,0,0
POWER_DATA_TLB_W_CORE_63,0,0
POWER_DATA_TLB_R_TAG_CORE_63,0,0
POWER_DATA_TLB_W_TAG_CORE_63,0,0
POWER_INT_REGFILE_R_CORE_63,0,0
POWER_INT_REGFILE_W_CORE_63,0,0
POWER_FP_REGFILE_R_CORE_63,0,0
POWER_FP_REGFILE_W_CORE_63,0,0
POWER_GP_REGISTER_R_CORE_63,0,0
POWER_GP_REGISTER_W_CORE_63,0,0
POWER_FP_REGISTER_R_CORE_63,0,0
POWER_FP_REGISTER_W_CORE_63,0,0
POWER_SEGMENT_REGISTER_R_CORE_63,0,0
POWER_SEGMENT_REGISTER_W_CORE_63,0,0
POWER_CONTROL_REGISTER_R_CORE_63,0,0
POWER_CONTROL_REGISTER_W_CORE_63,0,0
POWER_FLAG_REGISTER_R_CORE_63,0,0
POWER_FLAG_REGISTER_W_CORE_63,0,0
POWER_EXEC_BYPASS_CORE_63,0,0
POWER_LOAD_BYPASS_CORE_63,0,0
POWER_PIPELINE_CORE_63,0,0
POWER_DCACHE_MISS_BUF_R_CORE_63,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_63,0,0
POWER_DCACHE_MISS_BUF_W_CORE_63,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_63,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_63,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_63,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_63,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_63,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_63,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_63,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_63,0,0
POWER_DCACHE_WB_BUF_R_CORE_63,0,0
POWER_L2CACHE_WB_BUF_R_CORE_63,0,0
POWER_DCACHE_WB_BUF_W_CORE_63,0,0
POWER_L2CACHE_WB_BUF_W_CORE_63,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_63,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_63,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_63,0,0
POWER_DCACHE_R_CORE_63,0,0
POWER_L2CACHE_R_CORE_63,0,0
POWER_DCACHE_W_CORE_63,0,0
POWER_L2CACHE_W_CORE_63,0,0
POWER_DCACHE_R_TAG_CORE_63,0,0
POWER_L2CACHE_R_TAG_CORE_63,0,0
POWER_CONST_CACHE_R_CORE_63,0,0
POWER_CONST_CACHE_W_CORE_63,0,0
POWER_CONST_CACHE_R_TAG_CORE_63,0,0
POWER_CONST_CACHE_W_TAG_CORE_63,0,0
POWER_TEXTURE_CACHE_R_CORE_63,0,0
POWER_TEXTURE_CACHE_W_CORE_63,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_63,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_63,0,0
POWER_SHARED_MEM_R_CORE_63,0,0
POWER_SHARED_MEM_W_CORE_63,0,0
POWER_SHARED_MEM_R_TAG_CORE_63,0,0
POWER_SHARED_MEM_W_TAG_CORE_63,0,0
POWER_BLOCK_STATES_R_CORE_64,0,0
POWER_BLOCK_STATES_W_CORE_64,0,0
POWER_FETCH_QUEUE_R_CORE_64,0,0
POWER_FETCH_QUEUE_W_CORE_64,0,0
POWER_INST_QUEUE_R_CORE_64,0,0
POWER_INST_QUEUE_W_CORE_64,0,0
POWER_BR_PRED_R_CORE_64,0,0
POWER_BR_PRED_W_CORE_64,0,0
POWER_RAS_R_CORE_64,0,0
POWER_RAS_W_CORE_64,0,0
POWER_ICACHE_R_CORE_64,0,0
POWER_ICACHE_W_CORE_64,0,0
POWER_ICACHE_R_TAG_CORE_64,0,0
POWER_ICACHE_MISS_BUF_R_CORE_64,0,0
POWER_ICACHE_MISS_BUF_W_CORE_64,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_64,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_64,0,0
POWER_ICACHE_TOT_ACC_CORE_64,0,0
POWER_ICACHE_CONF_CORE_64,0,0
POWER_INST_DECODER_R_CORE_64,0,0
POWER_INST_DECODER_W_CORE_64,0,0
POWER_MICRO_OP_SEQ_R_CORE_64,0,0
POWER_MICRO_OP_SEQ_W_CORE_64,0,0
POWER_OPERAND_DECODER_R_CORE_64,0,0
POWER_OPERAND_DECODER_W_CORE_64,0,0
POWER_UOP_QUEUE_R_CORE_64,0,0
POWER_UOP_QUEUE_W_CORE_64,0,0
POWER_REG_RENAMING_TABLE_R_CORE_64,0,0
POWER_REG_RENAMING_TABLE_W_CORE_64,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_64,0,0
POWER_FREELIST_R_CORE_64,0,0
POWER_FREELIST_W_CORE_64,0,0
POWER_RESERVATION_STATION_R_CORE_64,0,0
POWER_RESERVATION_STATION_W_CORE_64,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_64,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_64,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_64,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_64,0,0
POWER_PAYLOAD_RAM_R_CORE_64,0,0
POWER_PAYLOAD_RAM_W_CORE_64,0,0
POWER_EX_ALU_R_CORE_64,0,0
POWER_EX_FPU_R_CORE_64,0,0
POWER_EX_MUL_R_CORE_64,0,0
POWER_EX_SFU_R_CORE_64,0,0
POWER_REORDER_BUF_R_CORE_64,0,0
POWER_REORDER_BUF_W_CORE_64,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_64,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_64,0,0
POWER_FP_RENAME_R_CORE_64,0,0
POWER_FP_RENAME_W_CORE_64,0,0
POWER_LOAD_QUEUE_R_CORE_64,0,0
POWER_LOAD_QUEUE_W_CORE_64,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_64,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_64,0,0
POWER_STORE_QUEUE_R_CORE_64,0,0
POWER_STORE_QUEUE_W_CORE_64,0,0
POWER_STORE_QUEUE_R_TAG_CORE_64,0,0
POWER_STORE_QUEUE_W_TAG_CORE_64,0,0
POWER_DATA_TLB_R_CORE_64,0,0
POWER_DATA_TLB_W_CORE_64,0,0
POWER_DATA_TLB_R_TAG_CORE_64,0,0
POWER_DATA_TLB_W_TAG_CORE_64,0,0
POWER_INT_REGFILE_R_CORE_64,0,0
POWER_INT_REGFILE_W_CORE_64,0,0
POWER_FP_REGFILE_R_CORE_64,0,0
POWER_FP_REGFILE_W_CORE_64,0,0
POWER_GP_REGISTER_R_CORE_64,0,0
POWER_GP_REGISTER_W_CORE_64,0,0
POWER_FP_REGISTER_R_CORE_64,0,0
POWER_FP_REGISTER_W_CORE_64,0,0
POWER_SEGMENT_REGISTER_R_CORE_64,0,0
POWER_SEGMENT_REGISTER_W_CORE_64,0,0
POWER_CONTROL_REGISTER_R_CORE_64,0,0
POWER_CONTROL_REGISTER_W_CORE_64,0,0
POWER_FLAG_REGISTER_R_CORE_64,0,0
POWER_FLAG_REGISTER_W_CORE_64,0,0
POWER_EXEC_BYPASS_CORE_64,0,0
POWER_LOAD_BYPASS_CORE_64,0,0
POWER_PIPELINE_CORE_64,0,0
POWER_DCACHE_MISS_BUF_R_CORE_64,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_64,0,0
POWER_DCACHE_MISS_BUF_W_CORE_64,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_64,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_64,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_64,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_64,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_64,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_64,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_64,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_64,0,0
POWER_DCACHE_WB_BUF_R_CORE_64,0,0
POWER_L2CACHE_WB_BUF_R_CORE_64,0,0
POWER_DCACHE_WB_BUF_W_CORE_64,0,0
POWER_L2CACHE_WB_BUF_W_CORE_64,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_64,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_64,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_64,0,0
POWER_DCACHE_R_CORE_64,0,0
POWER_L2CACHE_R_CORE_64,0,0
POWER_DCACHE_W_CORE_64,0,0
POWER_L2CACHE_W_CORE_64,0,0
POWER_DCACHE_R_TAG_CORE_64,0,0
POWER_L2CACHE_R_TAG_CORE_64,0,0
POWER_CONST_CACHE_R_CORE_64,0,0
POWER_CONST_CACHE_W_CORE_64,0,0
POWER_CONST_CACHE_R_TAG_CORE_64,0,0
POWER_CONST_CACHE_W_TAG_CORE_64,0,0
POWER_TEXTURE_CACHE_R_CORE_64,0,0
POWER_TEXTURE_CACHE_W_CORE_64,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_64,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_64,0,0
POWER_SHARED_MEM_R_CORE_64,0,0
POWER_SHARED_MEM_W_CORE_64,0,0
POWER_SHARED_MEM_R_TAG_CORE_64,0,0
POWER_SHARED_MEM_W_TAG_CORE_64,0,0
POWER_BLOCK_STATES_R_CORE_65,0,0
POWER_BLOCK_STATES_W_CORE_65,0,0
POWER_FETCH_QUEUE_R_CORE_65,0,0
POWER_FETCH_QUEUE_W_CORE_65,0,0
POWER_INST_QUEUE_R_CORE_65,0,0
POWER_INST_QUEUE_W_CORE_65,0,0
POWER_BR_PRED_R_CORE_65,0,0
POWER_BR_PRED_W_CORE_65,0,0
POWER_RAS_R_CORE_65,0,0
POWER_RAS_W_CORE_65,0,0
POWER_ICACHE_R_CORE_65,0,0
POWER_ICACHE_W_CORE_65,0,0
POWER_ICACHE_R_TAG_CORE_65,0,0
POWER_ICACHE_MISS_BUF_R_CORE_65,0,0
POWER_ICACHE_MISS_BUF_W_CORE_65,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_65,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_65,0,0
POWER_ICACHE_TOT_ACC_CORE_65,0,0
POWER_ICACHE_CONF_CORE_65,0,0
POWER_INST_DECODER_R_CORE_65,0,0
POWER_INST_DECODER_W_CORE_65,0,0
POWER_MICRO_OP_SEQ_R_CORE_65,0,0
POWER_MICRO_OP_SEQ_W_CORE_65,0,0
POWER_OPERAND_DECODER_R_CORE_65,0,0
POWER_OPERAND_DECODER_W_CORE_65,0,0
POWER_UOP_QUEUE_R_CORE_65,0,0
POWER_UOP_QUEUE_W_CORE_65,0,0
POWER_REG_RENAMING_TABLE_R_CORE_65,0,0
POWER_REG_RENAMING_TABLE_W_CORE_65,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_65,0,0
POWER_FREELIST_R_CORE_65,0,0
POWER_FREELIST_W_CORE_65,0,0
POWER_RESERVATION_STATION_R_CORE_65,0,0
POWER_RESERVATION_STATION_W_CORE_65,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_65,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_65,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_65,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_65,0,0
POWER_PAYLOAD_RAM_R_CORE_65,0,0
POWER_PAYLOAD_RAM_W_CORE_65,0,0
POWER_EX_ALU_R_CORE_65,0,0
POWER_EX_FPU_R_CORE_65,0,0
POWER_EX_MUL_R_CORE_65,0,0
POWER_EX_SFU_R_CORE_65,0,0
POWER_REORDER_BUF_R_CORE_65,0,0
POWER_REORDER_BUF_W_CORE_65,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_65,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_65,0,0
POWER_FP_RENAME_R_CORE_65,0,0
POWER_FP_RENAME_W_CORE_65,0,0
POWER_LOAD_QUEUE_R_CORE_65,0,0
POWER_LOAD_QUEUE_W_CORE_65,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_65,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_65,0,0
POWER_STORE_QUEUE_R_CORE_65,0,0
POWER_STORE_QUEUE_W_CORE_65,0,0
POWER_STORE_QUEUE_R_TAG_CORE_65,0,0
POWER_STORE_QUEUE_W_TAG_CORE_65,0,0
POWER_DATA_TLB_R_CORE_65,0,0
POWER_DATA_TLB_W_CORE_65,0,0
POWER_DATA_TLB_R_TAG_CORE_65,0,0
POWER_DATA_TLB_W_TAG_CORE_65,0,0
POWER_INT_REGFILE_R_CORE_65,0,0
POWER_INT_REGFILE_W_CORE_65,0,0
POWER_FP_REGFILE_R_CORE_65,0,0
POWER_FP_REGFILE_W_CORE_65,0,0
POWER_GP_REGISTER_R_CORE_65,0,0
POWER_GP_REGISTER_W_CORE_65,0,0
POWER_FP_REGISTER_R_CORE_65,0,0
POWER_FP_REGISTER_W_CORE_65,0,0
POWER_SEGMENT_REGISTER_R_CORE_65,0,0
POWER_SEGMENT_REGISTER_W_CORE_65,0,0
POWER_CONTROL_REGISTER_R_CORE_65,0,0
POWER_CONTROL_REGISTER_W_CORE_65,0,0
POWER_FLAG_REGISTER_R_CORE_65,0,0
POWER_FLAG_REGISTER_W_CORE_65,0,0
POWER_EXEC_BYPASS_CORE_65,0,0
POWER_LOAD_BYPASS_CORE_65,0,0
POWER_PIPELINE_CORE_65,0,0
POWER_DCACHE_MISS_BUF_R_CORE_65,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_65,0,0
POWER_DCACHE_MISS_BUF_W_CORE_65,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_65,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_65,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_65,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_65,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_65,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_65,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_65,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_65,0,0
POWER_DCACHE_WB_BUF_R_CORE_65,0,0
POWER_L2CACHE_WB_BUF_R_CORE_65,0,0
POWER_DCACHE_WB_BUF_W_CORE_65,0,0
POWER_L2CACHE_WB_BUF_W_CORE_65,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_65,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_65,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_65,0,0
POWER_DCACHE_R_CORE_65,0,0
POWER_L2CACHE_R_CORE_65,0,0
POWER_DCACHE_W_CORE_65,0,0
POWER_L2CACHE_W_CORE_65,0,0
POWER_DCACHE_R_TAG_CORE_65,0,0
POWER_L2CACHE_R_TAG_CORE_65,0,0
POWER_CONST_CACHE_R_CORE_65,0,0
POWER_CONST_CACHE_W_CORE_65,0,0
POWER_CONST_CACHE_R_TAG_CORE_65,0,0
POWER_CONST_CACHE_W_TAG_CORE_65,0,0
POWER_TEXTURE_CACHE_R_CORE_65,0,0
POWER_TEXTURE_CACHE_W_CORE_65,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_65,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_65,0,0
POWER_SHARED_MEM_R_CORE_65,0,0
POWER_SHARED_MEM_W_CORE_65,0,0
POWER_SHARED_MEM_R_TAG_CORE_65,0,0
POWER_SHARED_MEM_W_TAG_CORE_65,0,0
POWER_BLOCK_STATES_R_CORE_66,0,0
POWER_BLOCK_STATES_W_CORE_66,0,0
POWER_FETCH_QUEUE_R_CORE_66,0,0
POWER_FETCH_QUEUE_W_CORE_66,0,0
POWER_INST_QUEUE_R_CORE_66,0,0
POWER_INST_QUEUE_W_CORE_66,0,0
POWER_BR_PRED_R_CORE_66,0,0
POWER_BR_PRED_W_CORE_66,0,0
POWER_RAS_R_CORE_66,0,0
POWER_RAS_W_CORE_66,0,0
POWER_ICACHE_R_CORE_66,0,0
POWER_ICACHE_W_CORE_66,0,0
POWER_ICACHE_R_TAG_CORE_66,0,0
POWER_ICACHE_MISS_BUF_R_CORE_66,0,0
POWER_ICACHE_MISS_BUF_W_CORE_66,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_66,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_66,0,0
POWER_ICACHE_TOT_ACC_CORE_66,0,0
POWER_ICACHE_CONF_CORE_66,0,0
POWER_INST_DECODER_R_CORE_66,0,0
POWER_INST_DECODER_W_CORE_66,0,0
POWER_MICRO_OP_SEQ_R_CORE_66,0,0
POWER_MICRO_OP_SEQ_W_CORE_66,0,0
POWER_OPERAND_DECODER_R_CORE_66,0,0
POWER_OPERAND_DECODER_W_CORE_66,0,0
POWER_UOP_QUEUE_R_CORE_66,0,0
POWER_UOP_QUEUE_W_CORE_66,0,0
POWER_REG_RENAMING_TABLE_R_CORE_66,0,0
POWER_REG_RENAMING_TABLE_W_CORE_66,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_66,0,0
POWER_FREELIST_R_CORE_66,0,0
POWER_FREELIST_W_CORE_66,0,0
POWER_RESERVATION_STATION_R_CORE_66,0,0
POWER_RESERVATION_STATION_W_CORE_66,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_66,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_66,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_66,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_66,0,0
POWER_PAYLOAD_RAM_R_CORE_66,0,0
POWER_PAYLOAD_RAM_W_CORE_66,0,0
POWER_EX_ALU_R_CORE_66,0,0
POWER_EX_FPU_R_CORE_66,0,0
POWER_EX_MUL_R_CORE_66,0,0
POWER_EX_SFU_R_CORE_66,0,0
POWER_REORDER_BUF_R_CORE_66,0,0
POWER_REORDER_BUF_W_CORE_66,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_66,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_66,0,0
POWER_FP_RENAME_R_CORE_66,0,0
POWER_FP_RENAME_W_CORE_66,0,0
POWER_LOAD_QUEUE_R_CORE_66,0,0
POWER_LOAD_QUEUE_W_CORE_66,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_66,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_66,0,0
POWER_STORE_QUEUE_R_CORE_66,0,0
POWER_STORE_QUEUE_W_CORE_66,0,0
POWER_STORE_QUEUE_R_TAG_CORE_66,0,0
POWER_STORE_QUEUE_W_TAG_CORE_66,0,0
POWER_DATA_TLB_R_CORE_66,0,0
POWER_DATA_TLB_W_CORE_66,0,0
POWER_DATA_TLB_R_TAG_CORE_66,0,0
POWER_DATA_TLB_W_TAG_CORE_66,0,0
POWER_INT_REGFILE_R_CORE_66,0,0
POWER_INT_REGFILE_W_CORE_66,0,0
POWER_FP_REGFILE_R_CORE_66,0,0
POWER_FP_REGFILE_W_CORE_66,0,0
POWER_GP_REGISTER_R_CORE_66,0,0
POWER_GP_REGISTER_W_CORE_66,0,0
POWER_FP_REGISTER_R_CORE_66,0,0
POWER_FP_REGISTER_W_CORE_66,0,0
POWER_SEGMENT_REGISTER_R_CORE_66,0,0
POWER_SEGMENT_REGISTER_W_CORE_66,0,0
POWER_CONTROL_REGISTER_R_CORE_66,0,0
POWER_CONTROL_REGISTER_W_CORE_66,0,0
POWER_FLAG_REGISTER_R_CORE_66,0,0
POWER_FLAG_REGISTER_W_CORE_66,0,0
POWER_EXEC_BYPASS_CORE_66,0,0
POWER_LOAD_BYPASS_CORE_66,0,0
POWER_PIPELINE_CORE_66,0,0
POWER_DCACHE_MISS_BUF_R_CORE_66,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_66,0,0
POWER_DCACHE_MISS_BUF_W_CORE_66,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_66,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_66,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_66,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_66,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_66,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_66,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_66,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_66,0,0
POWER_DCACHE_WB_BUF_R_CORE_66,0,0
POWER_L2CACHE_WB_BUF_R_CORE_66,0,0
POWER_DCACHE_WB_BUF_W_CORE_66,0,0
POWER_L2CACHE_WB_BUF_W_CORE_66,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_66,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_66,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_66,0,0
POWER_DCACHE_R_CORE_66,0,0
POWER_L2CACHE_R_CORE_66,0,0
POWER_DCACHE_W_CORE_66,0,0
POWER_L2CACHE_W_CORE_66,0,0
POWER_DCACHE_R_TAG_CORE_66,0,0
POWER_L2CACHE_R_TAG_CORE_66,0,0
POWER_CONST_CACHE_R_CORE_66,0,0
POWER_CONST_CACHE_W_CORE_66,0,0
POWER_CONST_CACHE_R_TAG_CORE_66,0,0
POWER_CONST_CACHE_W_TAG_CORE_66,0,0
POWER_TEXTURE_CACHE_R_CORE_66,0,0
POWER_TEXTURE_CACHE_W_CORE_66,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_66,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_66,0,0
POWER_SHARED_MEM_R_CORE_66,0,0
POWER_SHARED_MEM_W_CORE_66,0,0
POWER_SHARED_MEM_R_TAG_CORE_66,0,0
POWER_SHARED_MEM_W_TAG_CORE_66,0,0
POWER_BLOCK_STATES_R_CORE_67,0,0
POWER_BLOCK_STATES_W_CORE_67,0,0
POWER_FETCH_QUEUE_R_CORE_67,0,0
POWER_FETCH_QUEUE_W_CORE_67,0,0
POWER_INST_QUEUE_R_CORE_67,0,0
POWER_INST_QUEUE_W_CORE_67,0,0
POWER_BR_PRED_R_CORE_67,0,0
POWER_BR_PRED_W_CORE_67,0,0
POWER_RAS_R_CORE_67,0,0
POWER_RAS_W_CORE_67,0,0
POWER_ICACHE_R_CORE_67,0,0
POWER_ICACHE_W_CORE_67,0,0
POWER_ICACHE_R_TAG_CORE_67,0,0
POWER_ICACHE_MISS_BUF_R_CORE_67,0,0
POWER_ICACHE_MISS_BUF_W_CORE_67,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_67,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_67,0,0
POWER_ICACHE_TOT_ACC_CORE_67,0,0
POWER_ICACHE_CONF_CORE_67,0,0
POWER_INST_DECODER_R_CORE_67,0,0
POWER_INST_DECODER_W_CORE_67,0,0
POWER_MICRO_OP_SEQ_R_CORE_67,0,0
POWER_MICRO_OP_SEQ_W_CORE_67,0,0
POWER_OPERAND_DECODER_R_CORE_67,0,0
POWER_OPERAND_DECODER_W_CORE_67,0,0
POWER_UOP_QUEUE_R_CORE_67,0,0
POWER_UOP_QUEUE_W_CORE_67,0,0
POWER_REG_RENAMING_TABLE_R_CORE_67,0,0
POWER_REG_RENAMING_TABLE_W_CORE_67,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_67,0,0
POWER_FREELIST_R_CORE_67,0,0
POWER_FREELIST_W_CORE_67,0,0
POWER_RESERVATION_STATION_R_CORE_67,0,0
POWER_RESERVATION_STATION_W_CORE_67,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_67,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_67,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_67,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_67,0,0
POWER_PAYLOAD_RAM_R_CORE_67,0,0
POWER_PAYLOAD_RAM_W_CORE_67,0,0
POWER_EX_ALU_R_CORE_67,0,0
POWER_EX_FPU_R_CORE_67,0,0
POWER_EX_MUL_R_CORE_67,0,0
POWER_EX_SFU_R_CORE_67,0,0
POWER_REORDER_BUF_R_CORE_67,0,0
POWER_REORDER_BUF_W_CORE_67,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_67,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_67,0,0
POWER_FP_RENAME_R_CORE_67,0,0
POWER_FP_RENAME_W_CORE_67,0,0
POWER_LOAD_QUEUE_R_CORE_67,0,0
POWER_LOAD_QUEUE_W_CORE_67,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_67,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_67,0,0
POWER_STORE_QUEUE_R_CORE_67,0,0
POWER_STORE_QUEUE_W_CORE_67,0,0
POWER_STORE_QUEUE_R_TAG_CORE_67,0,0
POWER_STORE_QUEUE_W_TAG_CORE_67,0,0
POWER_DATA_TLB_R_CORE_67,0,0
POWER_DATA_TLB_W_CORE_67,0,0
POWER_DATA_TLB_R_TAG_CORE_67,0,0
POWER_DATA_TLB_W_TAG_CORE_67,0,0
POWER_INT_REGFILE_R_CORE_67,0,0
POWER_INT_REGFILE_W_CORE_67,0,0
POWER_FP_REGFILE_R_CORE_67,0,0
POWER_FP_REGFILE_W_CORE_67,0,0
POWER_GP_REGISTER_R_CORE_67,0,0
POWER_GP_REGISTER_W_CORE_67,0,0
POWER_FP_REGISTER_R_CORE_67,0,0
POWER_FP_REGISTER_W_CORE_67,0,0
POWER_SEGMENT_REGISTER_R_CORE_67,0,0
POWER_SEGMENT_REGISTER_W_CORE_67,0,0
POWER_CONTROL_REGISTER_R_CORE_67,0,0
POWER_CONTROL_REGISTER_W_CORE_67,0,0
POWER_FLAG_REGISTER_R_CORE_67,0,0
POWER_FLAG_REGISTER_W_CORE_67,0,0
POWER_EXEC_BYPASS_CORE_67,0,0
POWER_LOAD_BYPASS_CORE_67,0,0
POWER_PIPELINE_CORE_67,0,0
POWER_DCACHE_MISS_BUF_R_CORE_67,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_67,0,0
POWER_DCACHE_MISS_BUF_W_CORE_67,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_67,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_67,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_67,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_67,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_67,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_67,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_67,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_67,0,0
POWER_DCACHE_WB_BUF_R_CORE_67,0,0
POWER_L2CACHE_WB_BUF_R_CORE_67,0,0
POWER_DCACHE_WB_BUF_W_CORE_67,0,0
POWER_L2CACHE_WB_BUF_W_CORE_67,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_67,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_67,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_67,0,0
POWER_DCACHE_R_CORE_67,0,0
POWER_L2CACHE_R_CORE_67,0,0
POWER_DCACHE_W_CORE_67,0,0
POWER_L2CACHE_W_CORE_67,0,0
POWER_DCACHE_R_TAG_CORE_67,0,0
POWER_L2CACHE_R_TAG_CORE_67,0,0
POWER_CONST_CACHE_R_CORE_67,0,0
POWER_CONST_CACHE_W_CORE_67,0,0
POWER_CONST_CACHE_R_TAG_CORE_67,0,0
POWER_CONST_CACHE_W_TAG_CORE_67,0,0
POWER_TEXTURE_CACHE_R_CORE_67,0,0
POWER_TEXTURE_CACHE_W_CORE_67,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_67,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_67,0,0
POWER_SHARED_MEM_R_CORE_67,0,0
POWER_SHARED_MEM_W_CORE_67,0,0
POWER_SHARED_MEM_R_TAG_CORE_67,0,0
POWER_SHARED_MEM_W_TAG_CORE_67,0,0
POWER_BLOCK_STATES_R_CORE_68,0,0
POWER_BLOCK_STATES_W_CORE_68,0,0
POWER_FETCH_QUEUE_R_CORE_68,0,0
POWER_FETCH_QUEUE_W_CORE_68,0,0
POWER_INST_QUEUE_R_CORE_68,0,0
POWER_INST_QUEUE_W_CORE_68,0,0
POWER_BR_PRED_R_CORE_68,0,0
POWER_BR_PRED_W_CORE_68,0,0
POWER_RAS_R_CORE_68,0,0
POWER_RAS_W_CORE_68,0,0
POWER_ICACHE_R_CORE_68,0,0
POWER_ICACHE_W_CORE_68,0,0
POWER_ICACHE_R_TAG_CORE_68,0,0
POWER_ICACHE_MISS_BUF_R_CORE_68,0,0
POWER_ICACHE_MISS_BUF_W_CORE_68,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_68,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_68,0,0
POWER_ICACHE_TOT_ACC_CORE_68,0,0
POWER_ICACHE_CONF_CORE_68,0,0
POWER_INST_DECODER_R_CORE_68,0,0
POWER_INST_DECODER_W_CORE_68,0,0
POWER_MICRO_OP_SEQ_R_CORE_68,0,0
POWER_MICRO_OP_SEQ_W_CORE_68,0,0
POWER_OPERAND_DECODER_R_CORE_68,0,0
POWER_OPERAND_DECODER_W_CORE_68,0,0
POWER_UOP_QUEUE_R_CORE_68,0,0
POWER_UOP_QUEUE_W_CORE_68,0,0
POWER_REG_RENAMING_TABLE_R_CORE_68,0,0
POWER_REG_RENAMING_TABLE_W_CORE_68,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_68,0,0
POWER_FREELIST_R_CORE_68,0,0
POWER_FREELIST_W_CORE_68,0,0
POWER_RESERVATION_STATION_R_CORE_68,0,0
POWER_RESERVATION_STATION_W_CORE_68,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_68,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_68,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_68,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_68,0,0
POWER_PAYLOAD_RAM_R_CORE_68,0,0
POWER_PAYLOAD_RAM_W_CORE_68,0,0
POWER_EX_ALU_R_CORE_68,0,0
POWER_EX_FPU_R_CORE_68,0,0
POWER_EX_MUL_R_CORE_68,0,0
POWER_EX_SFU_R_CORE_68,0,0
POWER_REORDER_BUF_R_CORE_68,0,0
POWER_REORDER_BUF_W_CORE_68,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_68,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_68,0,0
POWER_FP_RENAME_R_CORE_68,0,0
POWER_FP_RENAME_W_CORE_68,0,0
POWER_LOAD_QUEUE_R_CORE_68,0,0
POWER_LOAD_QUEUE_W_CORE_68,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_68,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_68,0,0
POWER_STORE_QUEUE_R_CORE_68,0,0
POWER_STORE_QUEUE_W_CORE_68,0,0
POWER_STORE_QUEUE_R_TAG_CORE_68,0,0
POWER_STORE_QUEUE_W_TAG_CORE_68,0,0
POWER_DATA_TLB_R_CORE_68,0,0
POWER_DATA_TLB_W_CORE_68,0,0
POWER_DATA_TLB_R_TAG_CORE_68,0,0
POWER_DATA_TLB_W_TAG_CORE_68,0,0
POWER_INT_REGFILE_R_CORE_68,0,0
POWER_INT_REGFILE_W_CORE_68,0,0
POWER_FP_REGFILE_R_CORE_68,0,0
POWER_FP_REGFILE_W_CORE_68,0,0
POWER_GP_REGISTER_R_CORE_68,0,0
POWER_GP_REGISTER_W_CORE_68,0,0
POWER_FP_REGISTER_R_CORE_68,0,0
POWER_FP_REGISTER_W_CORE_68,0,0
POWER_SEGMENT_REGISTER_R_CORE_68,0,0
POWER_SEGMENT_REGISTER_W_CORE_68,0,0
POWER_CONTROL_REGISTER_R_CORE_68,0,0
POWER_CONTROL_REGISTER_W_CORE_68,0,0
POWER_FLAG_REGISTER_R_CORE_68,0,0
POWER_FLAG_REGISTER_W_CORE_68,0,0
POWER_EXEC_BYPASS_CORE_68,0,0
POWER_LOAD_BYPASS_CORE_68,0,0
POWER_PIPELINE_CORE_68,0,0
POWER_DCACHE_MISS_BUF_R_CORE_68,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_68,0,0
POWER_DCACHE_MISS_BUF_W_CORE_68,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_68,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_68,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_68,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_68,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_68,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_68,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_68,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_68,0,0
POWER_DCACHE_WB_BUF_R_CORE_68,0,0
POWER_L2CACHE_WB_BUF_R_CORE_68,0,0
POWER_DCACHE_WB_BUF_W_CORE_68,0,0
POWER_L2CACHE_WB_BUF_W_CORE_68,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_68,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_68,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_68,0,0
POWER_DCACHE_R_CORE_68,0,0
POWER_L2CACHE_R_CORE_68,0,0
POWER_DCACHE_W_CORE_68,0,0
POWER_L2CACHE_W_CORE_68,0,0
POWER_DCACHE_R_TAG_CORE_68,0,0
POWER_L2CACHE_R_TAG_CORE_68,0,0
POWER_CONST_CACHE_R_CORE_68,0,0
POWER_CONST_CACHE_W_CORE_68,0,0
POWER_CONST_CACHE_R_TAG_CORE_68,0,0
POWER_CONST_CACHE_W_TAG_CORE_68,0,0
POWER_TEXTURE_CACHE_R_CORE_68,0,0
POWER_TEXTURE_CACHE_W_CORE_68,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_68,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_68,0,0
POWER_SHARED_MEM_R_CORE_68,0,0
POWER_SHARED_MEM_W_CORE_68,0,0
POWER_SHARED_MEM_R_TAG_CORE_68,0,0
POWER_SHARED_MEM_W_TAG_CORE_68,0,0
POWER_BLOCK_STATES_R_CORE_69,0,0
POWER_BLOCK_STATES_W_CORE_69,0,0
POWER_FETCH_QUEUE_R_CORE_69,0,0
POWER_FETCH_QUEUE_W_CORE_69,0,0
POWER_INST_QUEUE_R_CORE_69,0,0
POWER_INST_QUEUE_W_CORE_69,0,0
POWER_BR_PRED_R_CORE_69,0,0
POWER_BR_PRED_W_CORE_69,0,0
POWER_RAS_R_CORE_69,0,0
POWER_RAS_W_CORE_69,0,0
POWER_ICACHE_R_CORE_69,0,0
POWER_ICACHE_W_CORE_69,0,0
POWER_ICACHE_R_TAG_CORE_69,0,0
POWER_ICACHE_MISS_BUF_R_CORE_69,0,0
POWER_ICACHE_MISS_BUF_W_CORE_69,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_69,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_69,0,0
POWER_ICACHE_TOT_ACC_CORE_69,0,0
POWER_ICACHE_CONF_CORE_69,0,0
POWER_INST_DECODER_R_CORE_69,0,0
POWER_INST_DECODER_W_CORE_69,0,0
POWER_MICRO_OP_SEQ_R_CORE_69,0,0
POWER_MICRO_OP_SEQ_W_CORE_69,0,0
POWER_OPERAND_DECODER_R_CORE_69,0,0
POWER_OPERAND_DECODER_W_CORE_69,0,0
POWER_UOP_QUEUE_R_CORE_69,0,0
POWER_UOP_QUEUE_W_CORE_69,0,0
POWER_REG_RENAMING_TABLE_R_CORE_69,0,0
POWER_REG_RENAMING_TABLE_W_CORE_69,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_69,0,0
POWER_FREELIST_R_CORE_69,0,0
POWER_FREELIST_W_CORE_69,0,0
POWER_RESERVATION_STATION_R_CORE_69,0,0
POWER_RESERVATION_STATION_W_CORE_69,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_69,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_69,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_69,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_69,0,0
POWER_PAYLOAD_RAM_R_CORE_69,0,0
POWER_PAYLOAD_RAM_W_CORE_69,0,0
POWER_EX_ALU_R_CORE_69,0,0
POWER_EX_FPU_R_CORE_69,0,0
POWER_EX_MUL_R_CORE_69,0,0
POWER_EX_SFU_R_CORE_69,0,0
POWER_REORDER_BUF_R_CORE_69,0,0
POWER_REORDER_BUF_W_CORE_69,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_69,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_69,0,0
POWER_FP_RENAME_R_CORE_69,0,0
POWER_FP_RENAME_W_CORE_69,0,0
POWER_LOAD_QUEUE_R_CORE_69,0,0
POWER_LOAD_QUEUE_W_CORE_69,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_69,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_69,0,0
POWER_STORE_QUEUE_R_CORE_69,0,0
POWER_STORE_QUEUE_W_CORE_69,0,0
POWER_STORE_QUEUE_R_TAG_CORE_69,0,0
POWER_STORE_QUEUE_W_TAG_CORE_69,0,0
POWER_DATA_TLB_R_CORE_69,0,0
POWER_DATA_TLB_W_CORE_69,0,0
POWER_DATA_TLB_R_TAG_CORE_69,0,0
POWER_DATA_TLB_W_TAG_CORE_69,0,0
POWER_INT_REGFILE_R_CORE_69,0,0
POWER_INT_REGFILE_W_CORE_69,0,0
POWER_FP_REGFILE_R_CORE_69,0,0
POWER_FP_REGFILE_W_CORE_69,0,0
POWER_GP_REGISTER_R_CORE_69,0,0
POWER_GP_REGISTER_W_CORE_69,0,0
POWER_FP_REGISTER_R_CORE_69,0,0
POWER_FP_REGISTER_W_CORE_69,0,0
POWER_SEGMENT_REGISTER_R_CORE_69,0,0
POWER_SEGMENT_REGISTER_W_CORE_69,0,0
POWER_CONTROL_REGISTER_R_CORE_69,0,0
POWER_CONTROL_REGISTER_W_CORE_69,0,0
POWER_FLAG_REGISTER_R_CORE_69,0,0
POWER_FLAG_REGISTER_W_CORE_69,0,0
POWER_EXEC_BYPASS_CORE_69,0,0
POWER_LOAD_BYPASS_CORE_69,0,0
POWER_PIPELINE_CORE_69,0,0
POWER_DCACHE_MISS_BUF_R_CORE_69,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_69,0,0
POWER_DCACHE_MISS_BUF_W_CORE_69,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_69,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_69,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_69,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_69,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_69,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_69,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_69,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_69,0,0
POWER_DCACHE_WB_BUF_R_CORE_69,0,0
POWER_L2CACHE_WB_BUF_R_CORE_69,0,0
POWER_DCACHE_WB_BUF_W_CORE_69,0,0
POWER_L2CACHE_WB_BUF_W_CORE_69,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_69,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_69,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_69,0,0
POWER_DCACHE_R_CORE_69,0,0
POWER_L2CACHE_R_CORE_69,0,0
POWER_DCACHE_W_CORE_69,0,0
POWER_L2CACHE_W_CORE_69,0,0
POWER_DCACHE_R_TAG_CORE_69,0,0
POWER_L2CACHE_R_TAG_CORE_69,0,0
POWER_CONST_CACHE_R_CORE_69,0,0
POWER_CONST_CACHE_W_CORE_69,0,0
POWER_CONST_CACHE_R_TAG_CORE_69,0,0
POWER_CONST_CACHE_W_TAG_CORE_69,0,0
POWER_TEXTURE_CACHE_R_CORE_69,0,0
POWER_TEXTURE_CACHE_W_CORE_69,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_69,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_69,0,0
POWER_SHARED_MEM_R_CORE_69,0,0
POWER_SHARED_MEM_W_CORE_69,0,0
POWER_SHARED_MEM_R_TAG_CORE_69,0,0
POWER_SHARED_MEM_W_TAG_CORE_69,0,0
POWER_BLOCK_STATES_R_CORE_70,0,0
POWER_BLOCK_STATES_W_CORE_70,0,0
POWER_FETCH_QUEUE_R_CORE_70,0,0
POWER_FETCH_QUEUE_W_CORE_70,0,0
POWER_INST_QUEUE_R_CORE_70,0,0
POWER_INST_QUEUE_W_CORE_70,0,0
POWER_BR_PRED_R_CORE_70,0,0
POWER_BR_PRED_W_CORE_70,0,0
POWER_RAS_R_CORE_70,0,0
POWER_RAS_W_CORE_70,0,0
POWER_ICACHE_R_CORE_70,0,0
POWER_ICACHE_W_CORE_70,0,0
POWER_ICACHE_R_TAG_CORE_70,0,0
POWER_ICACHE_MISS_BUF_R_CORE_70,0,0
POWER_ICACHE_MISS_BUF_W_CORE_70,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_70,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_70,0,0
POWER_ICACHE_TOT_ACC_CORE_70,0,0
POWER_ICACHE_CONF_CORE_70,0,0
POWER_INST_DECODER_R_CORE_70,0,0
POWER_INST_DECODER_W_CORE_70,0,0
POWER_MICRO_OP_SEQ_R_CORE_70,0,0
POWER_MICRO_OP_SEQ_W_CORE_70,0,0
POWER_OPERAND_DECODER_R_CORE_70,0,0
POWER_OPERAND_DECODER_W_CORE_70,0,0
POWER_UOP_QUEUE_R_CORE_70,0,0
POWER_UOP_QUEUE_W_CORE_70,0,0
POWER_REG_RENAMING_TABLE_R_CORE_70,0,0
POWER_REG_RENAMING_TABLE_W_CORE_70,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_70,0,0
POWER_FREELIST_R_CORE_70,0,0
POWER_FREELIST_W_CORE_70,0,0
POWER_RESERVATION_STATION_R_CORE_70,0,0
POWER_RESERVATION_STATION_W_CORE_70,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_70,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_70,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_70,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_70,0,0
POWER_PAYLOAD_RAM_R_CORE_70,0,0
POWER_PAYLOAD_RAM_W_CORE_70,0,0
POWER_EX_ALU_R_CORE_70,0,0
POWER_EX_FPU_R_CORE_70,0,0
POWER_EX_MUL_R_CORE_70,0,0
POWER_EX_SFU_R_CORE_70,0,0
POWER_REORDER_BUF_R_CORE_70,0,0
POWER_REORDER_BUF_W_CORE_70,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_70,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_70,0,0
POWER_FP_RENAME_R_CORE_70,0,0
POWER_FP_RENAME_W_CORE_70,0,0
POWER_LOAD_QUEUE_R_CORE_70,0,0
POWER_LOAD_QUEUE_W_CORE_70,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_70,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_70,0,0
POWER_STORE_QUEUE_R_CORE_70,0,0
POWER_STORE_QUEUE_W_CORE_70,0,0
POWER_STORE_QUEUE_R_TAG_CORE_70,0,0
POWER_STORE_QUEUE_W_TAG_CORE_70,0,0
POWER_DATA_TLB_R_CORE_70,0,0
POWER_DATA_TLB_W_CORE_70,0,0
POWER_DATA_TLB_R_TAG_CORE_70,0,0
POWER_DATA_TLB_W_TAG_CORE_70,0,0
POWER_INT_REGFILE_R_CORE_70,0,0
POWER_INT_REGFILE_W_CORE_70,0,0
POWER_FP_REGFILE_R_CORE_70,0,0
POWER_FP_REGFILE_W_CORE_70,0,0
POWER_GP_REGISTER_R_CORE_70,0,0
POWER_GP_REGISTER_W_CORE_70,0,0
POWER_FP_REGISTER_R_CORE_70,0,0
POWER_FP_REGISTER_W_CORE_70,0,0
POWER_SEGMENT_REGISTER_R_CORE_70,0,0
POWER_SEGMENT_REGISTER_W_CORE_70,0,0
POWER_CONTROL_REGISTER_R_CORE_70,0,0
POWER_CONTROL_REGISTER_W_CORE_70,0,0
POWER_FLAG_REGISTER_R_CORE_70,0,0
POWER_FLAG_REGISTER_W_CORE_70,0,0
POWER_EXEC_BYPASS_CORE_70,0,0
POWER_LOAD_BYPASS_CORE_70,0,0
POWER_PIPELINE_CORE_70,0,0
POWER_DCACHE_MISS_BUF_R_CORE_70,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_70,0,0
POWER_DCACHE_MISS_BUF_W_CORE_70,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_70,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_70,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_70,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_70,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_70,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_70,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_70,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_70,0,0
POWER_DCACHE_WB_BUF_R_CORE_70,0,0
POWER_L2CACHE_WB_BUF_R_CORE_70,0,0
POWER_DCACHE_WB_BUF_W_CORE_70,0,0
POWER_L2CACHE_WB_BUF_W_CORE_70,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_70,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_70,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_70,0,0
POWER_DCACHE_R_CORE_70,0,0
POWER_L2CACHE_R_CORE_70,0,0
POWER_DCACHE_W_CORE_70,0,0
POWER_L2CACHE_W_CORE_70,0,0
POWER_DCACHE_R_TAG_CORE_70,0,0
POWER_L2CACHE_R_TAG_CORE_70,0,0
POWER_CONST_CACHE_R_CORE_70,0,0
POWER_CONST_CACHE_W_CORE_70,0,0
POWER_CONST_CACHE_R_TAG_CORE_70,0,0
POWER_CONST_CACHE_W_TAG_CORE_70,0,0
POWER_TEXTURE_CACHE_R_CORE_70,0,0
POWER_TEXTURE_CACHE_W_CORE_70,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_70,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_70,0,0
POWER_SHARED_MEM_R_CORE_70,0,0
POWER_SHARED_MEM_W_CORE_70,0,0
POWER_SHARED_MEM_R_TAG_CORE_70,0,0
POWER_SHARED_MEM_W_TAG_CORE_70,0,0
POWER_BLOCK_STATES_R_CORE_71,0,0
POWER_BLOCK_STATES_W_CORE_71,0,0
POWER_FETCH_QUEUE_R_CORE_71,0,0
POWER_FETCH_QUEUE_W_CORE_71,0,0
POWER_INST_QUEUE_R_CORE_71,0,0
POWER_INST_QUEUE_W_CORE_71,0,0
POWER_BR_PRED_R_CORE_71,0,0
POWER_BR_PRED_W_CORE_71,0,0
POWER_RAS_R_CORE_71,0,0
POWER_RAS_W_CORE_71,0,0
POWER_ICACHE_R_CORE_71,0,0
POWER_ICACHE_W_CORE_71,0,0
POWER_ICACHE_R_TAG_CORE_71,0,0
POWER_ICACHE_MISS_BUF_R_CORE_71,0,0
POWER_ICACHE_MISS_BUF_W_CORE_71,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_71,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_71,0,0
POWER_ICACHE_TOT_ACC_CORE_71,0,0
POWER_ICACHE_CONF_CORE_71,0,0
POWER_INST_DECODER_R_CORE_71,0,0
POWER_INST_DECODER_W_CORE_71,0,0
POWER_MICRO_OP_SEQ_R_CORE_71,0,0
POWER_MICRO_OP_SEQ_W_CORE_71,0,0
POWER_OPERAND_DECODER_R_CORE_71,0,0
POWER_OPERAND_DECODER_W_CORE_71,0,0
POWER_UOP_QUEUE_R_CORE_71,0,0
POWER_UOP_QUEUE_W_CORE_71,0,0
POWER_REG_RENAMING_TABLE_R_CORE_71,0,0
POWER_REG_RENAMING_TABLE_W_CORE_71,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_71,0,0
POWER_FREELIST_R_CORE_71,0,0
POWER_FREELIST_W_CORE_71,0,0
POWER_RESERVATION_STATION_R_CORE_71,0,0
POWER_RESERVATION_STATION_W_CORE_71,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_71,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_71,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_71,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_71,0,0
POWER_PAYLOAD_RAM_R_CORE_71,0,0
POWER_PAYLOAD_RAM_W_CORE_71,0,0
POWER_EX_ALU_R_CORE_71,0,0
POWER_EX_FPU_R_CORE_71,0,0
POWER_EX_MUL_R_CORE_71,0,0
POWER_EX_SFU_R_CORE_71,0,0
POWER_REORDER_BUF_R_CORE_71,0,0
POWER_REORDER_BUF_W_CORE_71,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_71,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_71,0,0
POWER_FP_RENAME_R_CORE_71,0,0
POWER_FP_RENAME_W_CORE_71,0,0
POWER_LOAD_QUEUE_R_CORE_71,0,0
POWER_LOAD_QUEUE_W_CORE_71,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_71,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_71,0,0
POWER_STORE_QUEUE_R_CORE_71,0,0
POWER_STORE_QUEUE_W_CORE_71,0,0
POWER_STORE_QUEUE_R_TAG_CORE_71,0,0
POWER_STORE_QUEUE_W_TAG_CORE_71,0,0
POWER_DATA_TLB_R_CORE_71,0,0
POWER_DATA_TLB_W_CORE_71,0,0
POWER_DATA_TLB_R_TAG_CORE_71,0,0
POWER_DATA_TLB_W_TAG_CORE_71,0,0
POWER_INT_REGFILE_R_CORE_71,0,0
POWER_INT_REGFILE_W_CORE_71,0,0
POWER_FP_REGFILE_R_CORE_71,0,0
POWER_FP_REGFILE_W_CORE_71,0,0
POWER_GP_REGISTER_R_CORE_71,0,0
POWER_GP_REGISTER_W_CORE_71,0,0
POWER_FP_REGISTER_R_CORE_71,0,0
POWER_FP_REGISTER_W_CORE_71,0,0
POWER_SEGMENT_REGISTER_R_CORE_71,0,0
POWER_SEGMENT_REGISTER_W_CORE_71,0,0
POWER_CONTROL_REGISTER_R_CORE_71,0,0
POWER_CONTROL_REGISTER_W_CORE_71,0,0
POWER_FLAG_REGISTER_R_CORE_71,0,0
POWER_FLAG_REGISTER_W_CORE_71,0,0
POWER_EXEC_BYPASS_CORE_71,0,0
POWER_LOAD_BYPASS_CORE_71,0,0
POWER_PIPELINE_CORE_71,0,0
POWER_DCACHE_MISS_BUF_R_CORE_71,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_71,0,0
POWER_DCACHE_MISS_BUF_W_CORE_71,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_71,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_71,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_71,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_71,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_71,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_71,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_71,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_71,0,0
POWER_DCACHE_WB_BUF_R_CORE_71,0,0
POWER_L2CACHE_WB_BUF_R_CORE_71,0,0
POWER_DCACHE_WB_BUF_W_CORE_71,0,0
POWER_L2CACHE_WB_BUF_W_CORE_71,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_71,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_71,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_71,0,0
POWER_DCACHE_R_CORE_71,0,0
POWER_L2CACHE_R_CORE_71,0,0
POWER_DCACHE_W_CORE_71,0,0
POWER_L2CACHE_W_CORE_71,0,0
POWER_DCACHE_R_TAG_CORE_71,0,0
POWER_L2CACHE_R_TAG_CORE_71,0,0
POWER_CONST_CACHE_R_CORE_71,0,0
POWER_CONST_CACHE_W_CORE_71,0,0
POWER_CONST_CACHE_R_TAG_CORE_71,0,0
POWER_CONST_CACHE_W_TAG_CORE_71,0,0
POWER_TEXTURE_CACHE_R_CORE_71,0,0
POWER_TEXTURE_CACHE_W_CORE_71,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_71,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_71,0,0
POWER_SHARED_MEM_R_CORE_71,0,0
POWER_SHARED_MEM_W_CORE_71,0,0
POWER_SHARED_MEM_R_TAG_CORE_71,0,0
POWER_SHARED_MEM_W_TAG_CORE_71,0,0
POWER_BLOCK_STATES_R_CORE_72,0,0
POWER_BLOCK_STATES_W_CORE_72,0,0
POWER_FETCH_QUEUE_R_CORE_72,0,0
POWER_FETCH_QUEUE_W_CORE_72,0,0
POWER_INST_QUEUE_R_CORE_72,0,0
POWER_INST_QUEUE_W_CORE_72,0,0
POWER_BR_PRED_R_CORE_72,0,0
POWER_BR_PRED_W_CORE_72,0,0
POWER_RAS_R_CORE_72,0,0
POWER_RAS_W_CORE_72,0,0
POWER_ICACHE_R_CORE_72,0,0
POWER_ICACHE_W_CORE_72,0,0
POWER_ICACHE_R_TAG_CORE_72,0,0
POWER_ICACHE_MISS_BUF_R_CORE_72,0,0
POWER_ICACHE_MISS_BUF_W_CORE_72,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_72,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_72,0,0
POWER_ICACHE_TOT_ACC_CORE_72,0,0
POWER_ICACHE_CONF_CORE_72,0,0
POWER_INST_DECODER_R_CORE_72,0,0
POWER_INST_DECODER_W_CORE_72,0,0
POWER_MICRO_OP_SEQ_R_CORE_72,0,0
POWER_MICRO_OP_SEQ_W_CORE_72,0,0
POWER_OPERAND_DECODER_R_CORE_72,0,0
POWER_OPERAND_DECODER_W_CORE_72,0,0
POWER_UOP_QUEUE_R_CORE_72,0,0
POWER_UOP_QUEUE_W_CORE_72,0,0
POWER_REG_RENAMING_TABLE_R_CORE_72,0,0
POWER_REG_RENAMING_TABLE_W_CORE_72,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_72,0,0
POWER_FREELIST_R_CORE_72,0,0
POWER_FREELIST_W_CORE_72,0,0
POWER_RESERVATION_STATION_R_CORE_72,0,0
POWER_RESERVATION_STATION_W_CORE_72,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_72,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_72,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_72,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_72,0,0
POWER_PAYLOAD_RAM_R_CORE_72,0,0
POWER_PAYLOAD_RAM_W_CORE_72,0,0
POWER_EX_ALU_R_CORE_72,0,0
POWER_EX_FPU_R_CORE_72,0,0
POWER_EX_MUL_R_CORE_72,0,0
POWER_EX_SFU_R_CORE_72,0,0
POWER_REORDER_BUF_R_CORE_72,0,0
POWER_REORDER_BUF_W_CORE_72,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_72,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_72,0,0
POWER_FP_RENAME_R_CORE_72,0,0
POWER_FP_RENAME_W_CORE_72,0,0
POWER_LOAD_QUEUE_R_CORE_72,0,0
POWER_LOAD_QUEUE_W_CORE_72,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_72,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_72,0,0
POWER_STORE_QUEUE_R_CORE_72,0,0
POWER_STORE_QUEUE_W_CORE_72,0,0
POWER_STORE_QUEUE_R_TAG_CORE_72,0,0
POWER_STORE_QUEUE_W_TAG_CORE_72,0,0
POWER_DATA_TLB_R_CORE_72,0,0
POWER_DATA_TLB_W_CORE_72,0,0
POWER_DATA_TLB_R_TAG_CORE_72,0,0
POWER_DATA_TLB_W_TAG_CORE_72,0,0
POWER_INT_REGFILE_R_CORE_72,0,0
POWER_INT_REGFILE_W_CORE_72,0,0
POWER_FP_REGFILE_R_CORE_72,0,0
POWER_FP_REGFILE_W_CORE_72,0,0
POWER_GP_REGISTER_R_CORE_72,0,0
POWER_GP_REGISTER_W_CORE_72,0,0
POWER_FP_REGISTER_R_CORE_72,0,0
POWER_FP_REGISTER_W_CORE_72,0,0
POWER_SEGMENT_REGISTER_R_CORE_72,0,0
POWER_SEGMENT_REGISTER_W_CORE_72,0,0
POWER_CONTROL_REGISTER_R_CORE_72,0,0
POWER_CONTROL_REGISTER_W_CORE_72,0,0
POWER_FLAG_REGISTER_R_CORE_72,0,0
POWER_FLAG_REGISTER_W_CORE_72,0,0
POWER_EXEC_BYPASS_CORE_72,0,0
POWER_LOAD_BYPASS_CORE_72,0,0
POWER_PIPELINE_CORE_72,0,0
POWER_DCACHE_MISS_BUF_R_CORE_72,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_72,0,0
POWER_DCACHE_MISS_BUF_W_CORE_72,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_72,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_72,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_72,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_72,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_72,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_72,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_72,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_72,0,0
POWER_DCACHE_WB_BUF_R_CORE_72,0,0
POWER_L2CACHE_WB_BUF_R_CORE_72,0,0
POWER_DCACHE_WB_BUF_W_CORE_72,0,0
POWER_L2CACHE_WB_BUF_W_CORE_72,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_72,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_72,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_72,0,0
POWER_DCACHE_R_CORE_72,0,0
POWER_L2CACHE_R_CORE_72,0,0
POWER_DCACHE_W_CORE_72,0,0
POWER_L2CACHE_W_CORE_72,0,0
POWER_DCACHE_R_TAG_CORE_72,0,0
POWER_L2CACHE_R_TAG_CORE_72,0,0
POWER_CONST_CACHE_R_CORE_72,0,0
POWER_CONST_CACHE_W_CORE_72,0,0
POWER_CONST_CACHE_R_TAG_CORE_72,0,0
POWER_CONST_CACHE_W_TAG_CORE_72,0,0
POWER_TEXTURE_CACHE_R_CORE_72,0,0
POWER_TEXTURE_CACHE_W_CORE_72,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_72,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_72,0,0
POWER_SHARED_MEM_R_CORE_72,0,0
POWER_SHARED_MEM_W_CORE_72,0,0
POWER_SHARED_MEM_R_TAG_CORE_72,0,0
POWER_SHARED_MEM_W_TAG_CORE_72,0,0
POWER_BLOCK_STATES_R_CORE_73,0,0
POWER_BLOCK_STATES_W_CORE_73,0,0
POWER_FETCH_QUEUE_R_CORE_73,0,0
POWER_FETCH_QUEUE_W_CORE_73,0,0
POWER_INST_QUEUE_R_CORE_73,0,0
POWER_INST_QUEUE_W_CORE_73,0,0
POWER_BR_PRED_R_CORE_73,0,0
POWER_BR_PRED_W_CORE_73,0,0
POWER_RAS_R_CORE_73,0,0
POWER_RAS_W_CORE_73,0,0
POWER_ICACHE_R_CORE_73,0,0
POWER_ICACHE_W_CORE_73,0,0
POWER_ICACHE_R_TAG_CORE_73,0,0
POWER_ICACHE_MISS_BUF_R_CORE_73,0,0
POWER_ICACHE_MISS_BUF_W_CORE_73,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_73,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_73,0,0
POWER_ICACHE_TOT_ACC_CORE_73,0,0
POWER_ICACHE_CONF_CORE_73,0,0
POWER_INST_DECODER_R_CORE_73,0,0
POWER_INST_DECODER_W_CORE_73,0,0
POWER_MICRO_OP_SEQ_R_CORE_73,0,0
POWER_MICRO_OP_SEQ_W_CORE_73,0,0
POWER_OPERAND_DECODER_R_CORE_73,0,0
POWER_OPERAND_DECODER_W_CORE_73,0,0
POWER_UOP_QUEUE_R_CORE_73,0,0
POWER_UOP_QUEUE_W_CORE_73,0,0
POWER_REG_RENAMING_TABLE_R_CORE_73,0,0
POWER_REG_RENAMING_TABLE_W_CORE_73,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_73,0,0
POWER_FREELIST_R_CORE_73,0,0
POWER_FREELIST_W_CORE_73,0,0
POWER_RESERVATION_STATION_R_CORE_73,0,0
POWER_RESERVATION_STATION_W_CORE_73,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_73,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_73,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_73,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_73,0,0
POWER_PAYLOAD_RAM_R_CORE_73,0,0
POWER_PAYLOAD_RAM_W_CORE_73,0,0
POWER_EX_ALU_R_CORE_73,0,0
POWER_EX_FPU_R_CORE_73,0,0
POWER_EX_MUL_R_CORE_73,0,0
POWER_EX_SFU_R_CORE_73,0,0
POWER_REORDER_BUF_R_CORE_73,0,0
POWER_REORDER_BUF_W_CORE_73,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_73,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_73,0,0
POWER_FP_RENAME_R_CORE_73,0,0
POWER_FP_RENAME_W_CORE_73,0,0
POWER_LOAD_QUEUE_R_CORE_73,0,0
POWER_LOAD_QUEUE_W_CORE_73,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_73,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_73,0,0
POWER_STORE_QUEUE_R_CORE_73,0,0
POWER_STORE_QUEUE_W_CORE_73,0,0
POWER_STORE_QUEUE_R_TAG_CORE_73,0,0
POWER_STORE_QUEUE_W_TAG_CORE_73,0,0
POWER_DATA_TLB_R_CORE_73,0,0
POWER_DATA_TLB_W_CORE_73,0,0
POWER_DATA_TLB_R_TAG_CORE_73,0,0
POWER_DATA_TLB_W_TAG_CORE_73,0,0
POWER_INT_REGFILE_R_CORE_73,0,0
POWER_INT_REGFILE_W_CORE_73,0,0
POWER_FP_REGFILE_R_CORE_73,0,0
POWER_FP_REGFILE_W_CORE_73,0,0
POWER_GP_REGISTER_R_CORE_73,0,0
POWER_GP_REGISTER_W_CORE_73,0,0
POWER_FP_REGISTER_R_CORE_73,0,0
POWER_FP_REGISTER_W_CORE_73,0,0
POWER_SEGMENT_REGISTER_R_CORE_73,0,0
POWER_SEGMENT_REGISTER_W_CORE_73,0,0
POWER_CONTROL_REGISTER_R_CORE_73,0,0
POWER_CONTROL_REGISTER_W_CORE_73,0,0
POWER_FLAG_REGISTER_R_CORE_73,0,0
POWER_FLAG_REGISTER_W_CORE_73,0,0
POWER_EXEC_BYPASS_CORE_73,0,0
POWER_LOAD_BYPASS_CORE_73,0,0
POWER_PIPELINE_CORE_73,0,0
POWER_DCACHE_MISS_BUF_R_CORE_73,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_73,0,0
POWER_DCACHE_MISS_BUF_W_CORE_73,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_73,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_73,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_73,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_73,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_73,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_73,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_73,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_73,0,0
POWER_DCACHE_WB_BUF_R_CORE_73,0,0
POWER_L2CACHE_WB_BUF_R_CORE_73,0,0
POWER_DCACHE_WB_BUF_W_CORE_73,0,0
POWER_L2CACHE_WB_BUF_W_CORE_73,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_73,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_73,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_73,0,0
POWER_DCACHE_R_CORE_73,0,0
POWER_L2CACHE_R_CORE_73,0,0
POWER_DCACHE_W_CORE_73,0,0
POWER_L2CACHE_W_CORE_73,0,0
POWER_DCACHE_R_TAG_CORE_73,0,0
POWER_L2CACHE_R_TAG_CORE_73,0,0
POWER_CONST_CACHE_R_CORE_73,0,0
POWER_CONST_CACHE_W_CORE_73,0,0
POWER_CONST_CACHE_R_TAG_CORE_73,0,0
POWER_CONST_CACHE_W_TAG_CORE_73,0,0
POWER_TEXTURE_CACHE_R_CORE_73,0,0
POWER_TEXTURE_CACHE_W_CORE_73,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_73,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_73,0,0
POWER_SHARED_MEM_R_CORE_73,0,0
POWER_SHARED_MEM_W_CORE_73,0,0
POWER_SHARED_MEM_R_TAG_CORE_73,0,0
POWER_SHARED_MEM_W_TAG_CORE_73,0,0
POWER_BLOCK_STATES_R_CORE_74,0,0
POWER_BLOCK_STATES_W_CORE_74,0,0
POWER_FETCH_QUEUE_R_CORE_74,0,0
POWER_FETCH_QUEUE_W_CORE_74,0,0
POWER_INST_QUEUE_R_CORE_74,0,0
POWER_INST_QUEUE_W_CORE_74,0,0
POWER_BR_PRED_R_CORE_74,0,0
POWER_BR_PRED_W_CORE_74,0,0
POWER_RAS_R_CORE_74,0,0
POWER_RAS_W_CORE_74,0,0
POWER_ICACHE_R_CORE_74,0,0
POWER_ICACHE_W_CORE_74,0,0
POWER_ICACHE_R_TAG_CORE_74,0,0
POWER_ICACHE_MISS_BUF_R_CORE_74,0,0
POWER_ICACHE_MISS_BUF_W_CORE_74,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_74,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_74,0,0
POWER_ICACHE_TOT_ACC_CORE_74,0,0
POWER_ICACHE_CONF_CORE_74,0,0
POWER_INST_DECODER_R_CORE_74,0,0
POWER_INST_DECODER_W_CORE_74,0,0
POWER_MICRO_OP_SEQ_R_CORE_74,0,0
POWER_MICRO_OP_SEQ_W_CORE_74,0,0
POWER_OPERAND_DECODER_R_CORE_74,0,0
POWER_OPERAND_DECODER_W_CORE_74,0,0
POWER_UOP_QUEUE_R_CORE_74,0,0
POWER_UOP_QUEUE_W_CORE_74,0,0
POWER_REG_RENAMING_TABLE_R_CORE_74,0,0
POWER_REG_RENAMING_TABLE_W_CORE_74,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_74,0,0
POWER_FREELIST_R_CORE_74,0,0
POWER_FREELIST_W_CORE_74,0,0
POWER_RESERVATION_STATION_R_CORE_74,0,0
POWER_RESERVATION_STATION_W_CORE_74,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_74,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_74,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_74,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_74,0,0
POWER_PAYLOAD_RAM_R_CORE_74,0,0
POWER_PAYLOAD_RAM_W_CORE_74,0,0
POWER_EX_ALU_R_CORE_74,0,0
POWER_EX_FPU_R_CORE_74,0,0
POWER_EX_MUL_R_CORE_74,0,0
POWER_EX_SFU_R_CORE_74,0,0
POWER_REORDER_BUF_R_CORE_74,0,0
POWER_REORDER_BUF_W_CORE_74,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_74,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_74,0,0
POWER_FP_RENAME_R_CORE_74,0,0
POWER_FP_RENAME_W_CORE_74,0,0
POWER_LOAD_QUEUE_R_CORE_74,0,0
POWER_LOAD_QUEUE_W_CORE_74,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_74,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_74,0,0
POWER_STORE_QUEUE_R_CORE_74,0,0
POWER_STORE_QUEUE_W_CORE_74,0,0
POWER_STORE_QUEUE_R_TAG_CORE_74,0,0
POWER_STORE_QUEUE_W_TAG_CORE_74,0,0
POWER_DATA_TLB_R_CORE_74,0,0
POWER_DATA_TLB_W_CORE_74,0,0
POWER_DATA_TLB_R_TAG_CORE_74,0,0
POWER_DATA_TLB_W_TAG_CORE_74,0,0
POWER_INT_REGFILE_R_CORE_74,0,0
POWER_INT_REGFILE_W_CORE_74,0,0
POWER_FP_REGFILE_R_CORE_74,0,0
POWER_FP_REGFILE_W_CORE_74,0,0
POWER_GP_REGISTER_R_CORE_74,0,0
POWER_GP_REGISTER_W_CORE_74,0,0
POWER_FP_REGISTER_R_CORE_74,0,0
POWER_FP_REGISTER_W_CORE_74,0,0
POWER_SEGMENT_REGISTER_R_CORE_74,0,0
POWER_SEGMENT_REGISTER_W_CORE_74,0,0
POWER_CONTROL_REGISTER_R_CORE_74,0,0
POWER_CONTROL_REGISTER_W_CORE_74,0,0
POWER_FLAG_REGISTER_R_CORE_74,0,0
POWER_FLAG_REGISTER_W_CORE_74,0,0
POWER_EXEC_BYPASS_CORE_74,0,0
POWER_LOAD_BYPASS_CORE_74,0,0
POWER_PIPELINE_CORE_74,0,0
POWER_DCACHE_MISS_BUF_R_CORE_74,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_74,0,0
POWER_DCACHE_MISS_BUF_W_CORE_74,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_74,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_74,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_74,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_74,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_74,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_74,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_74,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_74,0,0
POWER_DCACHE_WB_BUF_R_CORE_74,0,0
POWER_L2CACHE_WB_BUF_R_CORE_74,0,0
POWER_DCACHE_WB_BUF_W_CORE_74,0,0
POWER_L2CACHE_WB_BUF_W_CORE_74,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_74,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_74,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_74,0,0
POWER_DCACHE_R_CORE_74,0,0
POWER_L2CACHE_R_CORE_74,0,0
POWER_DCACHE_W_CORE_74,0,0
POWER_L2CACHE_W_CORE_74,0,0
POWER_DCACHE_R_TAG_CORE_74,0,0
POWER_L2CACHE_R_TAG_CORE_74,0,0
POWER_CONST_CACHE_R_CORE_74,0,0
POWER_CONST_CACHE_W_CORE_74,0,0
POWER_CONST_CACHE_R_TAG_CORE_74,0,0
POWER_CONST_CACHE_W_TAG_CORE_74,0,0
POWER_TEXTURE_CACHE_R_CORE_74,0,0
POWER_TEXTURE_CACHE_W_CORE_74,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_74,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_74,0,0
POWER_SHARED_MEM_R_CORE_74,0,0
POWER_SHARED_MEM_W_CORE_74,0,0
POWER_SHARED_MEM_R_TAG_CORE_74,0,0
POWER_SHARED_MEM_W_TAG_CORE_74,0,0
POWER_BLOCK_STATES_R_CORE_75,0,0
POWER_BLOCK_STATES_W_CORE_75,0,0
POWER_FETCH_QUEUE_R_CORE_75,0,0
POWER_FETCH_QUEUE_W_CORE_75,0,0
POWER_INST_QUEUE_R_CORE_75,0,0
POWER_INST_QUEUE_W_CORE_75,0,0
POWER_BR_PRED_R_CORE_75,0,0
POWER_BR_PRED_W_CORE_75,0,0
POWER_RAS_R_CORE_75,0,0
POWER_RAS_W_CORE_75,0,0
POWER_ICACHE_R_CORE_75,0,0
POWER_ICACHE_W_CORE_75,0,0
POWER_ICACHE_R_TAG_CORE_75,0,0
POWER_ICACHE_MISS_BUF_R_CORE_75,0,0
POWER_ICACHE_MISS_BUF_W_CORE_75,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_75,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_75,0,0
POWER_ICACHE_TOT_ACC_CORE_75,0,0
POWER_ICACHE_CONF_CORE_75,0,0
POWER_INST_DECODER_R_CORE_75,0,0
POWER_INST_DECODER_W_CORE_75,0,0
POWER_MICRO_OP_SEQ_R_CORE_75,0,0
POWER_MICRO_OP_SEQ_W_CORE_75,0,0
POWER_OPERAND_DECODER_R_CORE_75,0,0
POWER_OPERAND_DECODER_W_CORE_75,0,0
POWER_UOP_QUEUE_R_CORE_75,0,0
POWER_UOP_QUEUE_W_CORE_75,0,0
POWER_REG_RENAMING_TABLE_R_CORE_75,0,0
POWER_REG_RENAMING_TABLE_W_CORE_75,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_75,0,0
POWER_FREELIST_R_CORE_75,0,0
POWER_FREELIST_W_CORE_75,0,0
POWER_RESERVATION_STATION_R_CORE_75,0,0
POWER_RESERVATION_STATION_W_CORE_75,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_75,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_75,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_75,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_75,0,0
POWER_PAYLOAD_RAM_R_CORE_75,0,0
POWER_PAYLOAD_RAM_W_CORE_75,0,0
POWER_EX_ALU_R_CORE_75,0,0
POWER_EX_FPU_R_CORE_75,0,0
POWER_EX_MUL_R_CORE_75,0,0
POWER_EX_SFU_R_CORE_75,0,0
POWER_REORDER_BUF_R_CORE_75,0,0
POWER_REORDER_BUF_W_CORE_75,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_75,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_75,0,0
POWER_FP_RENAME_R_CORE_75,0,0
POWER_FP_RENAME_W_CORE_75,0,0
POWER_LOAD_QUEUE_R_CORE_75,0,0
POWER_LOAD_QUEUE_W_CORE_75,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_75,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_75,0,0
POWER_STORE_QUEUE_R_CORE_75,0,0
POWER_STORE_QUEUE_W_CORE_75,0,0
POWER_STORE_QUEUE_R_TAG_CORE_75,0,0
POWER_STORE_QUEUE_W_TAG_CORE_75,0,0
POWER_DATA_TLB_R_CORE_75,0,0
POWER_DATA_TLB_W_CORE_75,0,0
POWER_DATA_TLB_R_TAG_CORE_75,0,0
POWER_DATA_TLB_W_TAG_CORE_75,0,0
POWER_INT_REGFILE_R_CORE_75,0,0
POWER_INT_REGFILE_W_CORE_75,0,0
POWER_FP_REGFILE_R_CORE_75,0,0
POWER_FP_REGFILE_W_CORE_75,0,0
POWER_GP_REGISTER_R_CORE_75,0,0
POWER_GP_REGISTER_W_CORE_75,0,0
POWER_FP_REGISTER_R_CORE_75,0,0
POWER_FP_REGISTER_W_CORE_75,0,0
POWER_SEGMENT_REGISTER_R_CORE_75,0,0
POWER_SEGMENT_REGISTER_W_CORE_75,0,0
POWER_CONTROL_REGISTER_R_CORE_75,0,0
POWER_CONTROL_REGISTER_W_CORE_75,0,0
POWER_FLAG_REGISTER_R_CORE_75,0,0
POWER_FLAG_REGISTER_W_CORE_75,0,0
POWER_EXEC_BYPASS_CORE_75,0,0
POWER_LOAD_BYPASS_CORE_75,0,0
POWER_PIPELINE_CORE_75,0,0
POWER_DCACHE_MISS_BUF_R_CORE_75,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_75,0,0
POWER_DCACHE_MISS_BUF_W_CORE_75,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_75,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_75,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_75,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_75,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_75,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_75,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_75,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_75,0,0
POWER_DCACHE_WB_BUF_R_CORE_75,0,0
POWER_L2CACHE_WB_BUF_R_CORE_75,0,0
POWER_DCACHE_WB_BUF_W_CORE_75,0,0
POWER_L2CACHE_WB_BUF_W_CORE_75,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_75,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_75,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_75,0,0
POWER_DCACHE_R_CORE_75,0,0
POWER_L2CACHE_R_CORE_75,0,0
POWER_DCACHE_W_CORE_75,0,0
POWER_L2CACHE_W_CORE_75,0,0
POWER_DCACHE_R_TAG_CORE_75,0,0
POWER_L2CACHE_R_TAG_CORE_75,0,0
POWER_CONST_CACHE_R_CORE_75,0,0
POWER_CONST_CACHE_W_CORE_75,0,0
POWER_CONST_CACHE_R_TAG_CORE_75,0,0
POWER_CONST_CACHE_W_TAG_CORE_75,0,0
POWER_TEXTURE_CACHE_R_CORE_75,0,0
POWER_TEXTURE_CACHE_W_CORE_75,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_75,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_75,0,0
POWER_SHARED_MEM_R_CORE_75,0,0
POWER_SHARED_MEM_W_CORE_75,0,0
POWER_SHARED_MEM_R_TAG_CORE_75,0,0
POWER_SHARED_MEM_W_TAG_CORE_75,0,0
POWER_BLOCK_STATES_R_CORE_76,0,0
POWER_BLOCK_STATES_W_CORE_76,0,0
POWER_FETCH_QUEUE_R_CORE_76,0,0
POWER_FETCH_QUEUE_W_CORE_76,0,0
POWER_INST_QUEUE_R_CORE_76,0,0
POWER_INST_QUEUE_W_CORE_76,0,0
POWER_BR_PRED_R_CORE_76,0,0
POWER_BR_PRED_W_CORE_76,0,0
POWER_RAS_R_CORE_76,0,0
POWER_RAS_W_CORE_76,0,0
POWER_ICACHE_R_CORE_76,0,0
POWER_ICACHE_W_CORE_76,0,0
POWER_ICACHE_R_TAG_CORE_76,0,0
POWER_ICACHE_MISS_BUF_R_CORE_76,0,0
POWER_ICACHE_MISS_BUF_W_CORE_76,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_76,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_76,0,0
POWER_ICACHE_TOT_ACC_CORE_76,0,0
POWER_ICACHE_CONF_CORE_76,0,0
POWER_INST_DECODER_R_CORE_76,0,0
POWER_INST_DECODER_W_CORE_76,0,0
POWER_MICRO_OP_SEQ_R_CORE_76,0,0
POWER_MICRO_OP_SEQ_W_CORE_76,0,0
POWER_OPERAND_DECODER_R_CORE_76,0,0
POWER_OPERAND_DECODER_W_CORE_76,0,0
POWER_UOP_QUEUE_R_CORE_76,0,0
POWER_UOP_QUEUE_W_CORE_76,0,0
POWER_REG_RENAMING_TABLE_R_CORE_76,0,0
POWER_REG_RENAMING_TABLE_W_CORE_76,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_76,0,0
POWER_FREELIST_R_CORE_76,0,0
POWER_FREELIST_W_CORE_76,0,0
POWER_RESERVATION_STATION_R_CORE_76,0,0
POWER_RESERVATION_STATION_W_CORE_76,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_76,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_76,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_76,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_76,0,0
POWER_PAYLOAD_RAM_R_CORE_76,0,0
POWER_PAYLOAD_RAM_W_CORE_76,0,0
POWER_EX_ALU_R_CORE_76,0,0
POWER_EX_FPU_R_CORE_76,0,0
POWER_EX_MUL_R_CORE_76,0,0
POWER_EX_SFU_R_CORE_76,0,0
POWER_REORDER_BUF_R_CORE_76,0,0
POWER_REORDER_BUF_W_CORE_76,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_76,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_76,0,0
POWER_FP_RENAME_R_CORE_76,0,0
POWER_FP_RENAME_W_CORE_76,0,0
POWER_LOAD_QUEUE_R_CORE_76,0,0
POWER_LOAD_QUEUE_W_CORE_76,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_76,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_76,0,0
POWER_STORE_QUEUE_R_CORE_76,0,0
POWER_STORE_QUEUE_W_CORE_76,0,0
POWER_STORE_QUEUE_R_TAG_CORE_76,0,0
POWER_STORE_QUEUE_W_TAG_CORE_76,0,0
POWER_DATA_TLB_R_CORE_76,0,0
POWER_DATA_TLB_W_CORE_76,0,0
POWER_DATA_TLB_R_TAG_CORE_76,0,0
POWER_DATA_TLB_W_TAG_CORE_76,0,0
POWER_INT_REGFILE_R_CORE_76,0,0
POWER_INT_REGFILE_W_CORE_76,0,0
POWER_FP_REGFILE_R_CORE_76,0,0
POWER_FP_REGFILE_W_CORE_76,0,0
POWER_GP_REGISTER_R_CORE_76,0,0
POWER_GP_REGISTER_W_CORE_76,0,0
POWER_FP_REGISTER_R_CORE_76,0,0
POWER_FP_REGISTER_W_CORE_76,0,0
POWER_SEGMENT_REGISTER_R_CORE_76,0,0
POWER_SEGMENT_REGISTER_W_CORE_76,0,0
POWER_CONTROL_REGISTER_R_CORE_76,0,0
POWER_CONTROL_REGISTER_W_CORE_76,0,0
POWER_FLAG_REGISTER_R_CORE_76,0,0
POWER_FLAG_REGISTER_W_CORE_76,0,0
POWER_EXEC_BYPASS_CORE_76,0,0
POWER_LOAD_BYPASS_CORE_76,0,0
POWER_PIPELINE_CORE_76,0,0
POWER_DCACHE_MISS_BUF_R_CORE_76,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_76,0,0
POWER_DCACHE_MISS_BUF_W_CORE_76,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_76,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_76,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_76,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_76,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_76,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_76,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_76,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_76,0,0
POWER_DCACHE_WB_BUF_R_CORE_76,0,0
POWER_L2CACHE_WB_BUF_R_CORE_76,0,0
POWER_DCACHE_WB_BUF_W_CORE_76,0,0
POWER_L2CACHE_WB_BUF_W_CORE_76,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_76,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_76,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_76,0,0
POWER_DCACHE_R_CORE_76,0,0
POWER_L2CACHE_R_CORE_76,0,0
POWER_DCACHE_W_CORE_76,0,0
POWER_L2CACHE_W_CORE_76,0,0
POWER_DCACHE_R_TAG_CORE_76,0,0
POWER_L2CACHE_R_TAG_CORE_76,0,0
POWER_CONST_CACHE_R_CORE_76,0,0
POWER_CONST_CACHE_W_CORE_76,0,0
POWER_CONST_CACHE_R_TAG_CORE_76,0,0
POWER_CONST_CACHE_W_TAG_CORE_76,0,0
POWER_TEXTURE_CACHE_R_CORE_76,0,0
POWER_TEXTURE_CACHE_W_CORE_76,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_76,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_76,0,0
POWER_SHARED_MEM_R_CORE_76,0,0
POWER_SHARED_MEM_W_CORE_76,0,0
POWER_SHARED_MEM_R_TAG_CORE_76,0,0
POWER_SHARED_MEM_W_TAG_CORE_76,0,0
POWER_BLOCK_STATES_R_CORE_77,0,0
POWER_BLOCK_STATES_W_CORE_77,0,0
POWER_FETCH_QUEUE_R_CORE_77,0,0
POWER_FETCH_QUEUE_W_CORE_77,0,0
POWER_INST_QUEUE_R_CORE_77,0,0
POWER_INST_QUEUE_W_CORE_77,0,0
POWER_BR_PRED_R_CORE_77,0,0
POWER_BR_PRED_W_CORE_77,0,0
POWER_RAS_R_CORE_77,0,0
POWER_RAS_W_CORE_77,0,0
POWER_ICACHE_R_CORE_77,0,0
POWER_ICACHE_W_CORE_77,0,0
POWER_ICACHE_R_TAG_CORE_77,0,0
POWER_ICACHE_MISS_BUF_R_CORE_77,0,0
POWER_ICACHE_MISS_BUF_W_CORE_77,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_77,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_77,0,0
POWER_ICACHE_TOT_ACC_CORE_77,0,0
POWER_ICACHE_CONF_CORE_77,0,0
POWER_INST_DECODER_R_CORE_77,0,0
POWER_INST_DECODER_W_CORE_77,0,0
POWER_MICRO_OP_SEQ_R_CORE_77,0,0
POWER_MICRO_OP_SEQ_W_CORE_77,0,0
POWER_OPERAND_DECODER_R_CORE_77,0,0
POWER_OPERAND_DECODER_W_CORE_77,0,0
POWER_UOP_QUEUE_R_CORE_77,0,0
POWER_UOP_QUEUE_W_CORE_77,0,0
POWER_REG_RENAMING_TABLE_R_CORE_77,0,0
POWER_REG_RENAMING_TABLE_W_CORE_77,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_77,0,0
POWER_FREELIST_R_CORE_77,0,0
POWER_FREELIST_W_CORE_77,0,0
POWER_RESERVATION_STATION_R_CORE_77,0,0
POWER_RESERVATION_STATION_W_CORE_77,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_77,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_77,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_77,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_77,0,0
POWER_PAYLOAD_RAM_R_CORE_77,0,0
POWER_PAYLOAD_RAM_W_CORE_77,0,0
POWER_EX_ALU_R_CORE_77,0,0
POWER_EX_FPU_R_CORE_77,0,0
POWER_EX_MUL_R_CORE_77,0,0
POWER_EX_SFU_R_CORE_77,0,0
POWER_REORDER_BUF_R_CORE_77,0,0
POWER_REORDER_BUF_W_CORE_77,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_77,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_77,0,0
POWER_FP_RENAME_R_CORE_77,0,0
POWER_FP_RENAME_W_CORE_77,0,0
POWER_LOAD_QUEUE_R_CORE_77,0,0
POWER_LOAD_QUEUE_W_CORE_77,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_77,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_77,0,0
POWER_STORE_QUEUE_R_CORE_77,0,0
POWER_STORE_QUEUE_W_CORE_77,0,0
POWER_STORE_QUEUE_R_TAG_CORE_77,0,0
POWER_STORE_QUEUE_W_TAG_CORE_77,0,0
POWER_DATA_TLB_R_CORE_77,0,0
POWER_DATA_TLB_W_CORE_77,0,0
POWER_DATA_TLB_R_TAG_CORE_77,0,0
POWER_DATA_TLB_W_TAG_CORE_77,0,0
POWER_INT_REGFILE_R_CORE_77,0,0
POWER_INT_REGFILE_W_CORE_77,0,0
POWER_FP_REGFILE_R_CORE_77,0,0
POWER_FP_REGFILE_W_CORE_77,0,0
POWER_GP_REGISTER_R_CORE_77,0,0
POWER_GP_REGISTER_W_CORE_77,0,0
POWER_FP_REGISTER_R_CORE_77,0,0
POWER_FP_REGISTER_W_CORE_77,0,0
POWER_SEGMENT_REGISTER_R_CORE_77,0,0
POWER_SEGMENT_REGISTER_W_CORE_77,0,0
POWER_CONTROL_REGISTER_R_CORE_77,0,0
POWER_CONTROL_REGISTER_W_CORE_77,0,0
POWER_FLAG_REGISTER_R_CORE_77,0,0
POWER_FLAG_REGISTER_W_CORE_77,0,0
POWER_EXEC_BYPASS_CORE_77,0,0
POWER_LOAD_BYPASS_CORE_77,0,0
POWER_PIPELINE_CORE_77,0,0
POWER_DCACHE_MISS_BUF_R_CORE_77,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_77,0,0
POWER_DCACHE_MISS_BUF_W_CORE_77,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_77,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_77,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_77,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_77,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_77,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_77,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_77,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_77,0,0
POWER_DCACHE_WB_BUF_R_CORE_77,0,0
POWER_L2CACHE_WB_BUF_R_CORE_77,0,0
POWER_DCACHE_WB_BUF_W_CORE_77,0,0
POWER_L2CACHE_WB_BUF_W_CORE_77,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_77,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_77,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_77,0,0
POWER_DCACHE_R_CORE_77,0,0
POWER_L2CACHE_R_CORE_77,0,0
POWER_DCACHE_W_CORE_77,0,0
POWER_L2CACHE_W_CORE_77,0,0
POWER_DCACHE_R_TAG_CORE_77,0,0
POWER_L2CACHE_R_TAG_CORE_77,0,0
POWER_CONST_CACHE_R_CORE_77,0,0
POWER_CONST_CACHE_W_CORE_77,0,0
POWER_CONST_CACHE_R_TAG_CORE_77,0,0
POWER_CONST_CACHE_W_TAG_CORE_77,0,0
POWER_TEXTURE_CACHE_R_CORE_77,0,0
POWER_TEXTURE_CACHE_W_CORE_77,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_77,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_77,0,0
POWER_SHARED_MEM_R_CORE_77,0,0
POWER_SHARED_MEM_W_CORE_77,0,0
POWER_SHARED_MEM_R_TAG_CORE_77,0,0
POWER_SHARED_MEM_W_TAG_CORE_77,0,0
POWER_BLOCK_STATES_R_CORE_78,0,0
POWER_BLOCK_STATES_W_CORE_78,0,0
POWER_FETCH_QUEUE_R_CORE_78,0,0
POWER_FETCH_QUEUE_W_CORE_78,0,0
POWER_INST_QUEUE_R_CORE_78,0,0
POWER_INST_QUEUE_W_CORE_78,0,0
POWER_BR_PRED_R_CORE_78,0,0
POWER_BR_PRED_W_CORE_78,0,0
POWER_RAS_R_CORE_78,0,0
POWER_RAS_W_CORE_78,0,0
POWER_ICACHE_R_CORE_78,0,0
POWER_ICACHE_W_CORE_78,0,0
POWER_ICACHE_R_TAG_CORE_78,0,0
POWER_ICACHE_MISS_BUF_R_CORE_78,0,0
POWER_ICACHE_MISS_BUF_W_CORE_78,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_78,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_78,0,0
POWER_ICACHE_TOT_ACC_CORE_78,0,0
POWER_ICACHE_CONF_CORE_78,0,0
POWER_INST_DECODER_R_CORE_78,0,0
POWER_INST_DECODER_W_CORE_78,0,0
POWER_MICRO_OP_SEQ_R_CORE_78,0,0
POWER_MICRO_OP_SEQ_W_CORE_78,0,0
POWER_OPERAND_DECODER_R_CORE_78,0,0
POWER_OPERAND_DECODER_W_CORE_78,0,0
POWER_UOP_QUEUE_R_CORE_78,0,0
POWER_UOP_QUEUE_W_CORE_78,0,0
POWER_REG_RENAMING_TABLE_R_CORE_78,0,0
POWER_REG_RENAMING_TABLE_W_CORE_78,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_78,0,0
POWER_FREELIST_R_CORE_78,0,0
POWER_FREELIST_W_CORE_78,0,0
POWER_RESERVATION_STATION_R_CORE_78,0,0
POWER_RESERVATION_STATION_W_CORE_78,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_78,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_78,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_78,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_78,0,0
POWER_PAYLOAD_RAM_R_CORE_78,0,0
POWER_PAYLOAD_RAM_W_CORE_78,0,0
POWER_EX_ALU_R_CORE_78,0,0
POWER_EX_FPU_R_CORE_78,0,0
POWER_EX_MUL_R_CORE_78,0,0
POWER_EX_SFU_R_CORE_78,0,0
POWER_REORDER_BUF_R_CORE_78,0,0
POWER_REORDER_BUF_W_CORE_78,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_78,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_78,0,0
POWER_FP_RENAME_R_CORE_78,0,0
POWER_FP_RENAME_W_CORE_78,0,0
POWER_LOAD_QUEUE_R_CORE_78,0,0
POWER_LOAD_QUEUE_W_CORE_78,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_78,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_78,0,0
POWER_STORE_QUEUE_R_CORE_78,0,0
POWER_STORE_QUEUE_W_CORE_78,0,0
POWER_STORE_QUEUE_R_TAG_CORE_78,0,0
POWER_STORE_QUEUE_W_TAG_CORE_78,0,0
POWER_DATA_TLB_R_CORE_78,0,0
POWER_DATA_TLB_W_CORE_78,0,0
POWER_DATA_TLB_R_TAG_CORE_78,0,0
POWER_DATA_TLB_W_TAG_CORE_78,0,0
POWER_INT_REGFILE_R_CORE_78,0,0
POWER_INT_REGFILE_W_CORE_78,0,0
POWER_FP_REGFILE_R_CORE_78,0,0
POWER_FP_REGFILE_W_CORE_78,0,0
POWER_GP_REGISTER_R_CORE_78,0,0
POWER_GP_REGISTER_W_CORE_78,0,0
POWER_FP_REGISTER_R_CORE_78,0,0
POWER_FP_REGISTER_W_CORE_78,0,0
POWER_SEGMENT_REGISTER_R_CORE_78,0,0
POWER_SEGMENT_REGISTER_W_CORE_78,0,0
POWER_CONTROL_REGISTER_R_CORE_78,0,0
POWER_CONTROL_REGISTER_W_CORE_78,0,0
POWER_FLAG_REGISTER_R_CORE_78,0,0
POWER_FLAG_REGISTER_W_CORE_78,0,0
POWER_EXEC_BYPASS_CORE_78,0,0
POWER_LOAD_BYPASS_CORE_78,0,0
POWER_PIPELINE_CORE_78,0,0
POWER_DCACHE_MISS_BUF_R_CORE_78,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_78,0,0
POWER_DCACHE_MISS_BUF_W_CORE_78,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_78,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_78,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_78,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_78,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_78,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_78,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_78,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_78,0,0
POWER_DCACHE_WB_BUF_R_CORE_78,0,0
POWER_L2CACHE_WB_BUF_R_CORE_78,0,0
POWER_DCACHE_WB_BUF_W_CORE_78,0,0
POWER_L2CACHE_WB_BUF_W_CORE_78,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_78,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_78,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_78,0,0
POWER_DCACHE_R_CORE_78,0,0
POWER_L2CACHE_R_CORE_78,0,0
POWER_DCACHE_W_CORE_78,0,0
POWER_L2CACHE_W_CORE_78,0,0
POWER_DCACHE_R_TAG_CORE_78,0,0
POWER_L2CACHE_R_TAG_CORE_78,0,0
POWER_CONST_CACHE_R_CORE_78,0,0
POWER_CONST_CACHE_W_CORE_78,0,0
POWER_CONST_CACHE_R_TAG_CORE_78,0,0
POWER_CONST_CACHE_W_TAG_CORE_78,0,0
POWER_TEXTURE_CACHE_R_CORE_78,0,0
POWER_TEXTURE_CACHE_W_CORE_78,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_78,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_78,0,0
POWER_SHARED_MEM_R_CORE_78,0,0
POWER_SHARED_MEM_W_CORE_78,0,0
POWER_SHARED_MEM_R_TAG_CORE_78,0,0
POWER_SHARED_MEM_W_TAG_CORE_78,0,0
POWER_BLOCK_STATES_R_CORE_79,0,0
POWER_BLOCK_STATES_W_CORE_79,0,0
POWER_FETCH_QUEUE_R_CORE_79,0,0
POWER_FETCH_QUEUE_W_CORE_79,0,0
POWER_INST_QUEUE_R_CORE_79,0,0
POWER_INST_QUEUE_W_CORE_79,0,0
POWER_BR_PRED_R_CORE_79,0,0
POWER_BR_PRED_W_CORE_79,0,0
POWER_RAS_R_CORE_79,0,0
POWER_RAS_W_CORE_79,0,0
POWER_ICACHE_R_CORE_79,0,0
POWER_ICACHE_W_CORE_79,0,0
POWER_ICACHE_R_TAG_CORE_79,0,0
POWER_ICACHE_MISS_BUF_R_CORE_79,0,0
POWER_ICACHE_MISS_BUF_W_CORE_79,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_79,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_79,0,0
POWER_ICACHE_TOT_ACC_CORE_79,0,0
POWER_ICACHE_CONF_CORE_79,0,0
POWER_INST_DECODER_R_CORE_79,0,0
POWER_INST_DECODER_W_CORE_79,0,0
POWER_MICRO_OP_SEQ_R_CORE_79,0,0
POWER_MICRO_OP_SEQ_W_CORE_79,0,0
POWER_OPERAND_DECODER_R_CORE_79,0,0
POWER_OPERAND_DECODER_W_CORE_79,0,0
POWER_UOP_QUEUE_R_CORE_79,0,0
POWER_UOP_QUEUE_W_CORE_79,0,0
POWER_REG_RENAMING_TABLE_R_CORE_79,0,0
POWER_REG_RENAMING_TABLE_W_CORE_79,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_79,0,0
POWER_FREELIST_R_CORE_79,0,0
POWER_FREELIST_W_CORE_79,0,0
POWER_RESERVATION_STATION_R_CORE_79,0,0
POWER_RESERVATION_STATION_W_CORE_79,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_79,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_79,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_79,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_79,0,0
POWER_PAYLOAD_RAM_R_CORE_79,0,0
POWER_PAYLOAD_RAM_W_CORE_79,0,0
POWER_EX_ALU_R_CORE_79,0,0
POWER_EX_FPU_R_CORE_79,0,0
POWER_EX_MUL_R_CORE_79,0,0
POWER_EX_SFU_R_CORE_79,0,0
POWER_REORDER_BUF_R_CORE_79,0,0
POWER_REORDER_BUF_W_CORE_79,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_79,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_79,0,0
POWER_FP_RENAME_R_CORE_79,0,0
POWER_FP_RENAME_W_CORE_79,0,0
POWER_LOAD_QUEUE_R_CORE_79,0,0
POWER_LOAD_QUEUE_W_CORE_79,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_79,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_79,0,0
POWER_STORE_QUEUE_R_CORE_79,0,0
POWER_STORE_QUEUE_W_CORE_79,0,0
POWER_STORE_QUEUE_R_TAG_CORE_79,0,0
POWER_STORE_QUEUE_W_TAG_CORE_79,0,0
POWER_DATA_TLB_R_CORE_79,0,0
POWER_DATA_TLB_W_CORE_79,0,0
POWER_DATA_TLB_R_TAG_CORE_79,0,0
POWER_DATA_TLB_W_TAG_CORE_79,0,0
POWER_INT_REGFILE_R_CORE_79,0,0
POWER_INT_REGFILE_W_CORE_79,0,0
POWER_FP_REGFILE_R_CORE_79,0,0
POWER_FP_REGFILE_W_CORE_79,0,0
POWER_GP_REGISTER_R_CORE_79,0,0
POWER_GP_REGISTER_W_CORE_79,0,0
POWER_FP_REGISTER_R_CORE_79,0,0
POWER_FP_REGISTER_W_CORE_79,0,0
POWER_SEGMENT_REGISTER_R_CORE_79,0,0
POWER_SEGMENT_REGISTER_W_CORE_79,0,0
POWER_CONTROL_REGISTER_R_CORE_79,0,0
POWER_CONTROL_REGISTER_W_CORE_79,0,0
POWER_FLAG_REGISTER_R_CORE_79,0,0
POWER_FLAG_REGISTER_W_CORE_79,0,0
POWER_EXEC_BYPASS_CORE_79,0,0
POWER_LOAD_BYPASS_CORE_79,0,0
POWER_PIPELINE_CORE_79,0,0
POWER_DCACHE_MISS_BUF_R_CORE_79,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_79,0,0
POWER_DCACHE_MISS_BUF_W_CORE_79,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_79,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_79,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_79,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_79,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_79,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_79,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_79,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_79,0,0
POWER_DCACHE_WB_BUF_R_CORE_79,0,0
POWER_L2CACHE_WB_BUF_R_CORE_79,0,0
POWER_DCACHE_WB_BUF_W_CORE_79,0,0
POWER_L2CACHE_WB_BUF_W_CORE_79,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_79,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_79,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_79,0,0
POWER_DCACHE_R_CORE_79,0,0
POWER_L2CACHE_R_CORE_79,0,0
POWER_DCACHE_W_CORE_79,0,0
POWER_L2CACHE_W_CORE_79,0,0
POWER_DCACHE_R_TAG_CORE_79,0,0
POWER_L2CACHE_R_TAG_CORE_79,0,0
POWER_CONST_CACHE_R_CORE_79,0,0
POWER_CONST_CACHE_W_CORE_79,0,0
POWER_CONST_CACHE_R_TAG_CORE_79,0,0
POWER_CONST_CACHE_W_TAG_CORE_79,0,0
POWER_TEXTURE_CACHE_R_CORE_79,0,0
POWER_TEXTURE_CACHE_W_CORE_79,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_79,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_79,0,0
POWER_SHARED_MEM_R_CORE_79,0,0
POWER_SHARED_MEM_W_CORE_79,0,0
POWER_SHARED_MEM_R_TAG_CORE_79,0,0
POWER_SHARED_MEM_W_TAG_CORE_79,0,0
POWER_BLOCK_STATES_R_CORE_80,0,0
POWER_BLOCK_STATES_W_CORE_80,0,0
POWER_FETCH_QUEUE_R_CORE_80,0,0
POWER_FETCH_QUEUE_W_CORE_80,0,0
POWER_INST_QUEUE_R_CORE_80,0,0
POWER_INST_QUEUE_W_CORE_80,0,0
POWER_BR_PRED_R_CORE_80,0,0
POWER_BR_PRED_W_CORE_80,0,0
POWER_RAS_R_CORE_80,0,0
POWER_RAS_W_CORE_80,0,0
POWER_ICACHE_R_CORE_80,0,0
POWER_ICACHE_W_CORE_80,0,0
POWER_ICACHE_R_TAG_CORE_80,0,0
POWER_ICACHE_MISS_BUF_R_CORE_80,0,0
POWER_ICACHE_MISS_BUF_W_CORE_80,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_80,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_80,0,0
POWER_ICACHE_TOT_ACC_CORE_80,0,0
POWER_ICACHE_CONF_CORE_80,0,0
POWER_INST_DECODER_R_CORE_80,0,0
POWER_INST_DECODER_W_CORE_80,0,0
POWER_MICRO_OP_SEQ_R_CORE_80,0,0
POWER_MICRO_OP_SEQ_W_CORE_80,0,0
POWER_OPERAND_DECODER_R_CORE_80,0,0
POWER_OPERAND_DECODER_W_CORE_80,0,0
POWER_UOP_QUEUE_R_CORE_80,0,0
POWER_UOP_QUEUE_W_CORE_80,0,0
POWER_REG_RENAMING_TABLE_R_CORE_80,0,0
POWER_REG_RENAMING_TABLE_W_CORE_80,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_80,0,0
POWER_FREELIST_R_CORE_80,0,0
POWER_FREELIST_W_CORE_80,0,0
POWER_RESERVATION_STATION_R_CORE_80,0,0
POWER_RESERVATION_STATION_W_CORE_80,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_80,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_80,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_80,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_80,0,0
POWER_PAYLOAD_RAM_R_CORE_80,0,0
POWER_PAYLOAD_RAM_W_CORE_80,0,0
POWER_EX_ALU_R_CORE_80,0,0
POWER_EX_FPU_R_CORE_80,0,0
POWER_EX_MUL_R_CORE_80,0,0
POWER_EX_SFU_R_CORE_80,0,0
POWER_REORDER_BUF_R_CORE_80,0,0
POWER_REORDER_BUF_W_CORE_80,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_80,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_80,0,0
POWER_FP_RENAME_R_CORE_80,0,0
POWER_FP_RENAME_W_CORE_80,0,0
POWER_LOAD_QUEUE_R_CORE_80,0,0
POWER_LOAD_QUEUE_W_CORE_80,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_80,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_80,0,0
POWER_STORE_QUEUE_R_CORE_80,0,0
POWER_STORE_QUEUE_W_CORE_80,0,0
POWER_STORE_QUEUE_R_TAG_CORE_80,0,0
POWER_STORE_QUEUE_W_TAG_CORE_80,0,0
POWER_DATA_TLB_R_CORE_80,0,0
POWER_DATA_TLB_W_CORE_80,0,0
POWER_DATA_TLB_R_TAG_CORE_80,0,0
POWER_DATA_TLB_W_TAG_CORE_80,0,0
POWER_INT_REGFILE_R_CORE_80,0,0
POWER_INT_REGFILE_W_CORE_80,0,0
POWER_FP_REGFILE_R_CORE_80,0,0
POWER_FP_REGFILE_W_CORE_80,0,0
POWER_GP_REGISTER_R_CORE_80,0,0
POWER_GP_REGISTER_W_CORE_80,0,0
POWER_FP_REGISTER_R_CORE_80,0,0
POWER_FP_REGISTER_W_CORE_80,0,0
POWER_SEGMENT_REGISTER_R_CORE_80,0,0
POWER_SEGMENT_REGISTER_W_CORE_80,0,0
POWER_CONTROL_REGISTER_R_CORE_80,0,0
POWER_CONTROL_REGISTER_W_CORE_80,0,0
POWER_FLAG_REGISTER_R_CORE_80,0,0
POWER_FLAG_REGISTER_W_CORE_80,0,0
POWER_EXEC_BYPASS_CORE_80,0,0
POWER_LOAD_BYPASS_CORE_80,0,0
POWER_PIPELINE_CORE_80,0,0
POWER_DCACHE_MISS_BUF_R_CORE_80,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_80,0,0
POWER_DCACHE_MISS_BUF_W_CORE_80,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_80,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_80,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_80,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_80,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_80,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_80,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_80,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_80,0,0
POWER_DCACHE_WB_BUF_R_CORE_80,0,0
POWER_L2CACHE_WB_BUF_R_CORE_80,0,0
POWER_DCACHE_WB_BUF_W_CORE_80,0,0
POWER_L2CACHE_WB_BUF_W_CORE_80,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_80,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_80,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_80,0,0
POWER_DCACHE_R_CORE_80,0,0
POWER_L2CACHE_R_CORE_80,0,0
POWER_DCACHE_W_CORE_80,0,0
POWER_L2CACHE_W_CORE_80,0,0
POWER_DCACHE_R_TAG_CORE_80,0,0
POWER_L2CACHE_R_TAG_CORE_80,0,0
POWER_CONST_CACHE_R_CORE_80,0,0
POWER_CONST_CACHE_W_CORE_80,0,0
POWER_CONST_CACHE_R_TAG_CORE_80,0,0
POWER_CONST_CACHE_W_TAG_CORE_80,0,0
POWER_TEXTURE_CACHE_R_CORE_80,0,0
POWER_TEXTURE_CACHE_W_CORE_80,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_80,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_80,0,0
POWER_SHARED_MEM_R_CORE_80,0,0
POWER_SHARED_MEM_W_CORE_80,0,0
POWER_SHARED_MEM_R_TAG_CORE_80,0,0
POWER_SHARED_MEM_W_TAG_CORE_80,0,0
POWER_BLOCK_STATES_R_CORE_81,0,0
POWER_BLOCK_STATES_W_CORE_81,0,0
POWER_FETCH_QUEUE_R_CORE_81,0,0
POWER_FETCH_QUEUE_W_CORE_81,0,0
POWER_INST_QUEUE_R_CORE_81,0,0
POWER_INST_QUEUE_W_CORE_81,0,0
POWER_BR_PRED_R_CORE_81,0,0
POWER_BR_PRED_W_CORE_81,0,0
POWER_RAS_R_CORE_81,0,0
POWER_RAS_W_CORE_81,0,0
POWER_ICACHE_R_CORE_81,0,0
POWER_ICACHE_W_CORE_81,0,0
POWER_ICACHE_R_TAG_CORE_81,0,0
POWER_ICACHE_MISS_BUF_R_CORE_81,0,0
POWER_ICACHE_MISS_BUF_W_CORE_81,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_81,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_81,0,0
POWER_ICACHE_TOT_ACC_CORE_81,0,0
POWER_ICACHE_CONF_CORE_81,0,0
POWER_INST_DECODER_R_CORE_81,0,0
POWER_INST_DECODER_W_CORE_81,0,0
POWER_MICRO_OP_SEQ_R_CORE_81,0,0
POWER_MICRO_OP_SEQ_W_CORE_81,0,0
POWER_OPERAND_DECODER_R_CORE_81,0,0
POWER_OPERAND_DECODER_W_CORE_81,0,0
POWER_UOP_QUEUE_R_CORE_81,0,0
POWER_UOP_QUEUE_W_CORE_81,0,0
POWER_REG_RENAMING_TABLE_R_CORE_81,0,0
POWER_REG_RENAMING_TABLE_W_CORE_81,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_81,0,0
POWER_FREELIST_R_CORE_81,0,0
POWER_FREELIST_W_CORE_81,0,0
POWER_RESERVATION_STATION_R_CORE_81,0,0
POWER_RESERVATION_STATION_W_CORE_81,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_81,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_81,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_81,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_81,0,0
POWER_PAYLOAD_RAM_R_CORE_81,0,0
POWER_PAYLOAD_RAM_W_CORE_81,0,0
POWER_EX_ALU_R_CORE_81,0,0
POWER_EX_FPU_R_CORE_81,0,0
POWER_EX_MUL_R_CORE_81,0,0
POWER_EX_SFU_R_CORE_81,0,0
POWER_REORDER_BUF_R_CORE_81,0,0
POWER_REORDER_BUF_W_CORE_81,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_81,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_81,0,0
POWER_FP_RENAME_R_CORE_81,0,0
POWER_FP_RENAME_W_CORE_81,0,0
POWER_LOAD_QUEUE_R_CORE_81,0,0
POWER_LOAD_QUEUE_W_CORE_81,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_81,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_81,0,0
POWER_STORE_QUEUE_R_CORE_81,0,0
POWER_STORE_QUEUE_W_CORE_81,0,0
POWER_STORE_QUEUE_R_TAG_CORE_81,0,0
POWER_STORE_QUEUE_W_TAG_CORE_81,0,0
POWER_DATA_TLB_R_CORE_81,0,0
POWER_DATA_TLB_W_CORE_81,0,0
POWER_DATA_TLB_R_TAG_CORE_81,0,0
POWER_DATA_TLB_W_TAG_CORE_81,0,0
POWER_INT_REGFILE_R_CORE_81,0,0
POWER_INT_REGFILE_W_CORE_81,0,0
POWER_FP_REGFILE_R_CORE_81,0,0
POWER_FP_REGFILE_W_CORE_81,0,0
POWER_GP_REGISTER_R_CORE_81,0,0
POWER_GP_REGISTER_W_CORE_81,0,0
POWER_FP_REGISTER_R_CORE_81,0,0
POWER_FP_REGISTER_W_CORE_81,0,0
POWER_SEGMENT_REGISTER_R_CORE_81,0,0
POWER_SEGMENT_REGISTER_W_CORE_81,0,0
POWER_CONTROL_REGISTER_R_CORE_81,0,0
POWER_CONTROL_REGISTER_W_CORE_81,0,0
POWER_FLAG_REGISTER_R_CORE_81,0,0
POWER_FLAG_REGISTER_W_CORE_81,0,0
POWER_EXEC_BYPASS_CORE_81,0,0
POWER_LOAD_BYPASS_CORE_81,0,0
POWER_PIPELINE_CORE_81,0,0
POWER_DCACHE_MISS_BUF_R_CORE_81,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_81,0,0
POWER_DCACHE_MISS_BUF_W_CORE_81,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_81,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_81,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_81,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_81,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_81,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_81,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_81,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_81,0,0
POWER_DCACHE_WB_BUF_R_CORE_81,0,0
POWER_L2CACHE_WB_BUF_R_CORE_81,0,0
POWER_DCACHE_WB_BUF_W_CORE_81,0,0
POWER_L2CACHE_WB_BUF_W_CORE_81,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_81,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_81,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_81,0,0
POWER_DCACHE_R_CORE_81,0,0
POWER_L2CACHE_R_CORE_81,0,0
POWER_DCACHE_W_CORE_81,0,0
POWER_L2CACHE_W_CORE_81,0,0
POWER_DCACHE_R_TAG_CORE_81,0,0
POWER_L2CACHE_R_TAG_CORE_81,0,0
POWER_CONST_CACHE_R_CORE_81,0,0
POWER_CONST_CACHE_W_CORE_81,0,0
POWER_CONST_CACHE_R_TAG_CORE_81,0,0
POWER_CONST_CACHE_W_TAG_CORE_81,0,0
POWER_TEXTURE_CACHE_R_CORE_81,0,0
POWER_TEXTURE_CACHE_W_CORE_81,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_81,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_81,0,0
POWER_SHARED_MEM_R_CORE_81,0,0
POWER_SHARED_MEM_W_CORE_81,0,0
POWER_SHARED_MEM_R_TAG_CORE_81,0,0
POWER_SHARED_MEM_W_TAG_CORE_81,0,0
POWER_BLOCK_STATES_R_CORE_82,0,0
POWER_BLOCK_STATES_W_CORE_82,0,0
POWER_FETCH_QUEUE_R_CORE_82,0,0
POWER_FETCH_QUEUE_W_CORE_82,0,0
POWER_INST_QUEUE_R_CORE_82,0,0
POWER_INST_QUEUE_W_CORE_82,0,0
POWER_BR_PRED_R_CORE_82,0,0
POWER_BR_PRED_W_CORE_82,0,0
POWER_RAS_R_CORE_82,0,0
POWER_RAS_W_CORE_82,0,0
POWER_ICACHE_R_CORE_82,0,0
POWER_ICACHE_W_CORE_82,0,0
POWER_ICACHE_R_TAG_CORE_82,0,0
POWER_ICACHE_MISS_BUF_R_CORE_82,0,0
POWER_ICACHE_MISS_BUF_W_CORE_82,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_82,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_82,0,0
POWER_ICACHE_TOT_ACC_CORE_82,0,0
POWER_ICACHE_CONF_CORE_82,0,0
POWER_INST_DECODER_R_CORE_82,0,0
POWER_INST_DECODER_W_CORE_82,0,0
POWER_MICRO_OP_SEQ_R_CORE_82,0,0
POWER_MICRO_OP_SEQ_W_CORE_82,0,0
POWER_OPERAND_DECODER_R_CORE_82,0,0
POWER_OPERAND_DECODER_W_CORE_82,0,0
POWER_UOP_QUEUE_R_CORE_82,0,0
POWER_UOP_QUEUE_W_CORE_82,0,0
POWER_REG_RENAMING_TABLE_R_CORE_82,0,0
POWER_REG_RENAMING_TABLE_W_CORE_82,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_82,0,0
POWER_FREELIST_R_CORE_82,0,0
POWER_FREELIST_W_CORE_82,0,0
POWER_RESERVATION_STATION_R_CORE_82,0,0
POWER_RESERVATION_STATION_W_CORE_82,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_82,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_82,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_82,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_82,0,0
POWER_PAYLOAD_RAM_R_CORE_82,0,0
POWER_PAYLOAD_RAM_W_CORE_82,0,0
POWER_EX_ALU_R_CORE_82,0,0
POWER_EX_FPU_R_CORE_82,0,0
POWER_EX_MUL_R_CORE_82,0,0
POWER_EX_SFU_R_CORE_82,0,0
POWER_REORDER_BUF_R_CORE_82,0,0
POWER_REORDER_BUF_W_CORE_82,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_82,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_82,0,0
POWER_FP_RENAME_R_CORE_82,0,0
POWER_FP_RENAME_W_CORE_82,0,0
POWER_LOAD_QUEUE_R_CORE_82,0,0
POWER_LOAD_QUEUE_W_CORE_82,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_82,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_82,0,0
POWER_STORE_QUEUE_R_CORE_82,0,0
POWER_STORE_QUEUE_W_CORE_82,0,0
POWER_STORE_QUEUE_R_TAG_CORE_82,0,0
POWER_STORE_QUEUE_W_TAG_CORE_82,0,0
POWER_DATA_TLB_R_CORE_82,0,0
POWER_DATA_TLB_W_CORE_82,0,0
POWER_DATA_TLB_R_TAG_CORE_82,0,0
POWER_DATA_TLB_W_TAG_CORE_82,0,0
POWER_INT_REGFILE_R_CORE_82,0,0
POWER_INT_REGFILE_W_CORE_82,0,0
POWER_FP_REGFILE_R_CORE_82,0,0
POWER_FP_REGFILE_W_CORE_82,0,0
POWER_GP_REGISTER_R_CORE_82,0,0
POWER_GP_REGISTER_W_CORE_82,0,0
POWER_FP_REGISTER_R_CORE_82,0,0
POWER_FP_REGISTER_W_CORE_82,0,0
POWER_SEGMENT_REGISTER_R_CORE_82,0,0
POWER_SEGMENT_REGISTER_W_CORE_82,0,0
POWER_CONTROL_REGISTER_R_CORE_82,0,0
POWER_CONTROL_REGISTER_W_CORE_82,0,0
POWER_FLAG_REGISTER_R_CORE_82,0,0
POWER_FLAG_REGISTER_W_CORE_82,0,0
POWER_EXEC_BYPASS_CORE_82,0,0
POWER_LOAD_BYPASS_CORE_82,0,0
POWER_PIPELINE_CORE_82,0,0
POWER_DCACHE_MISS_BUF_R_CORE_82,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_82,0,0
POWER_DCACHE_MISS_BUF_W_CORE_82,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_82,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_82,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_82,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_82,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_82,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_82,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_82,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_82,0,0
POWER_DCACHE_WB_BUF_R_CORE_82,0,0
POWER_L2CACHE_WB_BUF_R_CORE_82,0,0
POWER_DCACHE_WB_BUF_W_CORE_82,0,0
POWER_L2CACHE_WB_BUF_W_CORE_82,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_82,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_82,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_82,0,0
POWER_DCACHE_R_CORE_82,0,0
POWER_L2CACHE_R_CORE_82,0,0
POWER_DCACHE_W_CORE_82,0,0
POWER_L2CACHE_W_CORE_82,0,0
POWER_DCACHE_R_TAG_CORE_82,0,0
POWER_L2CACHE_R_TAG_CORE_82,0,0
POWER_CONST_CACHE_R_CORE_82,0,0
POWER_CONST_CACHE_W_CORE_82,0,0
POWER_CONST_CACHE_R_TAG_CORE_82,0,0
POWER_CONST_CACHE_W_TAG_CORE_82,0,0
POWER_TEXTURE_CACHE_R_CORE_82,0,0
POWER_TEXTURE_CACHE_W_CORE_82,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_82,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_82,0,0
POWER_SHARED_MEM_R_CORE_82,0,0
POWER_SHARED_MEM_W_CORE_82,0,0
POWER_SHARED_MEM_R_TAG_CORE_82,0,0
POWER_SHARED_MEM_W_TAG_CORE_82,0,0
POWER_BLOCK_STATES_R_CORE_83,0,0
POWER_BLOCK_STATES_W_CORE_83,0,0
POWER_FETCH_QUEUE_R_CORE_83,0,0
POWER_FETCH_QUEUE_W_CORE_83,0,0
POWER_INST_QUEUE_R_CORE_83,0,0
POWER_INST_QUEUE_W_CORE_83,0,0
POWER_BR_PRED_R_CORE_83,0,0
POWER_BR_PRED_W_CORE_83,0,0
POWER_RAS_R_CORE_83,0,0
POWER_RAS_W_CORE_83,0,0
POWER_ICACHE_R_CORE_83,0,0
POWER_ICACHE_W_CORE_83,0,0
POWER_ICACHE_R_TAG_CORE_83,0,0
POWER_ICACHE_MISS_BUF_R_CORE_83,0,0
POWER_ICACHE_MISS_BUF_W_CORE_83,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_83,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_83,0,0
POWER_ICACHE_TOT_ACC_CORE_83,0,0
POWER_ICACHE_CONF_CORE_83,0,0
POWER_INST_DECODER_R_CORE_83,0,0
POWER_INST_DECODER_W_CORE_83,0,0
POWER_MICRO_OP_SEQ_R_CORE_83,0,0
POWER_MICRO_OP_SEQ_W_CORE_83,0,0
POWER_OPERAND_DECODER_R_CORE_83,0,0
POWER_OPERAND_DECODER_W_CORE_83,0,0
POWER_UOP_QUEUE_R_CORE_83,0,0
POWER_UOP_QUEUE_W_CORE_83,0,0
POWER_REG_RENAMING_TABLE_R_CORE_83,0,0
POWER_REG_RENAMING_TABLE_W_CORE_83,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_83,0,0
POWER_FREELIST_R_CORE_83,0,0
POWER_FREELIST_W_CORE_83,0,0
POWER_RESERVATION_STATION_R_CORE_83,0,0
POWER_RESERVATION_STATION_W_CORE_83,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_83,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_83,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_83,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_83,0,0
POWER_PAYLOAD_RAM_R_CORE_83,0,0
POWER_PAYLOAD_RAM_W_CORE_83,0,0
POWER_EX_ALU_R_CORE_83,0,0
POWER_EX_FPU_R_CORE_83,0,0
POWER_EX_MUL_R_CORE_83,0,0
POWER_EX_SFU_R_CORE_83,0,0
POWER_REORDER_BUF_R_CORE_83,0,0
POWER_REORDER_BUF_W_CORE_83,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_83,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_83,0,0
POWER_FP_RENAME_R_CORE_83,0,0
POWER_FP_RENAME_W_CORE_83,0,0
POWER_LOAD_QUEUE_R_CORE_83,0,0
POWER_LOAD_QUEUE_W_CORE_83,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_83,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_83,0,0
POWER_STORE_QUEUE_R_CORE_83,0,0
POWER_STORE_QUEUE_W_CORE_83,0,0
POWER_STORE_QUEUE_R_TAG_CORE_83,0,0
POWER_STORE_QUEUE_W_TAG_CORE_83,0,0
POWER_DATA_TLB_R_CORE_83,0,0
POWER_DATA_TLB_W_CORE_83,0,0
POWER_DATA_TLB_R_TAG_CORE_83,0,0
POWER_DATA_TLB_W_TAG_CORE_83,0,0
POWER_INT_REGFILE_R_CORE_83,0,0
POWER_INT_REGFILE_W_CORE_83,0,0
POWER_FP_REGFILE_R_CORE_83,0,0
POWER_FP_REGFILE_W_CORE_83,0,0
POWER_GP_REGISTER_R_CORE_83,0,0
POWER_GP_REGISTER_W_CORE_83,0,0
POWER_FP_REGISTER_R_CORE_83,0,0
POWER_FP_REGISTER_W_CORE_83,0,0
POWER_SEGMENT_REGISTER_R_CORE_83,0,0
POWER_SEGMENT_REGISTER_W_CORE_83,0,0
POWER_CONTROL_REGISTER_R_CORE_83,0,0
POWER_CONTROL_REGISTER_W_CORE_83,0,0
POWER_FLAG_REGISTER_R_CORE_83,0,0
POWER_FLAG_REGISTER_W_CORE_83,0,0
POWER_EXEC_BYPASS_CORE_83,0,0
POWER_LOAD_BYPASS_CORE_83,0,0
POWER_PIPELINE_CORE_83,0,0
POWER_DCACHE_MISS_BUF_R_CORE_83,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_83,0,0
POWER_DCACHE_MISS_BUF_W_CORE_83,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_83,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_83,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_83,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_83,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_83,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_83,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_83,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_83,0,0
POWER_DCACHE_WB_BUF_R_CORE_83,0,0
POWER_L2CACHE_WB_BUF_R_CORE_83,0,0
POWER_DCACHE_WB_BUF_W_CORE_83,0,0
POWER_L2CACHE_WB_BUF_W_CORE_83,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_83,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_83,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_83,0,0
POWER_DCACHE_R_CORE_83,0,0
POWER_L2CACHE_R_CORE_83,0,0
POWER_DCACHE_W_CORE_83,0,0
POWER_L2CACHE_W_CORE_83,0,0
POWER_DCACHE_R_TAG_CORE_83,0,0
POWER_L2CACHE_R_TAG_CORE_83,0,0
POWER_CONST_CACHE_R_CORE_83,0,0
POWER_CONST_CACHE_W_CORE_83,0,0
POWER_CONST_CACHE_R_TAG_CORE_83,0,0
POWER_CONST_CACHE_W_TAG_CORE_83,0,0
POWER_TEXTURE_CACHE_R_CORE_83,0,0
POWER_TEXTURE_CACHE_W_CORE_83,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_83,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_83,0,0
POWER_SHARED_MEM_R_CORE_83,0,0
POWER_SHARED_MEM_W_CORE_83,0,0
POWER_SHARED_MEM_R_TAG_CORE_83,0,0
POWER_SHARED_MEM_W_TAG_CORE_83,0,0
