--- /dev/null	2022-03-25 12:10:22.099999999 +0800
+++ b/configs/zynq_ebaz4205_defconfig	2022-03-26 12:12:11.926350840 +0800
@@ -0,0 +1,86 @@
+CONFIG_ARM=y
+CONFIG_SPL_SYS_DCACHE_OFF=y
+CONFIG_ARCH_ZYNQ=y
+CONFIG_SYS_TEXT_BASE=0x4000000
+CONFIG_SPL_STACK_R_ADDR=0x200000
+CONFIG_SPL=y
+CONFIG_DEBUG_UART_BASE=0xe0001000
+CONFIG_DEBUG_UART_CLOCK=50000000
+CONFIG_IDENT_STRING=" Ebang Zynq EBAZ4205"
+CONFIG_DEBUG_UART=y
+CONFIG_DISTRO_DEFAULTS=y
+CONFIG_SYS_CUSTOM_LDSCRIPT=y
+CONFIG_SYS_LDSCRIPT="arch/arm/mach-zynq/u-boot.lds"
+CONFIG_FIT=y
+CONFIG_FIT_SIGNATURE=y
+CONFIG_FIT_VERBOSE=y
+CONFIG_IMAGE_FORMAT_LEGACY=y
+CONFIG_SPL_STACK_R=y
+CONFIG_SPL_OS_BOOT=y
+CONFIG_SPL_SPI_LOAD=y
+CONFIG_SYS_PROMPT="Zynq> "
+CONFIG_CMD_THOR_DOWNLOAD=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_DFU=y
+# CONFIG_CMD_FLASH is not set
+CONFIG_CMD_FPGA_LOADBP=y
+CONFIG_CMD_FPGA_LOADFS=y
+CONFIG_CMD_FPGA_LOADMK=y
+CONFIG_CMD_FPGA_LOADP=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_SF=y
+CONFIG_CMD_USB=y
+# CONFIG_CMD_SETEXPR is not set
+CONFIG_CMD_TFTPPUT=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_DEFAULT_DEVICE_TREE="zynq-ebaz4205"
+# CONFIG_ENV_IS_IN_SPI_FLASH=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_SPL_DM_SEQ_ALIAS=y
+CONFIG_DFU_MMC=y
+CONFIG_DFU_RAM=y
+CONFIG_FPGA_XILINX=y
+CONFIG_FPGA_ZYNQPL=y
+CONFIG_DM_GPIO=y
+CONFIG_DM_I2C=y
+CONFIG_SYS_I2C_CADENCE=y
+CONFIG_LED=y
+CONFIG_LED_GPIO=y
+CONFIG_MISC=y
+CONFIG_I2C_EEPROM=y
+CONFIG_SYS_I2C_EEPROM_ADDR=0x0
+CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0x0
+CONFIG_MMC_SDHCI=y
+CONFIG_MMC_SDHCI_ZYNQ=y
+CONFIG_SPI_FLASH=y
+CONFIG_SF_DEFAULT_SPEED=30000000
+CONFIG_SPI_FLASH_ISSI=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_WINBOND=y
+CONFIG_PHY_MARVELL=y
+CONFIG_PHY_REALTEK=y
+CONFIG_PHY_XILINX=y
+CONFIG_MII=y
+CONFIG_ZYNQ_GEM=y
+CONFIG_DEBUG_UART_ZYNQ=y
+CONFIG_ZYNQ_SERIAL=y
+CONFIG_ZYNQ_QSPI=y
+CONFIG_USB=y
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_ULPI_VIEWPORT=y
+CONFIG_USB_ULPI=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="Xilinx"
+CONFIG_USB_GADGET_VENDOR_NUM=0x03fd
+CONFIG_USB_GADGET_PRODUCT_NUM=0x0300
+CONFIG_CI_UDC=y
+CONFIG_USB_GADGET_DOWNLOAD=y
+CONFIG_USB_FUNCTION_THOR=y
+CONFIG_NAND=y
+CONFIG_NAND_ZYNQ=y
+CONFIG_BOOTDELAY=3
--- /dev/null   2022-03-25 12:10:22.099999999 +0800
+++ b/arch/arm/dts/zynq-ebaz4205.dts 2022-03-25 22:40:07.428966895 +0800
@@ -0,0 +1,92 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+*  Copyright (C) 2011 - 2015 Xilinx
+*  Copyright (C) 2012 National Instruments Corp.
+*/
+/dts-v1/;
+#include "zynq-7000.dtsi"
+#define GPIO_ACTIVE_HIGH 0
+#define GPIO_ACTIVE_LOW  1
+/ {
+   model = "Ebang EBAZ4205";
+   compatible = "ebang,ebaz4205", "xlnx,zynq-7000";
+
+   aliases {
+      ethernet0 = &gem0;
+      serial0 = &uart1;
+      mmc0 = &sdhci0;
+   };
+
+   memory@0 {
+      device_type = "memory";
+      reg = <0x0 0x10000000>;
+   };
+
+   chosen {
+      bootargs = "";
+      stdout-path = "serial0:115200n8";
+   };
+
+   ebaz-keys {
+      compatible = "gpio-keys";
+      autorepeat;
+      s2 {
+            label = "s2";
+            gpios = <&gpio0 20 GPIO_ACTIVE_HIGH>;
+            /*KEY_POWER*/
+            linux,code = <116>;
+            wakeup-source;
+            autorepeat;
+      };
+
+      s3 {
+            label = "s3";
+            gpios = <&gpio0 32 GPIO_ACTIVE_HIGH>;
+            /*KEY_HOME*/
+            linux,code = <102>;
+            wakeup-source;
+            autorepeat;
+      };
+   };
+   ebaz-leds {
+      compatible = "gpio-leds";
+
+      led-green {
+         label = "green";
+         gpios = <&gpio0 54 GPIO_ACTIVE_LOW>;
+         default-state = "on";
+      };
+      led-red {
+         label = "red";
+         gpios = <&gpio0 55 GPIO_ACTIVE_LOW>;
+         default-state = "on";
+      };
+   };
+
+};
+
+&clkc {
+   ps-clk-frequency = <33333333>;
+};
+
+&gem0 {
+   status = "okay";
+   phy-mode = "mii";
+   phy-handle = <&phy>;
+
+   /* PHY clock */
+   assigned-clocks = <&clkc 18>;
+   assigned-clock-rates = <25000000>;
+
+   phy: ethernet-phy@0 {
+      reg = <0>;
+   };
+};
+
+&sdhci0 {
+   status = "okay";
+};
+
+&uart1 {
+   status = "okay";
+};
--- a/arch/arm/dts/Makefile	2019-07-09 03:23:28.000000000 +0800
+++ b/arch/arm/dts/Makefile	2022-03-26 12:40:33.696340942 +0800
@@ -236,7 +236,8 @@
 	zynq-zed.dtb \
 	zynq-zturn.dtb \
 	zynq-zybo.dtb \
-	zynq-zybo-z7.dtb
+	zynq-zybo-z7.dtb \
+	zynq-ebaz4205.dtb
 dtb-$(CONFIG_ARCH_ZYNQMP) += \
 	avnet-ultra96-rev1.dtb			\
 	zynqmp-mini.dtb				\
