
*** Running vivado
    with args -log swerv_soc_syscon_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source swerv_soc_syscon_wrapper_0_0.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source swerv_soc_syscon_wrapper_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 470.578 ; gain = 198.578
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miles/Desktop/Interface_Technology/lab_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miles/Desktop/Interface_Technology/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miles/Desktop/Interface_Technology/PWM'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APP/Vivado/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: swerv_soc_syscon_wrapper_0_0
Command: synth_design -top swerv_soc_syscon_wrapper_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21212
WARNING: [Synth 8-6901] identifier 'Enables_Reg' is used before its declaration [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/swervolf_syscon.v:220]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/swervolf_syscon.v:223]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/swervolf_syscon.v:224]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/swervolf_syscon.v:225]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/swervolf_syscon.v:226]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/swervolf_syscon.v:295]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1310.125 ; gain = 408.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_syscon_wrapper_0_0' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_syscon_wrapper_0_0/synth/swerv_soc_syscon_wrapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'syscon_wrapper' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/syscon_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'swervolf_syscon' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/swervolf_syscon.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/swervolf_syscon.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/swervolf_syscon.v:230]
INFO: [Synth 8-6157] synthesizing module 'SevSegDisplays_Controller' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/swervolf_syscon.v:297]
INFO: [Synth 8-6157] synthesizing module 'SevenSegDecoder' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/swervolf_syscon.v:346]
INFO: [Synth 8-226] default block is never used [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/swervolf_syscon.v:349]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegDecoder' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/swervolf_syscon.v:346]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/counter.sv:14]
INFO: [Synth 8-6157] synthesizing module 'delta_counter' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'delta_counter' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/counter.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'SevSegDisplays_Controller' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/swervolf_syscon.v:297]
INFO: [Synth 8-6155] done synthesizing module 'swervolf_syscon' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/swervolf_syscon.v:26]
INFO: [Synth 8-6155] done synthesizing module 'syscon_wrapper' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/syscon_wrapper.v:23]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_syscon_wrapper_0_0' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_syscon_wrapper_0_0/synth/swerv_soc_syscon_wrapper_0_0.v:53]
WARNING: [Synth 8-3848] Net o_sw_irq3 in module/entity syscon_wrapper does not have driver. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/syscon_wrapper.v:29]
WARNING: [Synth 8-3848] Net o_sw_irq4 in module/entity syscon_wrapper does not have driver. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/syscon_wrapper.v:30]
WARNING: [Synth 8-7129] Port i_wb_adr[1] in module swervolf_syscon is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[0] in module swervolf_syscon is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_sw_irq3 in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_sw_irq4 in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[31] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[30] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[29] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[28] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[27] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[26] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[25] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[24] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[23] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[22] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[21] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[20] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[19] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[18] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[17] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[16] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[15] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[14] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[13] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[12] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[11] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[10] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[9] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[8] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[7] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[6] in module syscon_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1409.105 ; gain = 507.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1409.105 ; gain = 507.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1409.105 ; gain = 507.383
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1409.105 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1447.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1447.547 ; gain = 0.406
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1447.547 ; gain = 545.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1447.547 ; gain = 545.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1447.547 ; gain = 545.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1447.547 ; gain = 545.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   21 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	  10 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	  10 Input   32 Bit        Muxes := 4     
	   2 Input   21 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 28    
	  10 Input    1 Bit        Muxes := 10    
	  13 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port i_wb_adr[1] in module swervolf_syscon is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[0] in module swervolf_syscon is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_sw_irq3 in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_sw_irq4 in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[31] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[30] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[29] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[28] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[27] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[26] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[25] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[24] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[23] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[22] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[21] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[20] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[19] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[18] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[17] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[16] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[15] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[14] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[13] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[12] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[11] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[10] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[9] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[8] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[7] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[6] in module swerv_soc_syscon_wrapper_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1447.547 ; gain = 545.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1447.547 ; gain = 545.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1447.547 ; gain = 545.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1447.547 ; gain = 545.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1447.547 ; gain = 545.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1447.547 ; gain = 545.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1447.547 ; gain = 545.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1447.547 ; gain = 545.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1447.547 ; gain = 545.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1447.547 ; gain = 545.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    37|
|2     |LUT1   |    34|
|3     |LUT2   |     5|
|4     |LUT3   |    25|
|5     |LUT4   |   110|
|6     |LUT5   |    17|
|7     |LUT6   |   113|
|8     |MUXF7  |     6|
|9     |FDCE   |    20|
|10    |FDRE   |   279|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1447.547 ; gain = 545.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1447.547 ; gain = 507.383
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1447.547 ; gain = 545.824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1447.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1447.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2ec75362
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 1447.547 ; gain = 942.508
INFO: [Common 17-1381] The checkpoint 'C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/swerv_soc_syscon_wrapper_0_0_synth_1/swerv_soc_syscon_wrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP swerv_soc_syscon_wrapper_0_0, cache-ID = b6a984cfabdf06ee
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/swerv_soc_syscon_wrapper_0_0_synth_1/swerv_soc_syscon_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file swerv_soc_syscon_wrapper_0_0_utilization_synth.rpt -pb swerv_soc_syscon_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 12:29:19 2023...
