Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar 17 11:08:47 2023
| Host         : Mommy-New-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      6 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             256 |           38 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             102 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------------------------------------------+---------------------------------------------------+------------------+----------------+
|         Clock Signal         |                   Enable Signal                   |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+------------------------------+---------------------------------------------------+---------------------------------------------------+------------------+----------------+
|  wj/audio_out/temp1_reg[0]_0 |                                                   |                                                   |                1 |              2 |
|  wj/clk50M/clk               |                                                   |                                                   |                1 |              2 |
|  CLOCK_IBUF_BUFG             | wj/nolabel_line28/isHigh                          |                                                   |                1 |              2 |
|  wj/audio_out/temp1_reg[0]_0 | wj/audio_out/FSM_onehot_current_state[3]_i_1_n_0  |                                                   |                2 |              6 |
|  CLOCK_IBUF_BUFG             |                                                   |                                                   |                6 |             16 |
|  wj/audio_out/temp1_reg[0]_0 | wj/audio_out/FSM_onehot_current_state_reg_n_0_[1] | wj/audio_out/FSM_onehot_current_state_reg_n_0_[0] |                3 |             18 |
|  wj/audio_out/temp1_reg[0]_0 | wj/audio_out/temp2                                | wj/audio_out/temp1[10]_i_1_n_0                    |                3 |             22 |
|  CLOCK_IBUF_BUFG             | wj/nolabel_line28/isBlocked                       | wj/nolabel_line28/counter[31]_i_1_n_0             |                8 |             62 |
|  CLOCK_IBUF_BUFG             |                                                   | wj/clk190/clear                                   |                8 |             64 |
|  CLOCK_IBUF_BUFG             |                                                   | wj/clk20k/count[0]_i_1__0_n_0                     |                8 |             64 |
|  CLOCK_IBUF_BUFG             |                                                   | wj/clk50M/count[0]_i_1_n_0                        |                8 |             64 |
|  CLOCK_IBUF_BUFG             |                                                   | wj/nolabel_line28/one_sec_clock_0                 |               14 |             64 |
+------------------------------+---------------------------------------------------+---------------------------------------------------+------------------+----------------+


