

================================================================
== Vitis HLS Report for 'viterbi_Pipeline_L_init'
================================================================
* Date:           Fri Oct  3 11:19:24 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.865 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  0.720 us|  0.720 us|   72|   72|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_init  |       70|       70|         8|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.61>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%s = alloca i32 1"   --->   Operation 11 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln14_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln14_3"   --->   Operation 12 'read' 'zext_ln14_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln14_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln14_5"   --->   Operation 13 'read' 'zext_ln14_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln13"   --->   Operation 14 'read' 'zext_ln13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln14_3_cast = zext i8 %zext_ln14_3_read"   --->   Operation 15 'zext' 'zext_ln14_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln14_5_cast = zext i8 %zext_ln14_5_read"   --->   Operation 16 'zext' 'zext_ln14_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln13_cast = zext i8 %zext_ln13_read"   --->   Operation 17 'zext' 'zext_ln13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %llike, i64 666, i64 139, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %emission_1, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %emission_0, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %init_1, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %init_0, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.84ns)   --->   "%store_ln0 = store i7 0, i7 %s"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%s_1 = load i7 %s" [viterbi.c:14]   --->   Operation 25 'load' 's_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.86ns)   --->   "%icmp_ln13 = icmp_eq  i7 %s_1, i7 64" [viterbi.c:13]   --->   Operation 26 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.27ns)   --->   "%add_ln13 = add i7 %s_1, i7 1" [viterbi.c:13]   --->   Operation 28 'add' 'add_ln13' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc.split, void %for.body40.preheader.exitStub" [viterbi.c:13]   --->   Operation 29 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i7 %s_1" [viterbi.c:13]   --->   Operation 30 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i4 %trunc_ln13" [viterbi.c:14]   --->   Operation 31 'zext' 'zext_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%init_0_addr = getelementptr i128 %init_0, i64 0, i64 %zext_ln14" [viterbi.c:14]   --->   Operation 32 'getelementptr' 'init_0_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.26ns)   --->   "%init_0_load = load i4 %init_0_addr" [viterbi.c:14]   --->   Operation 33 'load' 'init_0_load' <Predicate = (!icmp_ln13)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%init_1_addr = getelementptr i128 %init_1, i64 0, i64 %zext_ln14" [viterbi.c:14]   --->   Operation 34 'getelementptr' 'init_1_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.26ns)   --->   "%init_1_load = load i4 %init_1_addr" [viterbi.c:14]   --->   Operation 35 'load' 'init_1_load' <Predicate = (!icmp_ln13)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln14_5 = trunc i7 %s_1" [viterbi.c:14]   --->   Operation 36 'trunc' 'trunc_ln14_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln14_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln14_5, i6 0" [viterbi.c:14]   --->   Operation 37 'bitconcatenate' 'trunc_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln14_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln13, i6 0" [viterbi.c:14]   --->   Operation 38 'bitconcatenate' 'trunc_ln14_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.34ns)   --->   "%add_ln14_1 = add i10 %trunc_ln14_2, i10 %zext_ln14_5_cast" [viterbi.c:14]   --->   Operation 39 'add' 'add_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.33ns)   --->   "%add_ln14_2 = add i11 %trunc_ln14_1, i11 %zext_ln14_3_cast" [viterbi.c:14]   --->   Operation 40 'add' 'add_ln14_2' <Predicate = (!icmp_ln13)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln14_2, i32 10" [viterbi.c:14]   --->   Operation 41 'bitselect' 'tmp_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i10 %add_ln14_1" [viterbi.c:14]   --->   Operation 42 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%emission_0_addr = getelementptr i128 %emission_0, i64 0, i64 %zext_ln14_1" [viterbi.c:14]   --->   Operation 43 'getelementptr' 'emission_0_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.26ns)   --->   "%emission_0_load = load i10 %emission_0_addr" [viterbi.c:14]   --->   Operation 44 'load' 'emission_0_load' <Predicate = (!icmp_ln13)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%emission_1_addr = getelementptr i128 %emission_1, i64 0, i64 %zext_ln14_1" [viterbi.c:14]   --->   Operation 45 'getelementptr' 'emission_1_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (2.26ns)   --->   "%emission_1_load = load i10 %emission_1_addr" [viterbi.c:14]   --->   Operation 46 'load' 'emission_1_load' <Predicate = (!icmp_ln13)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_1 : Operation 47 [1/1] (0.84ns)   --->   "%store_ln13 = store i7 %add_ln13, i7 %s" [viterbi.c:13]   --->   Operation 47 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 5.48>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %s_1, i32 5" [viterbi.c:14]   --->   Operation 48 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %s_1, i32 4" [viterbi.c:14]   --->   Operation 49 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_10, i6 0" [viterbi.c:14]   --->   Operation 50 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/2] (2.26ns)   --->   "%init_0_load = load i4 %init_0_addr" [viterbi.c:14]   --->   Operation 51 'load' 'init_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i7 %and_ln" [viterbi.c:14]   --->   Operation 52 'zext' 'zext_ln14_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.37ns)   --->   "%lshr_ln14 = lshr i128 %init_0_load, i128 %zext_ln14_2" [viterbi.c:14]   --->   Operation 53 'lshr' 'lshr_ln14' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i128 %lshr_ln14" [viterbi.c:14]   --->   Operation 54 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i64 %trunc_ln14" [viterbi.c:14]   --->   Operation 55 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/2] (2.26ns)   --->   "%init_1_load = load i4 %init_1_addr" [viterbi.c:14]   --->   Operation 56 'load' 'init_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i7 %and_ln" [viterbi.c:14]   --->   Operation 57 'zext' 'zext_ln14_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.37ns)   --->   "%lshr_ln14_2 = lshr i128 %init_1_load, i128 %zext_ln14_6" [viterbi.c:14]   --->   Operation 58 'lshr' 'lshr_ln14_2' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln14_3 = trunc i128 %lshr_ln14_2" [viterbi.c:14]   --->   Operation 59 'trunc' 'trunc_ln14_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln14_1 = bitcast i64 %trunc_ln14_3" [viterbi.c:14]   --->   Operation 60 'bitcast' 'bitcast_ln14_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.84ns)   --->   "%tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14, i64 %bitcast_ln14_1, i1 %tmp" [viterbi.c:14]   --->   Operation 61 'mux' 'tmp_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln14_4 = trunc i7 %s_1" [viterbi.c:14]   --->   Operation 62 'trunc' 'trunc_ln14_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln14_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln14_4, i6 0" [viterbi.c:14]   --->   Operation 63 'bitconcatenate' 'shl_ln14_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i12 %shl_ln14_1" [viterbi.c:14]   --->   Operation 64 'zext' 'zext_ln14_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.33ns)   --->   "%add_ln14 = add i13 %zext_ln14_4, i13 %zext_ln13_cast" [viterbi.c:14]   --->   Operation 65 'add' 'add_ln14' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%lshr_ln14_1 = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %add_ln14, i32 11, i32 12" [viterbi.c:14]   --->   Operation 66 'partselect' 'lshr_ln14_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln14_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_11, i6 0" [viterbi.c:14]   --->   Operation 67 'bitconcatenate' 'shl_ln14_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/2] (2.26ns)   --->   "%emission_0_load = load i10 %emission_0_addr" [viterbi.c:14]   --->   Operation 68 'load' 'emission_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i7 %shl_ln14_2" [viterbi.c:14]   --->   Operation 69 'zext' 'zext_ln14_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (2.37ns)   --->   "%lshr_ln14_3 = lshr i128 %emission_0_load, i128 %zext_ln14_7" [viterbi.c:14]   --->   Operation 70 'lshr' 'lshr_ln14_3' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln14_6 = trunc i128 %lshr_ln14_3" [viterbi.c:14]   --->   Operation 71 'trunc' 'trunc_ln14_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln14_2 = bitcast i64 %trunc_ln14_6" [viterbi.c:14]   --->   Operation 72 'bitcast' 'bitcast_ln14_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/2] (2.26ns)   --->   "%emission_1_load = load i10 %emission_1_addr" [viterbi.c:14]   --->   Operation 73 'load' 'emission_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i7 %shl_ln14_2" [viterbi.c:14]   --->   Operation 74 'zext' 'zext_ln14_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.37ns)   --->   "%lshr_ln14_4 = lshr i128 %emission_1_load, i128 %zext_ln14_8" [viterbi.c:14]   --->   Operation 75 'lshr' 'lshr_ln14_4' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln14_7 = trunc i128 %lshr_ln14_4" [viterbi.c:14]   --->   Operation 76 'trunc' 'trunc_ln14_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln14_3 = bitcast i64 %trunc_ln14_7" [viterbi.c:14]   --->   Operation 77 'bitcast' 'bitcast_ln14_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.84ns)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln14_2, i64 %bitcast_ln14_3, i2 %lshr_ln14_1" [viterbi.c:14]   --->   Operation 78 'mux' 'tmp_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.86>
ST_3 : Operation 79 [5/5] (5.86ns)   --->   "%add6 = dadd i64 %tmp_2, i64 %tmp_5" [viterbi.c:14]   --->   Operation 79 'dadd' 'add6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.86>
ST_4 : Operation 80 [4/5] (5.86ns)   --->   "%add6 = dadd i64 %tmp_2, i64 %tmp_5" [viterbi.c:14]   --->   Operation 80 'dadd' 'add6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.86>
ST_5 : Operation 81 [3/5] (5.86ns)   --->   "%add6 = dadd i64 %tmp_2, i64 %tmp_5" [viterbi.c:14]   --->   Operation 81 'dadd' 'add6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.86>
ST_6 : Operation 82 [2/5] (5.86ns)   --->   "%add6 = dadd i64 %tmp_2, i64 %tmp_5" [viterbi.c:14]   --->   Operation 82 'dadd' 'add6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.86>
ST_7 : Operation 83 [1/5] (5.86ns)   --->   "%add6 = dadd i64 %tmp_2, i64 %tmp_5" [viterbi.c:14]   --->   Operation 83 'dadd' 'add6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.26>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i7 %s_1" [viterbi.c:13]   --->   Operation 84 'zext' 'zext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%llike_addr = getelementptr i128 %llike, i64 0, i64 %zext_ln13_1" [viterbi.c:14]   --->   Operation 85 'getelementptr' 'llike_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln1 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_117" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/viterbi/viterbi/dir_test.tcl:1]   --->   Operation 86 'specpipeline' 'specpipeline_ln1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_111" [viterbi.c:9]   --->   Operation 87 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln14_4 = bitcast i64 %add6" [viterbi.c:14]   --->   Operation 88 'bitcast' 'bitcast_ln14_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i64 %bitcast_ln14_4" [viterbi.c:14]   --->   Operation 89 'zext' 'zext_ln14_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln14 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %llike" [viterbi.c:14]   --->   Operation 90 'specbramwithbyteenable' 'specbramwithbyteenable_ln14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (2.26ns)   --->   "%store_ln14 = store void @_ssdm_op_Write.bram.i128, i12 %llike_addr, i128 %zext_ln14_9, i16 255" [viterbi.c:14]   --->   Operation 91 'store' 'store_ln14' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.inc" [viterbi.c:13]   --->   Operation 92 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.61ns
The critical path consists of the following:
	'alloca' operation ('s') [9]  (0 ns)
	'load' operation ('s', viterbi.c:14) on local variable 's' [24]  (0 ns)
	'add' operation ('add_ln14_1', viterbi.c:14) [59]  (1.35 ns)
	'getelementptr' operation ('emission_0_addr', viterbi.c:14) [65]  (0 ns)
	'load' operation ('emission_0_load', viterbi.c:14) on array 'emission_0' [66]  (2.27 ns)

 <State 2>: 5.48ns
The critical path consists of the following:
	'load' operation ('init_0_load', viterbi.c:14) on array 'init_0' [40]  (2.27 ns)
	'lshr' operation ('lshr_ln14', viterbi.c:14) [42]  (2.37 ns)
	'mux' operation ('tmp_2', viterbi.c:14) [51]  (0.844 ns)

 <State 3>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add6', viterbi.c:14) [78]  (5.87 ns)

 <State 4>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add6', viterbi.c:14) [78]  (5.87 ns)

 <State 5>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add6', viterbi.c:14) [78]  (5.87 ns)

 <State 6>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add6', viterbi.c:14) [78]  (5.87 ns)

 <State 7>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add6', viterbi.c:14) [78]  (5.87 ns)

 <State 8>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('llike_addr', viterbi.c:14) [31]  (0 ns)
	'store' operation ('store_ln14', viterbi.c:14) of constant <constant:_ssdm_op_Write.bram.i128> on array 'llike' [82]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
