[timestart] 138176790
[size] 1440 791
[pos] -1 -1
*-13.578618 138210870 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
@28
XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.clk
@22
#{e2_pc[31:0]} XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[31] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[30] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[29] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[28] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[27] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[26] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[25] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[24] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[23] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[22] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[21] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[20] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[19] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[18] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[17] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[16] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[15] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[14] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[13] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[12] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[11] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[10] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[9] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[8] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[7] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[6] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[5] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[4] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[3] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[2] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[1] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.e2_pc[0]
#{writeData1[31:0]} XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[31] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[30] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[29] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[28] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[27] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[26] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[25] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[24] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[23] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[22] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[21] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[20] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[19] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[18] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[17] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[16] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[15] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[14] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[13] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[12] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[11] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[10] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[9] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[8] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[7] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[6] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[5] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[4] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[3] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[2] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[1] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeData1[0]
#{writeRegId1[3:0]} XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeRegId1[3] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeRegId1[2] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeRegId1[1] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeRegId1[0]
@25
#{writeTid[2:0]} XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeTid[2] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeTid[1] XSystem.XNode_inst0.XS1_040_CHIP_TOP_inst.XS1_040_inst.XS1_040_i.XCoreTile0_OTP_IOCtl_inst.XCoreTile_inst.XCoreTile_i.xcoreTop_inst0.regStackFile_inst0.writeTid[0]
@22
#{sdram_addr[12:0]} XSystem.XNode_inst0.sdram_addr[12] XSystem.XNode_inst0.sdram_addr[11] XSystem.XNode_inst0.sdram_addr[10] XSystem.XNode_inst0.sdram_addr[9] XSystem.XNode_inst0.sdram_addr[8] XSystem.XNode_inst0.sdram_addr[7] XSystem.XNode_inst0.sdram_addr[6] XSystem.XNode_inst0.sdram_addr[5] XSystem.XNode_inst0.sdram_addr[4] XSystem.XNode_inst0.sdram_addr[3] XSystem.XNode_inst0.sdram_addr[2] XSystem.XNode_inst0.sdram_addr[1] XSystem.XNode_inst0.sdram_addr[0]
@24
#{sdram_ba[1:0]} XSystem.XNode_inst0.sdram_ba[1] XSystem.XNode_inst0.sdram_ba[0]
@28
XSystem.XNode_inst0.sdram_cas
XSystem.XNode_inst0.sdram_cke
XSystem.XNode_inst0.sdram_clk
XSystem.XNode_inst0.sdram_cs
@22
#{sdram_dq[15:0]} XSystem.XNode_inst0.sdram_dq[15] XSystem.XNode_inst0.sdram_dq[14] XSystem.XNode_inst0.sdram_dq[13] XSystem.XNode_inst0.sdram_dq[12] XSystem.XNode_inst0.sdram_dq[11] XSystem.XNode_inst0.sdram_dq[10] XSystem.XNode_inst0.sdram_dq[9] XSystem.XNode_inst0.sdram_dq[8] XSystem.XNode_inst0.sdram_dq[7] XSystem.XNode_inst0.sdram_dq[6] XSystem.XNode_inst0.sdram_dq[5] XSystem.XNode_inst0.sdram_dq[4] XSystem.XNode_inst0.sdram_dq[3] XSystem.XNode_inst0.sdram_dq[2] XSystem.XNode_inst0.sdram_dq[1] XSystem.XNode_inst0.sdram_dq[0]
@28
#{sdram_dqm[1:0]} XSystem.XNode_inst0.sdram_dqm[1] XSystem.XNode_inst0.sdram_dqm[0]
XSystem.XNode_inst0.sdram_ras
XSystem.XNode_inst0.sdram_we
[pattern_trace] 1
[pattern_trace] 0
