
---------- Begin Simulation Statistics ----------
final_tick                                26247200000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    245                       # Simulator instruction rate (inst/s)
host_mem_usage                                8760260                       # Number of bytes of host memory used
host_op_rate                                      251                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31660.34                       # Real time elapsed on the host
host_tick_rate                                 709338                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7749077                       # Number of instructions simulated
sim_ops                                       7946072                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022458                       # Number of seconds simulated
sim_ticks                                 22457875000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.221988                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  334641                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               344203                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                461                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3768                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            342580                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2814                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3988                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1174                       # Number of indirect misses.
system.cpu.branchPred.lookups                  365076                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7537                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          731                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2141968                       # Number of instructions committed
system.cpu.committedOps                       2173127                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.376877                       # CPI: cycles per instruction
system.cpu.discardedOps                         10393                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1094524                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             85617                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           659230                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2258053                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296132                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      440                       # number of quiesce instructions executed
system.cpu.numCycles                          7233162                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       440                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1416706     65.19%     65.19% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1066      0.05%     65.24% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::MemRead                  84312      3.88%     69.12% # Class of committed instruction
system.cpu.op_class_0::MemWrite                671043     30.88%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2173127                       # Class of committed instruction
system.cpu.quiesceCycles                     28699438                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4975109                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           46                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          520                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        616173                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              201502                       # Transaction distribution
system.membus.trans_dist::ReadResp             202061                       # Transaction distribution
system.membus.trans_dist::WriteReq             110914                       # Transaction distribution
system.membus.trans_dist::WriteResp            110914                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          236                       # Transaction distribution
system.membus.trans_dist::WriteClean               30                       # Transaction distribution
system.membus.trans_dist::CleanEvict              247                       # Transaction distribution
system.membus.trans_dist::ReadExReq               121                       # Transaction distribution
system.membus.trans_dist::ReadExResp              121                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            311                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           248                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       307503                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        307503                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       616080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       625957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       615006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       615006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1241711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        19904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        39424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10937                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        55537                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     19679592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     19679592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19755033                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            928261                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000057                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007556                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  928208     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      53      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              928261                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1561588970                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9951875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              707531                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1948000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7503075                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1224035555                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1588000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2918175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       729544                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3647718                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       729544                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2918175                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3647718                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3647718                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3647718                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7295436                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245248                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245248                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       438190                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       438190                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4046                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7846                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        90224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1179650                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1216514                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1366876                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         6358                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10937                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1443164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1770844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     18874372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     19464196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21754913                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2271913375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             10.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1845035617                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          8.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1175470000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2918175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4377262                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5836349                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13131786                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5836349                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4377262                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10213611                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2918175                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10213611                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10213611                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23345397                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2188631                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10213611                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2188631                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14590873                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4377262                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1505040                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5882302                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2188631                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14590873                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3693671                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20473175                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       201007                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       201007                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       106496                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       106496                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        34872                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       571394                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       615006                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1115484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     18284548                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     19679592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       382669                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       382669    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       382669                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    875138500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1111507000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1965377757                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     20427222                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     26263571                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2012068551                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43772619                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43833711                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87606330                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2009150376                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     64260933                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     26263571                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2099674880                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      6160384                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22937604                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     12713988                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21889028                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       192512                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4315137                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       397313                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2691073                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11672698                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    732461998                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    274308411                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2918175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1021361282                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    408544442                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    566126047                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    974670489                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11672698                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1141006440                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    840434458                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2918175                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1996031771                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        19904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        19904                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        19904                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          311                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          330                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       886282                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        54146                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         940427                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       886282                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       886282                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       886282                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        54146                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        940427                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     12124164                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          22400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12886248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      6160384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6832768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       189441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              201357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          266                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        96256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             106762                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29242838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    539862476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2188631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1505040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            997423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             573796408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         758041                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     20427222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    274308411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5836349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       729544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2188631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            304248198                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         758041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     49670060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    814170887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8024980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       729544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3693671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           997423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            878044606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     17418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    285554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006448412500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          211                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          211                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              367517                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113354                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201357                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     106762                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201357                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   106762                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    181                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6663                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6496784460                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1005880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11777654460                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32294.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58544.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       155                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   187658                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   99384                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201354                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               106762                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  176887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    310                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.039908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.438350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.470529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          504      2.41%      2.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          429      2.05%      4.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          339      1.62%      6.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          229      1.10%      7.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          507      2.43%      9.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          255      1.22%     10.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          330      1.58%     12.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          308      1.47%     13.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17997     86.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20898                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     953.473934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1178.317539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           111     52.61%     52.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.47%     53.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           27     12.80%     65.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.47%     66.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.47%     66.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.47%     67.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.47%     67.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           51     24.17%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      3.32%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.95%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            7      3.32%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           211                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean            506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    204.292532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    473.554351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             54     25.59%     25.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             7      3.32%     28.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            23     10.90%     39.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      6.64%     46.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.95%     47.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.95%     48.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.95%     49.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.47%     49.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      2.37%     52.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.42%     53.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.47%     54.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.95%     54.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.47%     55.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.47%     55.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11      5.21%     61.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           82     38.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           211                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12875264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6833024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12886248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6832768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       573.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       304.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    573.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    304.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22457755000                       # Total gap between requests
system.mem_ctrls.avgGap                      72886.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     12115012                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        22144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18240                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      6159424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29192788.721105627716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 539454957.336791634560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2143034.458959273994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1505039.991539716022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 986023.833510517026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 812187.261706639663                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 20427222.076888397336                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 274265664.048802495003                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5836349.164825256914                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 729543.645603157114                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2188630.936809471343                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       189441                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          350                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          266                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        96256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    590965955                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  11090375040                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43808580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     36748960                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     15755925                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18704057565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29806511125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 285712050500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2156622375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  54156371000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    954676500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57554.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58542.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     57042.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     69337.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45016.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  70316005.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4158274.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2968251.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1053038.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 211548324.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1243068.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17565694420                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1214850000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3677595580                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 880                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           440                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     40766635.795455                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    209728761.213683                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          440    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1214125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545337500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             440                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8309880250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  17937319750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1126180                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1126180                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1126180                       # number of overall hits
system.cpu.icache.overall_hits::total         1126180                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          311                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            311                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          311                       # number of overall misses
system.cpu.icache.overall_misses::total           311                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13577500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13577500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13577500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13577500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1126491                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1126491                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1126491                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1126491                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000276                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000276                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000276                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000276                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43657.556270                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43657.556270                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43657.556270                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43657.556270                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          311                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          311                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          311                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          311                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13084625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13084625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13084625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13084625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000276                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000276                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000276                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000276                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42072.749196                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42072.749196                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42072.749196                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42072.749196                       # average overall mshr miss latency
system.cpu.icache.replacements                    126                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1126180                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1126180                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          311                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           311                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13577500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13577500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1126491                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1126491                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43657.556270                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43657.556270                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          311                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          311                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13084625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13084625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000276                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000276                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42072.749196                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42072.749196                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           411.803643                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              643340                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               126                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5105.873016                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   411.803643                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.804304                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.804304                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          417                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2253293                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2253293                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       135026                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           135026                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       135026                       # number of overall hits
system.cpu.dcache.overall_hits::total          135026                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          478                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            478                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          478                       # number of overall misses
system.cpu.dcache.overall_misses::total           478                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     37387875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     37387875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     37387875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     37387875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       135504                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       135504                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       135504                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       135504                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003528                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003528                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003528                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003528                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78217.311715                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78217.311715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78217.311715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78217.311715                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          236                       # number of writebacks
system.cpu.dcache.writebacks::total               236                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          109                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          369                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          369                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          369                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          369                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4913                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4913                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27937500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27937500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27937500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27937500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10765125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10765125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002723                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002723                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75711.382114                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75711.382114                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75711.382114                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75711.382114                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2191.151028                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2191.151028                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    357                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        84137                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           84137                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18647125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18647125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        84396                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        84396                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003069                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003069                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71996.621622                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71996.621622                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          495                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          495                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     17580625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17580625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10765125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10765125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002939                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002939                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70889.616935                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70889.616935                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21747.727273                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21747.727273                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        50889                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          50889                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          219                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          219                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18740750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18740750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        51108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        51108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004285                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004285                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85574.200913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85574.200913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           98                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           98                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4418                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4418                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10356875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10356875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002368                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002368                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85594.008264                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85594.008264                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       307503                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       307503                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3204079250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3204079250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10419.668263                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10419.668263                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        75095                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        75095                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       232408                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       232408                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3108706345                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3108706345                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13376.072876                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13376.072876                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.611340                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5949                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               387                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.372093                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.611340                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.967991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.967991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3002409                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3002409                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26247200000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26247381250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    245                       # Simulator instruction rate (inst/s)
host_mem_usage                                8760260                       # Number of bytes of host memory used
host_op_rate                                      251                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31660.48                       # Real time elapsed on the host
host_tick_rate                                 709340                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7749086                       # Number of instructions simulated
sim_ops                                       7946087                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022458                       # Number of seconds simulated
sim_ticks                                 22458056250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.221439                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  334643                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               344207                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                462                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3770                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            342580                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2814                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3988                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1174                       # Number of indirect misses.
system.cpu.branchPred.lookups                  365082                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7539                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          731                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2141977                       # Number of instructions committed
system.cpu.committedOps                       2173142                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.376998                       # CPI: cycles per instruction
system.cpu.discardedOps                         10398                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1094541                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             85617                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           659231                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2258295                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296121                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      440                       # number of quiesce instructions executed
system.cpu.numCycles                          7233452                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       440                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1416714     65.19%     65.19% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1066      0.05%     65.24% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.24% # Class of committed instruction
system.cpu.op_class_0::MemRead                  84318      3.88%     69.12% # Class of committed instruction
system.cpu.op_class_0::MemWrite                671043     30.88%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2173142                       # Class of committed instruction
system.cpu.quiesceCycles                     28699438                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4975157                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           46                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          524                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        616181                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              201502                       # Transaction distribution
system.membus.trans_dist::ReadResp             202065                       # Transaction distribution
system.membus.trans_dist::WriteReq             110914                       # Transaction distribution
system.membus.trans_dist::WriteResp            110914                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          237                       # Transaction distribution
system.membus.trans_dist::WriteClean               30                       # Transaction distribution
system.membus.trans_dist::CleanEvict              250                       # Transaction distribution
system.membus.trans_dist::ReadExReq               121                       # Transaction distribution
system.membus.trans_dist::ReadExResp              121                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            313                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           250                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       307503                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        307503                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       616086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       625963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       615006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       615006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1241723                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        20032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        20032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        39616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10937                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        55729                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     19679592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     19679592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19755353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            928265                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000057                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007556                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  928212     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      53      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              928265                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1561599095                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9951875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              712781                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1948000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7514450                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1224035555                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1598000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2918151                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       729538                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3647689                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       729538                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2918151                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3647689                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3647689                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3647689                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7295378                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245248                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245248                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       438190                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       438190                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4046                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7846                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        90224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1179650                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1216514                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1366876                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         6358                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10937                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1443164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1770844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     18874372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     19464196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21754913                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2271913375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             10.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1845035617                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          8.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1175470000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2918151                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4377227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5836302                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13131680                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5836302                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4377227                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10213529                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2918151                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10213529                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10213529                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23345208                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2188613                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10213529                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2188613                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14590755                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4377227                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1505028                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5882254                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2188613                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14590755                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3693641                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20473010                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       201007                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       201007                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       106496                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       106496                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        34872                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       571394                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       615006                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1115484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     18284548                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     19679592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       382669                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       382669    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       382669                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    875138500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1111507000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1965361895                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     20427057                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     26263359                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2012052312                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43772265                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43833357                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87605623                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2009134161                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     64260414                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     26263359                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2099657935                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      6160384                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22937604                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     12713988                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21889028                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       192512                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4315137                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       397313                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2691073                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11672604                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    732456087                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    274306197                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2918151                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1021353039                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    408541144                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    566121478                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    974662622                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11672604                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1140997231                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    840427675                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2918151                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1996015661                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        20032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21248                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        20032                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        20032                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          313                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          332                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       891974                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        54145                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         946119                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       891974                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       891974                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       891974                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        54145                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        946119                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     12124164                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12886376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      6160384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6832832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       189441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              201359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          267                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        96256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             106763                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29242602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    539858119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2188613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1505028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1003114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             573797476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         760885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     20427057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    274306197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5836302                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       729538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2188613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            304248592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         760885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     49669659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    814164316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8024915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       729538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3693641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1003114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            878046069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     17418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    285554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006448412500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          211                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          211                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              367522                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113354                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201359                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     106763                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201359                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   106763                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    181                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6663                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6496792585                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1005890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11777715085                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32293.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58543.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       155                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   187660                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   99384                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201356                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               106763                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  176887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    310                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.039908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.438350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.470529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          504      2.41%      2.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          429      2.05%      4.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          339      1.62%      6.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          229      1.10%      7.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          507      2.43%      9.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          255      1.22%     10.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          330      1.58%     12.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          308      1.47%     13.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17997     86.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20898                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     953.473934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1178.317539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           111     52.61%     52.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.47%     53.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           27     12.80%     65.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.47%     66.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.47%     66.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.47%     67.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.47%     67.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           51     24.17%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      3.32%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.95%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            7      3.32%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           211                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean            506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    204.292532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    473.554351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             54     25.59%     25.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             7      3.32%     28.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            23     10.90%     39.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      6.64%     46.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.95%     47.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.95%     48.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.95%     49.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.47%     49.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      2.37%     52.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.42%     53.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.47%     54.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.95%     54.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.47%     55.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.47%     55.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11      5.21%     61.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           82     38.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           211                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12875392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6833024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12886376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6832832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       573.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       304.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    573.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    304.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22458018750                       # Total gap between requests
system.mem_ctrls.avgGap                      72886.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     12115012                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        22272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18240                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      6159424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29192553.117770377547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 539450603.611343264580                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2143017.163384297863                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1505027.844963207841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 991715.389438478160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 812180.706867719186                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 20427057.216939687729                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 274263450.560197055340                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5836302.061982768588                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 729537.757747846073                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2188613.273243538104                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       189441                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          352                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          267                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        96256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    590965955                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  11090375040                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43808580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     36748960                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     15816550                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18704057565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29806511125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 285712050500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2156622375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  54156371000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    954676500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57554.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58542.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     57042.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     69337.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44933.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  70052650.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4158274.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2968251.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1053038.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 211548324.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1243068.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17565694420                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1214850000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3677776830                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 880                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           440                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     40766635.795455                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    209728761.213683                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          440    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1214125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545337500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             440                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8310061500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  17937319750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1126190                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1126190                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1126190                       # number of overall hits
system.cpu.icache.overall_hits::total         1126190                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          313                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            313                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          313                       # number of overall misses
system.cpu.icache.overall_misses::total           313                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13663750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13663750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13663750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13663750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1126503                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1126503                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1126503                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1126503                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000278                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000278                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000278                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000278                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43654.153355                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43654.153355                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43654.153355                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43654.153355                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          313                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          313                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          313                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          313                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13167625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13167625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13167625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13167625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000278                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000278                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000278                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000278                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42069.089457                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42069.089457                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42069.089457                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42069.089457                       # average overall mshr miss latency
system.cpu.icache.replacements                    128                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1126190                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1126190                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          313                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           313                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13663750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13663750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1126503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1126503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000278                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000278                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43654.153355                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43654.153355                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          313                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          313                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13167625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13167625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000278                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000278                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42069.089457                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42069.089457                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           411.803685                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2870448                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               545                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5266.877064                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   411.803685                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.804304                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.804304                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          417                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2253319                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2253319                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       135030                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           135030                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       135030                       # number of overall hits
system.cpu.dcache.overall_hits::total          135030                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          480                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            480                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          480                       # number of overall misses
system.cpu.dcache.overall_misses::total           480                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     37517250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     37517250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     37517250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     37517250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       135510                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       135510                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       135510                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       135510                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003542                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003542                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003542                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003542                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78160.937500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78160.937500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78160.937500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78160.937500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          237                       # number of writebacks
system.cpu.dcache.writebacks::total               237                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          109                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          371                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          371                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          371                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          371                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4913                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4913                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     28064125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28064125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     28064125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28064125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10765125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10765125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002738                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002738                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002738                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002738                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75644.541779                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75644.541779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75644.541779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75644.541779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2191.151028                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2191.151028                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    359                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        84141                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           84141                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18776500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18776500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        84402                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        84402                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003092                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003092                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71940.613027                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71940.613027                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          250                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          250                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          495                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          495                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     17707250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17707250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10765125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10765125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        70829                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        70829                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21747.727273                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21747.727273                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        50889                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          50889                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          219                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          219                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18740750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18740750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        51108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        51108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004285                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004285                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85574.200913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85574.200913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           98                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           98                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4418                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4418                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10356875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10356875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002368                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002368                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85594.008264                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85594.008264                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       307503                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       307503                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3204079250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3204079250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10419.668263                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10419.668263                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        75095                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        75095                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       232408                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       232408                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3108706345                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3108706345                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13376.072876                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13376.072876                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.611327                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              139202                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               883                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.646659                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.611327                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.967991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.967991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3002435                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3002435                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26247381250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
