-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                kjr115@EEWS104A-009                                 
-- Generated date:              Tue May 03 14:33:58 +0100 2016                      

Solution Settings: Render.v15
  Current state: extract
  Project: RenderBlock
  
  Design Input Files Specified
    $PROJECT_HOME/src/Render.cpp
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /Render/core                        7 1310721    1310720            0  1          
    Design Total:                       7 1310721    1310720            0  1          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(21,0,2,1,21)                        22.000     22.000 2.033          1           1 
    mgc_add(4,0,4,0,4)                           5.293      5.293 0.854          2           2 
    mgc_and(21,2)                               15.326     15.326 0.263          1           1 
    mgc_not(1)                                   0.000      0.000 0.000          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                   0.000      0.000 0.000          0           2 
    mgc_reg_pos(21,0,0,1,1,0,0)                  0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                          
    mgc_out_stdreg(1,12)                         0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):              47.913     48.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:     47.9          47.9            47.9        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:             47.9 (100%)   47.9 (100%)     47.9 (100%) 
      MUX:                 0.0           0.0             0.0        
      FUNC:               32.6  (68%)   32.6  (68%)     32.6  (68%) 
      LOGIC:              15.3  (32%)   15.3  (32%)     15.3  (32%) 
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           0.0             0.0        
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           0.0             0.0        
                                                                    
    
  Register-to-Variable Mappings
    Register                            Size(bits) Gated Register CG Opt Done Variables                                             
    ----------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    for:i#1.sva#1                               21                            for:i#1.sva#1                                         
    exit:for.lpi                                 1                            exit:for.lpi                                          
    reg(v_out:rsc:mgc_out_stdreg.d).reg          1                            reg(v_out:rsc:mgc_out_stdreg.d).reg                   
                                                                                                                                    
    Total:                                      23              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  3.148986
      Slack:      16.851014
      
      Path                                          Startpoint                     Endpoint                                    Delay  Slack   
      --------------------------------------------- ------------------------------ ------------------------------------------- ------ -------
      1                                             Render:core/reg(for:i#1.sva#1) Render:core/reg(exit:for.lpi)               3.1490 16.8510 
                                                                                                                                              
        Instance                                    Component                                                                  Delta  Delay   
        --------                                    ---------                                                                  -----  -----   
        Render:core/reg(for:i#1.sva#1)              mgc_reg_pos_21_0_0_1_1_0_0                                                 0.0000 0.0000  
        Render:core/for:i#1.sva#1                                                                                              0.0000 0.0000  
        Render:core/for:and                         mgc_and_21_2                                                               0.2625 0.2625  
        Render:core/for:i#1.lpi.dfm                                                                                            0.0000 0.2625  
        Render:core/for:acc#2                       mgc_add_21_0_2_1_21                                                        2.0329 2.2954  
        Render:core/for:i#1.sva#2                                                                                              0.0000 2.2954  
        Render:core/slc(for:i#1.sva#3)                                                                                         0.0000 2.2954  
        Render:core/slc(for:i#1.sva#3).itm                                                                                     0.0000 2.2954  
        Render:core/for:acc                         mgc_add_4_0_4_0_4                                                          0.8536 3.1490  
        Render:core/for:acc.itm                                                                                                0.0000 3.1490  
        Render:core/for:slc                                                                                                    0.0000 3.1490  
        Render:core/for:slc.itm                                                                                                0.0000 3.1490  
        Render:core/for:not                         mgc_not_1                                                                  0.0000 3.1490  
        Render:core/for:not.itm                                                                                                0.0000 3.1490  
        Render:core/reg(exit:for.lpi)               mgc_reg_pos_1_0_0_1_1_0_0                                                  0.0000 3.1490  
                                                                                                                                              
      2                                             Render:core/reg(exit:for.lpi)  Render:core/reg(exit:for.lpi)               3.1490 16.8510 
                                                                                                                                              
        Instance                                    Component                                                                  Delta  Delay   
        --------                                    ---------                                                                  -----  -----   
        Render:core/reg(exit:for.lpi)               mgc_reg_pos_1_0_0_1_1_0_0                                                  0.0000 0.0000  
        Render:core/exit:for.lpi                                                                                               0.0000 0.0000  
        Render:core/for:not#1                       mgc_not_1                                                                  0.0000 0.0000  
        Render:core/for:not#1.itm                                                                                              0.0000 0.0000  
        Render:core/for:exs                                                                                                    0.0000 0.0000  
        Render:core/for:exs.itm                                                                                                0.0000 0.0000  
        Render:core/for:and                         mgc_and_21_2                                                               0.2625 0.2625  
        Render:core/for:i#1.lpi.dfm                                                                                            0.0000 0.2625  
        Render:core/for:acc#2                       mgc_add_21_0_2_1_21                                                        2.0329 2.2954  
        Render:core/for:i#1.sva#2                                                                                              0.0000 2.2954  
        Render:core/slc(for:i#1.sva#3)                                                                                         0.0000 2.2954  
        Render:core/slc(for:i#1.sva#3).itm                                                                                     0.0000 2.2954  
        Render:core/for:acc                         mgc_add_4_0_4_0_4                                                          0.8536 3.1490  
        Render:core/for:acc.itm                                                                                                0.0000 3.1490  
        Render:core/for:slc                                                                                                    0.0000 3.1490  
        Render:core/for:slc.itm                                                                                                0.0000 3.1490  
        Render:core/for:not                         mgc_not_1                                                                  0.0000 3.1490  
        Render:core/for:not.itm                                                                                                0.0000 3.1490  
        Render:core/reg(exit:for.lpi)               mgc_reg_pos_1_0_0_1_1_0_0                                                  0.0000 3.1490  
                                                                                                                                              
      3                                             Render:core/reg(for:i#1.sva#1) Render:core/for:i#1.sva#2                   2.2954 17.7046 
                                                                                                                                              
        Instance                                    Component                                                                  Delta  Delay   
        --------                                    ---------                                                                  -----  -----   
        Render:core/reg(for:i#1.sva#1)              mgc_reg_pos_21_0_0_1_1_0_0                                                 0.0000 0.0000  
        Render:core/for:i#1.sva#1                                                                                              0.0000 0.0000  
        Render:core/for:and                         mgc_and_21_2                                                               0.2625 0.2625  
        Render:core/for:i#1.lpi.dfm                                                                                            0.0000 0.2625  
        Render:core/for:acc#2                       mgc_add_21_0_2_1_21                                                        2.0329 2.2954  
        Render:core/for:i#1.sva#2                                                                                              0.0000 2.2954  
                                                                                                                                              
      4                                             Render:core/reg(exit:for.lpi)  Render:core/for:i#1.sva#2                   2.2954 17.7046 
                                                                                                                                              
        Instance                                    Component                                                                  Delta  Delay   
        --------                                    ---------                                                                  -----  -----   
        Render:core/reg(exit:for.lpi)               mgc_reg_pos_1_0_0_1_1_0_0                                                  0.0000 0.0000  
        Render:core/exit:for.lpi                                                                                               0.0000 0.0000  
        Render:core/for:not#1                       mgc_not_1                                                                  0.0000 0.0000  
        Render:core/for:not#1.itm                                                                                              0.0000 0.0000  
        Render:core/for:exs                                                                                                    0.0000 0.0000  
        Render:core/for:exs.itm                                                                                                0.0000 0.0000  
        Render:core/for:and                         mgc_and_21_2                                                               0.2625 0.2625  
        Render:core/for:i#1.lpi.dfm                                                                                            0.0000 0.2625  
        Render:core/for:acc#2                       mgc_add_21_0_2_1_21                                                        2.0329 2.2954  
        Render:core/for:i#1.sva#2                                                                                              0.0000 2.2954  
                                                                                                                                              
      5                                             Render:core/reg(for:i#1.sva#1) Render:core/reg(v_out:rsc:mgc_out_stdreg.d) 1.1161 18.8839 
                                                                                                                                              
        Instance                                    Component                                                                  Delta  Delay   
        --------                                    ---------                                                                  -----  -----   
        Render:core/reg(for:i#1.sva#1)              mgc_reg_pos_21_0_0_1_1_0_0                                                 0.0000 0.0000  
        Render:core/for:i#1.sva#1                                                                                              0.0000 0.0000  
        Render:core/for:and                         mgc_and_21_2                                                               0.2625 0.2625  
        Render:core/for:i#1.lpi.dfm                                                                                            0.0000 0.2625  
        Render:core/slc(for:i#1.lpi.dfm)                                                                                       0.0000 0.2625  
        Render:core/slc(for:i#1.lpi.dfm).itm                                                                                   0.0000 0.2625  
        Render:core/for:if:acc                      mgc_add_4_0_4_0_4                                                          0.8536 1.1161  
        Render:core/for:if:acc.itm                                                                                             0.0000 1.1161  
        Render:core/for:slc#1                                                                                                  0.0000 1.1161  
        Render:core/for:slc#1.itm                                                                                              0.0000 1.1161  
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_1_0_0_1_1_0_0                                                  0.0000 1.1161  
                                                                                                                                              
      6                                             Render:core/reg(exit:for.lpi)  Render:core/reg(v_out:rsc:mgc_out_stdreg.d) 1.1161 18.8839 
                                                                                                                                              
        Instance                                    Component                                                                  Delta  Delay   
        --------                                    ---------                                                                  -----  -----   
        Render:core/reg(exit:for.lpi)               mgc_reg_pos_1_0_0_1_1_0_0                                                  0.0000 0.0000  
        Render:core/exit:for.lpi                                                                                               0.0000 0.0000  
        Render:core/for:not#1                       mgc_not_1                                                                  0.0000 0.0000  
        Render:core/for:not#1.itm                                                                                              0.0000 0.0000  
        Render:core/for:exs                                                                                                    0.0000 0.0000  
        Render:core/for:exs.itm                                                                                                0.0000 0.0000  
        Render:core/for:and                         mgc_and_21_2                                                               0.2625 0.2625  
        Render:core/for:i#1.lpi.dfm                                                                                            0.0000 0.2625  
        Render:core/slc(for:i#1.lpi.dfm)                                                                                       0.0000 0.2625  
        Render:core/slc(for:i#1.lpi.dfm).itm                                                                                   0.0000 0.2625  
        Render:core/for:if:acc                      mgc_add_4_0_4_0_4                                                          0.8536 1.1161  
        Render:core/for:if:acc.itm                                                                                             0.0000 1.1161  
        Render:core/for:slc#1                                                                                                  0.0000 1.1161  
        Render:core/for:slc#1.itm                                                                                              0.0000 1.1161  
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_1_0_0_1_1_0_0                                                  0.0000 1.1161  
                                                                                                                                              
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                    Port            Slack (Delay) Messages 
      ------------------------------------------- ------------- ------- ------- --------
      Render:core/reg(v_out:rsc:mgc_out_stdreg.d) for:slc#1.itm 18.8839  1.1161          
      Render:core/reg(for:i#1.sva#1)              for:i#1.sva#2 16.8510  3.1490          
      Render:core/reg(exit:for.lpi)               for:not.itm   16.8510  3.1490          
      Render                                      v_out:rsc.z   20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   21     1 
    -                    4     2 
    and                          
    -                    2     1 
    not                          
    -                    1     2 
    reg                          
    -                   21     1 
    -                    1     2 
    write_port                   
    -                   12     1 
    
  End of Report
