// Generated by CIRCT 42e53322a
module aq_vpu_srcv_type(	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:2:3
  input         cp0_vpu_xx_bf16,	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:2:34
  input  [63:0] ex1_srcvx,	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:2:60
  input  [47:0] ex1_srcvx_high,	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:2:81
  input         ex1_srcvx_vec,	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:2:107
                inst_simd,	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:2:131
  output [47:0] srcvx_type	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:2:152
);

  wire src_double_expn_zero = ex1_srcvx[62:52] == 11'h0;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:15:15, :16:10, :17:10
  wire src_double_frac_zero = ex1_srcvx[51:0] == 52'h0;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:12:15, :18:10, :19:10
  wire src_double_zero = src_double_expn_zero & src_double_frac_zero;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:17:10, :19:10, :29:11
  wire _GEN = (&(ex1_srcvx_high[47:16])) | ex1_srcvx_vec;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:36:11, :37:11, :38:11
  wire src_single0_cnan = inst_simd ? ~_GEN : ex1_srcvx[63:32] != 32'hFFFFFFFF;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:11:16, :38:11, :39:11, :40:11, :41:11, :42:11
  wire src_single0_expn_zero = ex1_srcvx[30:23] == 8'h0;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:10:14, :43:11, :44:11
  wire src_single0_frac_zero = ex1_srcvx[22:0] == 23'h0;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:8:15, :45:11, :46:11
  wire src_single0_zero =
    src_single0_expn_zero & src_single0_frac_zero & ~src_single0_cnan;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:42:11, :44:11, :46:11, :49:11, :60:11
  wire src_single1_expn_zero = ex1_srcvx[62:55] == 8'h0;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:10:14, :68:11, :69:11
  wire src_single1_frac_zero = ex1_srcvx[54:32] == 23'h0;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:8:15, :70:11, :71:11
  wire src_single1_zero = src_single1_expn_zero & src_single1_frac_zero & _GEN;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:38:11, :69:11, :71:11, :83:11
  wire _GEN_0 = (&ex1_srcvx_high) | ex1_srcvx_vec;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:90:11, :91:11
  wire src_half0_cnan = inst_simd ? ~_GEN_0 : ex1_srcvx[63:16] != 48'hFFFFFFFFFFFF;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:7:16, :91:11, :92:11, :93:11, :94:11, :95:11
  wire src_half0_expn_zero =
    cp0_vpu_xx_bf16 ? ex1_srcvx[14:7] == 8'h0 : ex1_srcvx[14:10] == 5'h0;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:6:14, :10:14, :96:11, :97:11, :98:11, :99:11, :100:11
  wire src_half0_expn_max =
    cp0_vpu_xx_bf16 ? (&(ex1_srcvx[14:7])) : (&(ex1_srcvx[14:10]));	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:96:11, :98:11, :101:11, :102:11, :103:11
  wire src_half0_frac_zero =
    cp0_vpu_xx_bf16 ? ex1_srcvx[6:0] == 7'h0 : ex1_srcvx[9:0] == 10'h0;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:3:15, :4:14, :104:11, :105:11, :106:11, :107:11, :108:11
  wire src_half0_frac_msb = cp0_vpu_xx_bf16 ? ex1_srcvx[6] : ex1_srcvx[9];	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:109:11, :110:11, :111:11
  wire src_half0_zero = src_half0_expn_zero & src_half0_frac_zero & ~src_half0_cnan;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:95:11, :100:11, :108:11, :113:11, :121:12
  wire src_half1_expn_zero =
    cp0_vpu_xx_bf16 ? src_single0_expn_zero : ex1_srcvx[30:26] == 5'h0;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:6:14, :44:11, :128:12, :129:12, :130:12
  wire src_half1_expn_max =
    cp0_vpu_xx_bf16 ? (&(ex1_srcvx[30:23])) : (&(ex1_srcvx[30:26]));	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:43:11, :51:11, :128:12, :131:12, :133:12
  wire src_half1_frac_zero =
    cp0_vpu_xx_bf16 ? ex1_srcvx[22:16] == 7'h0 : ex1_srcvx[25:16] == 10'h0;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:3:15, :4:14, :134:12, :135:12, :136:12, :137:12, :138:12
  wire src_half1_frac_msb = cp0_vpu_xx_bf16 ? ex1_srcvx[22] : ex1_srcvx[25];	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:47:11, :139:12, :140:12
  wire src_half1_zero = src_half1_expn_zero & src_half1_frac_zero & _GEN_0;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:91:11, :130:12, :138:12, :148:12
  wire src_half2_expn_zero =
    cp0_vpu_xx_bf16 ? ex1_srcvx[46:39] == 8'h0 : ex1_srcvx[46:42] == 5'h0;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:6:14, :10:14, :154:12, :155:12, :156:12, :157:12, :158:12
  wire src_half2_expn_max =
    cp0_vpu_xx_bf16 ? (&(ex1_srcvx[46:39])) : (&(ex1_srcvx[46:42]));	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:154:12, :156:12, :159:12, :160:12, :161:12
  wire src_half2_frac_zero =
    cp0_vpu_xx_bf16 ? ex1_srcvx[38:32] == 7'h0 : ex1_srcvx[41:32] == 10'h0;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:3:15, :4:14, :162:12, :163:12, :164:12, :165:12, :166:12
  wire src_half2_frac_msb = cp0_vpu_xx_bf16 ? ex1_srcvx[38] : ex1_srcvx[41];	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:167:12, :168:12, :169:12
  wire src_half2_zero = src_half2_expn_zero & src_half2_frac_zero & _GEN_0;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:91:11, :158:12, :166:12, :177:12
  wire src_half3_expn_zero =
    cp0_vpu_xx_bf16 ? src_single1_expn_zero : ex1_srcvx[62:58] == 5'h0;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:6:14, :69:11, :183:12, :184:12, :185:12
  wire src_half3_expn_max =
    cp0_vpu_xx_bf16 ? (&(ex1_srcvx[62:55])) : (&(ex1_srcvx[62:58]));	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:68:11, :75:11, :183:12, :186:12, :188:12
  wire src_half3_frac_zero =
    cp0_vpu_xx_bf16 ? ex1_srcvx[54:48] == 7'h0 : ex1_srcvx[57:48] == 10'h0;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:3:15, :4:14, :189:12, :190:12, :191:12, :192:12, :193:12
  wire src_half3_frac_msb = cp0_vpu_xx_bf16 ? ex1_srcvx[54] : ex1_srcvx[57];	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:72:11, :194:12, :195:12
  wire src_half3_zero = src_half3_expn_zero & src_half3_frac_zero & _GEN_0;	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:91:11, :185:12, :193:12, :203:12
  assign srcvx_type =
    {(&(ex1_srcvx[62:52])) & ~(ex1_srcvx[51]) & ~src_double_frac_zero,
     (&(ex1_srcvx[62:52])) & ex1_srcvx[51],
     (&(ex1_srcvx[62:52])) & src_double_frac_zero,
     src_double_zero,
     src_double_expn_zero & ~src_double_frac_zero,
     ~src_double_zero & ~(&(ex1_srcvx[62:52])),
     src_single0_cnan,
     (&(ex1_srcvx[30:23])) & ~(ex1_srcvx[22]) & ~src_single0_frac_zero
       & ~src_single0_cnan,
     (&(ex1_srcvx[30:23])) & ex1_srcvx[22] | src_single0_cnan,
     (&(ex1_srcvx[30:23])) & src_single0_frac_zero & ~src_single0_cnan,
     src_single0_zero,
     src_single0_expn_zero & ~src_single0_frac_zero,
     ~src_single0_zero & ~(&(ex1_srcvx[30:23])) & ~src_single0_cnan,
     ~_GEN,
     (&(ex1_srcvx[62:55])) & ~(ex1_srcvx[54]) & ~src_single1_frac_zero & _GEN,
     (&(ex1_srcvx[62:55])) & ex1_srcvx[54] | ~_GEN,
     (&(ex1_srcvx[62:55])) & src_single1_frac_zero & _GEN,
     src_single1_zero,
     src_single1_expn_zero & ~src_single1_frac_zero,
     ~src_single1_zero & ~(&(ex1_srcvx[62:55])) & _GEN,
     src_half0_cnan,
     src_half0_expn_max & ~src_half0_frac_msb & ~src_half0_frac_zero & ~src_half0_cnan,
     src_half0_expn_max & src_half0_frac_msb | src_half0_cnan,
     src_half0_expn_max & src_half0_frac_zero & ~src_half0_cnan,
     src_half0_zero,
     src_half0_expn_zero & ~src_half0_frac_zero,
     ~src_half0_zero & ~src_half0_expn_max & ~src_half0_cnan,
     ~_GEN_0,
     src_half1_expn_max & ~src_half1_frac_msb & ~src_half1_frac_zero & _GEN_0,
     src_half1_expn_max & src_half1_frac_msb | ~_GEN_0,
     src_half1_expn_max & src_half1_frac_zero & _GEN_0,
     src_half1_zero,
     src_half1_expn_zero & ~src_half1_frac_zero,
     ~src_half1_zero & ~src_half1_expn_max & _GEN_0,
     ~_GEN_0,
     src_half2_expn_max & ~src_half2_frac_msb & ~src_half2_frac_zero & _GEN_0,
     src_half2_expn_max & src_half2_frac_msb | ~_GEN_0,
     src_half2_expn_max & src_half2_frac_zero & _GEN_0,
     src_half2_zero,
     src_half2_expn_zero & ~src_half2_frac_zero,
     ~src_half2_zero & ~src_half2_expn_max & _GEN_0,
     ~_GEN_0,
     src_half3_expn_max & ~src_half3_frac_msb & ~src_half3_frac_zero & _GEN_0,
     src_half3_expn_max & src_half3_frac_msb | ~_GEN_0,
     src_half3_expn_max & src_half3_frac_zero & _GEN_0,
     src_half3_zero,
     src_half3_expn_zero & ~src_half3_frac_zero,
     ~src_half3_zero & ~src_half3_expn_max & _GEN_0};	// /tmp/tmp.sw7ZtD1crh/39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.cleaned.mlir:16:10, :17:10, :19:10, :20:10, :21:10, :22:10, :23:10, :24:10, :26:11, :28:11, :29:11, :31:11, :32:11, :34:11, :35:11, :38:11, :41:11, :42:11, :43:11, :44:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :54:11, :55:11, :58:11, :60:11, :62:11, :63:11, :65:11, :67:11, :68:11, :69:11, :71:11, :72:11, :73:11, :74:11, :75:11, :76:11, :78:11, :80:11, :82:11, :83:11, :85:11, :86:11, :88:11, :89:11, :91:11, :94:11, :95:11, :100:11, :103:11, :108:11, :111:11, :112:11, :113:11, :114:11, :115:11, :116:12, :117:12, :119:12, :121:12, :123:12, :124:12, :125:12, :127:12, :130:12, :133:12, :138:12, :140:12, :141:12, :142:12, :143:12, :144:12, :146:12, :147:12, :148:12, :150:12, :151:12, :152:12, :153:12, :158:12, :161:12, :166:12, :169:12, :170:12, :171:12, :172:12, :173:12, :175:12, :176:12, :177:12, :179:12, :180:12, :181:12, :182:12, :185:12, :188:12, :193:12, :195:12, :196:12, :197:12, :198:12, :199:12, :201:12, :202:12, :203:12, :205:12, :206:12, :207:12, :208:12, :213:12, :214:5
endmodule

