/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [13:0] _04_;
  wire [14:0] _05_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [12:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_53z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_85z;
  wire celloutsig_0_86z;
  wire [4:0] celloutsig_0_8z;
  wire [16:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [12:0] _06_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 13'h0000;
    else _06_ <= { in_data[36:29], celloutsig_0_8z };
  assign { _04_[13:12], _03_, _00_, _04_[9:8], _01_, _04_[6], _04_[4:0] } = _06_;
  assign celloutsig_1_3z = !(celloutsig_1_0z[15] ? celloutsig_1_1z : celloutsig_1_2z[3]);
  assign celloutsig_1_10z = !(in_data[148] ? celloutsig_1_8z[2] : celloutsig_1_5z);
  assign celloutsig_1_19z = !(celloutsig_1_4z ? celloutsig_1_0z[9] : celloutsig_1_6z[2]);
  assign celloutsig_0_21z = !(celloutsig_0_4z ? celloutsig_0_8z[3] : 1'h1);
  assign celloutsig_0_3z = celloutsig_0_2z | ~(celloutsig_0_2z);
  assign celloutsig_0_86z = celloutsig_0_53z[1] | ~(celloutsig_0_43z[1]);
  assign celloutsig_1_5z = celloutsig_1_2z[1] | ~(celloutsig_1_1z);
  assign celloutsig_1_18z = celloutsig_1_12z[0] | ~(celloutsig_1_5z);
  assign celloutsig_0_2z = celloutsig_0_1z[5] | ~(in_data[74]);
  assign celloutsig_0_31z = celloutsig_0_2z ^ celloutsig_0_21z;
  assign celloutsig_0_34z = in_data[22] ^ celloutsig_0_16z[4];
  assign celloutsig_1_1z = celloutsig_1_0z[10] ^ in_data[118];
  assign celloutsig_0_22z = _02_ ^ celloutsig_0_17z;
  assign celloutsig_0_0z = ~(in_data[16] ^ in_data[8]);
  assign celloutsig_0_4z = ~(celloutsig_0_2z ^ celloutsig_0_0z);
  assign celloutsig_0_7z = ~(celloutsig_0_3z ^ celloutsig_0_0z);
  assign celloutsig_0_85z = ~(celloutsig_0_34z ^ celloutsig_0_31z);
  assign celloutsig_1_4z = ~(celloutsig_1_0z[14] ^ celloutsig_1_3z);
  reg [14:0] _25_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _25_ <= 15'h0000;
    else _25_ <= in_data[83:69];
  assign { _05_[14:8], _02_, _05_[6:3], celloutsig_0_43z[2:1], _05_[0] } = _25_;
  assign celloutsig_0_8z = { in_data[57:54], celloutsig_0_0z } / { 1'h1, celloutsig_0_5z[10:7] };
  assign celloutsig_1_12z = { celloutsig_1_11z[1], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_10z } / { 1'h1, celloutsig_1_0z[4:2] };
  assign celloutsig_0_13z = { _04_[9:8], _01_, _04_[6], 1'h0, _04_[4:2], celloutsig_0_7z } / { 1'h1, celloutsig_0_5z[9:3], celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[56:52], celloutsig_0_2z, celloutsig_0_1z } * { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[115:99] * in_data[187:171];
  assign celloutsig_1_2z = { in_data[119:118], celloutsig_1_1z, celloutsig_1_1z } * celloutsig_1_0z[16:13];
  assign celloutsig_1_6z = { celloutsig_1_2z[1:0], celloutsig_1_5z } * { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_9z = { celloutsig_1_7z[1:0], celloutsig_1_4z, celloutsig_1_1z } * { celloutsig_1_8z[2:1], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_7z[6:4], celloutsig_1_1z } * celloutsig_1_9z;
  assign celloutsig_0_1z = in_data[67:62] * { in_data[29:25], celloutsig_0_0z };
  assign celloutsig_0_53z = celloutsig_0_16z[11] ? { celloutsig_0_8z, celloutsig_0_8z[3], celloutsig_0_14z } : { _02_, _05_[6:3], celloutsig_0_43z[2], celloutsig_0_22z };
  assign celloutsig_1_7z = celloutsig_1_4z ? { in_data[164:159], celloutsig_1_5z } : { celloutsig_1_6z[1:0], celloutsig_1_6z, 1'h0, celloutsig_1_3z };
  assign celloutsig_1_8z = celloutsig_1_4z ? { celloutsig_1_2z[3], celloutsig_1_3z, 1'h1 } : celloutsig_1_7z[6:4];
  assign celloutsig_0_16z = celloutsig_0_4z ? { celloutsig_0_1z[4], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_8z } : { 3'h0, celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_17z = ~celloutsig_0_2z;
  assign celloutsig_0_14z = ~celloutsig_0_8z[1];
  assign { _04_[11:10], _04_[7], _04_[5] } = { _03_, _00_, _01_, 1'h0 };
  assign { _05_[7], _05_[2:1] } = { _02_, celloutsig_0_43z[2:1] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
