verilog xil_defaultlib --include "../../../../cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ipshared/6422/src" --include "../../../../cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ipshared/ec67/hdl" --include "../../../../cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ipshared/8713/hdl" --include "../../../../cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ipshared/4fba" --include "../../../../cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ipshared/2d50/hdl" --include "../../../../cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_processing_system7_0_0" --include "../../../../cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ipshared/1b7e/hdl/verilog" --include "../../../../cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ipshared/122e/hdl/verilog" --include "../../../../cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ipshared/b205/hdl/verilog" --include "../../../../cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ipshared/8f82/hdl/verilog" \
"../../../bd/CLRX/ipshared/6422/src/YV_CL_RX_TOP_encrypt.vp" \
"../../../bd/CLRX/ipshared/6422/src/YV_CL_RX_TOP.v" \
"../../../bd/CLRX/ip/CLRX_YV_CL_RX_TOP_0_0/sim/CLRX_YV_CL_RX_TOP_0_0.v" \
"../../../bd/CLRX/ip/CLRX_YV_OBUFDS_1_0/sim/CLRX_YV_OBUFDS_1_0.v" \
"../../../bd/CLRX/ip/CLRX_s00_regslice_0/sim/CLRX_s00_regslice_0.v" \
"../../../bd/CLRX/ip/CLRX_s00_data_fifo_0/sim/CLRX_s00_data_fifo_0.v" \
"../../../bd/CLRX/ip/CLRX_auto_pc_0/sim/CLRX_auto_pc_0.v" \
"../../../bd/CLRX/ip/CLRX_axis_data_fifo_0_0/sim/CLRX_axis_data_fifo_0_0.v" \
"../../../bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v" \
"../../../bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0.v" \
"../../../bd/CLRX/ip/CLRX_clk_wiz_1_0/CLRX_clk_wiz_1_0_mmcm_pll_drp.v" \
"../../../bd/CLRX/ip/CLRX_clk_wiz_1_0/CLRX_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/CLRX/ip/CLRX_clk_wiz_1_0/CLRX_clk_wiz_1_0.v" \
"../../../bd/CLRX/ip/CLRX_data_mux_0_0/sim/CLRX_data_mux_0_0.v" \
"../../../bd/CLRX/ip/CLRX_processing_system7_0_0/sim/CLRX_processing_system7_0_0.v" \
"../../../bd/CLRX/ip/CLRX_xbar_0/sim/CLRX_xbar_0.v" \
"../../../bd/CLRX/ip/CLRX_auto_pc_7/sim/CLRX_auto_pc_7.v" \
"../../../bd/CLRX/ip/CLRX_auto_pc_1/sim/CLRX_auto_pc_1.v" \
"../../../bd/CLRX/ip/CLRX_auto_pc_2/sim/CLRX_auto_pc_2.v" \
"../../../bd/CLRX/ip/CLRX_auto_pc_3/sim/CLRX_auto_pc_3.v" \
"../../../bd/CLRX/ip/CLRX_auto_pc_4/sim/CLRX_auto_pc_4.v" \
"../../../bd/CLRX/ip/CLRX_auto_pc_5/sim/CLRX_auto_pc_5.v" \
"../../../bd/CLRX/ip/CLRX_auto_pc_6/sim/CLRX_auto_pc_6.v" \
"../../../bd/CLRX/ip/CLRX_system_ila_3_0/bd_0/ip/ip_0/sim/bd_6224_ila_lib_0.v" \
"../../../bd/CLRX/ip/CLRX_system_ila_3_0/bd_0/sim/bd_6224.v" \
"../../../bd/CLRX/ip/CLRX_system_ila_3_0/sim/CLRX_system_ila_3_0.v" \
"../../../bd/CLRX/ip/CLRX_xlconcat_2_0/sim/CLRX_xlconcat_2_0.v" \
"../../../bd/CLRX/ip/CLRX_xlconcat_3_0/sim/CLRX_xlconcat_3_0.v" \
"../../../bd/CLRX/ip/CLRX_xlconstant_0_0/sim/CLRX_xlconstant_0_0.v" \
"../../../bd/CLRX/ip/CLRX_xlconstant_1_0/sim/CLRX_xlconstant_1_0.v" \
"../../../bd/CLRX/ip/CLRX_xlslice_0_0/sim/CLRX_xlslice_0_0.v" \
"../../../bd/CLRX/sim/CLRX.v" \

verilog xil_defaultlib "glbl.v"

nosort
