Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 25 16:35:56 2019
| Host         : userPC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   139 |
| Unused register locations in slices containing registers |   280 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            3 |
|      6 |            3 |
|      8 |            7 |
|     10 |           11 |
|     12 |            4 |
|     14 |            4 |
|    16+ |          106 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1154 |          210 |
| No           | No                    | Yes                    |              56 |           15 |
| No           | Yes                   | No                     |             432 |           64 |
| Yes          | No                    | No                     |            1496 |          214 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1830 |          229 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        |                                                                   Enable Signal                                                                  |                                                              Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                  | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                             |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                  | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                            |                1 |              4 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                  | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                  | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                              |                1 |              4 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                  | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                         |                3 |              6 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                  | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              6 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                  | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out1                          | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                      | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                          |                1 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                  | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                  | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                               |                2 |              8 |
|  design_1_i/clk_wiz/inst/clk_out1                          | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                   | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                          |                1 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/img0_cols_V_c_U/E[0]                                                                                           |                                                                                                                                           |                2 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/CvtColor_U0/E[0]                                                                                               |                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz/inst/clk_out1                          | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[0]                                                      |                                                                                                                                           |                1 |              8 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                              | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                               |                1 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                          | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                  |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                  | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |             10 |
|  design_1_i/clk_wiz/inst/clk_out1                          | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                                                     | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                            |                1 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                              | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                               |                1 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                            |                                                                                                                                           |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                            |                                                                                                                                           |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                               |                                                                                                                                           |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                          | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                  |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                              | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                               |                1 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                          | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                  |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/Mat2AXIvideo_U0/E[0]                                                                                           |                                                                                                                                           |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/Sobel_U0/grp_Filter2D_fu_96/E[0]                                                                               |                                                                                                                                           |                1 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/CvtColor_U0/mOutPtr_reg[0][0]                                                                                  |                                                                                                                                           |                1 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/CvtColor_U0/mOutPtr_reg[1]_0[0]                                                                                |                                                                                                                                           |                1 |             12 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                   |                1 |             14 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                  | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                4 |             14 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                   |                2 |             14 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                   |                2 |             14 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt[7]_i_1_n_0                                                                        |                2 |             16 |
|  design_1_i/clk_wiz/inst/clk_out1                          | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                           |                                                                                                                                           |                2 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/Sobel_U0/grp_Filter2D_fu_96/p_0_in3_in                                                                         |                                                                                                                                           |                2 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/Sobel_U0/grp_Filter2D_fu_96/ce                                                                                 |                                                                                                                                           |                1 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/Sobel_U0/grp_Filter2D_fu_96/ce                                                                                 | design_1_i/sobel_edge_detect_0/U0/Sobel_U0/grp_Filter2D_fu_96/SRL_SIG_reg[0][7]                                                           |                2 |             16 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pDataIn_reg[0][0]                                                           |                2 |             16 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                       |                2 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt[7]_i_1_n_0                                                                        |                3 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                  | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0] |                3 |             18 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/CvtColor_U0/p_Val2_14_reg_4480                                                                                 |                                                                                                                                           |                3 |             18 |
|  design_1_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                  | design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                           |                5 |             18 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/Sobel_U0/grp_Filter2D_fu_96/isneg_1_reg_27310                                                                  |                                                                                                                                           |                3 |             18 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/CvtColor_U0/ap_CS_fsm_state8                                                                                   | design_1_i/sobel_edge_detect_0/U0/CvtColor_U0/i_i_reg_245                                                                                 |                2 |             20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/CvtColor_1_U0/ap_CS_fsm_state2                                                                                 |                                                                                                                                           |                4 |             20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/Sobel_U0/grp_Filter2D_fu_96/ap_CS_fsm_state3                                                                   |                                                                                                                                           |                3 |             20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/Sobel_U0/grp_Filter2D_fu_96/ap_CS_fsm_state8                                                                   | design_1_i/sobel_edge_detect_0/U0/Sobel_U0/grp_Filter2D_fu_96/ap_NS_fsm1                                                                  |                2 |             20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/CvtColor_U0/Q[1]                                                                                               |                                                                                                                                           |                2 |             20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/CvtColor_1_U0/ap_CS_fsm_state5                                                                                 | design_1_i/sobel_edge_detect_0/U0/CvtColor_1_U0/i_reg_182                                                                                 |                4 |             20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                                               | design_1_i/sobel_edge_detect_0/U0/Mat2AXIvideo_U0/t_V_reg_177                                                                             |                2 |             20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/Mat2AXIvideo_U0/i_V_reg_2650                                                                                   |                                                                                                                                           |                3 |             20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/CvtColor_1_U0/j_reg_1930                                                                                       | design_1_i/sobel_edge_detect_0/U0/CvtColor_1_U0/j_reg_193                                                                                 |                4 |             22 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                                                               | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                        |                2 |             22 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/CvtColor_U0/j_i_reg_2560                                                                                       | design_1_i/sobel_edge_detect_0/U0/CvtColor_U0/j_i_reg_256                                                                                 |                2 |             22 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                                                               | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                        |                2 |             22 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                        |                3 |             22 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                                                                       |                3 |             22 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/Sobel_U0/grp_Filter2D_fu_96/t_V_2_reg_6060                                                                     | design_1_i/sobel_edge_detect_0/U0/Sobel_U0/grp_Filter2D_fu_96/t_V_2_reg_606                                                               |                5 |             22 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/Mat2AXIvideo_U0/t_V_1_reg_1880                                                                                 | design_1_i/sobel_edge_detect_0/U0/Mat2AXIvideo_U0/t_V_1_reg_188                                                                           |                3 |             22 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                  | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                             |                5 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                               | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1__0_n_0                                                                |                3 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.vblank_count[0]_i_1_n_0                                                   |                3 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[0]_i_1_n_0                                                     |                3 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                              | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0_n_0                                                                |                3 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/last_chroma                                                                                 | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                2 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_d_reg_n_0                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0                                            |                3 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_reg_n_0                                                                 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_count[0]_i_1_n_0                                                   |                3 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int                                                                             |                                                                                                                                           |                2 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                                      |                                                                                                                                           |                2 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int                                                                 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int[11]_i_1_n_0                                              |                3 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                         |                                                                                                                                           |                3 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                3 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                           |                                                                                                                                           |                2 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                           | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                2 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                           |                                                                                                                                           |                3 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                           | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                2 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                       |                                                                                                                                           |                3 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                       | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                2 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int                                                                     | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int[11]_i_1_n_0                                                  |                3 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                          |                                                                                                                                           |                2 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[0]_i_1_n_0                                                                   |                3 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[0]_i_2_n_0                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                            |                3 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hsync_d                                                                                     | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_1_n_0                                                     |                3 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[2]                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                             |                4 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[3]                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                             |                3 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[5]                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                             |                4 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[9]                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                             |                2 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[0]                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                             |                3 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[1]                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                             |                3 |             24 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                  | design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                           |                6 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                      | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                       |                4 |             26 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/Sobel_U0/grp_Filter2D_fu_96/brmerge_reg_25840                                                                  |                                                                                                                                           |                3 |             28 |
|  design_1_i/clk_wiz/inst/clk_out1                          | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                                                          |                                                                                                                                           |                3 |             28 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                         |                6 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/CvtColor_1_U0/ce                                                                                               |                                                                                                                                           |                7 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/CvtColor_U0/ce                                                                                                 |                                                                                                                                           |                6 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                               | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                               |                6 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                  | design_1_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0                                                                                             |                5 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/ram_rd_en_pf         | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                6 |             42 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf  | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                6 |             42 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                               |                7 |             42 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             42 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/ram_rd_en_pf        | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             42 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0                              | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                5 |             48 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[6]                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                             |                7 |             48 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[7]                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                             |                5 |             48 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[8]                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                             |                4 |             48 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                                      | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                5 |             48 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int                                                                          |                                                                                                                                           |                4 |             48 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                4 |             48 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_A                                                               |                                                                                                                                           |                7 |             48 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int                                                                        |                                                                                                                                           |                4 |             48 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/Sobel_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_6_reg_26550                                                    |                                                                                                                                           |                8 |             48 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_A                                                               |                                                                                                                                           |                7 |             48 |
|  design_1_i/clk_wiz/inst/clk_out1                          | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                                                       | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                    |                6 |             48 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_B                                                               |                                                                                                                                           |                6 |             48 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_B                                                               |                                                                                                                                           |                8 |             48 |
|  design_1_i/clk_wiz/inst/clk_out1                          | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                          | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                    |                6 |             48 |
|  design_1_i/clk_wiz/inst/clk_out1                          | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                                                       | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                    |                6 |             48 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                   |                                                                                                                                           |                7 |             50 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                                   |                                                                                                                                           |                6 |             50 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_sel2                                                                 |                                                                                                                                           |                7 |             50 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/AXIvideo2Mat_U0/eol_reg_307                                                                                    |                                                                                                                                           |               12 |             52 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/AXIvideo2Mat_U0/eol_2_i_reg_354[0]_i_1_n_2                                                                     |                                                                                                                                           |               12 |             52 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_toggled                                                                               | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                6 |             52 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/AXIvideo2Mat_U0/sof_1_i_fu_1820                                                                                | design_1_i/sobel_edge_detect_0/U0/AXIvideo2Mat_U0/t_V_3_reg_284                                                                           |                8 |             64 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                              | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag[0]_i_1_n_0                                                                            |                8 |             64 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/AXIvideo2Mat_U0/ap_CS_fsm_state4                                                                               |                                                                                                                                           |                9 |             64 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/AXIvideo2Mat_U0/ap_CS_fsm_state10                                                                              | design_1_i/sobel_edge_detect_0/U0/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                                        |                6 |             64 |
|  design_1_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                  |                                                                                                                                           |               16 |             76 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                             |                                                                                                                                           |                6 |             96 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/AXIvideo2Mat_U0/SRL_SIG_reg[1][0]                                                                              |                                                                                                                                           |               14 |             96 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/Sobel_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_1_fu_2460                                                      |                                                                                                                                           |               15 |             96 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/sobel_edge_detect_0/U0/Sobel_U0/grp_Filter2D_fu_96/right_border_buf_0_1_fu_3180                                                       |                                                                                                                                           |               13 |             96 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                  | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/overflow                 |               17 |            162 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                  |                                                                                                                                           |               50 |            292 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                  |                                                                                                                                           |              144 |            786 |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


