<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CANode: StdPeriph_Driver/inc/stm32f4xx_rcc.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CANode
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_8c7cb67a05e24714b38d18b8506bc634.html">StdPeriph_Driver</a></li><li class="navelem"><a class="el" href="../../dir_7a9d9cbbd6cd8c882488e4110087c85a.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../da/dc2/stm32f4xx__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#ifndef __STM32F4xx_RCC_H</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define __STM32F4xx_RCC_H</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../dc/dfd/stm32f4xx_8h.html">stm32f4xx.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="../../d6/d92/structRCC__ClocksTypeDef.html">   48</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;{</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="../../d6/d92/structRCC__ClocksTypeDef.html#a2ba325067f3d464ad7955358932563d8">   50</a></span>&#160;  uint32_t <a class="code" href="../../d6/d92/structRCC__ClocksTypeDef.html#a2ba325067f3d464ad7955358932563d8">SYSCLK_Frequency</a>; </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="../../d6/d92/structRCC__ClocksTypeDef.html#a41b9859d33954117daf7fab42f804b92">   51</a></span>&#160;  uint32_t <a class="code" href="../../d6/d92/structRCC__ClocksTypeDef.html#a41b9859d33954117daf7fab42f804b92">HCLK_Frequency</a>;   </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="../../d6/d92/structRCC__ClocksTypeDef.html#add4cfc63c35178d187107edc764e0b8f">   52</a></span>&#160;  uint32_t <a class="code" href="../../d6/d92/structRCC__ClocksTypeDef.html#add4cfc63c35178d187107edc764e0b8f">PCLK1_Frequency</a>;  </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="../../d6/d92/structRCC__ClocksTypeDef.html#ad854f0b70a6c4cf6de6dbbdcbc99b856">   53</a></span>&#160;  uint32_t <a class="code" href="../../d6/d92/structRCC__ClocksTypeDef.html#ad854f0b70a6c4cf6de6dbbdcbc99b856">PCLK2_Frequency</a>;  </div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;}<a class="code" href="../../d6/d92/structRCC__ClocksTypeDef.html">RCC_ClocksTypeDef</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="../../d6/d8f/group__RCC__HSE__configuration.html#ga1616626d23fbce440398578855df6f97">   65</a></span>&#160;<span class="preprocessor">#define RCC_HSE_OFF                      ((uint8_t)0x00)</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="../../d6/d8f/group__RCC__HSE__configuration.html#gabc4f70a44776c557af20496b04d9a9db">   66</a></span>&#160;<span class="preprocessor">#define RCC_HSE_ON                       ((uint8_t)0x01)</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="../../d6/d8f/group__RCC__HSE__configuration.html#ga09061e9909d5f588baa7bfb0f7edd9fa">   67</a></span>&#160;<span class="preprocessor">#define RCC_HSE_Bypass                   ((uint8_t)0x05)</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="../../d6/d8f/group__RCC__HSE__configuration.html#ga287bbcafd73d07ec915c2f793301908a">   68</a></span>&#160;<span class="preprocessor">#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || \</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">                         ((HSE) == RCC_HSE_Bypass))</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="../../db/d24/group__RCC__LSE__Dual__Mode__Selection.html#ga91eededb6ce1d781b3787e3c666cda55">   77</a></span>&#160;<span class="preprocessor">#define RCC_LSE_LOWPOWER_MODE           ((uint8_t)0x00)</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="../../db/d24/group__RCC__LSE__Dual__Mode__Selection.html#gac289e51921d5065c6dc55c0cc752be1d">   78</a></span>&#160;<span class="preprocessor">#define RCC_LSE_HIGHDRIVE_MODE          ((uint8_t)0x01)</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="../../db/d24/group__RCC__LSE__Dual__Mode__Selection.html#gacae54f681f37f3e561cff967f9492a0b">   79</a></span>&#160;<span class="preprocessor">#define IS_RCC_LSE_MODE(MODE)           (((MODE) == RCC_LSE_LOWPOWER_MODE) || \</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">                                         ((MODE) == RCC_LSE_HIGHDRIVE_MODE))</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="../../de/ded/group__RCC__PLLSAIDivR__Factor.html#ga61843bfd97c4bb40ccc9116bd7cfad4e">   88</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAIDivR_Div2                ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="../../de/ded/group__RCC__PLLSAIDivR__Factor.html#gaadf28edb7192566f518f0ecaa756ba00">   89</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAIDivR_Div4                ((uint32_t)0x00010000)</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="../../de/ded/group__RCC__PLLSAIDivR__Factor.html#ga603497eb07550fdb590ce54c1963e140">   90</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAIDivR_Div8                ((uint32_t)0x00020000)</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="../../de/ded/group__RCC__PLLSAIDivR__Factor.html#ga8cf39f72ca49f5057ee154cfaeafa1c1">   91</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAIDivR_Div16               ((uint32_t)0x00030000)</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="../../de/ded/group__RCC__PLLSAIDivR__Factor.html#gac6e3736031b122076e3831cc57da4efe">   92</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAI_DIVR_VALUE(VALUE) (((VALUE) == RCC_PLLSAIDivR_Div2) ||\</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">                                        ((VALUE) == RCC_PLLSAIDivR_Div4)  ||\</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">                                        ((VALUE) == RCC_PLLSAIDivR_Div8)  ||\</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">                                        ((VALUE) == RCC_PLLSAIDivR_Div16))</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="../../d3/ddd/group__RCC__PLL__Clock__Source.html#ga1cbb1ae8d9e282a763a0070b251921f9">  103</a></span>&#160;<span class="preprocessor">#define RCC_PLLSource_HSI                ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="../../d3/ddd/group__RCC__PLL__Clock__Source.html#ga3706d0db7fe1836c65dc2ea7deded721">  104</a></span>&#160;<span class="preprocessor">#define RCC_PLLSource_HSE                ((uint32_t)0x00400000)</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="../../d3/ddd/group__RCC__PLL__Clock__Source.html#ga8a8a84a16989bb4e5aca1af65ccf9a1b">  105</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLL_SOURCE(SOURCE) (((SOURCE) == RCC_PLLSource_HSI) || \</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_PLLSource_HSE))</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="../../d3/ddd/group__RCC__PLL__Clock__Source.html#ga8db327c085e20aeb673a9784f8508597">  107</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLM_VALUE(VALUE) ((VALUE) &lt;= 63)</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="../../d3/ddd/group__RCC__PLL__Clock__Source.html#ga12835741fbedd278ad1e91abebe00837">  108</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLN_VALUE(VALUE) ((50 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="../../d3/ddd/group__RCC__PLL__Clock__Source.html#gad808f83505f4e802e5bafab7831f0235">  109</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) == 8))</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="../../d3/ddd/group__RCC__PLL__Clock__Source.html#gad66dbe75bf8ab2b64b200e796281a851">  110</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLQ_VALUE(VALUE) ((4 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15))</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define IS_RCC_PLLR_VALUE(VALUE) ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="../../d3/ddd/group__RCC__PLL__Clock__Source.html#gac30fb7f6fe9f22a7d6c5585909db5c3c">  115</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SN_VALUE(VALUE) ((50 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="../../d3/ddd/group__RCC__PLL__Clock__Source.html#gaa2fece4b24f6219b423e1b092b7705c8">  116</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SR_VALUE(VALUE) ((2 &lt;= (VALUE))  &amp;&amp; ((VALUE) &lt;= 7))</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="../../d3/ddd/group__RCC__PLL__Clock__Source.html#ga339fbc3266467ef2d551ed99b05741ad">  117</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SM_VALUE(VALUE) ((2 &lt;= (VALUE))  &amp;&amp; ((VALUE) &lt;= 63))</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="../../d3/ddd/group__RCC__PLL__Clock__Source.html#gafedb34faed940069eb7485776e5875c5">  118</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SQ_VALUE(VALUE) ((2 &lt;= (VALUE))  &amp;&amp; ((VALUE) &lt;= 15))</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#if defined(STM32F446xx) </span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SP_VALUE(VALUE) (((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) == 8))</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAIM_VALUE(VALUE) ((VALUE) &lt;= 63)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#elif  defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SP_VALUE(VALUE) (((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) == 8))</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="../../d3/ddd/group__RCC__PLL__Clock__Source.html#ga400e5231409376eba690f252db7b2a19">  126</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAIN_VALUE(VALUE) ((50 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#if defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAIP_VALUE(VALUE) (((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) == 8))</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="../../d3/ddd/group__RCC__PLL__Clock__Source.html#ga505ad7125d7fbf79e8520912e4bbd761">  130</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAIQ_VALUE(VALUE) ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15))</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="../../d3/ddd/group__RCC__PLL__Clock__Source.html#ga62ec96fd175b9eaa54709bf76f5a344b">  131</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAIR_VALUE(VALUE) ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))  </span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="../../d3/ddd/group__RCC__PLL__Clock__Source.html#gade1d727f609c44d4b13a57261edffaf9">  133</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAI_DIVQ_VALUE(VALUE) ((1 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32))</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="../../d3/ddd/group__RCC__PLL__Clock__Source.html#gac5c5714485768563fbfc6aafaf1084b7">  134</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2S_DIVQ_VALUE(VALUE) ((1 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32))</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#if defined(STM32F413_423xx)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2S_DIVR_VALUE(VALUE) ((1 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32))</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define IS_RCC_PLL_DIVR_VALUE(VALUE)    ((1 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32))</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#if  defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define RCC_SYSCLKSource_HSI             ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define RCC_SYSCLKSource_HSE             ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define RCC_SYSCLKSource_PLLPCLK         ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define RCC_SYSCLKSource_PLLRCLK         ((uint32_t)0x00000003)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define IS_RCC_SYSCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSource_HSI) || \</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_SYSCLKSource_HSE) || \</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_SYSCLKSource_PLLPCLK) || \</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_SYSCLKSource_PLLRCLK))</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/* Add legacy definition */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define  RCC_SYSCLKSource_PLLCLK    RCC_SYSCLKSource_PLLPCLK  </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F410xx) || defined(STM32F411xE) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define RCC_SYSCLKSource_HSI             ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define RCC_SYSCLKSource_HSE             ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define RCC_SYSCLKSource_PLLCLK          ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define IS_RCC_SYSCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSource_HSI) || \</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_SYSCLKSource_HSE) || \</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_SYSCLKSource_PLLCLK))</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F410xx || STM32F411xE || STM32F469_479xx */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="../../d1/d3c/group__RCC__AHB__Clock__Source.html#gadc3ac37d90c2082d640e5948fac0878f">  176</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_Div1                  ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="../../d1/d3c/group__RCC__AHB__Clock__Source.html#gacadd82156776154a07d128b454fc69fd">  177</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_Div2                  ((uint32_t)0x00000080)</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="../../d1/d3c/group__RCC__AHB__Clock__Source.html#ga458f8ae63164e878930dbebd7643f087">  178</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_Div4                  ((uint32_t)0x00000090)</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="../../d1/d3c/group__RCC__AHB__Clock__Source.html#gade72fe3aca89f3e8c4fe8692ea217912">  179</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_Div8                  ((uint32_t)0x000000A0)</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="../../d1/d3c/group__RCC__AHB__Clock__Source.html#gaefd8df4be9c9dbd9cebfb2384933500a">  180</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_Div16                 ((uint32_t)0x000000B0)</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="../../d1/d3c/group__RCC__AHB__Clock__Source.html#gab6a2c2d4e945c607259988a9b6df26e5">  181</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_Div64                 ((uint32_t)0x000000C0)</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="../../d1/d3c/group__RCC__AHB__Clock__Source.html#ga1a28926fcb86112058a365e01fe9a46b">  182</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_Div128                ((uint32_t)0x000000D0)</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="../../d1/d3c/group__RCC__AHB__Clock__Source.html#gaa28bb876893b3267a813fc98a462d5ee">  183</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_Div256                ((uint32_t)0x000000E0)</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="../../d1/d3c/group__RCC__AHB__Clock__Source.html#gab5b4588c455d6327bc96f131ed6698ab">  184</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_Div512                ((uint32_t)0x000000F0)</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="../../d1/d3c/group__RCC__AHB__Clock__Source.html#ga6e9f1c193a2f41bcb3c2f7fa8459b5b3">  185</a></span>&#160;<span class="preprocessor">#define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_Div1) || ((HCLK) == RCC_SYSCLK_Div2) || \</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">                           ((HCLK) == RCC_SYSCLK_Div4) || ((HCLK) == RCC_SYSCLK_Div8) || \</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">                           ((HCLK) == RCC_SYSCLK_Div16) || ((HCLK) == RCC_SYSCLK_Div64) || \</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">                           ((HCLK) == RCC_SYSCLK_Div128) || ((HCLK) == RCC_SYSCLK_Div256) || \</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">                           ((HCLK) == RCC_SYSCLK_Div512))</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="../../df/da6/group__RCC__APB1__APB2__Clock__Source.html#gae62b4a39ae69cc221f2ab7d4518bfb76">  197</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_Div1                    ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="../../df/da6/group__RCC__APB1__APB2__Clock__Source.html#ga177bb3648def9a961c16f93f15ca0f62">  198</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_Div2                    ((uint32_t)0x00001000)</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="../../df/da6/group__RCC__APB1__APB2__Clock__Source.html#gafd8cf0e32a3ea5648cdc054766bc2017">  199</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_Div4                    ((uint32_t)0x00001400)</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="../../df/da6/group__RCC__APB1__APB2__Clock__Source.html#gab2e2b6e0b8fe22d6638b672918b22097">  200</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_Div8                    ((uint32_t)0x00001800)</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="../../df/da6/group__RCC__APB1__APB2__Clock__Source.html#ga6353aaa0b302fdd5d946fd21756e2273">  201</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_Div16                   ((uint32_t)0x00001C00)</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="../../df/da6/group__RCC__APB1__APB2__Clock__Source.html#gab70f1257ea47c1da4def8e351af4d9f2">  202</a></span>&#160;<span class="preprocessor">#define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_Div1) || ((PCLK) == RCC_HCLK_Div2) || \</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">                           ((PCLK) == RCC_HCLK_Div4) || ((PCLK) == RCC_HCLK_Div8) || \</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">                           ((PCLK) == RCC_HCLK_Div16))</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="../../de/df0/group__RCC__Interrupt__Source.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">  212</a></span>&#160;<span class="preprocessor">#define RCC_IT_LSIRDY                    ((uint8_t)0x01)</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="../../de/df0/group__RCC__Interrupt__Source.html#gad6b6e78a426850f595ef180d292a673d">  213</a></span>&#160;<span class="preprocessor">#define RCC_IT_LSERDY                    ((uint8_t)0x02)</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="../../de/df0/group__RCC__Interrupt__Source.html#ga69637e51b71f73f519c8c0a0613d042f">  214</a></span>&#160;<span class="preprocessor">#define RCC_IT_HSIRDY                    ((uint8_t)0x04)</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="../../de/df0/group__RCC__Interrupt__Source.html#gad13eaede352bca59611e6cae68665866">  215</a></span>&#160;<span class="preprocessor">#define RCC_IT_HSERDY                    ((uint8_t)0x08)</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="../../de/df0/group__RCC__Interrupt__Source.html#ga68d48e7811fb58f2649dce6cf0d823d9">  216</a></span>&#160;<span class="preprocessor">#define RCC_IT_PLLRDY                    ((uint8_t)0x10)</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="../../de/df0/group__RCC__Interrupt__Source.html#ga6468ff3bad854272cf1120ffbf69b7ac">  217</a></span>&#160;<span class="preprocessor">#define RCC_IT_PLLI2SRDY                 ((uint8_t)0x20) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="../../de/df0/group__RCC__Interrupt__Source.html#ga4f9e4c71ae81585c30cf0a87bc1d8cca">  218</a></span>&#160;<span class="preprocessor">#define RCC_IT_PLLSAIRDY                 ((uint8_t)0x40)</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="../../de/df0/group__RCC__Interrupt__Source.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">  219</a></span>&#160;<span class="preprocessor">#define RCC_IT_CSS                       ((uint8_t)0x80)</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="../../de/df0/group__RCC__Interrupt__Source.html#ga710d72ccf88ddbec09b033c81a571a83">  221</a></span>&#160;<span class="preprocessor">#define IS_RCC_IT(IT) ((((IT) &amp; (uint8_t)0x80) == 0x00) &amp;&amp; ((IT) != 0x00))</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="../../de/df0/group__RCC__Interrupt__Source.html#ga7a1b771d6d9c2d8346ab58a1f046f6a6">  222</a></span>&#160;<span class="preprocessor">#define IS_RCC_GET_IT(IT) (((IT) == RCC_IT_LSIRDY) || ((IT) == RCC_IT_LSERDY) || \</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">                           ((IT) == RCC_IT_HSIRDY) || ((IT) == RCC_IT_HSERDY) || \</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">                           ((IT) == RCC_IT_PLLRDY) || ((IT) == RCC_IT_CSS) || \</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">                           ((IT) == RCC_IT_PLLSAIRDY) || ((IT) == RCC_IT_PLLI2SRDY))</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="../../de/df0/group__RCC__Interrupt__Source.html#ga8374741e47d696accd1a72647650ba63">  226</a></span>&#160;<span class="preprocessor">#define IS_RCC_CLEAR_IT(IT)((IT) != 0x00)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="../../dd/dfd/group__RCC__LSE__Configuration.html#ga6645c27708d0cad1a4ab61d2abb24c77">  235</a></span>&#160;<span class="preprocessor">#define RCC_LSE_OFF                      ((uint8_t)0x00)</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="../../dd/dfd/group__RCC__LSE__Configuration.html#gac981ea636c2f215e4473901e0912f55a">  236</a></span>&#160;<span class="preprocessor">#define RCC_LSE_ON                       ((uint8_t)0x01)</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="../../dd/dfd/group__RCC__LSE__Configuration.html#gac911af00bffa1bd1b1676f582a8a88e1">  237</a></span>&#160;<span class="preprocessor">#define RCC_LSE_Bypass                   ((uint8_t)0x04)</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="../../dd/dfd/group__RCC__LSE__Configuration.html#ga95d2678bf8f46e932e7cba75619a4d2c">  238</a></span>&#160;<span class="preprocessor">#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || \</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">                         ((LSE) == RCC_LSE_Bypass))</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#ga18c0c40ff4289148c9fa44c6848d5552">  247</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_LSE             ((uint32_t)0x00000100)</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#ga7758c87e4584bfa76cb99c726b7162c3">  248</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_LSI             ((uint32_t)0x00000200)</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#ga9e271e201dcf0d4a37227ab45e9f5f67">  249</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div2        ((uint32_t)0x00020300)</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#ga261ab891cd98902ce0f8916c4cca0aae">  250</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div3        ((uint32_t)0x00030300)</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#ga713d67dd7fb37a6479fdc4098a97aa6d">  251</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div4        ((uint32_t)0x00040300)</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#ga0885018abb63ca2a7ef4bb5639c428bd">  252</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div5        ((uint32_t)0x00050300)</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#gac459b84faa16d0257ed01ff05dfca192">  253</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div6        ((uint32_t)0x00060300)</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#ga0946a047841e00ea76dc61bf47410539">  254</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div7        ((uint32_t)0x00070300)</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#ga4deb6eb4a2c3aa43298457b83e3bb637">  255</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div8        ((uint32_t)0x00080300)</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#ga4c26192c5c048a7e24e0967dcb298eaf">  256</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div9        ((uint32_t)0x00090300)</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#ga4f1882bdc54a174aca7fc156d77f8e28">  257</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div10       ((uint32_t)0x000A0300)</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#gac030c1d9ac86ae5e316defb04fedf136">  258</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div11       ((uint32_t)0x000B0300)</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#ga84d64801f6cbd3b6e34a7fd39b3b2a9e">  259</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div12       ((uint32_t)0x000C0300)</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#gaf2636533562cbd222db0ae0214708292">  260</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div13       ((uint32_t)0x000D0300)</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#gabc1ee689e8f45e2a8a5e037f9b931628">  261</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div14       ((uint32_t)0x000E0300)</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#ga45b090cdf72a82566317d150ba6b2d94">  262</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div15       ((uint32_t)0x000F0300)</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#gacf80598de73f9291825e3ef005e547c3">  263</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div16       ((uint32_t)0x00100300)</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#gaa76bd0695de9e4eb1f305139cabe060a">  264</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div17       ((uint32_t)0x00110300)</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#ga1b2330908760ff93d2e1f182aec7b2a1">  265</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div18       ((uint32_t)0x00120300)</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#gac5f573747c2aeb34a6e9f85b63aa4b8a">  266</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div19       ((uint32_t)0x00130300)</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#ga13f9efb214ab991881957131a1515edb">  267</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div20       ((uint32_t)0x00140300)</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#gaa53d1955e045f1abf0b8416afb9dd30a">  268</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div21       ((uint32_t)0x00150300)</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#gad73953ea82b2d088763a2f6a73ef3eb9">  269</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div22       ((uint32_t)0x00160300)</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#gaa36a87dd3f1705379438944478db99c9">  270</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div23       ((uint32_t)0x00170300)</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#ga184ec0ec3879d6350980be7d1edd9c68">  271</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div24       ((uint32_t)0x00180300)</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#gacab9e1957c56e0cff2b2eb082691796f">  272</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div25       ((uint32_t)0x00190300)</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#ga537ba53795a13e55675a221f9e2e6eb9">  273</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div26       ((uint32_t)0x001A0300)</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#gaaf76095713f66ecc4e7a8c8da29eea17">  274</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div27       ((uint32_t)0x001B0300)</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#gab88a03b8a8333d854fa14d72d9c2fb5e">  275</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div28       ((uint32_t)0x001C0300)</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#gafab743da30ce0006d62d7f55bd13f82f">  276</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div29       ((uint32_t)0x001D0300)</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#gaefbdc4c8ec371e4db2e50953bde4ff03">  277</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div30       ((uint32_t)0x001E0300)</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#gab0701b60d52999b20b3d7e52ae452cf0">  278</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSource_HSE_Div31       ((uint32_t)0x001F0300)</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="../../d9/de5/group__RCC__RTC__Clock__Source.html#gae76a0340b02b5342e756fa0d2112ebf5">  279</a></span>&#160;<span class="preprocessor">#define IS_RCC_RTCCLK_SOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSource_LSE) || \</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_LSI) || \</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div2) || \</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div3) || \</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div4) || \</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div5) || \</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div6) || \</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div7) || \</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div8) || \</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div9) || \</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div10) || \</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div11) || \</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div12) || \</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div13) || \</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div14) || \</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div15) || \</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div16) || \</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div17) || \</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div18) || \</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div19) || \</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div20) || \</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div21) || \</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div22) || \</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div23) || \</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div24) || \</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div25) || \</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div26) || \</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div27) || \</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div28) || \</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div29) || \</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div30) || \</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div31))</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_PCLK            ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_HSI            ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_0)</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_LSI            ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_1)</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_LSE            ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_0 | RCC_DCKCFGR2_LPTIM1SEL_1)</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define IS_RCC_LPTIM1_CLOCKSOURCE(SOURCE) (((SOURCE) == RCC_LPTIM1CLKSOURCE_PCLK) || ((SOURCE) == RCC_LPTIM1CLKSOURCE_HSI) || \</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSI) || ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSE))</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/* Legacy Defines */</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define IS_RCC_LPTIM1_SOURCE           IS_RCC_LPTIM1_CLOCKSOURCE</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#if defined(STM32F410xx)</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define RCC_I2SAPBCLKSOURCE_PLLR            ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define RCC_I2SAPBCLKSOURCE_EXT             ((uint32_t)RCC_DCKCFGR_I2SSRC_0)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define RCC_I2SAPBCLKSOURCE_PLLSRC          ((uint32_t)RCC_DCKCFGR_I2SSRC_1)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define IS_RCC_I2SCLK_SOURCE(SOURCE) (((SOURCE) == RCC_I2SAPBCLKSOURCE_PLLR) || ((SOURCE) == RCC_I2SAPBCLKSOURCE_EXT) || \</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_I2SAPBCLKSOURCE_PLLSRC)) </span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx  || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define RCC_I2SCLKSource_PLLI2S             ((uint32_t)0x00)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define RCC_I2SCLKSource_Ext                ((uint32_t)RCC_DCKCFGR_I2S1SRC_0)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define RCC_I2SCLKSource_PLL                ((uint32_t)RCC_DCKCFGR_I2S1SRC_1)</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define RCC_I2SCLKSource_HSI_HSE            ((uint32_t)RCC_DCKCFGR_I2S1SRC_0 | RCC_DCKCFGR_I2S1SRC_1)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define IS_RCC_I2SCLK_SOURCE(SOURCE) (((SOURCE) == RCC_I2SCLKSource_PLLI2S) || ((SOURCE) == RCC_I2SCLKSource_Ext) || \</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_I2SCLKSource_PLL) || ((SOURCE) == RCC_I2SCLKSource_HSI_HSE))                                </span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define RCC_I2SBus_APB1             ((uint8_t)0x00)</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define RCC_I2SBus_APB2             ((uint8_t)0x01)</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define IS_RCC_I2S_APBx(BUS) (((BUS) == RCC_I2SBus_APB1) || ((BUS) == RCC_I2SBus_APB2))                                </span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)    </span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define RCC_SAICLKSource_PLLSAI             ((uint32_t)0x00)</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define RCC_SAICLKSource_PLLI2S             ((uint32_t)RCC_DCKCFGR_SAI1SRC_0)</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define RCC_SAICLKSource_PLL                ((uint32_t)RCC_DCKCFGR_SAI1SRC_1)</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define RCC_SAICLKSource_HSI_HSE            ((uint32_t)RCC_DCKCFGR_SAI1SRC_0 | RCC_DCKCFGR_SAI1SRC_1)</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define IS_RCC_SAICLK_SOURCE(SOURCE) (((SOURCE) == RCC_SAICLKSource_PLLSAI) || ((SOURCE) == RCC_SAICLKSource_PLLI2S) || \</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_SAICLKSource_PLL) || ((SOURCE) == RCC_SAICLKSource_HSI_HSE))                                </span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define RCC_SAIInstance_SAI1             ((uint8_t)0x00)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define RCC_SAIInstance_SAI2             ((uint8_t)0x01)</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define IS_RCC_SAI_INSTANCE(BUS) (((BUS) == RCC_SAIInstance_SAI1) || ((BUS) == RCC_SAIInstance_SAI2))                                </span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#if defined(STM32F413_423xx)    </span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define RCC_SAIACLKSource_PLLI2S_R             ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define RCC_SAIACLKSource_I2SCKIN              ((uint32_t)RCC_DCKCFGR_SAI1ASRC_0)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define RCC_SAIACLKSource_PLLR                 ((uint32_t)RCC_DCKCFGR_SAI1ASRC_1)</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define RCC_SAIACLKSource_HSI_HSE              ((uint32_t)RCC_DCKCFGR_SAI1ASRC_0 | RCC_DCKCFGR_SAI1ASRC_1)</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define IS_RCC_SAIACLK_SOURCE(SOURCE) (((SOURCE) == RCC_SAIACLKSource_PLLI2S_R) || ((SOURCE) == RCC_SAIACLKSource_I2SCKIN) || \</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_SAIACLKSource_PLLR) || ((SOURCE) == RCC_SAIACLKSource_HSI_HSE))</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define RCC_SAIBCLKSource_PLLI2S_R             ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define RCC_SAIBCLKSource_I2SCKIN              ((uint32_t)RCC_DCKCFGR_SAI1BSRC_0)</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define RCC_SAIBCLKSource_PLLR                 ((uint32_t)RCC_DCKCFGR_SAI1BSRC_1)</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define RCC_SAIBCLKSource_HSI_HSE              ((uint32_t)RCC_DCKCFGR_SAI1BSRC_0 | RCC_DCKCFGR_SAI1BSRC_1)</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define IS_RCC_SAIBCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SAIBCLKSource_PLLI2S_R) || ((SOURCE) == RCC_SAIBCLKSource_I2SCKIN) || \</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_SAIBCLKSource_PLLR) || ((SOURCE) == RCC_SAIBCLKSource_HSI_HSE))</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F411xE) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define RCC_I2S2CLKSource_PLLI2S             ((uint8_t)0x00)</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define RCC_I2S2CLKSource_Ext                ((uint8_t)0x01)</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define IS_RCC_I2SCLK_SOURCE(SOURCE) (((SOURCE) == RCC_I2S2CLKSource_PLLI2S) || ((SOURCE) == RCC_I2S2CLKSource_Ext))                                </span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define RCC_SAIACLKSource_PLLSAI             ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define RCC_SAIACLKSource_PLLI2S             ((uint32_t)0x00100000)</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define RCC_SAIACLKSource_Ext                ((uint32_t)0x00200000)</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define IS_RCC_SAIACLK_SOURCE(SOURCE) (((SOURCE) == RCC_SAIACLKSource_PLLI2S) ||\</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_SAIACLKSource_PLLSAI) ||\</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_SAIACLKSource_Ext))</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define RCC_SAIBCLKSource_PLLSAI             ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define RCC_SAIBCLKSource_PLLI2S             ((uint32_t)0x00400000)</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define RCC_SAIBCLKSource_Ext                ((uint32_t)0x00800000)</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define IS_RCC_SAIBCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SAIBCLKSource_PLLI2S) ||\</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_SAIBCLKSource_PLLSAI) ||\</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_SAIBCLKSource_Ext))</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="../../d6/df5/group__RCC__TIM__PRescaler__Selection.html#ga1c39e60772765b4a2776bacb6d765e9c">  473</a></span>&#160;<span class="preprocessor">#define RCC_TIMPrescDesactivated             ((uint8_t)0x00)</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="../../d6/df5/group__RCC__TIM__PRescaler__Selection.html#gaf3911ce80be9f5dbbc1ebb3d6d4ea59d">  474</a></span>&#160;<span class="preprocessor">#define RCC_TIMPrescActivated                ((uint8_t)0x01)</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="../../d6/df5/group__RCC__TIM__PRescaler__Selection.html#ga828df772e202d7b95b5424156dbd42e1">  476</a></span>&#160;<span class="preprocessor">#define IS_RCC_TIMCLK_PRESCALER(VALUE) (((VALUE) == RCC_TIMPrescDesactivated) || ((VALUE) == RCC_TIMPrescActivated))</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#if defined(STM32F469_479xx)</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define RCC_DSICLKSource_PHY                ((uint8_t)0x00)</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define RCC_DSICLKSource_PLLR               ((uint8_t)0x01)</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define IS_RCC_DSI_CLOCKSOURCE(CLKSOURCE)   (((CLKSOURCE) == RCC_DSICLKSource_PHY) || \</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">                                             ((CLKSOURCE) == RCC_DSICLKSource_PLLR))</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#if  defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define RCC_SDIOCLKSource_48MHZ              ((uint8_t)0x00)</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define RCC_SDIOCLKSource_SYSCLK             ((uint8_t)0x01)</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define IS_RCC_SDIO_CLOCKSOURCE(CLKSOURCE)   (((CLKSOURCE) == RCC_SDIOCLKSource_48MHZ) || \</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">                                              ((CLKSOURCE) == RCC_SDIOCLKSource_SYSCLK))</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#if  defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define RCC_48MHZCLKSource_PLL                ((uint8_t)0x00)</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define RCC_48MHZCLKSource_PLLSAI             ((uint8_t)0x01)</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define IS_RCC_48MHZ_CLOCKSOURCE(CLKSOURCE)   (((CLKSOURCE) == RCC_48MHZCLKSource_PLL) || \</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">                                               ((CLKSOURCE) == RCC_48MHZCLKSource_PLLSAI))</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define RCC_CK48CLKSOURCE_PLLQ                ((uint8_t)0x00)</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define RCC_CK48CLKSOURCE_PLLI2SQ             ((uint8_t)0x01) </span><span class="comment">/* Only for STM32F412xG and STM32F413_423xx Devices */</span><span class="preprocessor">    </span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define IS_RCC_48MHZ_CLOCKSOURCE(CLKSOURCE)   (((CLKSOURCE) == RCC_CK48CLKSOURCE_PLLQ) || \</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">                                               ((CLKSOURCE) == RCC_CK48CLKSOURCE_PLLI2SQ))</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#if defined(STM32F446xx) </span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define RCC_SPDIFRXCLKSource_PLLR                 ((uint8_t)0x00)</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define RCC_SPDIFRXCLKSource_PLLI2SP              ((uint8_t)0x01)</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define IS_RCC_SPDIFRX_CLOCKSOURCE(CLKSOURCE)     (((CLKSOURCE) == RCC_SPDIFRXCLKSource_PLLR) || \</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">                                                   ((CLKSOURCE) == RCC_SPDIFRXCLKSource_PLLI2SP))</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define RCC_CECCLKSource_HSIDiv488            ((uint8_t)0x00)</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define RCC_CECCLKSource_LSE                  ((uint8_t)0x01)</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define IS_RCC_CEC_CLOCKSOURCE(CLKSOURCE)     (((CLKSOURCE) == RCC_CECCLKSource_HSIDiv488) || \</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">                                               ((CLKSOURCE) == RCC_CECCLKSource_LSE))</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define RCC_AHB1ClockGating_APB1Bridge         ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define RCC_AHB1ClockGating_APB2Bridge         ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define RCC_AHB1ClockGating_CM4DBG             ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define RCC_AHB1ClockGating_SPARE              ((uint32_t)0x00000008)</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define RCC_AHB1ClockGating_SRAM               ((uint32_t)0x00000010)</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define RCC_AHB1ClockGating_FLITF              ((uint32_t)0x00000020)</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define RCC_AHB1ClockGating_RCC                ((uint32_t)0x00000040)</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define IS_RCC_AHB1_CLOCKGATING(PERIPH) ((((PERIPH) &amp; 0xFFFFFF80) == 0x00) &amp;&amp; ((PERIPH) != 0x00))</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define RCC_FMPI2C1CLKSource_APB1            ((uint32_t)0x00)</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define RCC_FMPI2C1CLKSource_SYSCLK          ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_0)</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define RCC_FMPI2C1CLKSource_HSI             ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_1)</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    </div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define IS_RCC_FMPI2C1_CLOCKSOURCE(SOURCE) (((SOURCE) == RCC_FMPI2C1CLKSource_APB1) || ((SOURCE) == RCC_FMPI2C1CLKSource_SYSCLK) || \</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">                                            ((SOURCE) == RCC_FMPI2C1CLKSource_HSI))</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define RCC_DFSDMCLKSource_APB             ((uint8_t)0x00)</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define RCC_DFSDMCLKSource_SYS             ((uint8_t)0x01)</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define IS_RCC_DFSDMCLK_SOURCE(SOURCE) (((SOURCE) == RCC_DFSDMCLKSource_APB) || ((SOURCE) == RCC_DFSDMCLKSource_SYS))</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">/* Legacy Defines */</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define RCC_DFSDM1CLKSource_APB   RCC_DFSDMCLKSource_APB</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define RCC_DFSDM1CLKSource_SYS   RCC_DFSDMCLKSource_SYS</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define IS_RCC_DFSDM1CLK_SOURCE   IS_RCC_DFSDMCLK_SOURCE</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1          ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2          ((uint32_t)RCC_DCKCFGR_CKDFSDM1ASEL)</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define IS_RCC_DFSDM1ACLK_SOURCE(SOURCE) (((SOURCE) == RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1) || ((SOURCE) == RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2))</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">/* Legacy Defines */</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define IS_RCC_DFSDMACLK_SOURCE      IS_RCC_DFSDM1ACLK_SOURCE</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#if defined(STM32F413_423xx)</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1          ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2          ((uint32_t)RCC_DCKCFGR_CKDFSDM2ASEL)</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define IS_RCC_DFSDM2ACLK_SOURCE(SOURCE) (((SOURCE) == RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1) || ((SOURCE) == RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2))</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#ga5196856bff085276016540e4c9c1dcf3">  628</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_GPIOA             ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#gaedb0761871ce9a0681ffdcad6ec47ea6">  629</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_GPIOB             ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#ga41aceda5be7d382dd5fa321f5ca5c32f">  630</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_GPIOC             ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#ga1d8fb07f858f198aaff77c71675f175d">  631</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_GPIOD             ((uint32_t)0x00000008)</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#gacbb8dbcf9db386727551c2f6d83a264b">  632</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_GPIOE             ((uint32_t)0x00000010)</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#ga8f2001b801c7fe584ea1f6e9ab5c3274">  633</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_GPIOF             ((uint32_t)0x00000020)</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#ga3e0023a2f4f4cc853c97868e317e9d29">  634</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_GPIOG             ((uint32_t)0x00000040)</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#ga073b5753f347cab954917b6952fcc2bf">  635</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_GPIOH             ((uint32_t)0x00000080)</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#ga0c524d44daec48e06fbbb9e2105b3ca4">  636</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_GPIOI             ((uint32_t)0x00000100) </span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#ga57a6fcab1f9c689751f101c870a28cdb">  637</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_GPIOJ             ((uint32_t)0x00000200)</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#ga95a04fc1004a6baf955b450687ba1c4f">  638</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_GPIOK             ((uint32_t)0x00000400)</span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#ga7314a410cea5a4e45cd6c98f91014379">  639</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_CRC               ((uint32_t)0x00001000)</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#gab5efbe63b3089fe814aa078646d76525">  640</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_FLITF             ((uint32_t)0x00008000)</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#ga34053b56adc7175ac4bcf9b5e02bbc40">  641</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_SRAM1             ((uint32_t)0x00010000)</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#gaa28c3681e26ac56481a715c40c98b5d6">  642</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_SRAM2             ((uint32_t)0x00020000)</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#ga5c43076e3c58665332122f2da55f885f">  643</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_BKPSRAM           ((uint32_t)0x00040000)</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#gab4393edee56d02b7605b1e269097ed1d">  644</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_SRAM3             ((uint32_t)0x00080000)</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#ga85a1df0763fa42208189a738b2a4d9c1">  645</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_CCMDATARAMEN      ((uint32_t)0x00100000)</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#ga2353b6d37cf54175b6a5b71038d7ae1e">  646</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_DMA1              ((uint32_t)0x00200000)</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#ga18b2ad600629e2b0a87553167c63d417">  647</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_DMA2              ((uint32_t)0x00400000)</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#gaaa5e899b971cf0051a77571e01876000">  648</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_DMA2D             ((uint32_t)0x00800000)</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#gafe79098122ff46546939086ccf6f4658">  649</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_ETH_MAC           ((uint32_t)0x02000000)</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#gabd21e7036567b9fc67c631fb9487ef3e">  650</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_ETH_MAC_Tx        ((uint32_t)0x04000000)</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#gacabda9afb562d0cd0888af9dd455dc88">  651</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_ETH_MAC_Rx        ((uint32_t)0x08000000)</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#ga8a9a214e3a1ff169359ba066a46a2ce8">  652</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_ETH_MAC_PTP       ((uint32_t)0x10000000)</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#ga4280a7954d21649a4496fe85d734e861">  653</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_OTG_HS            ((uint32_t)0x20000000)</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#gae23c1fbf41d63d4a122d726cc7051107">  654</a></span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_OTG_HS_ULPI       ((uint32_t)0x40000000)</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#if defined(STM32F410xx)</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define RCC_AHB1Periph_RNG               ((uint32_t)0x80000000)</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#ga647f5c8de61a77084d4d0e6bdd344601">  658</a></span>&#160;<span class="preprocessor">#define IS_RCC_AHB1_CLOCK_PERIPH(PERIPH) ((((PERIPH) &amp; 0x010BE800) == 0x00) &amp;&amp; ((PERIPH) != 0x00))</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#gaa9369bfafdf69d7398ae04711bc097d0">  659</a></span>&#160;<span class="preprocessor">#define IS_RCC_AHB1_RESET_PERIPH(PERIPH) ((((PERIPH) &amp; 0x51FE800) == 0x00) &amp;&amp; ((PERIPH) != 0x00))</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="../../d1/d2b/group__RCC__AHB1__Peripherals.html#ga2a192b878ab81e83e804efd5dbd0195b">  660</a></span>&#160;<span class="preprocessor">#define IS_RCC_AHB1_LPMODE_PERIPH(PERIPH) ((((PERIPH) &amp; 0x01106800) == 0x00) &amp;&amp; ((PERIPH) != 0x00))</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="../../dd/d24/group__RCC__AHB2__Peripherals.html#ga514e63d5f3ced29ca4014d84e269ea6e">  669</a></span>&#160;<span class="preprocessor">#define RCC_AHB2Periph_DCMI              ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="../../dd/d24/group__RCC__AHB2__Peripherals.html#ga99893bb6ef0cc504fbbc6236ae883410">  670</a></span>&#160;<span class="preprocessor">#define RCC_AHB2Periph_CRYP              ((uint32_t)0x00000010)</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="../../dd/d24/group__RCC__AHB2__Peripherals.html#gad235f25cf07339b1486e95adf4e2111c">  671</a></span>&#160;<span class="preprocessor">#define RCC_AHB2Periph_HASH              ((uint32_t)0x00000020)</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F469_479xx)    </span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define RCC_AHB2Periph_RNG               ((uint32_t)0x00000040)</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="../../dd/d24/group__RCC__AHB2__Peripherals.html#ga95977679051aa7428d823404bff63aea">  675</a></span>&#160;<span class="preprocessor">#define RCC_AHB2Periph_OTG_FS            ((uint32_t)0x00000080)</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="../../dd/d24/group__RCC__AHB2__Peripherals.html#ga90f3f337a5f503e36280ab4504d31c39">  676</a></span>&#160;<span class="preprocessor">#define IS_RCC_AHB2_PERIPH(PERIPH) ((((PERIPH) &amp; 0xFFFFFF0E) == 0x00) &amp;&amp; ((PERIPH) != 0x00))</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx)</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define RCC_AHB3Periph_FSMC                ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define IS_RCC_AHB3_PERIPH(PERIPH) ((((PERIPH) &amp; 0xFFFFFFFE) == 0x00) &amp;&amp; ((PERIPH) != 0x00))</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx)</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define RCC_AHB3Periph_FMC                 ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define IS_RCC_AHB3_PERIPH(PERIPH) ((((PERIPH) &amp; 0xFFFFFFFE) == 0x00) &amp;&amp; ((PERIPH) != 0x00))</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#if defined(STM32F446xx) || defined(STM32F469_479xx) </span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define RCC_AHB3Periph_FMC                 ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define RCC_AHB3Periph_QSPI                ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define IS_RCC_AHB3_PERIPH(PERIPH) ((((PERIPH) &amp; 0xFFFFFFFC) == 0x00) &amp;&amp; ((PERIPH) != 0x00))</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx ||  STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define RCC_AHB3Periph_FSMC                 ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define RCC_AHB3Periph_QSPI                 ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define IS_RCC_AHB3_PERIPH(PERIPH) ((((PERIPH) &amp; 0xFFFFFFFC) == 0x00) &amp;&amp; ((PERIPH) != 0x00))</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#ga742bab2f04cebe587574b53f7107aeaf">  713</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_TIM2              ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#gad4454f63a511a256e55aad55c03beb76">  714</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_TIM3              ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#ga80f9f3720804a97210b723696bd94d83">  715</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_TIM4              ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#ga4905c26000a571fa01fc057fe31d254a">  716</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_TIM5              ((uint32_t)0x00000008)</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#ga4974e8b8f11d54fbc0bac1988ff6254c">  717</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_TIM6              ((uint32_t)0x00000010)</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#ga9415b0c46db5318bdee3f868c16b8d35">  718</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_TIM7              ((uint32_t)0x00000020)</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#ga0a4ec40233160ca20adaa571073e7bcd">  719</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_TIM12             ((uint32_t)0x00000040)</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#ga34397b722f46f31e898136fb51a7523a">  720</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_TIM13             ((uint32_t)0x00000080)</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#ga7100c45768eea1484f6fd519b53e287d">  721</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_TIM14             ((uint32_t)0x00000100)</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define RCC_APB1Periph_LPTIM1            ((uint32_t)0x00000200)</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#gad84e40be78ddc40b8eae1c2b0898f6b1">  725</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_WWDG              ((uint32_t)0x00000800)</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#gaa21f1dfb4fcf241c6f85a048eaca29df">  726</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_SPI2              ((uint32_t)0x00004000)</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#gabb0b40e839ef7403b086482e89d56f35">  727</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_SPI3              ((uint32_t)0x00008000)</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define RCC_APB1Periph_SPDIFRX           ((uint32_t)0x00010000)</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#gaa69c77220b943a42a4bacb8a3bf87dd0">  731</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_USART2            ((uint32_t)0x00020000)</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#gaf72838a63d7d6200f251c1eb334cbaac">  732</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_USART3            ((uint32_t)0x00040000)</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#ga839d7ae3386622158210ecf53d9cd989">  733</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_UART4             ((uint32_t)0x00080000)</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#gaa00c73f88a7af45fb29df97b07acd856">  734</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_UART5             ((uint32_t)0x00100000)</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#ga594f87d504f7d63697d841033d1538f6">  735</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_I2C1              ((uint32_t)0x00200000)</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#ga8eaeded403b5a2277fbfb3896c639416">  736</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_I2C2              ((uint32_t)0x00400000)</span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#gaec6eadaf773ba87b5ef04b03c62bbac7">  737</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_I2C3              ((uint32_t)0x00800000)</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define RCC_APB1Periph_FMPI2C1           ((uint32_t)0x01000000)</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F446xx || STM32F413_423xx*/</span><span class="preprocessor"> </span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#ga7f1d940739de0134ae89e9e04214989d">  741</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_CAN1              ((uint32_t)0x02000000)</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#ga62801597b97816751c038acb1466179c">  742</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_CAN2              ((uint32_t)0x04000000)</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#if defined(STM32F413_423xx)</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define RCC_APB1Periph_CAN3              ((uint32_t)0x08000000)</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define RCC_APB1Periph_CEC               ((uint32_t)0x08000000)</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#ga59ae4e17d5b35a934b1614f8ee883834">  749</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_PWR               ((uint32_t)0x10000000)</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#ga8d019a727701634822c19371b6aaabb5">  750</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_DAC               ((uint32_t)0x20000000)</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#ga6f9f5e54a34827e8c1e31f9a37173aaf">  751</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_UART7             ((uint32_t)0x40000000)</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#ga1501eb2bea1f362ff73b0f88fa23ec12">  752</a></span>&#160;<span class="preprocessor">#define RCC_APB1Periph_UART8             ((uint32_t)0x80000000)</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="../../d7/d61/group__RCC__APB1__Peripherals.html#gab68e85308494436c4c55a69c42a79f36">  753</a></span>&#160;<span class="preprocessor">#define IS_RCC_APB1_PERIPH(PERIPH) ((((PERIPH) &amp; 0x00003600) == 0x00) &amp;&amp; ((PERIPH) != 0x00))</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#ga0d9babf212897db0b3aa852f8a71160b">  761</a></span>&#160;<span class="preprocessor">#define RCC_APB2Periph_TIM1              ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#gac951d41a08140a7d38a4faff8dd1e03e">  762</a></span>&#160;<span class="preprocessor">#define RCC_APB2Periph_TIM8              ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#ga14e1b3b6d84801c223a37a954b5b1910">  763</a></span>&#160;<span class="preprocessor">#define RCC_APB2Periph_USART1            ((uint32_t)0x00000010)</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#ga586a356ab3be48b90abd4b40360ab78d">  764</a></span>&#160;<span class="preprocessor">#define RCC_APB2Periph_USART6            ((uint32_t)0x00000020)</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#ga0057230e73c654bb9f7e18d8cf76b29e">  765</a></span>&#160;<span class="preprocessor">#define RCC_APB2Periph_ADC               ((uint32_t)0x00000100)</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#gacd24acb2cd5ca208652157f6c13d3145">  766</a></span>&#160;<span class="preprocessor">#define RCC_APB2Periph_ADC1              ((uint32_t)0x00000100)</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#ga4fd76e573e827702568d6064e33448b5">  767</a></span>&#160;<span class="preprocessor">#define RCC_APB2Periph_ADC2              ((uint32_t)0x00000200)</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#ga371d55bbf17bf965a213c59f2d276d72">  768</a></span>&#160;<span class="preprocessor">#define RCC_APB2Periph_ADC3              ((uint32_t)0x00000400)</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#ga1349ee7f3bca5e78a66d005c4d69ffb6">  769</a></span>&#160;<span class="preprocessor">#define RCC_APB2Periph_SDIO              ((uint32_t)0x00000800)</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#ga289cc086580f4b6a080ea0ed3dd4a7af">  770</a></span>&#160;<span class="preprocessor">#define RCC_APB2Periph_SPI1              ((uint32_t)0x00001000)</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#ga2bef439bd9ff785a8486d3daf7c48df9">  771</a></span>&#160;<span class="preprocessor">#define RCC_APB2Periph_SPI4              ((uint32_t)0x00002000)</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#ga880f2dc5318286b7fe22f7d1cca117dd">  772</a></span>&#160;<span class="preprocessor">#define RCC_APB2Periph_SYSCFG            ((uint32_t)0x00004000)</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#ga94204fefff2d5ce02b463d4e236e4f4b">  773</a></span>&#160;<span class="preprocessor">#define RCC_APB2Periph_EXTIT             ((uint32_t)0x00008000)</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#ga24d0145dc172bc27ed580770cf15e4d9">  774</a></span>&#160;<span class="preprocessor">#define RCC_APB2Periph_TIM9              ((uint32_t)0x00010000)</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#ga75069120ecbe86920b39c2b75c909438">  775</a></span>&#160;<span class="preprocessor">#define RCC_APB2Periph_TIM10             ((uint32_t)0x00020000)</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#gaba591104f4e31b1e8ce98c269035850f">  776</a></span>&#160;<span class="preprocessor">#define RCC_APB2Periph_TIM11             ((uint32_t)0x00040000)</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#ga4cfc10e584fe9d1fd4c8cda5c0e8b9a1">  777</a></span>&#160;<span class="preprocessor">#define RCC_APB2Periph_SPI5              ((uint32_t)0x00100000)</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#gace0f03bd90517afe98859217187bb5b5">  778</a></span>&#160;<span class="preprocessor">#define RCC_APB2Periph_SPI6              ((uint32_t)0x00200000)</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#ga80c1dce78807daa639ecaa3815cd6ba5">  779</a></span>&#160;<span class="preprocessor">#define RCC_APB2Periph_SAI1              ((uint32_t)0x00400000)</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#if defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define RCC_APB2Periph_SAI2              ((uint32_t)0x00800000)</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#gacbe8b85e0693d74f841775eef05e56b6">  783</a></span>&#160;<span class="preprocessor">#define RCC_APB2Periph_LTDC              ((uint32_t)0x04000000)</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#if defined(STM32F469_479xx)</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define RCC_APB2Periph_DSI               ((uint32_t)0x08000000)</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define RCC_APB2Periph_DFSDM1            ((uint32_t)0x01000000)</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#if defined(STM32F413_423xx)</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define RCC_APB2Periph_DFSDM2            ((uint32_t)0x02000000)</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define RCC_APB2Periph_UART9             ((uint32_t)0x02000040)</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define RCC_APB2Periph_UART10            ((uint32_t)0x00000080)</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">/* Legacy Defines */</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#gac8d06d7468753849b41024aa2fd88115">  797</a></span>&#160;<span class="preprocessor">#define RCC_APB2Periph_DFSDM              RCC_APB2Periph_DFSDM1</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#ga89a2b95e60e90a51b26b53cc4c0e7b14">  799</a></span>&#160;<span class="preprocessor">#define IS_RCC_APB2_PERIPH(PERIPH) ((((PERIPH) &amp; 0xF008000C) == 0x00) &amp;&amp; ((PERIPH) != 0x00))</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="../../da/d7d/group__RCC__APB2__Peripherals.html#ga91ecddb4dcb7a07da7178e7f9ba585c7">  800</a></span>&#160;<span class="preprocessor">#define IS_RCC_APB2_RESET_PERIPH(PERIPH) ((((PERIPH) &amp; 0xF208860C) == 0x00) &amp;&amp; ((PERIPH) != 0x00))</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="../../d1/dc8/group__RCC__MCO1__Clock__Source__Prescaler.html#ga4ae28483bf1fc780e97740573546602a">  809</a></span>&#160;<span class="preprocessor">#define RCC_MCO1Source_HSI               ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="../../d1/dc8/group__RCC__MCO1__Clock__Source__Prescaler.html#ga9389beb903be73312e7c75a3f99a05a3">  810</a></span>&#160;<span class="preprocessor">#define RCC_MCO1Source_LSE               ((uint32_t)0x00200000)</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="../../d1/dc8/group__RCC__MCO1__Clock__Source__Prescaler.html#gaf9cd71937a147980d41efd3507e3a161">  811</a></span>&#160;<span class="preprocessor">#define RCC_MCO1Source_HSE               ((uint32_t)0x00400000)</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="../../d1/dc8/group__RCC__MCO1__Clock__Source__Prescaler.html#gacab701c21ecb3d792aa64188e77a7a7f">  812</a></span>&#160;<span class="preprocessor">#define RCC_MCO1Source_PLLCLK            ((uint32_t)0x00600000)</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="../../d1/dc8/group__RCC__MCO1__Clock__Source__Prescaler.html#gac558c2ebb774dc0bcb94dfb94b421a3d">  813</a></span>&#160;<span class="preprocessor">#define RCC_MCO1Div_1                    ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="../../d1/dc8/group__RCC__MCO1__Clock__Source__Prescaler.html#gab0247962772ebf1735b7b2a84c235415">  814</a></span>&#160;<span class="preprocessor">#define RCC_MCO1Div_2                    ((uint32_t)0x04000000)</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="../../d1/dc8/group__RCC__MCO1__Clock__Source__Prescaler.html#ga298d00af4cd40822e28a5a20d6cdbfb6">  815</a></span>&#160;<span class="preprocessor">#define RCC_MCO1Div_3                    ((uint32_t)0x05000000)</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="../../d1/dc8/group__RCC__MCO1__Clock__Source__Prescaler.html#ga2300f224151c8e15424142ee4fc5f549">  816</a></span>&#160;<span class="preprocessor">#define RCC_MCO1Div_4                    ((uint32_t)0x06000000)</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="../../d1/dc8/group__RCC__MCO1__Clock__Source__Prescaler.html#ga756a1097bf0e4fe15d72f113572d0c04">  817</a></span>&#160;<span class="preprocessor">#define RCC_MCO1Div_5                    ((uint32_t)0x07000000)</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="../../d1/dc8/group__RCC__MCO1__Clock__Source__Prescaler.html#ga073031d9c90c555f7874912b7e4905f6">  818</a></span>&#160;<span class="preprocessor">#define IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1Source_HSI) || ((SOURCE) == RCC_MCO1Source_LSE) || \</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO1Source_HSE) || ((SOURCE) == RCC_MCO1Source_PLLCLK))</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;                                   </div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="../../d1/dc8/group__RCC__MCO1__Clock__Source__Prescaler.html#ga8a8ff14a7fcdc6ef638ca8666e609c99">  821</a></span>&#160;<span class="preprocessor">#define IS_RCC_MCO1DIV(DIV) (((DIV) == RCC_MCO1Div_1) || ((DIV) == RCC_MCO1Div_2) || \</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">                             ((DIV) == RCC_MCO1Div_3) || ((DIV) == RCC_MCO1Div_4) || \</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">                             ((DIV) == RCC_MCO1Div_5)) </span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="../../d3/d6a/group__RCC__MCO2__Clock__Source__Prescaler.html#ga802ff9ee9df708eb5d463b4e0e9ac19e">  831</a></span>&#160;<span class="preprocessor">#define RCC_MCO2Source_SYSCLK            ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="../../d3/d6a/group__RCC__MCO2__Clock__Source__Prescaler.html#ga87f48662c00014691bc33a8e22a1c986">  832</a></span>&#160;<span class="preprocessor">#define RCC_MCO2Source_PLLI2SCLK         ((uint32_t)0x40000000)</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="../../d3/d6a/group__RCC__MCO2__Clock__Source__Prescaler.html#ga3c43be977d9704ca3cfd0905ea0c1f90">  833</a></span>&#160;<span class="preprocessor">#define RCC_MCO2Source_HSE               ((uint32_t)0x80000000)</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="../../d3/d6a/group__RCC__MCO2__Clock__Source__Prescaler.html#ga62bdca25e6355e6d18d7b6eb709eab7d">  834</a></span>&#160;<span class="preprocessor">#define RCC_MCO2Source_PLLCLK            ((uint32_t)0xC0000000)</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="../../d3/d6a/group__RCC__MCO2__Clock__Source__Prescaler.html#gad2778bc4aebec26810f8059058152557">  835</a></span>&#160;<span class="preprocessor">#define RCC_MCO2Div_1                    ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="../../d3/d6a/group__RCC__MCO2__Clock__Source__Prescaler.html#gac64afcfec90f2783fd78887e8a783ecb">  836</a></span>&#160;<span class="preprocessor">#define RCC_MCO2Div_2                    ((uint32_t)0x20000000)</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="../../d3/d6a/group__RCC__MCO2__Clock__Source__Prescaler.html#gad94c96c38025e6a5164bc277d87173a6">  837</a></span>&#160;<span class="preprocessor">#define RCC_MCO2Div_3                    ((uint32_t)0x28000000)</span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="../../d3/d6a/group__RCC__MCO2__Clock__Source__Prescaler.html#ga3ff14a7e8bb898eadf24d879ee41069f">  838</a></span>&#160;<span class="preprocessor">#define RCC_MCO2Div_4                    ((uint32_t)0x30000000)</span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="../../d3/d6a/group__RCC__MCO2__Clock__Source__Prescaler.html#gac47804a0bf27b079a23dd532d5482cf9">  839</a></span>&#160;<span class="preprocessor">#define RCC_MCO2Div_5                    ((uint32_t)0x38000000)</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="../../d3/d6a/group__RCC__MCO2__Clock__Source__Prescaler.html#ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f">  840</a></span>&#160;<span class="preprocessor">#define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2Source_SYSCLK) || ((SOURCE) == RCC_MCO2Source_PLLI2SCLK)|| \</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO2Source_HSE) || ((SOURCE) == RCC_MCO2Source_PLLCLK))</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;                                   </div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="../../d3/d6a/group__RCC__MCO2__Clock__Source__Prescaler.html#gab28570d78a518bc83f82a96e7b0b8a73">  843</a></span>&#160;<span class="preprocessor">#define IS_RCC_MCO2DIV(DIV) (((DIV) == RCC_MCO2Div_1) || ((DIV) == RCC_MCO2Div_2) || \</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">                             ((DIV) == RCC_MCO2Div_3) || ((DIV) == RCC_MCO2Div_4) || \</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">                             ((DIV) == RCC_MCO2Div_5))                             </span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="../../d5/d1e/group__RCC__Flag.html#ga827d986723e7ce652fa733bb8184d216">  853</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_HSIRDY                  ((uint8_t)0x21)</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="../../d5/d1e/group__RCC__Flag.html#ga173edf47bec93cf269a0e8d0fec9997c">  854</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_HSERDY                  ((uint8_t)0x31)</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="../../d5/d1e/group__RCC__Flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">  855</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PLLRDY                  ((uint8_t)0x39)</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="../../d5/d1e/group__RCC__Flag.html#ga31e67a9f19cf673acf196d19f443f3d5">  856</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PLLI2SRDY               ((uint8_t)0x3B)</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="../../d5/d1e/group__RCC__Flag.html#ga950937b7612d558939956056d9632b96">  857</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PLLSAIRDY               ((uint8_t)0x3D)</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="../../d5/d1e/group__RCC__Flag.html#gac9fb963db446c16e46a18908f7fe1927">  858</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_LSERDY                  ((uint8_t)0x41)</span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="../../d5/d1e/group__RCC__Flag.html#ga8c5e4992314d347597621bfe7ab10d72">  859</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_LSIRDY                  ((uint8_t)0x61)</span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="../../d5/d1e/group__RCC__Flag.html#ga23d5211abcdf0e397442ca534ca04bb4">  860</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_BORRST                  ((uint8_t)0x79)</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="../../d5/d1e/group__RCC__Flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">  861</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PINRST                  ((uint8_t)0x7A)</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="../../d5/d1e/group__RCC__Flag.html#ga39ad309070f416720207eece5da7dc2c">  862</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PORRST                  ((uint8_t)0x7B)</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="../../d5/d1e/group__RCC__Flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">  863</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_SFTRST                  ((uint8_t)0x7C)</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="../../d5/d1e/group__RCC__Flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">  864</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_IWDGRST                 ((uint8_t)0x7D)</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="../../d5/d1e/group__RCC__Flag.html#gaa80b60b2d497ccd7b7de1075009999a7">  865</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_WWDGRST                 ((uint8_t)0x7E)</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="../../d5/d1e/group__RCC__Flag.html#ga67049531354aed7546971163d02c9920">  866</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_LPWRRST                 ((uint8_t)0x7F)</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="../../d5/d1e/group__RCC__Flag.html#gaa27dea5bb62b26d0881e649770252158">  868</a></span>&#160;<span class="preprocessor">#define IS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY)   || ((FLAG) == RCC_FLAG_HSERDY) || \</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">                           ((FLAG) == RCC_FLAG_PLLRDY)   || ((FLAG) == RCC_FLAG_LSERDY) || \</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">                           ((FLAG) == RCC_FLAG_LSIRDY)   || ((FLAG) == RCC_FLAG_BORRST) || \</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">                           ((FLAG) == RCC_FLAG_PINRST)   || ((FLAG) == RCC_FLAG_PORRST) || \</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">                           ((FLAG) == RCC_FLAG_SFTRST)   || ((FLAG) == RCC_FLAG_IWDGRST)|| \</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">                           ((FLAG) == RCC_FLAG_WWDGRST)  || ((FLAG) == RCC_FLAG_LPWRRST)|| \</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">                           ((FLAG) == RCC_FLAG_PLLI2SRDY)|| ((FLAG) == RCC_FLAG_PLLSAIRDY))</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="../../d5/d1e/group__RCC__Flag.html#gafda50a08dc048f7c272bf04ec9c2c2b7">  876</a></span>&#160;<span class="preprocessor">#define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) &lt;= 0x1F)</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span> </div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">/* Function used to set the RCC clock configuration to the default reset state */</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga413f6422be11b1334abe60b3bff2e062">RCC_DeInit</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">/* Internal/external clocks, PLL, CSS and MCO configuration functions *********/</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga523b06e73f6aa8a03e42299c855066a8">RCC_HSEConfig</a>(uint8_t RCC_HSE);</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<a class="code" href="../../d6/d81/group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> <a class="code" href="../../d6/d1a/group__RCC.html#gae0f15692614dd048ee4110a056f001dc">RCC_WaitForHSEStartUp</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#gaa2d6a35f5c2e0f86317c3beb222677fc">RCC_AdjustHSICalibrationValue</a>(uint8_t HSICalibrationValue);</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga0c6772a1e43765909495f57815ef69e2">RCC_HSICmd</a>(<a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga65209ab5c3589b249c7d70f978735ca6">RCC_LSEConfig</a>(uint8_t RCC_LSE);</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga81e3ca29fd154ac2019bba6936d6d5ed">RCC_LSICmd</a>(<a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga84dee53c75e58fdb53571716593c2272">RCC_PLLCmd</a>(<a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="keywordtype">void</span>        RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ, uint32_t PLLR);</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F411xE)</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="keywordtype">void</span>        RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ);</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga2efe493a6337d5e0034bfcdfb0f541e4">RCC_PLLI2SCmd</a>(<a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F401xx)</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="keywordtype">void</span>        RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR);</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F401xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#if defined(STM32F411xE)</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="keywordtype">void</span>        RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR, uint32_t PLLI2SM);</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F411xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="keywordtype">void</span>        RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SQ, uint32_t PLLI2SR);</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx || STM32F429_439xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="keywordtype">void</span>        RCC_PLLI2SConfig(uint32_t PLLI2SM, uint32_t PLLI2SN, uint32_t PLLI2SP, uint32_t PLLI2SQ, uint32_t PLLI2SR);</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#gaf7b2c8f7533c8321dce97196d9f77fc1">RCC_PLLSAICmd</a>(<a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#if defined(STM32F469_479xx)</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="keywordtype">void</span>        RCC_PLLSAIConfig(uint32_t PLLSAIN, uint32_t PLLSAIP, uint32_t PLLSAIQ, uint32_t PLLSAIR);</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="keywordtype">void</span>        RCC_PLLSAIConfig(uint32_t PLLSAIM, uint32_t PLLSAIN, uint32_t PLLSAIP, uint32_t PLLSAIQ);</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F411xE)</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="keywordtype">void</span>        RCC_PLLSAIConfig(uint32_t PLLSAIN, uint32_t PLLSAIQ, uint32_t PLLSAIR);</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga0ff1fd7b9a8a49cdda11b7d7261c3494">RCC_ClockSecuritySystemCmd</a>(<a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga15c9ecb6ef015ed008cb28e5b7a50531">RCC_MCO1Config</a>(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div);</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#gaf50f10675b747de60c739e44e5c22aee">RCC_MCO2Config</a>(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div);</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">/* System, AHB and APB busses clocks configuration functions ******************/</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga3551a36a8f0a3dc96a74d6b939048337">RCC_SYSCLKConfig</a>(uint32_t RCC_SYSCLKSource);</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;uint8_t     <a class="code" href="../../d6/d1a/group__RCC.html#gaaeb32311c208b2a980841c9c884a41ea">RCC_GetSYSCLKSource</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga9d0aec72e236c6cdf3a3a82dfb525491">RCC_HCLKConfig</a>(uint32_t RCC_SYSCLK);</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga448137346d4292985d4e7a61dd1a824f">RCC_PCLK1Config</a>(uint32_t RCC_HCLK);</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga09f9c010a4adca9e036da42c2ca6126a">RCC_PCLK2Config</a>(uint32_t RCC_HCLK);</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga3e9944fd1ed734275222bbb3e3f29993">RCC_GetClocksFreq</a>(<a class="code" href="../../d6/d92/structRCC__ClocksTypeDef.html">RCC_ClocksTypeDef</a>* RCC_Clocks);</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">/* Peripheral clocks configuration functions **********************************/</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga1473d8a5a020642966359611c44181b0">RCC_RTCCLKConfig</a>(uint32_t RCC_RTCCLKSource);</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga9802f84846df2cea8e369234ed13b159">RCC_RTCCLKCmd</a>(<a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga636c3b72f35391e67f12a551b15fa54a">RCC_BackupResetCmd</a>(<a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)  </span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="keywordtype">void</span>        RCC_I2SCLKConfig(uint32_t RCC_I2SAPBx, uint32_t RCC_I2SCLKSource);</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="keywordtype">void</span>        RCC_SAICLKConfig(uint32_t RCC_SAIInstance, uint32_t RCC_SAICLKSource);</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#if defined(STM32F413_423xx)</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="keywordtype">void</span> RCC_SAIBlockACLKConfig(uint32_t RCC_SAIBlockACLKSource);</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="keywordtype">void</span> RCC_SAIBlockBCLKConfig(uint32_t RCC_SAIBlockBCLKSource);</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F410xx) || defined(STM32F411xE) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="keywordtype">void</span>        RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource);</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F410xx || STM32F411xE || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="keywordtype">void</span>        RCC_SAIBlockACLKConfig(uint32_t RCC_SAIBlockACLKSource);</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="keywordtype">void</span>        RCC_SAIBlockBCLKConfig(uint32_t RCC_SAIBlockBCLKSource);</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga71a887e0e7ef3d49ff87f2cbc435b099">RCC_SAIPLLI2SClkDivConfig</a>(uint32_t RCC_PLLI2SDivQ);</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#gabefc354915bd57804329349ec3f33fab">RCC_SAIPLLSAIClkDivConfig</a>(uint32_t RCC_PLLSAIDivQ);</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#if defined(STM32F413_423xx)</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="keywordtype">void</span>        RCC_SAIPLLI2SRClkDivConfig(uint32_t RCC_PLLI2SDivR);</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="keywordtype">void</span>        RCC_SAIPLLRClkDivConfig(uint32_t RCC_PLLDivR);</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#gac04a91996aefd2a517cf90c2a44830d2">RCC_LTDCCLKDivConfig</a>(uint32_t RCC_PLLSAIDivR);</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#gaf0599100e7afdf8ed988e351a899e922">RCC_TIMCLKPresConfig</a>(uint32_t RCC_TIMCLKPrescaler);</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga80c89116820d48bb38db2e7d5e5a49b9">RCC_AHB1PeriphClockCmd</a>(uint32_t RCC_AHB1Periph, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#gaadffedbd87e796f01d9776b8ee01ff5e">RCC_AHB2PeriphClockCmd</a>(uint32_t RCC_AHB2Periph, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga4eb8c119f2e9bf2bd2e042d27f151338">RCC_AHB3PeriphClockCmd</a>(uint32_t RCC_AHB3Periph, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#gaee7cc5d73af7fe1986fceff8afd3973e">RCC_APB1PeriphClockCmd</a>(uint32_t RCC_APB1Periph, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga56ff55caf8d835351916b40dd030bc87">RCC_APB2PeriphClockCmd</a>(uint32_t RCC_APB2Periph, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#gaa7c450567f4731d4f0615f63586cad86">RCC_AHB1PeriphResetCmd</a>(uint32_t RCC_AHB1Periph, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#gafb119d6d1955d1b8c361e8140845ac5a">RCC_AHB2PeriphResetCmd</a>(uint32_t RCC_AHB2Periph, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#gaee44f159a1ca9ebdd7117bff387cd592">RCC_AHB3PeriphResetCmd</a>(uint32_t RCC_AHB3Periph, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(uint32_t RCC_APB1Periph, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(uint32_t RCC_APB2Periph, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga5cd0d5adbc7496d7005b208bd19ce255">RCC_AHB1PeriphClockLPModeCmd</a>(uint32_t RCC_AHB1Periph, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga1ac5bb9676ae9b48e50d6a95de922ce3">RCC_AHB2PeriphClockLPModeCmd</a>(uint32_t RCC_AHB2Periph, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga4e1df07cdfd81c068902d9d35fcc3911">RCC_AHB3PeriphClockLPModeCmd</a>(uint32_t RCC_AHB3Periph, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga84dd64badb84768cbcf19e241cadff50">RCC_APB1PeriphClockLPModeCmd</a>(uint32_t RCC_APB1Periph, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga30365b9e0b4c5d7e98c2675c862ddd7e">RCC_APB2PeriphClockLPModeCmd</a>(uint32_t RCC_APB2Periph, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">/* Features available only for STM32F410xx/STM32F411xx/STM32F446xx/STM32F469_479xx devices */</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#gad62e35e5a3289624e00636ff483e5399">RCC_LSEModeConfig</a>(uint8_t RCC_Mode);</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">/* Features available only for STM32F469_479xx devices */</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#if defined(STM32F469_479xx)</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="keywordtype">void</span>        RCC_DSIClockSourceConfig(uint8_t RCC_ClockSource);</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*  STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">/* Features available only for STM32F412xG/STM32F413_423xx/STM32F446xx/STM32F469_479xx devices */</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="keywordtype">void</span>        RCC_48MHzClockSourceConfig(uint8_t RCC_ClockSource);</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="keywordtype">void</span>        RCC_SDIOClockSourceConfig(uint8_t RCC_ClockSource);</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">/* Features available only for STM32F446xx devices */</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="keywordtype">void</span>        RCC_AHB1ClockGatingCmd(uint32_t RCC_AHB1ClockGating, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="keywordtype">void</span>        RCC_SPDIFRXClockSourceConfig(uint8_t RCC_ClockSource);</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="keywordtype">void</span>        RCC_CECClockSourceConfig(uint8_t RCC_ClockSource);</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">/* Features available only for STM32F410xx/STM32F412xG/STM32F446xx devices */</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="keywordtype">void</span>        RCC_FMPI2C1ClockSourceConfig(uint32_t RCC_ClockSource);</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">/* Features available only for STM32F410xx devices */</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="keywordtype">void</span>        RCC_LPTIM1ClockSourceConfig(uint32_t RCC_ClockSource);</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#if defined(STM32F410xx)</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="keywordtype">void</span>        RCC_MCO1Cmd(<a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="keywordtype">void</span>        RCC_MCO2Cmd(<a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="keywordtype">void</span> RCC_DFSDMCLKConfig(uint32_t RCC_DFSDMCLKSource);</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="keywordtype">void</span> RCC_DFSDM1ACLKConfig(uint32_t RCC_DFSDM1ACLKSource);</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#if defined(STM32F413_423xx)</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="keywordtype">void</span> RCC_DFSDM2ACLKConfig(uint32_t RCC_DFSDMACLKSource);</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">/* Legacy Defines */</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define RCC_DFSDM1CLKConfig      RCC_DFSDMCLKConfig</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">/* Interrupts and flags management functions **********************************/</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#gaa953aa226e9ce45300d535941e4dfe2f">RCC_ITConfig</a>(uint8_t RCC_IT, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<a class="code" href="../../d6/d81/group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>  <a class="code" href="../../d6/d1a/group__RCC.html#ga2897bdc52f272031c44fb1f72205d295">RCC_GetFlagStatus</a>(uint8_t RCC_FLAG);</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga53f909dbb15a54124419084ebda97d72">RCC_ClearFlag</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<a class="code" href="../../d6/d81/group__Exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a>    <a class="code" href="../../d6/d1a/group__RCC.html#ga6126c99f398ee4be410ad76ae3aee18f">RCC_GetITStatus</a>(uint8_t RCC_IT);</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="../../d6/d1a/group__RCC.html#ga529842d165910f8f87e26115da36089b">RCC_ClearITPendingBit</a>(uint8_t RCC_IT);</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;}</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F4xx_RCC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group__RCC_html_ga84dd64badb84768cbcf19e241cadff50"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga84dd64badb84768cbcf19e241cadff50">RCC_APB1PeriphClockLPModeCmd</a></div><div class="ttdeci">void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:2642</div></div>
<div class="ttc" id="group__RCC_html_ga4e1df07cdfd81c068902d9d35fcc3911"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga4e1df07cdfd81c068902d9d35fcc3911">RCC_AHB3PeriphClockLPModeCmd</a></div><div class="ttdeci">void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)</div></div>
<div class="ttc" id="group__Exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:857</div></div>
<div class="ttc" id="group__RCC_html_gafb119d6d1955d1b8c361e8140845ac5a"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#gafb119d6d1955d1b8c361e8140845ac5a">RCC_AHB2PeriphResetCmd</a></div><div class="ttdeci">void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases AHB2 peripheral reset. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:2346</div></div>
<div class="ttc" id="group__RCC_html_gaa7c450567f4731d4f0615f63586cad86"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#gaa7c450567f4731d4f0615f63586cad86">RCC_AHB1PeriphResetCmd</a></div><div class="ttdeci">void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases AHB1 peripheral reset. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:2317</div></div>
<div class="ttc" id="group__RCC_html_gaaeb32311c208b2a980841c9c884a41ea"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#gaaeb32311c208b2a980841c9c884a41ea">RCC_GetSYSCLKSource</a></div><div class="ttdeci">uint8_t RCC_GetSYSCLKSource(void)</div><div class="ttdoc">Returns the clock source used as system clock. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:1178</div></div>
<div class="ttc" id="group__RCC_html_ga71a887e0e7ef3d49ff87f2cbc435b099"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga71a887e0e7ef3d49ff87f2cbc435b099">RCC_SAIPLLI2SClkDivConfig</a></div><div class="ttdeci">void RCC_SAIPLLI2SClkDivConfig(uint32_t RCC_PLLI2SDivQ)</div><div class="ttdoc">Configures the SAI clock Divider coming from PLLI2S. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:1803</div></div>
<div class="ttc" id="group__Exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:859</div></div>
<div class="ttc" id="group__RCC_html_gac04a91996aefd2a517cf90c2a44830d2"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#gac04a91996aefd2a517cf90c2a44830d2">RCC_LTDCCLKDivConfig</a></div><div class="ttdeci">void RCC_LTDCCLKDivConfig(uint32_t RCC_PLLSAIDivR)</div><div class="ttdoc">Configures the LTDC clock Divider coming from PLLSAI. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:1934</div></div>
<div class="ttc" id="group__RCC_html_ga9802f84846df2cea8e369234ed13b159"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga9802f84846df2cea8e369234ed13b159">RCC_RTCCLKCmd</a></div><div class="ttdeci">void RCC_RTCCLKCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the RTC clock. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:1502</div></div>
<div class="ttc" id="group__RCC_html_ga0ff1fd7b9a8a49cdda11b7d7261c3494"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga0ff1fd7b9a8a49cdda11b7d7261c3494">RCC_ClockSecuritySystemCmd</a></div><div class="ttdeci">void RCC_ClockSecuritySystemCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Clock Security System. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:879</div></div>
<div class="ttc" id="group__RCC_html_ga1473d8a5a020642966359611c44181b0"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga1473d8a5a020642966359611c44181b0">RCC_RTCCLKConfig</a></div><div class="ttdeci">void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)</div><div class="ttdoc">Configures the RTC clock (RTCCLK). </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:1470</div></div>
<div class="ttc" id="group__RCC_html_gab197ae4369c10b92640a733b40ed2801"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a></div><div class="ttdeci">void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases Low Speed APB (APB1) peripheral reset. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:2427</div></div>
<div class="ttc" id="group__RCC_html_ga65209ab5c3589b249c7d70f978735ca6"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga65209ab5c3589b249c7d70f978735ca6">RCC_LSEConfig</a></div><div class="ttdeci">void RCC_LSEConfig(uint8_t RCC_LSE)</div><div class="ttdoc">Configures the External Low Speed oscillator (LSE). </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:400</div></div>
<div class="ttc" id="group__RCC_html_ga6126c99f398ee4be410ad76ae3aee18f"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga6126c99f398ee4be410ad76ae3aee18f">RCC_GetITStatus</a></div><div class="ttdeci">ITStatus RCC_GetITStatus(uint8_t RCC_IT)</div><div class="ttdoc">Checks whether the specified RCC interrupt has occurred or not. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:3132</div></div>
<div class="ttc" id="group__RCC_html_gaf7b2c8f7533c8321dce97196d9f77fc1"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#gaf7b2c8f7533c8321dce97196d9f77fc1">RCC_PLLSAICmd</a></div><div class="ttdeci">void RCC_PLLSAICmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the PLLSAI. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:861</div></div>
<div class="ttc" id="stm32f4xx_8h_html"><div class="ttname"><a href="../../dc/dfd/stm32f4xx_8h.html">stm32f4xx.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...</div></div>
<div class="ttc" id="group__RCC_html_ga81e3ca29fd154ac2019bba6936d6d5ed"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga81e3ca29fd154ac2019bba6936d6d5ed">RCC_LSICmd</a></div><div class="ttdeci">void RCC_LSICmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Internal Low Speed oscillator (LSI). </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:440</div></div>
<div class="ttc" id="group__RCC_html_ga53f909dbb15a54124419084ebda97d72"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga53f909dbb15a54124419084ebda97d72">RCC_ClearFlag</a></div><div class="ttdeci">void RCC_ClearFlag(void)</div><div class="ttdoc">Clears the RCC reset flags. The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:3112</div></div>
<div class="ttc" id="group__RCC_html_gad62e35e5a3289624e00636ff483e5399"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#gad62e35e5a3289624e00636ff483e5399">RCC_LSEModeConfig</a></div><div class="ttdeci">void RCC_LSEModeConfig(uint8_t RCC_Mode)</div><div class="ttdoc">Configures the External Low Speed oscillator mode (LSE mode). </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:2718</div></div>
<div class="ttc" id="structRCC__ClocksTypeDef_html_a2ba325067f3d464ad7955358932563d8"><div class="ttname"><a href="../../d6/d92/structRCC__ClocksTypeDef.html#a2ba325067f3d464ad7955358932563d8">RCC_ClocksTypeDef::SYSCLK_Frequency</a></div><div class="ttdeci">uint32_t SYSCLK_Frequency</div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.h:50</div></div>
<div class="ttc" id="group__RCC_html_ga15c9ecb6ef015ed008cb28e5b7a50531"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga15c9ecb6ef015ed008cb28e5b7a50531">RCC_MCO1Config</a></div><div class="ttdeci">void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)</div><div class="ttdoc">Selects the clock source to output on MCO1 pin(PA8). </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:904</div></div>
<div class="ttc" id="group__RCC_html_gaf0599100e7afdf8ed988e351a899e922"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#gaf0599100e7afdf8ed988e351a899e922">RCC_TIMCLKPresConfig</a></div><div class="ttdeci">void RCC_TIMCLKPresConfig(uint32_t RCC_TIMCLKPrescaler)</div><div class="ttdoc">Configures the Timers clocks prescalers selection. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:2062</div></div>
<div class="ttc" id="group__Exported__types_html_gaacbd7ed539db0aacd973a0f6eca34074"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="group__RCC_html_ga30365b9e0b4c5d7e98c2675c862ddd7e"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga30365b9e0b4c5d7e98c2675c862ddd7e">RCC_APB2PeriphClockLPModeCmd</a></div><div class="ttdeci">void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:2694</div></div>
<div class="ttc" id="group__RCC_html_ga9d0aec72e236c6cdf3a3a82dfb525491"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga9d0aec72e236c6cdf3a3a82dfb525491">RCC_HCLKConfig</a></div><div class="ttdeci">void RCC_HCLKConfig(uint32_t RCC_SYSCLK)</div><div class="ttdoc">Configures the AHB clock (HCLK). </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:1203</div></div>
<div class="ttc" id="group__RCC_html_ga80c89116820d48bb38db2e7d5e5a49b9"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga80c89116820d48bb38db2e7d5e5a49b9">RCC_AHB1PeriphClockCmd</a></div><div class="ttdeci">void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the AHB1 peripheral clock. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:2104</div></div>
<div class="ttc" id="group__RCC_html_gae0f15692614dd048ee4110a056f001dc"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#gae0f15692614dd048ee4110a056f001dc">RCC_WaitForHSEStartUp</a></div><div class="ttdeci">ErrorStatus RCC_WaitForHSEStartUp(void)</div><div class="ttdoc">Waits for HSE start-up. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:308</div></div>
<div class="ttc" id="group__RCC_html_ga3e9944fd1ed734275222bbb3e3f29993"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga3e9944fd1ed734275222bbb3e3f29993">RCC_GetClocksFreq</a></div><div class="ttdeci">void RCC_GetClocksFreq(RCC_ClocksTypeDef *RCC_Clocks)</div><div class="ttdoc">Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:1317</div></div>
<div class="ttc" id="group__RCC_html_gaa2d6a35f5c2e0f86317c3beb222677fc"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#gaa2d6a35f5c2e0f86317c3beb222677fc">RCC_AdjustHSICalibrationValue</a></div><div class="ttdeci">void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)</div><div class="ttdoc">Adjusts the Internal High Speed oscillator (HSI) calibration value. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:339</div></div>
<div class="ttc" id="group__RCC_html_ga523b06e73f6aa8a03e42299c855066a8"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga523b06e73f6aa8a03e42299c855066a8">RCC_HSEConfig</a></div><div class="ttdeci">void RCC_HSEConfig(uint8_t RCC_HSE)</div><div class="ttdoc">Configures the External High Speed oscillator (HSE). </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:284</div></div>
<div class="ttc" id="group__RCC_html_ga84dee53c75e58fdb53571716593c2272"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga84dee53c75e58fdb53571716593c2272">RCC_PLLCmd</a></div><div class="ttdeci">void RCC_PLLCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the main PLL. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:563</div></div>
<div class="ttc" id="group__RCC_html_gaa953aa226e9ce45300d535941e4dfe2f"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#gaa953aa226e9ce45300d535941e4dfe2f">RCC_ITConfig</a></div><div class="ttdeci">void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified RCC interrupts. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:3030</div></div>
<div class="ttc" id="group__RCC_html_gaee44f159a1ca9ebdd7117bff387cd592"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#gaee44f159a1ca9ebdd7117bff387cd592">RCC_AHB3PeriphResetCmd</a></div><div class="ttdeci">void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)</div></div>
<div class="ttc" id="group__Exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:862</div></div>
<div class="ttc" id="group__RCC_html_gabefc354915bd57804329349ec3f33fab"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#gabefc354915bd57804329349ec3f33fab">RCC_SAIPLLSAIClkDivConfig</a></div><div class="ttdeci">void RCC_SAIPLLSAIClkDivConfig(uint32_t RCC_PLLSAIDivQ)</div><div class="ttdoc">Configures the SAI clock Divider coming from PLLSAI. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:1835</div></div>
<div class="ttc" id="group__RCC_html_ga5cd0d5adbc7496d7005b208bd19ce255"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga5cd0d5adbc7496d7005b208bd19ce255">RCC_AHB1PeriphClockLPModeCmd</a></div><div class="ttdeci">void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:2523</div></div>
<div class="ttc" id="group__RCC_html_ga4eb8c119f2e9bf2bd2e042d27f151338"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga4eb8c119f2e9bf2bd2e042d27f151338">RCC_AHB3PeriphClockCmd</a></div><div class="ttdeci">void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)</div></div>
<div class="ttc" id="group__RCC_html_ga448137346d4292985d4e7a61dd1a824f"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga448137346d4292985d4e7a61dd1a824f">RCC_PCLK1Config</a></div><div class="ttdeci">void RCC_PCLK1Config(uint32_t RCC_HCLK)</div><div class="ttdoc">Configures the Low Speed APB clock (PCLK1). </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:1234</div></div>
<div class="ttc" id="group__RCC_html_ga56ff55caf8d835351916b40dd030bc87"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga56ff55caf8d835351916b40dd030bc87">RCC_APB2PeriphClockCmd</a></div><div class="ttdeci">void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the High Speed APB (APB2) peripheral clock. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:2275</div></div>
<div class="ttc" id="group__RCC_html_ga09f9c010a4adca9e036da42c2ca6126a"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga09f9c010a4adca9e036da42c2ca6126a">RCC_PCLK2Config</a></div><div class="ttdeci">void RCC_PCLK2Config(uint32_t RCC_HCLK)</div><div class="ttdoc">Configures the High Speed APB clock (PCLK2). </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:1265</div></div>
<div class="ttc" id="group__RCC_html_gaf50f10675b747de60c739e44e5c22aee"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#gaf50f10675b747de60c739e44e5c22aee">RCC_MCO2Config</a></div><div class="ttdeci">void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)</div><div class="ttdoc">Selects the clock source to output on MCO2 pin(PC9). </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:949</div></div>
<div class="ttc" id="structRCC__ClocksTypeDef_html"><div class="ttname"><a href="../../d6/d92/structRCC__ClocksTypeDef.html">RCC_ClocksTypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.h:48</div></div>
<div class="ttc" id="structRCC__ClocksTypeDef_html_ad854f0b70a6c4cf6de6dbbdcbc99b856"><div class="ttname"><a href="../../d6/d92/structRCC__ClocksTypeDef.html#ad854f0b70a6c4cf6de6dbbdcbc99b856">RCC_ClocksTypeDef::PCLK2_Frequency</a></div><div class="ttdeci">uint32_t PCLK2_Frequency</div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.h:53</div></div>
<div class="ttc" id="group__RCC_html_ga3551a36a8f0a3dc96a74d6b939048337"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga3551a36a8f0a3dc96a74d6b939048337">RCC_SYSCLKConfig</a></div><div class="ttdeci">void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)</div><div class="ttdoc">Configures the system clock (SYSCLK). </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:1149</div></div>
<div class="ttc" id="group__RCC_html_gaadffedbd87e796f01d9776b8ee01ff5e"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#gaadffedbd87e796f01d9776b8ee01ff5e">RCC_AHB2PeriphClockCmd</a></div><div class="ttdeci">void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the AHB2 peripheral clock. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:2136</div></div>
<div class="ttc" id="group__RCC_html_ga2897bdc52f272031c44fb1f72205d295"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga2897bdc52f272031c44fb1f72205d295">RCC_GetFlagStatus</a></div><div class="ttdeci">FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)</div><div class="ttdoc">Checks whether the specified RCC flag is set or not. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:3067</div></div>
<div class="ttc" id="group__RCC_html_ga1ac5bb9676ae9b48e50d6a95de922ce3"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga1ac5bb9676ae9b48e50d6a95de922ce3">RCC_AHB2PeriphClockLPModeCmd</a></div><div class="ttdeci">void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:2555</div></div>
<div class="ttc" id="group__RCC_html_gad94553850ac07106a27ee85fec37efdf"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a></div><div class="ttdeci">void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases High Speed APB (APB2) peripheral reset. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:2474</div></div>
<div class="ttc" id="group__RCC_html_ga529842d165910f8f87e26115da36089b"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga529842d165910f8f87e26115da36089b">RCC_ClearITPendingBit</a></div><div class="ttdeci">void RCC_ClearITPendingBit(uint8_t RCC_IT)</div><div class="ttdoc">Clears the RCC&amp;#39;s interrupt pending bits. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:3166</div></div>
<div class="ttc" id="structRCC__ClocksTypeDef_html_a41b9859d33954117daf7fab42f804b92"><div class="ttname"><a href="../../d6/d92/structRCC__ClocksTypeDef.html#a41b9859d33954117daf7fab42f804b92">RCC_ClocksTypeDef::HCLK_Frequency</a></div><div class="ttdeci">uint32_t HCLK_Frequency</div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.h:51</div></div>
<div class="ttc" id="structRCC__ClocksTypeDef_html_add4cfc63c35178d187107edc764e0b8f"><div class="ttname"><a href="../../d6/d92/structRCC__ClocksTypeDef.html#add4cfc63c35178d187107edc764e0b8f">RCC_ClocksTypeDef::PCLK1_Frequency</a></div><div class="ttdeci">uint32_t PCLK1_Frequency</div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.h:52</div></div>
<div class="ttc" id="group__RCC_html_ga636c3b72f35391e67f12a551b15fa54a"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga636c3b72f35391e67f12a551b15fa54a">RCC_BackupResetCmd</a></div><div class="ttdeci">void RCC_BackupResetCmd(FunctionalState NewState)</div><div class="ttdoc">Forces or releases the Backup domain reset. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:1519</div></div>
<div class="ttc" id="group__RCC_html_gaee7cc5d73af7fe1986fceff8afd3973e"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#gaee7cc5d73af7fe1986fceff8afd3973e">RCC_APB1PeriphClockCmd</a></div><div class="ttdeci">void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Low Speed APB (APB1) peripheral clock. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:2223</div></div>
<div class="ttc" id="group__RCC_html_ga0c6772a1e43765909495f57815ef69e2"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga0c6772a1e43765909495f57815ef69e2">RCC_HSICmd</a></div><div class="ttdeci">void RCC_HSICmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Internal High Speed oscillator (HSI). </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:375</div></div>
<div class="ttc" id="group__RCC_html_ga413f6422be11b1334abe60b3bff2e062"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga413f6422be11b1334abe60b3bff2e062">RCC_DeInit</a></div><div class="ttdeci">void RCC_DeInit(void)</div><div class="ttdoc">Resets the RCC clock configuration to the default reset state. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:225</div></div>
<div class="ttc" id="group__RCC_html_ga2efe493a6337d5e0034bfcdfb0f541e4"><div class="ttname"><a href="../../d6/d1a/group__RCC.html#ga2efe493a6337d5e0034bfcdfb0f541e4">RCC_PLLI2SCmd</a></div><div class="ttdeci">void RCC_PLLI2SCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the PLLI2S. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_rcc.c:732</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
