{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 17 01:55:05 2012 " "Info: Processing started: Fri Aug 17 01:55:05 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestProgramm -c TestProgramm " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TestProgramm -c TestProgramm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testsdram0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file testsdram0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestSDRAM0-verhalten " "Info (12022): Found design unit 1: TestSDRAM0-verhalten" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TestSDRAM0 " "Info (12023): Found entity 1: TestSDRAM0" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram0_ctrl.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file sdram0_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram0_ctrl-verhalten " "Info (12022): Found design unit 1: sdram0_ctrl-verhalten" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/SDRAM0_CTRL.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sdram0_ctrl " "Info (12023): Found entity 1: sdram0_ctrl" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/SDRAM0_CTRL.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Info (12022): Found design unit 1: pll1-SYN" {  } { { "pll1.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/pll1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Info (12023): Found entity 1: pll1" {  } { { "pll1.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/pll1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestSDRAM0 " "Info (12127): Elaborating entity \"TestSDRAM0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oLEDG TestSDRAM0.vhd(52) " "Warning (10541): VHDL Signal Declaration warning at TestSDRAM0.vhd(52): used implicit default value for signal \"oLEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AKTUALZUSTAND TestSDRAM0.vhd(329) " "Warning (10492): VHDL Process Statement warning at TestSDRAM0.vhd(329): signal \"AKTUALZUSTAND\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram0_ctrl sdram0_ctrl:SDRAM0_CONTROLLER " "Info (12128): Elaborating entity \"sdram0_ctrl\" for hierarchy \"sdram0_ctrl:SDRAM0_CONTROLLER\"" {  } { { "TestSDRAM0.vhd" "SDRAM0_CONTROLLER" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_clk_shifted SDRAM0_CTRL.vhd(123) " "Warning (10036): Verilog HDL or VHDL warning at SDRAM0_CTRL.vhd(123): object \"sig_clk_shifted\" assigned a value but never read" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/SDRAM0_CTRL.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_clk_lsa SDRAM0_CTRL.vhd(124) " "Warning (10036): Verilog HDL or VHDL warning at SDRAM0_CTRL.vhd(124): object \"sig_clk_lsa\" assigned a value but never read" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/SDRAM0_CTRL.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset SDRAM0_CTRL.vhd(202) " "Warning (10492): VHDL Process Statement warning at SDRAM0_CTRL.vhd(202): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/SDRAM0_CTRL.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset SDRAM0_CTRL.vhd(230) " "Warning (10492): VHDL Process Statement warning at SDRAM0_CTRL.vhd(230): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/SDRAM0_CTRL.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll " "Info (12128): Elaborating entity \"pll1\" for hierarchy \"sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\"" {  } { { "SDRAM0_CTRL.vhd" "pll" { Text "C:/Altera/Projekt/TestProgramm16BitADR/SDRAM0_CTRL.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\"" {  } { { "pll1.vhd" "altpll_component" { Text "C:/Altera/Projekt/TestProgramm16BitADR/pll1.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\"" {  } { { "pll1.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/pll1.vhd" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info (12134): Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info (12134): Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info (12134): Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info (12134): Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Info (12134): Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Info (12134): Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info (12134): Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info (12134): Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Info (12134): Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info (12134): Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Info (12134): Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info (12134): Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info (12134): Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info (12134): Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info (12134): Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info (12134): Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info (12134): Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info (12134): Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info (12134): Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info (12134): Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info (12134): Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info (12134): Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info (12134): Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info (12134): Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info (12134): Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info (12134): Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info (12134): Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info (12134): Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info (12134): Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info (12134): Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info (12134): Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info (12134): Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info (12134): Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info (12134): Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info (12134): Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info (12134): Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info (12134): Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info (12134): Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info (12134): Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info (12134): Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info (12134): Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info (12134): Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info (12134): Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info (12134): Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info (12134): Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info (12134): Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info (12134): Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info (12134): Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info (12134): Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info (12134): Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll1.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/pll1.vhd" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "de2core/lcd_line.vhd 2 1 " "Warning (12125): Using design file de2core/lcd_line.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_LINE-a " "Info (12022): Found design unit 1: LCD_LINE-a" {  } { { "lcd_line.vhd" "" { Text "c:/altera/projekt/testprogramm16bitadr/de2core/lcd_line.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Line " "Info (12023): Found entity 1: LCD_Line" {  } { { "lcd_line.vhd" "" { Text "c:/altera/projekt/testprogramm16bitadr/de2core/lcd_line.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Line LCD_Line:LCDDE2 " "Info (12128): Elaborating entity \"LCD_Line\" for hierarchy \"LCD_Line:LCDDE2\"" {  } { { "TestSDRAM0.vhd" "LCDDE2" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ct14.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ct14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ct14 " "Info (12023): Found entity 1: altsyncram_ct14" {  } { { "db/altsyncram_ct14.tdf" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/db/altsyncram_ct14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_khq1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_khq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_khq1 " "Info (12023): Found entity 1: altsyncram_khq1" {  } { { "db/altsyncram_khq1.tdf" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/db/altsyncram_khq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_eoc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_eoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_eoc " "Info (12023): Found entity 1: mux_eoc" {  } { { "db/mux_eoc.tdf" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/db/mux_eoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info (12023): Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Info (12023): Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/db/cntr_odi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ccc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ccc " "Info (12023): Found entity 1: cmpr_ccc" {  } { { "db/cmpr_ccc.tdf" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/db/cmpr_ccc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v1j.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v1j " "Info (12023): Found entity 1: cntr_v1j" {  } { { "db/cntr_v1j.tdf" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/db/cntr_v1j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ci.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ci " "Info (12023): Found entity 1: cntr_1ci" {  } { { "db/cntr_1ci.tdf" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/db/cntr_1ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Info (12023): Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info (12023): Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info (12023): Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eq14.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eq14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eq14 " "Info (12023): Found entity 1: altsyncram_eq14" {  } { { "db/altsyncram_eq14.tdf" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/db/altsyncram_eq14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_meq1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_meq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_meq1 " "Info (12023): Found entity 1: altsyncram_meq1" {  } { { "db/altsyncram_meq1.tdf" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/db/altsyncram_meq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6ci.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6ci " "Info (12023): Found entity 1: cntr_6ci" {  } { { "db/cntr_6ci.tdf" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/db/cntr_6ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Info (12023): Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_1 " "Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_1\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {   } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {    } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {                     } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning (13039): The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "iKEY\[0\] " "Warning (13040): Bidir \"iKEY\[0\]\" has no driver" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "iKEY\[1\] " "Warning (13040): Bidir \"iKEY\[1\]\" has no driver" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "iKEY\[2\] " "Warning (13040): Bidir \"iKEY\[2\]\" has no driver" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "iKEY\[3\] " "Warning (13040): Bidir \"iKEY\[3\]\" has no driver" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/SDRAM0_CTRL.vhd" 265 -1 0 } } { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 136 -1 0 } } { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 137 -1 0 } } { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 134 -1 0 } } { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 202 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "Warning (13009): TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Line:LCDDE2\|LCD_DATA\[0\]~synth " "Warning (13010): Node \"LCD_Line:LCDDE2\|LCD_DATA\[0\]~synth\"" {  } { { "lcd_line.vhd" "" { Text "c:/altera/projekt/testprogramm16bitadr/de2core/lcd_line.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Line:LCDDE2\|LCD_DATA\[1\]~synth " "Warning (13010): Node \"LCD_Line:LCDDE2\|LCD_DATA\[1\]~synth\"" {  } { { "lcd_line.vhd" "" { Text "c:/altera/projekt/testprogramm16bitadr/de2core/lcd_line.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Line:LCDDE2\|LCD_DATA\[2\]~synth " "Warning (13010): Node \"LCD_Line:LCDDE2\|LCD_DATA\[2\]~synth\"" {  } { { "lcd_line.vhd" "" { Text "c:/altera/projekt/testprogramm16bitadr/de2core/lcd_line.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Line:LCDDE2\|LCD_DATA\[3\]~synth " "Warning (13010): Node \"LCD_Line:LCDDE2\|LCD_DATA\[3\]~synth\"" {  } { { "lcd_line.vhd" "" { Text "c:/altera/projekt/testprogramm16bitadr/de2core/lcd_line.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Line:LCDDE2\|LCD_DATA\[4\]~synth " "Warning (13010): Node \"LCD_Line:LCDDE2\|LCD_DATA\[4\]~synth\"" {  } { { "lcd_line.vhd" "" { Text "c:/altera/projekt/testprogramm16bitadr/de2core/lcd_line.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Line:LCDDE2\|LCD_DATA\[5\]~synth " "Warning (13010): Node \"LCD_Line:LCDDE2\|LCD_DATA\[5\]~synth\"" {  } { { "lcd_line.vhd" "" { Text "c:/altera/projekt/testprogramm16bitadr/de2core/lcd_line.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Line:LCDDE2\|LCD_DATA\[6\]~synth " "Warning (13010): Node \"LCD_Line:LCDDE2\|LCD_DATA\[6\]~synth\"" {  } { { "lcd_line.vhd" "" { Text "c:/altera/projekt/testprogramm16bitadr/de2core/lcd_line.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Line:LCDDE2\|LCD_DATA\[7\]~synth " "Warning (13010): Node \"LCD_Line:LCDDE2\|LCD_DATA\[7\]~synth\"" {  } { { "lcd_line.vhd" "" { Text "c:/altera/projekt/testprogramm16bitadr/de2core/lcd_line.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_RW GND " "Warning (13410): Pin \"oLCD_RW\" is stuck at GND" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_ON VCC " "Warning (13410): Pin \"oLCD_ON\" is stuck at VCC" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_BLON VCC " "Warning (13410): Pin \"oLCD_BLON\" is stuck at VCC" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[0\] GND " "Warning (13410): Pin \"oLEDG\[0\]\" is stuck at GND" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[1\] GND " "Warning (13410): Pin \"oLEDG\[1\]\" is stuck at GND" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[2\] GND " "Warning (13410): Pin \"oLEDG\[2\]\" is stuck at GND" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[3\] GND " "Warning (13410): Pin \"oLEDG\[3\]\" is stuck at GND" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[4\] GND " "Warning (13410): Pin \"oLEDG\[4\]\" is stuck at GND" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[5\] GND " "Warning (13410): Pin \"oLEDG\[5\]\" is stuck at GND" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[6\] GND " "Warning (13410): Pin \"oLEDG\[6\]\" is stuck at GND" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[7\] GND " "Warning (13410): Pin \"oLEDG\[7\]\" is stuck at GND" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_0_ DRAM_DQ\[0\] " "Warning (18029): Output pin \"pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_0_\" driven by bidirectional pin \"DRAM_DQ\[0\]\" cannot be tri-stated" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 47 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_1_ DRAM_DQ\[1\] " "Warning (18029): Output pin \"pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_1_\" driven by bidirectional pin \"DRAM_DQ\[1\]\" cannot be tri-stated" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 47 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_2_ DRAM_DQ\[2\] " "Warning (18029): Output pin \"pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_2_\" driven by bidirectional pin \"DRAM_DQ\[2\]\" cannot be tri-stated" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 47 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_3_ DRAM_DQ\[3\] " "Warning (18029): Output pin \"pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_3_\" driven by bidirectional pin \"DRAM_DQ\[3\]\" cannot be tri-stated" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 47 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_4_ DRAM_DQ\[4\] " "Warning (18029): Output pin \"pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_4_\" driven by bidirectional pin \"DRAM_DQ\[4\]\" cannot be tri-stated" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 47 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_5_ DRAM_DQ\[5\] " "Warning (18029): Output pin \"pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_5_\" driven by bidirectional pin \"DRAM_DQ\[5\]\" cannot be tri-stated" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 47 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_6_ DRAM_DQ\[6\] " "Warning (18029): Output pin \"pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_6_\" driven by bidirectional pin \"DRAM_DQ\[6\]\" cannot be tri-stated" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 47 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_7_ DRAM_DQ\[7\] " "Warning (18029): Output pin \"pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_7_\" driven by bidirectional pin \"DRAM_DQ\[7\]\" cannot be tri-stated" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 47 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_8_ DRAM_DQ\[8\] " "Warning (18029): Output pin \"pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_8_\" driven by bidirectional pin \"DRAM_DQ\[8\]\" cannot be tri-stated" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 47 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_9_ DRAM_DQ\[9\] " "Warning (18029): Output pin \"pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_9_\" driven by bidirectional pin \"DRAM_DQ\[9\]\" cannot be tri-stated" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 47 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_10_ DRAM_DQ\[10\] " "Warning (18029): Output pin \"pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_10_\" driven by bidirectional pin \"DRAM_DQ\[10\]\" cannot be tri-stated" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 47 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_11_ DRAM_DQ\[11\] " "Warning (18029): Output pin \"pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_11_\" driven by bidirectional pin \"DRAM_DQ\[11\]\" cannot be tri-stated" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 47 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_12_ DRAM_DQ\[12\] " "Warning (18029): Output pin \"pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_12_\" driven by bidirectional pin \"DRAM_DQ\[12\]\" cannot be tri-stated" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 47 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_13_ DRAM_DQ\[13\] " "Warning (18029): Output pin \"pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_13_\" driven by bidirectional pin \"DRAM_DQ\[13\]\" cannot be tri-stated" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 47 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_14_ DRAM_DQ\[14\] " "Warning (18029): Output pin \"pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_14_\" driven by bidirectional pin \"DRAM_DQ\[14\]\" cannot be tri-stated" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 47 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_15_ DRAM_DQ\[15\] " "Warning (18029): Output pin \"pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_15_\" driven by bidirectional pin \"DRAM_DQ\[15\]\" cannot be tri-stated" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 47 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning (18061): Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reset_sig High " "Critical Warning (18010): Register reset_sig will power up to High" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Altera/Projekt/TestProgramm16BitADR/TestSDRAM0.vhd" 134 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 250 " "Info (35024): Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 250 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_1 63 " "Info (35024): Succesfully connected in-system debug instance \"auto_signaltap_1\" to all 63 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|pll " "Info (16011): Adding node \"sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|pll\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3774 " "Info (21057): Implemented 3774 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info (21058): Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Info (21059): Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "28 " "Info (21060): Implemented 28 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3476 " "Info (21061): Implemented 3476 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "207 " "Info (21064): Implemented 207 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Info: Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 17 01:55:18 2012 " "Info: Processing ended: Fri Aug 17 01:55:18 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
