

================================================================
== Vivado HLS Report for 'cal_mag_phase'
================================================================
* Date:           Mon Dec  1 20:03:27 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|     11.82|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  476161|  476161|  476161|  476161|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  476160|  476160|       465|          -|          -|  1024|    no    |
        | + Loop 1.1  |     320|     320|         5|          -|          -|    64|    no    |
        | + Loop 1.2  |     128|     128|         2|          -|          -|    64|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|   1557|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     13|      90|     48|
|Memory           |        1|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    260|
|Register         |        -|      -|     701|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|     13|     791|   1865|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      5|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+-------+----+----+
    |             Instance            |            Module           | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------------+-----------------------------+---------+-------+----+----+
    |combine_mul_32s_22s_54_3_U17     |combine_mul_32s_22s_54_3     |        0|      2|   0|   0|
    |combine_mul_32s_22s_54_3_U18     |combine_mul_32s_22s_54_3     |        0|      2|   0|   0|
    |combine_mul_52s_53ns_105_11_U16  |combine_mul_52s_53ns_105_11  |        0|      9|  90|  48|
    +---------------------------------+-----------------------------+---------+-------+----+----+
    |Total                            |                             |        0|     13|  90|  48|
    +---------------------------------+-----------------------------+---------+-------+----+----+

    * Memory: 
    +-----------------+-----------------------------+---------+------+-----+------+-------------+
    |      Memory     |            Module           | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------------+---------+------+-----+------+-------------+
    |cordic_ctab_V_U  |cal_mag_phase_cordic_ctab_V  |        1|    64|   20|     1|         1280|
    +-----------------+-----------------------------+---------+------+-----+------+-------------+
    |Total            |                             |        1|    64|   20|     1|         1280|
    +-----------------+-----------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |i_3_fu_280_p2              |     +    |      0|  0|   11|          11|           1|
    |i_4_fu_382_p2              |     +    |      0|  0|    7|           7|           1|
    |r_V_12_i_fu_711_p2         |     +    |      0|  0|   32|          32|          32|
    |r_V_22_fu_489_p2           |     +    |      0|  0|   65|          65|          65|
    |r_V_fu_671_p2              |     +    |      0|  0|   32|          32|          22|
    |r_V_s_fu_694_p2            |     +    |      0|  0|   32|          32|          23|
    |step_fu_589_p2             |     +    |      0|  0|    7|           7|           1|
    |x_iteration_V_4_fu_636_p2  |     +    |      0|  0|   32|          32|          32|
    |y_iteration_V_fu_625_p2    |     +    |      0|  0|   32|          32|          32|
    |mf_i_fu_336_p2             |     -    |      0|  0|   53|           1|          53|
    |mt8_i_cast_fu_307_p2       |     -    |      0|  0|   52|           1|          52|
    |neg_mul_i_fu_521_p2        |     -    |      0|  0|  105|           1|         105|
    |neg_ti_i_fu_542_p2         |     -    |      0|  0|   32|           1|          32|
    |r_V_20_fu_464_p2           |     -    |      0|  0|   65|          65|          65|
    |r_V_i_fu_705_p2            |     -    |      0|  0|   32|          32|          32|
    |x_iteration_V_3_fu_613_p2  |     -    |      0|  0|   32|          32|          32|
    |x_iteration_V_fu_559_p2    |     -    |      0|  0|   32|           1|          32|
    |y_iteration_V_1_fu_564_p2  |     -    |      0|  0|   32|           1|          32|
    |y_iteration_V_4_fu_642_p2  |     -    |      0|  0|   32|          32|          32|
    |ai_V_2_fu_513_p3           |  Select  |      0|  0|   22|           1|          21|
    |ai_V_fu_368_p3             |  Select  |      0|  0|   22|           1|          21|
    |magFrame_V_d0              |  Select  |      0|  0|   32|           1|          32|
    |r_V_17_fu_313_p3           |  Select  |      0|  0|   52|           1|          52|
    |r_V_18_fu_342_p3           |  Select  |      0|  0|   53|           1|          53|
    |sel_i_fu_526_p3            |  Select  |      0|  0|  105|           1|         105|
    |storemerge_i_fu_717_p3     |  Select  |      0|  0|   32|           1|          32|
    |x_iteration_V_1_fu_576_p3  |  Select  |      0|  0|   32|           1|          32|
    |x_iteration_V_5_fu_656_p3  |  Select  |      0|  0|   32|           1|          32|
    |y_iteration_V_2_fu_569_p3  |  Select  |      0|  0|   32|           1|          32|
    |y_iteration_V_5_fu_648_p3  |  Select  |      0|  0|   32|           1|          32|
    |ap_sig_bdd_573             |    and   |      0|  0|    2|           1|           1|
    |ap_sig_bdd_577             |    and   |      0|  0|    2|           1|           1|
    |ap_sig_bdd_580             |    and   |      0|  0|    2|           1|           1|
    |ap_sig_bdd_582             |    and   |      0|  0|    2|           1|           1|
    |ap_sig_bdd_584             |    and   |      0|  0|    2|           1|           1|
    |or_cond_fu_688_p2          |    and   |      0|  0|    2|           1|           1|
    |r_V_23_fu_607_p2           |   ashr   |      0|  0|   88|          32|          32|
    |r_V_24_fu_619_p2           |   ashr   |      0|  0|   88|          32|          32|
    |r_V_7_fu_392_p2            |   ashr   |      0|  0|   56|          22|          22|
    |exitcond5_fu_583_p2        |   icmp   |      0|  0|    8|           7|           8|
    |exitcond6_fu_274_p2        |   icmp   |      0|  0|   14|          11|          12|
    |exitcond_fu_376_p2         |   icmp   |      0|  0|    8|           7|           8|
    |not2_fu_678_p2             |   icmp   |      0|  0|   40|          32|           1|
    |not3_fu_683_p2             |   icmp   |      0|  0|   40|          32|           1|
    |tmp_i3_fu_554_p2           |   icmp   |      0|  0|   40|          32|           1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |Total                      |          |      0|  0| 1557|         641|        1243|
    +---------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |i_2_reg_210                 |   7|          2|    7|         14|
    |i_reg_163                   |  11|          2|   11|         22|
    |p_Val2_106_in_in_i_reg_182  |  65|          2|   65|        130|
    |p_Val2_24_reg_200           |  32|          2|   32|         64|
    |p_Val2_29_reg_234           |  32|          2|   32|         64|
    |p_Val2_31_reg_221           |  32|          2|   32|         64|
    |phaseFrame_V_address0       |  10|          4|   10|         40|
    |phaseFrame_V_d0             |  32|          5|   32|        160|
    |step_2_reg_252              |   7|          2|    7|         14|
    |t_V_4_reg_243               |  32|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 260|         25|  260|        636|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+-----+-----+-----------+
    |            Name            |  FF | Bits| Const Bits|
    +----------------------------+-----+-----+-----------+
    |ai_V_1_reg_191              |    1|   22|         21|
    |ap_CS_fsm                   |    5|    5|          0|
    |i_2_reg_210                 |    7|    7|          0|
    |i_3_reg_727                 |   11|   11|          0|
    |i_4_reg_800                 |    7|    7|          0|
    |i_reg_163                   |   11|   11|          0|
    |magFrame_V_addr_reg_766     |   10|   10|          0|
    |mul_i_reg_868               |  105|  105|          0|
    |p_Val2_106_in_in_i_reg_182  |   65|   65|          0|
    |p_Val2_20_reg_756           |   32|   32|          0|
    |p_Val2_21_reg_771           |   32|   32|          0|
    |p_Val2_24_reg_200           |   32|   32|          0|
    |p_Val2_29_reg_234           |   32|   32|          0|
    |p_Val2_31_reg_221           |   32|   32|          0|
    |r_V_19_reg_843              |   54|   54|          0|
    |r_V_21_reg_848              |   54|   54|          0|
    |r_V_7_reg_805               |   22|   22|          0|
    |step_2_reg_252              |    7|    7|          0|
    |step_reg_897                |    7|    7|          0|
    |t_V_4_reg_243               |   32|   32|          0|
    |tmp_22_reg_810              |   32|   32|          0|
    |tmp_27_reg_778              |    1|    1|          0|
    |tmp_29_reg_821              |    1|    1|          0|
    |tmp_31_reg_902              |    1|    1|          0|
    |tmp_i3_reg_880              |    1|    1|          0|
    |tmp_reg_736                 |   11|   64|         53|
    |tmp_s_reg_874               |   32|   32|          0|
    |x_iteration_V_5_reg_917     |   32|   32|          0|
    |y_iteration_V_5_reg_912     |   32|   32|          0|
    +----------------------------+-----+-----+-----------+
    |Total                       |  701|  775|         74|
    +----------------------------+-----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+-----------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol | Source Object |    C Type    |
+-----------------------+-----+-----+-----------+---------------+--------------+
|ap_clk                 |  in |    1|          -| cal_mag_phase | return value |
|ap_rst                 |  in |    1|          -| cal_mag_phase | return value |
|ap_start               |  in |    1|          -| cal_mag_phase | return value |
|ap_done                | out |    1|          -| cal_mag_phase | return value |
|ap_idle                | out |    1|          -| cal_mag_phase | return value |
|ap_ready               | out |    1|          -| cal_mag_phase | return value |
|magFrame_V_address0    | out |   10| ap_memory |   magFrame_V  |     array    |
|magFrame_V_ce0         | out |    1| ap_memory |   magFrame_V  |     array    |
|magFrame_V_we0         | out |    1| ap_memory |   magFrame_V  |     array    |
|magFrame_V_d0          | out |   32| ap_memory |   magFrame_V  |     array    |
|phaseFrame_V_address0  | out |   10| ap_memory |  phaseFrame_V |     array    |
|phaseFrame_V_ce0       | out |    1| ap_memory |  phaseFrame_V |     array    |
|phaseFrame_V_we0       | out |    1| ap_memory |  phaseFrame_V |     array    |
|phaseFrame_V_d0        | out |   32| ap_memory |  phaseFrame_V |     array    |
|real_V_address0        | out |   10| ap_memory |     real_V    |     array    |
|real_V_ce0             | out |    1| ap_memory |     real_V    |     array    |
|real_V_q0              |  in |   32| ap_memory |     real_V    |     array    |
|imag_V_address0        | out |   10| ap_memory |     imag_V    |     array    |
|imag_V_ce0             | out |    1| ap_memory |     imag_V    |     array    |
|imag_V_q0              |  in |   32| ap_memory |     imag_V    |     array    |
+-----------------------+-----+-----+-----------+---------------+--------------+

