// Seed: 997117777
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    id_20,
    input supply1 id_2,
    input tri id_3,
    input tri0 id_4,
    output tri id_5,
    input wire id_6,
    output tri0 id_7,
    input tri0 id_8,
    input wor id_9,
    output wire id_10,
    inout wand id_11,
    output tri0 id_12,
    input wand id_13,
    input tri0 id_14,
    output uwire id_15,
    output tri id_16,
    output wor id_17,
    input tri1 id_18
);
  wire id_21, id_22;
  assign module_1.type_15 = 0;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input wire id_2,
    output logic id_3,
    input wand id_4,
    inout supply0 id_5,
    input logic id_6,
    input logic id_7,
    output tri1 id_8
);
  id_10(
      id_0, 1, id_3, id_7, id_0, id_6, 1'd0
  );
  always id_3 <= id_7;
  wire id_11, id_12;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_2,
      id_4,
      id_5,
      id_8,
      id_4,
      id_8,
      id_1,
      id_1,
      id_8,
      id_5,
      id_5,
      id_2,
      id_2,
      id_8,
      id_5,
      id_5,
      id_4
  );
endmodule
