// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/13/2024 17:09:01"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	DATA_MEM_write_enable,
	CLOCK,
	LOADN,
	PROG_MEM_IN,
	DATA_MEM_IN,
	A,
	B,
	C,
	DATA_MEM_ADDR,
	DATA_MEM_OUT,
	MBR_OUT,
	MIR,
	MPC,
	PC);
output 	DATA_MEM_write_enable;
input 	CLOCK;
input 	LOADN;
input 	[7:0] PROG_MEM_IN;
input 	[31:0] DATA_MEM_IN;
output 	[31:0] A;
output 	[31:0] B;
output 	[31:0] C;
output 	[31:0] DATA_MEM_ADDR;
output 	[31:0] DATA_MEM_OUT;
output 	[7:0] MBR_OUT;
output 	[35:0] MIR;
output 	[8:0] MPC;
output 	[31:0] PC;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst2|inst2|inst1[31]~44_combout ;
wire \inst2|4444|inst5|inst|inst16|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[31]~24_combout ;
wire \inst2|4444|inst1|inst|inst15|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[24]~25_combout ;
wire \inst2|4444|inst6|inst|inst15|inst20~regout ;
wire \inst2|4444|inst2|inst|inst15|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[24]~26_combout ;
wire \inst2|4444|inst7|inst|inst15|inst20~regout ;
wire \inst2|4444|inst8|inst|inst15|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[24]~27_combout ;
wire \inst2|4444|inst5|inst3|inst4[24]~28_combout ;
wire \inst2|4444|inst1|inst|inst15|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[26]~31_combout ;
wire \inst2|4444|inst6|inst|inst15|inst5~regout ;
wire \inst2|4444|inst2|inst|inst15|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[26]~32_combout ;
wire \inst2|4444|inst7|inst|inst15|inst5~regout ;
wire \inst2|4444|inst8|inst|inst15|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[26]~33_combout ;
wire \inst2|4444|inst5|inst3|inst4[26]~34_combout ;
wire \inst2|4444|inst1|inst|inst15|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[27]~36_combout ;
wire \inst2|4444|inst6|inst|inst15|inst~regout ;
wire \inst2|4444|inst2|inst|inst15|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[27]~37_combout ;
wire \inst2|4444|inst7|inst|inst15|inst~regout ;
wire \inst2|4444|inst8|inst|inst15|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[27]~38_combout ;
wire \inst2|4444|inst5|inst3|inst4[27]~39_combout ;
wire \inst2|4444|inst1|inst|inst16|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[28]~41_combout ;
wire \inst2|4444|inst6|inst|inst16|inst20~regout ;
wire \inst2|4444|inst2|inst|inst16|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[28]~42_combout ;
wire \inst2|4444|inst7|inst|inst16|inst20~regout ;
wire \inst2|4444|inst8|inst|inst16|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[28]~43_combout ;
wire \inst2|4444|inst5|inst3|inst4[28]~44_combout ;
wire \inst2|4444|inst1|inst|inst16|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[29]~46_combout ;
wire \inst2|4444|inst6|inst|inst16|inst16~regout ;
wire \inst2|4444|inst2|inst|inst16|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[29]~47_combout ;
wire \inst2|4444|inst7|inst|inst16|inst16~regout ;
wire \inst2|4444|inst8|inst|inst16|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[29]~48_combout ;
wire \inst2|4444|inst5|inst3|inst4[29]~49_combout ;
wire \inst2|4444|inst1|inst|inst16|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[30]~51_combout ;
wire \inst2|4444|inst6|inst|inst16|inst5~regout ;
wire \inst2|4444|inst2|inst|inst16|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[30]~52_combout ;
wire \inst2|4444|inst7|inst|inst16|inst5~regout ;
wire \inst2|4444|inst8|inst|inst16|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[30]~53_combout ;
wire \inst2|4444|inst5|inst3|inst4[30]~54_combout ;
wire \inst2|4444|inst1|inst|inst16|inst~regout ;
wire \inst2|4444|inst6|inst|inst16|inst~regout ;
wire \inst2|4444|inst7|inst|inst16|inst~regout ;
wire \inst2|4444|inst1|inst|inst11|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[17]~61_combout ;
wire \inst2|4444|inst6|inst|inst11|inst16~regout ;
wire \inst2|4444|inst2|inst|inst11|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[17]~62_combout ;
wire \inst2|4444|inst7|inst|inst11|inst16~regout ;
wire \inst2|4444|inst8|inst|inst11|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[17]~63_combout ;
wire \inst2|4444|inst5|inst3|inst4[17]~64_combout ;
wire \inst2|4444|inst1|inst|inst11|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[18]~66_combout ;
wire \inst2|4444|inst6|inst|inst11|inst5~regout ;
wire \inst2|4444|inst2|inst|inst11|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[18]~67_combout ;
wire \inst2|4444|inst7|inst|inst11|inst5~regout ;
wire \inst2|4444|inst8|inst|inst11|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[18]~68_combout ;
wire \inst2|4444|inst5|inst3|inst4[18]~69_combout ;
wire \inst2|4444|inst1|inst|inst11|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[19]~71_combout ;
wire \inst2|4444|inst6|inst|inst11|inst~regout ;
wire \inst2|4444|inst2|inst|inst11|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[19]~72_combout ;
wire \inst2|4444|inst7|inst|inst11|inst~regout ;
wire \inst2|4444|inst8|inst|inst11|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[19]~73_combout ;
wire \inst2|4444|inst5|inst3|inst4[19]~74_combout ;
wire \inst2|4444|inst1|inst|inst14|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[20]~76_combout ;
wire \inst2|4444|inst6|inst|inst14|inst20~regout ;
wire \inst2|4444|inst2|inst|inst14|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[20]~77_combout ;
wire \inst2|4444|inst7|inst|inst14|inst20~regout ;
wire \inst2|4444|inst8|inst|inst14|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[20]~78_combout ;
wire \inst2|4444|inst5|inst3|inst4[20]~79_combout ;
wire \inst2|4444|inst1|inst|inst14|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[21]~81_combout ;
wire \inst2|4444|inst6|inst|inst14|inst16~regout ;
wire \inst2|4444|inst2|inst|inst14|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[21]~82_combout ;
wire \inst2|4444|inst7|inst|inst14|inst16~regout ;
wire \inst2|4444|inst8|inst|inst14|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[21]~83_combout ;
wire \inst2|4444|inst5|inst3|inst4[21]~84_combout ;
wire \inst2|4444|inst1|inst|inst14|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[22]~86_combout ;
wire \inst2|4444|inst6|inst|inst14|inst5~regout ;
wire \inst2|4444|inst2|inst|inst14|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[22]~87_combout ;
wire \inst2|4444|inst7|inst|inst14|inst5~regout ;
wire \inst2|4444|inst8|inst|inst14|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[22]~88_combout ;
wire \inst2|4444|inst5|inst3|inst4[22]~89_combout ;
wire \inst2|4444|inst1|inst|inst14|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[23]~91_combout ;
wire \inst2|4444|inst6|inst|inst14|inst~regout ;
wire \inst2|4444|inst2|inst|inst14|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[23]~92_combout ;
wire \inst2|4444|inst7|inst|inst14|inst~regout ;
wire \inst2|4444|inst8|inst|inst14|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[23]~93_combout ;
wire \inst2|4444|inst5|inst3|inst4[23]~94_combout ;
wire \inst2|4444|inst1|inst|inst2|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[8]~96_combout ;
wire \inst2|4444|inst6|inst|inst2|inst20~regout ;
wire \inst2|4444|inst2|inst|inst2|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[8]~97_combout ;
wire \inst2|4444|inst7|inst|inst2|inst20~regout ;
wire \inst2|4444|inst8|inst|inst2|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[8]~98_combout ;
wire \inst2|4444|inst5|inst3|inst4[8]~99_combout ;
wire \inst2|4444|inst1|inst|inst2|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[9]~101_combout ;
wire \inst2|4444|inst6|inst|inst2|inst16~regout ;
wire \inst2|4444|inst2|inst|inst2|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[9]~102_combout ;
wire \inst2|4444|inst7|inst|inst2|inst16~regout ;
wire \inst2|4444|inst8|inst|inst2|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[9]~103_combout ;
wire \inst2|4444|inst5|inst3|inst4[9]~104_combout ;
wire \inst2|4444|inst1|inst|inst2|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[10]~106_combout ;
wire \inst2|4444|inst6|inst|inst2|inst5~regout ;
wire \inst2|4444|inst2|inst|inst2|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[10]~107_combout ;
wire \inst2|4444|inst7|inst|inst2|inst5~regout ;
wire \inst2|4444|inst8|inst|inst2|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[10]~108_combout ;
wire \inst2|4444|inst5|inst3|inst4[10]~109_combout ;
wire \inst2|4444|inst1|inst|inst2|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[11]~111_combout ;
wire \inst2|4444|inst6|inst|inst2|inst~regout ;
wire \inst2|4444|inst2|inst|inst2|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[11]~112_combout ;
wire \inst2|4444|inst7|inst|inst2|inst~regout ;
wire \inst2|4444|inst8|inst|inst2|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[11]~113_combout ;
wire \inst2|4444|inst5|inst3|inst4[11]~114_combout ;
wire \inst2|4444|inst1|inst|inst3|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[12]~116_combout ;
wire \inst2|4444|inst6|inst|inst3|inst20~regout ;
wire \inst2|4444|inst2|inst|inst3|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[12]~117_combout ;
wire \inst2|4444|inst7|inst|inst3|inst20~regout ;
wire \inst2|4444|inst8|inst|inst3|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[12]~118_combout ;
wire \inst2|4444|inst5|inst3|inst4[12]~119_combout ;
wire \inst2|4444|inst1|inst|inst3|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[13]~121_combout ;
wire \inst2|4444|inst6|inst|inst3|inst16~regout ;
wire \inst2|4444|inst2|inst|inst3|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[13]~122_combout ;
wire \inst2|4444|inst7|inst|inst3|inst16~regout ;
wire \inst2|4444|inst8|inst|inst3|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[13]~123_combout ;
wire \inst2|4444|inst5|inst3|inst4[13]~124_combout ;
wire \inst2|4444|inst1|inst|inst3|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[14]~126_combout ;
wire \inst2|4444|inst6|inst|inst3|inst5~regout ;
wire \inst2|4444|inst2|inst|inst3|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[14]~127_combout ;
wire \inst2|4444|inst7|inst|inst3|inst5~regout ;
wire \inst2|4444|inst8|inst|inst3|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[14]~128_combout ;
wire \inst2|4444|inst5|inst3|inst4[14]~129_combout ;
wire \inst2|4444|inst1|inst|inst3|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[15]~131_combout ;
wire \inst2|4444|inst6|inst|inst3|inst~regout ;
wire \inst2|4444|inst2|inst|inst3|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[15]~132_combout ;
wire \inst2|4444|inst7|inst|inst3|inst~regout ;
wire \inst2|4444|inst8|inst|inst3|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[15]~133_combout ;
wire \inst2|4444|inst5|inst3|inst4[15]~134_combout ;
wire \inst2|4444|inst4|inst|inst4[7]~10_combout ;
wire \inst2|4444|inst2|inst|inst1|inst~regout ;
wire \inst2|4444|inst1|inst|inst1|inst~regout ;
wire \inst2|4444|inst4|inst|inst4[7]~11_combout ;
wire \inst2|4444|inst7|inst|inst1|inst~regout ;
wire \inst2|4444|inst6|inst|inst1|inst~regout ;
wire \inst2|4444|inst4|inst|inst4[7]~12_combout ;
wire \inst2|4444|inst8|inst|inst1|inst~regout ;
wire \inst2|4444|inst4|inst|inst4[7]~13_combout ;
wire \inst2|4444|inst4|inst|inst4[7]~14_combout ;
wire \inst2|4444|inst1|inst|inst1|inst5~regout ;
wire \inst2|4444|inst4|inst|inst4[6]~16_combout ;
wire \inst2|4444|inst6|inst|inst1|inst5~regout ;
wire \inst2|4444|inst2|inst|inst1|inst5~regout ;
wire \inst2|4444|inst4|inst|inst4[6]~17_combout ;
wire \inst2|4444|inst7|inst|inst1|inst5~regout ;
wire \inst2|4444|inst8|inst|inst1|inst5~regout ;
wire \inst2|4444|inst4|inst|inst4[6]~18_combout ;
wire \inst2|4444|inst5|inst|inst1|inst5~regout ;
wire \inst2|4444|inst4|inst|inst4[6]~19_combout ;
wire \inst2|4444|inst4|inst|inst4[6]~20_combout ;
wire \inst2|4444|inst1|inst|inst1|inst16~regout ;
wire \inst2|4444|inst4|inst|inst4[5]~22_combout ;
wire \inst2|4444|inst6|inst|inst1|inst16~regout ;
wire \inst2|4444|inst2|inst|inst1|inst16~regout ;
wire \inst2|4444|inst4|inst|inst4[5]~23_combout ;
wire \inst2|4444|inst7|inst|inst1|inst16~regout ;
wire \inst2|4444|inst8|inst|inst1|inst16~regout ;
wire \inst2|4444|inst4|inst|inst4[5]~24_combout ;
wire \inst2|4444|inst5|inst|inst1|inst16~regout ;
wire \inst2|4444|inst4|inst|inst4[5]~25_combout ;
wire \inst2|4444|inst4|inst|inst4[5]~26_combout ;
wire \inst2|4444|inst1|inst|inst1|inst20~regout ;
wire \inst2|4444|inst4|inst|inst4[4]~28_combout ;
wire \inst2|4444|inst6|inst|inst1|inst20~regout ;
wire \inst2|4444|inst2|inst|inst1|inst20~regout ;
wire \inst2|4444|inst4|inst|inst4[4]~29_combout ;
wire \inst2|4444|inst7|inst|inst1|inst20~regout ;
wire \inst2|4444|inst8|inst|inst1|inst20~regout ;
wire \inst2|4444|inst4|inst|inst4[4]~30_combout ;
wire \inst2|4444|inst5|inst|inst1|inst20~regout ;
wire \inst2|4444|inst4|inst|inst4[4]~31_combout ;
wire \inst2|4444|inst4|inst|inst4[4]~32_combout ;
wire \inst2|4444|inst1|inst|inst|inst20~regout ;
wire \inst2|4444|inst4|inst|inst4[3]~34_combout ;
wire \inst2|4444|inst6|inst|inst|inst20~regout ;
wire \inst2|4444|inst2|inst|inst|inst20~regout ;
wire \inst2|4444|inst4|inst|inst4[3]~35_combout ;
wire \inst2|4444|inst7|inst|inst|inst20~regout ;
wire \inst2|4444|inst8|inst|inst|inst20~regout ;
wire \inst2|4444|inst4|inst|inst4[3]~36_combout ;
wire \inst2|4444|inst5|inst|inst|inst20~regout ;
wire \inst2|4444|inst4|inst|inst4[3]~37_combout ;
wire \inst2|4444|inst4|inst|inst4[3]~38_combout ;
wire \inst2|4444|inst1|inst|inst|inst16~regout ;
wire \inst2|4444|inst4|inst|inst4[2]~40_combout ;
wire \inst2|4444|inst6|inst|inst|inst16~regout ;
wire \inst2|4444|inst2|inst|inst|inst16~regout ;
wire \inst2|4444|inst4|inst|inst4[2]~41_combout ;
wire \inst2|4444|inst7|inst|inst|inst16~regout ;
wire \inst2|4444|inst8|inst|inst|inst16~regout ;
wire \inst2|4444|inst4|inst|inst4[2]~42_combout ;
wire \inst2|4444|inst5|inst|inst|inst16~regout ;
wire \inst2|4444|inst4|inst|inst4[2]~43_combout ;
wire \inst2|4444|inst4|inst|inst4[2]~44_combout ;
wire \inst2|4444|inst1|inst|inst|inst5~regout ;
wire \inst2|4444|inst4|inst|inst4[1]~46_combout ;
wire \inst2|4444|inst6|inst|inst|inst5~regout ;
wire \inst2|4444|inst7|inst|inst|inst5~regout ;
wire \inst2|4444|inst5|inst|inst|inst5~regout ;
wire \inst2|4444|inst1|inst|inst|inst~regout ;
wire \inst2|4444|inst4|inst|inst4[0]~51_combout ;
wire \inst2|4444|inst6|inst|inst|inst~regout ;
wire \inst2|4444|inst7|inst|inst|inst~regout ;
wire \inst2|4444|inst5|inst|inst|inst~regout ;
wire \inst2|4444|inst1|inst|inst11|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[16]~137_combout ;
wire \inst2|4444|inst6|inst|inst11|inst20~regout ;
wire \inst2|4444|inst2|inst|inst11|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[16]~138_combout ;
wire \inst2|4444|inst7|inst|inst11|inst20~regout ;
wire \inst2|4444|inst8|inst|inst11|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[16]~139_combout ;
wire \inst2|4444|inst5|inst3|inst4[16]~140_combout ;
wire \inst2|4444|inst1|inst|inst15|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[25]~142_combout ;
wire \inst2|4444|inst6|inst|inst15|inst16~regout ;
wire \inst2|4444|inst2|inst|inst15|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[25]~143_combout ;
wire \inst2|4444|inst7|inst|inst15|inst16~regout ;
wire \inst2|4444|inst8|inst|inst15|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[25]~144_combout ;
wire \inst2|4444|inst5|inst3|inst4[25]~145_combout ;
wire \inst2|inst|inst3|inst8|inst14~0_combout ;
wire \inst2|inst2|inst13|inst2~0_combout ;
wire \inst2|inst|inst4|inst7|inst14~0_combout ;
wire \inst2|inst|inst3|inst7|inst14~0_combout ;
wire \inst2|inst|inst4|inst6|inst14~0_combout ;
wire \inst2|inst|inst3|inst6|inst14~0_combout ;
wire \inst2|inst|inst4|inst5|inst14~0_combout ;
wire \inst2|inst|inst3|inst5|inst14~0_combout ;
wire \inst2|inst|inst4|inst4|inst14~0_combout ;
wire \inst2|inst|inst3|inst4|inst14~0_combout ;
wire \inst2|inst|inst4|inst3|inst14~0_combout ;
wire \inst2|inst|inst3|inst3|inst14~0_combout ;
wire \inst2|inst|inst4|inst2|inst14~0_combout ;
wire \inst2|inst|inst3|inst2|inst14~0_combout ;
wire \inst2|inst|inst4|inst|inst14~0_combout ;
wire \inst2|inst|inst3|inst|inst14~0_combout ;
wire \inst2|inst|inst|inst8|inst14~0_combout ;
wire \inst2|inst|inst|inst7|inst14~0_combout ;
wire \inst2|inst|inst|inst6|inst14~0_combout ;
wire \inst2|inst|inst|inst5|inst14~0_combout ;
wire \inst2|inst|inst|inst4|inst14~0_combout ;
wire \inst2|inst|inst|inst3|inst14~0_combout ;
wire \inst2|inst|inst|inst2|inst14~0_combout ;
wire \inst2|inst|inst|inst|inst14~0_combout ;
wire \inst2|inst|inst1|inst8|inst14~0_combout ;
wire \inst2|inst|inst1|inst7|inst14~0_combout ;
wire \inst2|inst|inst1|inst6|inst14~0_combout ;
wire \inst2|inst|inst1|inst5|inst14~0_combout ;
wire \inst2|inst|inst1|inst4|inst14~0_combout ;
wire \inst2|inst|inst1|inst3|inst14~0_combout ;
wire \inst2|inst2|inst10~0_combout ;
wire \inst2|inst2|inst10~1_combout ;
wire \inst2|inst2|inst10~2_combout ;
wire \inst2|inst2|inst10~3_combout ;
wire \inst2|inst2|inst10~4_combout ;
wire \inst2|inst2|inst10~5_combout ;
wire \inst2|inst2|inst10~6_combout ;
wire \inst2|inst2|inst10~7_combout ;
wire \inst2|inst2|inst10~8_combout ;
wire \inst2|4444|inst10|inst|inst12~combout ;
wire \inst2|4444|inst5|inst14~regout ;
wire \inst2|4444|inst5|inst|inst12~combout ;
wire \inst2|4444|inst1|inst|inst12~combout ;
wire \inst2|4444|inst6|inst|inst12~combout ;
wire \inst2|4444|inst2|inst|inst12~combout ;
wire \inst2|4444|inst7|inst|inst12~combout ;
wire \inst2|4444|inst8|inst|inst12~combout ;
wire \inst2|4444|inst1|inst|inst15|inst20~0_combout ;
wire \inst2|4444|inst2|inst|inst15|inst20~0_combout ;
wire \inst2|4444|inst1|inst|inst15|inst~0_combout ;
wire \inst2|4444|inst2|inst|inst15|inst~0_combout ;
wire \inst2|4444|inst6|inst|inst1|inst~0_combout ;
wire \inst2|4444|inst5|inst3|inst12~combout ;
wire \CLOCK~combout ;
wire \LOADN~combout ;
wire \inst2|4444|inst5|inst3|inst|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst1|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst1|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst1|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst1|inst~regout ;
wire \inst2|4444|inst3|inst15~combout ;
wire \inst2|inst|inst|inst5|inst2|inst~0_combout ;
wire \inst2|4444|inst5|inst10~combout ;
wire \inst2|4444|inst5|inst3|inst4[0]~136_combout ;
wire \inst2|4444|inst10|inst|inst|inst~regout ;
wire \inst2|inst|inst1|inst|inst8~combout ;
wire \inst2|4444|inst5|inst3|inst4[31]~30_combout ;
wire \inst2|inst|inst1|inst|inst|inst9|1~0_combout ;
wire \inst2|inst|inst1|inst|inst|inst9|1~1_combout ;
wire \inst2|4444|inst10|inst|inst|inst5~regout ;
wire \inst2|inst|inst1|inst2|inst8~combout ;
wire \inst2|inst|inst1|inst2|inst|inst9|1~0_combout ;
wire \inst2|4444|inst4|inst|inst4[2]~45_combout ;
wire \inst2|inst|inst1|inst3|inst43~0_combout ;
wire \inst2|inst|inst1|inst3|inst|inst9|1~0_combout ;
wire \inst2|4444|inst4|inst|inst4[3]~39_combout ;
wire \inst2|inst|inst1|inst4|inst43~0_combout ;
wire \inst2|inst|inst1|inst4|inst|inst9|1~0_combout ;
wire \inst2|4444|inst4|inst|inst4[4]~33_combout ;
wire \inst2|inst|inst1|inst5|inst43~0_combout ;
wire \inst2|inst|inst1|inst5|inst|inst9|1~0_combout ;
wire \inst2|4444|inst4|inst|inst4[5]~27_combout ;
wire \inst2|inst|inst1|inst6|inst43~0_combout ;
wire \inst2|inst|inst1|inst6|inst|inst9|1~0_combout ;
wire \inst2|4444|inst4|inst|inst4[6]~21_combout ;
wire \inst2|inst|inst1|inst7|inst43~0_combout ;
wire \inst2|inst|inst1|inst7|inst|inst9|1~0_combout ;
wire \inst2|4444|inst4|inst|inst4[7]~15_combout ;
wire \inst2|inst|inst1|inst8|inst43~0_combout ;
wire \inst2|inst|inst1|inst8|inst|inst9|1~0_combout ;
wire \inst2|inst2|inst1[15]~62_combout ;
wire \inst2|4444|inst3|inst13~regout ;
wire \inst2|4444|inst3|inst1|inst9[15]~21_combout ;
wire \inst2|4444|inst3|inst1|inst3|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[15]~135_combout ;
wire \inst2|4444|inst10|inst|inst3|inst~regout ;
wire \inst2|inst|inst|inst|inst8~combout ;
wire \inst2|inst|inst|inst|inst|inst8|3~0_combout ;
wire \inst2|inst|inst|inst|inst14~1_combout ;
wire \inst2|4444|inst10|inst|inst1|inst~regout ;
wire \inst2|inst|inst1|inst8|inst8~combout ;
wire \inst2|inst|inst1|inst8|inst|inst8|3~0_combout ;
wire \inst2|inst|inst1|inst8|inst14~1_combout ;
wire \inst2|4444|inst10|inst|inst1|inst5~regout ;
wire \inst2|inst|inst1|inst7|inst8~combout ;
wire \inst2|inst|inst1|inst7|inst|inst8|3~0_combout ;
wire \inst2|inst|inst1|inst7|inst14~1_combout ;
wire \inst2|4444|inst10|inst|inst1|inst16~regout ;
wire \inst2|inst|inst1|inst6|inst8~combout ;
wire \inst2|inst|inst1|inst6|inst|inst8|3~0_combout ;
wire \inst2|inst|inst1|inst6|inst14~1_combout ;
wire \inst2|4444|inst10|inst|inst1|inst20~regout ;
wire \inst2|inst|inst1|inst5|inst8~combout ;
wire \inst2|inst|inst1|inst5|inst|inst8|3~0_combout ;
wire \inst2|inst|inst1|inst5|inst14~1_combout ;
wire \inst2|4444|inst10|inst|inst|inst20~regout ;
wire \inst2|inst|inst1|inst4|inst8~combout ;
wire \inst2|inst|inst1|inst4|inst|inst8|3~0_combout ;
wire \inst2|inst|inst1|inst4|inst14~1_combout ;
wire \inst2|4444|inst10|inst|inst|inst16~regout ;
wire \inst2|inst|inst1|inst3|inst8~combout ;
wire \inst2|inst|inst1|inst3|inst|inst8|3~0_combout ;
wire \inst2|inst|inst1|inst3|inst14~1_combout ;
wire \inst2|4444|inst2|inst|inst|inst5~regout ;
wire \inst2|4444|inst2|inst6~combout ;
wire \inst2|4444|inst6|inst6~combout ;
wire \inst2|4444|inst4|inst|inst4[1]~47_combout ;
wire \inst2|4444|inst8|inst8~combout ;
wire \inst2|4444|inst8|inst|inst|inst5~regout ;
wire \inst2|4444|inst7|inst6~combout ;
wire \inst2|4444|inst4|inst|inst4[1]~48_combout ;
wire \inst2|4444|inst3|inst1|inst9[1]~28_combout ;
wire \inst2|4444|inst3|inst1|inst|inst5~regout ;
wire \inst2|4444|inst5|inst12~combout ;
wire \inst2|4444|inst4|inst|inst4[1]~49_combout ;
wire \inst2|4444|inst4|inst|inst4[1]~50_combout ;
wire \inst2|inst|inst1|inst2|inst43~0_combout ;
wire \inst2|inst|inst1|inst2|inst43~1_combout ;
wire \inst2|inst|inst1|inst2|inst14~0_combout ;
wire \inst2|inst|inst1|inst2|inst14~1_combout ;
wire \inst2|inst|inst1|inst2|inst14~2_combout ;
wire \inst2|4444|inst2|inst|inst|inst~regout ;
wire \inst2|4444|inst4|inst|inst4[0]~52_combout ;
wire \inst2|4444|inst8|inst|inst|inst~regout ;
wire \inst2|4444|inst4|inst|inst4[0]~53_combout ;
wire \inst2|4444|inst3|inst1|inst9[0]~29_combout ;
wire \inst2|4444|inst3|inst1|inst|inst~regout ;
wire \inst2|4444|inst4|inst|inst4[0]~54_combout ;
wire \inst2|4444|inst4|inst|inst4[0]~55_combout ;
wire \inst2|inst|inst1|inst|inst43~0_combout ;
wire \inst2|inst|inst1|inst|inst|inst8|3~0_combout ;
wire \inst2|inst|inst1|inst|inst14~0_combout ;
wire \inst2|inst|inst1|inst|inst14~1_combout ;
wire \inst2|inst2|inst1[8]~69_combout ;
wire \inst2|inst|inst|inst|inst43~0_combout ;
wire \inst2|inst|inst|inst|inst|inst9|1~0_combout ;
wire \inst2|inst2|inst1[14]~63_combout ;
wire \inst2|inst2|inst1[9]~68_combout ;
wire \inst2|4444|inst10|inst|inst3|inst5~regout ;
wire \inst2|inst|inst|inst2|inst8~combout ;
wire \inst2|inst|inst|inst2|inst43~0_combout ;
wire \inst2|inst|inst|inst2|inst|inst9|1~0_combout ;
wire \inst2|inst2|inst1[13]~64_combout ;
wire \inst2|inst2|inst1[10]~67_combout ;
wire \inst2|4444|inst10|inst|inst3|inst16~regout ;
wire \inst2|inst|inst|inst3|inst8~combout ;
wire \inst2|inst|inst|inst3|inst43~0_combout ;
wire \inst2|inst|inst|inst3|inst|inst9|1~0_combout ;
wire \inst2|inst2|inst1[12]~65_combout ;
wire \inst2|inst2|inst1[11]~66_combout ;
wire \inst2|4444|inst10|inst|inst3|inst20~regout ;
wire \inst2|inst|inst|inst4|inst8~combout ;
wire \inst2|inst|inst|inst4|inst43~0_combout ;
wire \inst2|inst|inst|inst4|inst|inst9|1~0_combout ;
wire \inst2|4444|inst3|inst1|inst9[11]~17_combout ;
wire \inst2|4444|inst3|inst1|inst2|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[11]~115_combout ;
wire \inst2|inst|inst|inst5|inst|inst8|3~0_combout ;
wire \inst2|inst|inst|inst5|inst14~1_combout ;
wire \inst2|4444|inst10|inst|inst2|inst~regout ;
wire \inst2|inst|inst|inst5|inst8~combout ;
wire \inst2|inst|inst|inst5|inst43~0_combout ;
wire \inst2|inst|inst|inst5|inst|inst9|1~0_combout ;
wire \inst2|4444|inst3|inst1|inst9[10]~16_combout ;
wire \inst2|4444|inst3|inst1|inst2|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[10]~110_combout ;
wire \inst2|inst|inst|inst6|inst|inst8|3~0_combout ;
wire \inst2|inst|inst|inst6|inst14~1_combout ;
wire \inst2|4444|inst3|inst1|inst9[12]~18_combout ;
wire \inst2|4444|inst3|inst1|inst3|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[12]~120_combout ;
wire \inst2|inst|inst|inst4|inst|inst8|3~0_combout ;
wire \inst2|inst|inst|inst4|inst14~1_combout ;
wire \inst2|4444|inst10|inst|inst2|inst5~regout ;
wire \inst2|inst|inst|inst6|inst8~combout ;
wire \inst2|inst|inst|inst6|inst43~0_combout ;
wire \inst2|inst|inst|inst6|inst|inst9|1~0_combout ;
wire \inst2|4444|inst3|inst1|inst9[9]~15_combout ;
wire \inst2|4444|inst3|inst1|inst2|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[9]~105_combout ;
wire \inst2|inst|inst|inst7|inst|inst8|3~0_combout ;
wire \inst2|inst|inst|inst7|inst14~1_combout ;
wire \inst2|4444|inst3|inst1|inst9[13]~19_combout ;
wire \inst2|4444|inst3|inst1|inst3|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[13]~125_combout ;
wire \inst2|inst|inst|inst3|inst|inst8|3~0_combout ;
wire \inst2|inst|inst|inst3|inst14~1_combout ;
wire \inst2|4444|inst10|inst|inst2|inst16~regout ;
wire \inst2|inst|inst|inst7|inst8~combout ;
wire \inst2|inst|inst|inst7|inst43~0_combout ;
wire \inst2|inst|inst|inst7|inst|inst9|1~0_combout ;
wire \inst2|4444|inst3|inst1|inst9[8]~14_combout ;
wire \inst2|4444|inst3|inst1|inst2|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[8]~100_combout ;
wire \inst2|inst|inst|inst8|inst|inst8|3~0_combout ;
wire \inst2|inst|inst|inst8|inst14~1_combout ;
wire \inst2|4444|inst3|inst1|inst9[14]~20_combout ;
wire \inst2|4444|inst3|inst1|inst3|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[14]~130_combout ;
wire \inst2|inst|inst|inst2|inst|inst8|3~0_combout ;
wire \inst2|inst|inst|inst2|inst14~1_combout ;
wire \inst2|4444|inst10|inst|inst2|inst20~regout ;
wire \inst2|inst|inst|inst8|inst8~combout ;
wire \inst2|inst|inst|inst8|inst43~0_combout ;
wire \inst2|inst|inst|inst8|inst|inst9|1~0_combout ;
wire \inst2|inst2|inst1[23]~54_combout ;
wire \inst2|inst2|inst1[17]~60_combout ;
wire \inst2|inst2|inst1[22]~55_combout ;
wire \inst2|inst2|inst1[16]~61_combout ;
wire \inst2|4444|inst10|inst|inst14|inst~regout ;
wire \inst2|inst|inst3|inst|inst8~combout ;
wire \inst2|inst|inst3|inst|inst43~0_combout ;
wire \inst2|inst|inst3|inst|inst|inst9|1~0_combout ;
wire \inst2|4444|inst3|inst1|inst9[22]~12_combout ;
wire \inst2|4444|inst3|inst1|inst14|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[22]~90_combout ;
wire \inst2|inst|inst3|inst2|inst|inst8|3~0_combout ;
wire \inst2|inst|inst3|inst2|inst14~1_combout ;
wire \inst2|4444|inst3|inst1|inst9[16]~30_combout ;
wire \inst2|4444|inst3|inst1|inst11|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[16]~141_combout ;
wire \inst2|4444|inst10|inst|inst11|inst20~regout ;
wire \inst2|inst|inst3|inst8|inst8~combout ;
wire \inst2|inst|inst3|inst8|inst|inst8|3~0_combout ;
wire \inst2|inst|inst3|inst8|inst14~1_combout ;
wire \inst2|4444|inst10|inst|inst14|inst5~regout ;
wire \inst2|inst|inst3|inst2|inst8~combout ;
wire \inst2|inst|inst3|inst2|inst43~0_combout ;
wire \inst2|inst|inst3|inst2|inst|inst9|1~0_combout ;
wire \inst2|inst2|inst1[21]~56_combout ;
wire \inst2|inst2|inst1[18]~59_combout ;
wire \inst2|4444|inst10|inst|inst14|inst16~regout ;
wire \inst2|inst|inst3|inst3|inst8~combout ;
wire \inst2|inst|inst3|inst3|inst43~0_combout ;
wire \inst2|inst|inst3|inst3|inst|inst9|1~0_combout ;
wire \inst2|inst2|inst1[20]~57_combout ;
wire \inst2|inst2|inst1[19]~58_combout ;
wire \inst2|4444|inst10|inst|inst14|inst20~regout ;
wire \inst2|inst|inst3|inst4|inst8~combout ;
wire \inst2|inst|inst3|inst4|inst43~0_combout ;
wire \inst2|inst|inst3|inst4|inst|inst9|1~0_combout ;
wire \inst2|4444|inst3|inst1|inst9[19]~9_combout ;
wire \inst2|4444|inst3|inst1|inst11|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[19]~75_combout ;
wire \inst2|inst|inst3|inst5|inst|inst8|3~0_combout ;
wire \inst2|inst|inst3|inst5|inst14~1_combout ;
wire \inst2|4444|inst10|inst|inst11|inst~regout ;
wire \inst2|inst|inst3|inst5|inst8~combout ;
wire \inst2|inst|inst3|inst5|inst43~0_combout ;
wire \inst2|inst|inst3|inst5|inst|inst9|1~0_combout ;
wire \inst2|4444|inst3|inst1|inst9[18]~8_combout ;
wire \inst2|4444|inst3|inst1|inst11|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[18]~70_combout ;
wire \inst2|inst|inst3|inst6|inst|inst8|3~0_combout ;
wire \inst2|inst|inst3|inst6|inst14~1_combout ;
wire \inst2|4444|inst3|inst1|inst9[20]~10_combout ;
wire \inst2|4444|inst3|inst1|inst14|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[20]~80_combout ;
wire \inst2|inst|inst3|inst4|inst|inst8|3~0_combout ;
wire \inst2|inst|inst3|inst4|inst14~1_combout ;
wire \inst2|4444|inst10|inst|inst11|inst5~regout ;
wire \inst2|inst|inst3|inst6|inst8~combout ;
wire \inst2|inst|inst3|inst6|inst43~0_combout ;
wire \inst2|inst|inst3|inst6|inst|inst9|1~0_combout ;
wire \inst2|4444|inst3|inst1|inst9[17]~7_combout ;
wire \inst2|4444|inst3|inst1|inst11|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[17]~65_combout ;
wire \inst2|inst|inst3|inst7|inst|inst8|3~0_combout ;
wire \inst2|inst|inst3|inst7|inst14~1_combout ;
wire \inst2|4444|inst3|inst1|inst9[21]~11_combout ;
wire \inst2|4444|inst3|inst1|inst14|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[21]~85_combout ;
wire \inst2|inst|inst3|inst3|inst|inst8|3~0_combout ;
wire \inst2|inst|inst3|inst3|inst14~1_combout ;
wire \inst2|4444|inst10|inst|inst11|inst16~regout ;
wire \inst2|inst|inst3|inst7|inst8~combout ;
wire \inst2|inst|inst3|inst7|inst43~0_combout ;
wire \inst2|inst|inst3|inst7|inst|inst9|1~0_combout ;
wire \inst2|inst|inst3|inst8|inst43~0_combout ;
wire \inst2|inst|inst3|inst8|inst|inst9|1~0_combout ;
wire \inst2|4444|inst10|inst|inst16|inst~regout ;
wire \inst2|inst|inst4|inst|inst8~combout ;
wire \inst2|inst|inst4|inst|inst|inst8|3~0_combout ;
wire \inst2|inst|inst4|inst|inst14~1_combout ;
wire \inst2|4444|inst3|inst1|inst9[23]~13_combout ;
wire \inst2|4444|inst3|inst1|inst14|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[23]~95_combout ;
wire \inst2|inst|inst3|inst|inst|inst8|3~0_combout ;
wire \inst2|inst|inst3|inst|inst14~1_combout ;
wire \inst2|inst2|inst1[24]~53_combout ;
wire \inst2|inst|inst4|inst|inst43~0_combout ;
wire \inst2|inst|inst4|inst|inst|inst9|1~0_combout ;
wire \inst2|inst2|inst1[26]~51_combout ;
wire \inst2|inst2|inst1[29]~48_combout ;
wire \inst2|inst2|inst1[25]~52_combout ;
wire \inst2|inst2|inst1[30]~47_combout ;
wire \inst2|4444|inst10|inst|inst16|inst5~regout ;
wire \inst2|inst|inst4|inst2|inst8~combout ;
wire \inst2|inst|inst4|inst2|inst43~0_combout ;
wire \inst2|inst|inst4|inst2|inst|inst9|1~0_combout ;
wire \inst2|4444|inst3|inst1|inst9[29]~4_combout ;
wire \inst2|4444|inst3|inst1|inst16|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[29]~50_combout ;
wire \inst2|inst|inst4|inst3|inst|inst8|3~0_combout ;
wire \inst2|inst|inst4|inst3|inst14~1_combout ;
wire \inst2|4444|inst3|inst1|inst9[25]~31_combout ;
wire \inst2|4444|inst3|inst1|inst15|inst16~regout ;
wire \inst2|4444|inst5|inst3|inst4[25]~146_combout ;
wire \inst2|4444|inst10|inst|inst15|inst16~regout ;
wire \inst2|inst|inst4|inst7|inst8~combout ;
wire \inst2|inst|inst4|inst7|inst|inst8|3~0_combout ;
wire \inst2|inst|inst4|inst7|inst14~1_combout ;
wire \inst2|4444|inst10|inst|inst16|inst16~regout ;
wire \inst2|inst|inst4|inst3|inst8~combout ;
wire \inst2|inst|inst4|inst3|inst43~0_combout ;
wire \inst2|inst|inst4|inst3|inst|inst9|1~0_combout ;
wire \inst2|inst2|inst1[28]~49_combout ;
wire \inst2|inst2|inst1[27]~50_combout ;
wire \inst2|4444|inst10|inst|inst16|inst20~regout ;
wire \inst2|inst|inst4|inst4|inst8~combout ;
wire \inst2|inst|inst4|inst4|inst43~0_combout ;
wire \inst2|inst|inst4|inst4|inst|inst9|1~0_combout ;
wire \inst2|4444|inst3|inst1|inst9[27]~2_combout ;
wire \inst2|4444|inst3|inst1|inst15|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[27]~40_combout ;
wire \inst2|inst|inst4|inst5|inst|inst8|3~0_combout ;
wire \inst2|inst|inst4|inst5|inst14~1_combout ;
wire \inst2|4444|inst10|inst|inst15|inst~regout ;
wire \inst2|inst|inst4|inst5|inst8~combout ;
wire \inst2|inst|inst4|inst5|inst43~0_combout ;
wire \inst2|inst|inst4|inst5|inst|inst9|1~0_combout ;
wire \inst2|4444|inst3|inst1|inst9[26]~1_combout ;
wire \inst2|4444|inst3|inst1|inst15|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[26]~35_combout ;
wire \inst2|inst|inst4|inst6|inst|inst8|3~0_combout ;
wire \inst2|inst|inst4|inst6|inst14~1_combout ;
wire \inst2|4444|inst3|inst1|inst9[28]~3_combout ;
wire \inst2|4444|inst3|inst1|inst16|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[28]~45_combout ;
wire \inst2|inst|inst4|inst4|inst|inst8|3~0_combout ;
wire \inst2|inst|inst4|inst4|inst14~1_combout ;
wire \inst2|4444|inst10|inst|inst15|inst5~regout ;
wire \inst2|inst|inst4|inst6|inst8~combout ;
wire \inst2|inst|inst4|inst6|inst43~0_combout ;
wire \inst2|inst|inst4|inst6|inst|inst9|1~0_combout ;
wire \inst2|inst|inst4|inst7|inst43~0_combout ;
wire \inst2|4444|inst10|inst|inst15|inst20~regout ;
wire \inst2|inst|inst4|inst8|inst8~combout ;
wire \inst2|inst|inst4|inst8|inst|inst~0_combout ;
wire \inst2|inst|inst4|inst8|inst|inst~1_combout ;
wire \inst2|inst2|inst3[31]~0_combout ;
wire \inst2|4444|inst3|inst1|inst9[30]~5_combout ;
wire \inst2|4444|inst3|inst1|inst16|inst5~regout ;
wire \inst2|4444|inst5|inst3|inst4[30]~55_combout ;
wire \inst2|inst|inst4|inst2|inst|inst8|3~0_combout ;
wire \inst2|inst|inst4|inst2|inst14~1_combout ;
wire \inst2|4444|inst3|inst1|inst9[24]~0_combout ;
wire \inst2|4444|inst3|inst1|inst15|inst20~regout ;
wire \inst2|4444|inst5|inst3|inst4[24]~29_combout ;
wire \inst2|inst|inst4|inst8|inst43~0_combout ;
wire \inst2|inst|inst4|inst8|inst14~0_combout ;
wire \inst2|inst2|inst1[31]~45_combout ;
wire \inst2|inst2|inst10~9_combout ;
wire \inst2|inst2|inst10~combout ;
wire \inst|inst2|inst1~regout ;
wire \inst|inst2|inst~regout ;
wire \inst|inst2|inst5~0_combout ;
wire \inst|inst2|inst5~combout ;
wire \inst2|4444|inst5|inst3|inst|inst~regout ;
wire \inst2|inst2|inst1[31]~46_combout ;
wire \inst2|4444|inst4|inst|inst16|inst~regout ;
wire \inst2|4444|inst4|inst10~combout ;
wire \inst2|4444|inst1|inst10~combout ;
wire \inst2|4444|inst5|inst3|inst4[31]~56_combout ;
wire \inst2|4444|inst2|inst|inst16|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[31]~57_combout ;
wire \inst2|4444|inst8|inst|inst16|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[31]~58_combout ;
wire \inst2|4444|inst5|inst3|inst4[31]~59_combout ;
wire \inst2|4444|inst3|inst1|inst9[31]~6_combout ;
wire \inst2|4444|inst3|inst1|inst16|inst~regout ;
wire \inst2|4444|inst5|inst3|inst4[31]~60_combout ;
wire \inst2|4444|inst4|inst|inst4[1]~56_combout ;
wire \inst2|4444|inst4|inst|inst4[0]~57_combout ;
wire \inst|inst4~regout ;
wire \inst2|4444|inst|inst|inst12~combout ;
wire \inst2|4444|inst|inst|inst16|inst~regout ;
wire \inst2|4444|inst|inst|inst16|inst5~regout ;
wire \inst2|4444|inst|inst|inst16|inst16~regout ;
wire \inst2|4444|inst|inst|inst16|inst20~regout ;
wire \inst2|4444|inst|inst|inst15|inst~regout ;
wire \inst2|4444|inst|inst|inst15|inst5~regout ;
wire \inst2|4444|inst|inst|inst15|inst16~regout ;
wire \inst2|4444|inst|inst|inst15|inst20~regout ;
wire \inst2|4444|inst|inst|inst14|inst~regout ;
wire \inst2|4444|inst|inst|inst14|inst5~regout ;
wire \inst2|4444|inst|inst|inst14|inst16~regout ;
wire \inst2|4444|inst|inst|inst14|inst20~regout ;
wire \inst2|4444|inst|inst|inst11|inst~regout ;
wire \inst2|4444|inst|inst|inst11|inst5~regout ;
wire \inst2|4444|inst|inst|inst11|inst16~regout ;
wire \inst2|4444|inst|inst|inst11|inst20~regout ;
wire \inst2|4444|inst|inst|inst3|inst~regout ;
wire \inst2|4444|inst|inst|inst3|inst5~regout ;
wire \inst2|4444|inst|inst|inst3|inst16~regout ;
wire \inst2|4444|inst|inst|inst3|inst20~regout ;
wire \inst2|4444|inst|inst|inst2|inst~regout ;
wire \inst2|4444|inst|inst|inst2|inst5~regout ;
wire \inst2|4444|inst|inst|inst2|inst16~regout ;
wire \inst2|4444|inst|inst|inst2|inst20~regout ;
wire \inst2|4444|inst|inst|inst1|inst~regout ;
wire \inst2|4444|inst|inst|inst1|inst5~regout ;
wire \inst2|4444|inst|inst|inst1|inst16~regout ;
wire \inst2|4444|inst|inst|inst1|inst20~regout ;
wire \inst2|4444|inst|inst|inst|inst20~regout ;
wire \inst2|4444|inst|inst|inst|inst16~regout ;
wire \inst2|4444|inst|inst|inst|inst5~regout ;
wire \inst2|4444|inst|inst|inst|inst~regout ;
wire \inst2|4444|inst3|inst1|inst12~combout ;
wire \inst2|4444|inst3|inst1|inst9[7]~22_combout ;
wire \inst2|4444|inst3|inst1|inst1|inst~regout ;
wire \inst2|4444|inst3|inst1|inst9[6]~23_combout ;
wire \inst2|4444|inst3|inst1|inst1|inst5~regout ;
wire \inst2|4444|inst3|inst1|inst9[5]~24_combout ;
wire \inst2|4444|inst3|inst1|inst1|inst16~regout ;
wire \inst2|4444|inst3|inst1|inst9[4]~25_combout ;
wire \inst2|4444|inst3|inst1|inst1|inst20~regout ;
wire \inst2|4444|inst3|inst1|inst9[3]~26_combout ;
wire \inst2|4444|inst3|inst1|inst|inst20~regout ;
wire \inst2|4444|inst3|inst1|inst9[2]~27_combout ;
wire \inst2|4444|inst3|inst1|inst|inst16~regout ;
wire \inst2|4444|inst4|inst|inst12~combout ;
wire \inst2|4444|inst4|inst|inst16|inst5~regout ;
wire \inst2|4444|inst4|inst|inst16|inst16~regout ;
wire \inst2|4444|inst4|inst|inst16|inst20~regout ;
wire \inst2|4444|inst4|inst|inst15|inst~regout ;
wire \inst2|4444|inst4|inst|inst15|inst5~regout ;
wire \inst2|4444|inst4|inst|inst15|inst16~regout ;
wire \inst2|4444|inst4|inst|inst15|inst20~regout ;
wire \inst2|4444|inst4|inst|inst14|inst~regout ;
wire \inst2|4444|inst4|inst|inst14|inst5~regout ;
wire \inst2|4444|inst4|inst|inst14|inst16~regout ;
wire \inst2|4444|inst4|inst|inst14|inst20~regout ;
wire \inst2|4444|inst4|inst|inst11|inst~regout ;
wire \inst2|4444|inst4|inst|inst11|inst5~regout ;
wire \inst2|4444|inst4|inst|inst11|inst16~regout ;
wire \inst2|4444|inst4|inst|inst11|inst20~regout ;
wire \inst2|4444|inst4|inst|inst3|inst~regout ;
wire \inst2|4444|inst4|inst|inst3|inst5~regout ;
wire \inst2|4444|inst4|inst|inst3|inst16~regout ;
wire \inst2|4444|inst4|inst|inst3|inst20~regout ;
wire \inst2|4444|inst4|inst|inst2|inst~regout ;
wire \inst2|4444|inst4|inst|inst2|inst5~regout ;
wire \inst2|4444|inst4|inst|inst2|inst16~regout ;
wire \inst2|4444|inst4|inst|inst2|inst20~regout ;
wire \inst2|4444|inst4|inst|inst1|inst~regout ;
wire \inst2|4444|inst4|inst|inst1|inst5~regout ;
wire \inst2|4444|inst4|inst|inst1|inst16~regout ;
wire \inst2|4444|inst4|inst|inst1|inst20~regout ;
wire \inst2|4444|inst4|inst|inst|inst20~regout ;
wire \inst2|4444|inst4|inst|inst|inst16~regout ;
wire \inst2|4444|inst4|inst|inst|inst5~regout ;
wire \inst2|4444|inst4|inst|inst|inst~regout ;
wire [35:0] \inst|inst3|altsyncram_component|auto_generated|q_a ;
wire [7:0] \inst|inst2|inst7 ;
wire [7:0] \inst|inst2|inst2 ;
wire [31:0] \inst2|inst2|inst2 ;
wire [31:0] \inst2|inst2|inst1 ;
wire [7:0] \PROG_MEM_IN~combout ;
wire [31:0] \DATA_MEM_IN~combout ;

wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;

assign \inst|inst3|altsyncram_component|auto_generated|q_a [22] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [23] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [17] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [19] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [20] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [18] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [1] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [0] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [3] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [2] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [21] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [16] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [35] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [34] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [33] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [32] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [31] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [30] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [29] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [28] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [27] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [26] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [25] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [24] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [15] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [14] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [13] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [12] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [11] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [10] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [9] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [8] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [7] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [6] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [5] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst|inst3|altsyncram_component|auto_generated|q_a [4] = \inst|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

cycloneii_lcell_comb \inst2|inst2|inst1[31]~44 (
// Equation(s):
// \inst2|inst2|inst1[31]~44_combout  = (!\inst|inst3|altsyncram_component|auto_generated|q_a [23]) # (!\inst|inst3|altsyncram_component|auto_generated|q_a [22])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[31]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[31]~44 .lut_mask = 16'h0FFF;
defparam \inst2|inst2|inst1[31]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst5|inst|inst16|inst (
	.clk(\inst2|4444|inst5|inst|inst12~combout ),
	.datain(\PROG_MEM_IN~combout [7]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst5|inst|inst16|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[31]~24 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[31]~24_combout  = (!\inst2|4444|inst5|inst10~combout  & ((\inst2|4444|inst5|inst|inst16|inst~regout ) # (!\inst2|4444|inst5|inst12~combout )))

	.dataa(\inst2|4444|inst5|inst|inst16|inst~regout ),
	.datab(vcc),
	.datac(\inst2|4444|inst5|inst12~combout ),
	.datad(\inst2|4444|inst5|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[31]~24 .lut_mask = 16'h00AF;
defparam \inst2|4444|inst5|inst3|inst4[31]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst15|inst20 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|4444|inst1|inst|inst15|inst20~0_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst15|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[24]~25 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[24]~25_combout  = (\inst2|4444|inst4|inst|inst15|inst20~regout  & (((!\inst2|4444|inst1|inst|inst15|inst20~regout ) # (!\inst2|4444|inst1|inst10~combout )))) # (!\inst2|4444|inst4|inst|inst15|inst20~regout  & 
// (!\inst2|4444|inst4|inst10~combout  & ((!\inst2|4444|inst1|inst|inst15|inst20~regout ) # (!\inst2|4444|inst1|inst10~combout ))))

	.dataa(\inst2|4444|inst4|inst|inst15|inst20~regout ),
	.datab(\inst2|4444|inst4|inst10~combout ),
	.datac(\inst2|4444|inst1|inst10~combout ),
	.datad(\inst2|4444|inst1|inst|inst15|inst20~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[24]~25 .lut_mask = 16'h0BBB;
defparam \inst2|4444|inst5|inst3|inst4[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst15|inst20 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [24]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst15|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst15|inst20 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|4444|inst2|inst|inst15|inst20~0_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst15|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[24]~26 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[24]~26_combout  = (\inst2|4444|inst6|inst|inst15|inst20~regout  & (((!\inst2|4444|inst2|inst|inst15|inst20~regout ) # (!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst15|inst20~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((!\inst2|4444|inst2|inst|inst15|inst20~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst15|inst20~regout ),
	.datab(\inst2|4444|inst6|inst6~combout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst2|inst|inst15|inst20~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[24]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[24]~26 .lut_mask = 16'h0BBB;
defparam \inst2|4444|inst5|inst3|inst4[24]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst15|inst20 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [24]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst15|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst15|inst20 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [24]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst15|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[24]~27 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[24]~27_combout  = (\inst2|4444|inst7|inst|inst15|inst20~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst15|inst20~regout )))) # (!\inst2|4444|inst7|inst|inst15|inst20~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst15|inst20~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst15|inst20~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst15|inst20~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[24]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[24]~27 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[24]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[24]~28 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[24]~28_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[24]~25_combout  & (\inst2|4444|inst5|inst3|inst4[24]~26_combout  & \inst2|4444|inst5|inst3|inst4[24]~27_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[24]~25_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[24]~26_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[24]~27_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[24]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[24]~28 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[24]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst15|inst5 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [26]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst15|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[26]~31 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[26]~31_combout  = (\inst2|4444|inst1|inst|inst15|inst5~regout  & ((\inst2|4444|inst4|inst|inst15|inst5~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst15|inst5~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst15|inst5~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst15|inst5~regout ),
	.datab(\inst2|4444|inst4|inst|inst15|inst5~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[26]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[26]~31 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[26]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst15|inst5 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [26]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst15|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst15|inst5 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [26]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst15|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[26]~32 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[26]~32_combout  = (\inst2|4444|inst6|inst|inst15|inst5~regout  & ((\inst2|4444|inst2|inst|inst15|inst5~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst15|inst5~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst15|inst5~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst15|inst5~regout ),
	.datab(\inst2|4444|inst2|inst|inst15|inst5~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[26]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[26]~32 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[26]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst15|inst5 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [26]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst15|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst15|inst5 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [26]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst15|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[26]~33 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[26]~33_combout  = (\inst2|4444|inst7|inst|inst15|inst5~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst15|inst5~regout )))) # (!\inst2|4444|inst7|inst|inst15|inst5~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst15|inst5~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst15|inst5~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst15|inst5~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[26]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[26]~33 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[26]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[26]~34 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[26]~34_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[26]~31_combout  & (\inst2|4444|inst5|inst3|inst4[26]~32_combout  & \inst2|4444|inst5|inst3|inst4[26]~33_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[26]~31_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[26]~32_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[26]~33_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[26]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[26]~34 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[26]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst15|inst (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|4444|inst1|inst|inst15|inst~0_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst15|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[27]~36 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[27]~36_combout  = (\inst2|4444|inst4|inst|inst15|inst~regout  & (((!\inst2|4444|inst1|inst|inst15|inst~regout ) # (!\inst2|4444|inst1|inst10~combout )))) # (!\inst2|4444|inst4|inst|inst15|inst~regout  & 
// (!\inst2|4444|inst4|inst10~combout  & ((!\inst2|4444|inst1|inst|inst15|inst~regout ) # (!\inst2|4444|inst1|inst10~combout ))))

	.dataa(\inst2|4444|inst4|inst|inst15|inst~regout ),
	.datab(\inst2|4444|inst4|inst10~combout ),
	.datac(\inst2|4444|inst1|inst10~combout ),
	.datad(\inst2|4444|inst1|inst|inst15|inst~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[27]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[27]~36 .lut_mask = 16'h0BBB;
defparam \inst2|4444|inst5|inst3|inst4[27]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst15|inst (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [27]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst15|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst15|inst (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|4444|inst2|inst|inst15|inst~0_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst15|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[27]~37 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[27]~37_combout  = (\inst2|4444|inst6|inst|inst15|inst~regout  & (((!\inst2|4444|inst2|inst|inst15|inst~regout ) # (!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst15|inst~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((!\inst2|4444|inst2|inst|inst15|inst~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst15|inst~regout ),
	.datab(\inst2|4444|inst6|inst6~combout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst2|inst|inst15|inst~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[27]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[27]~37 .lut_mask = 16'h0BBB;
defparam \inst2|4444|inst5|inst3|inst4[27]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst15|inst (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [27]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst15|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst15|inst (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [27]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst15|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[27]~38 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[27]~38_combout  = (\inst2|4444|inst7|inst|inst15|inst~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst15|inst~regout )))) # (!\inst2|4444|inst7|inst|inst15|inst~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst15|inst~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst15|inst~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst15|inst~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[27]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[27]~38 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[27]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[27]~39 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[27]~39_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[27]~36_combout  & (\inst2|4444|inst5|inst3|inst4[27]~37_combout  & \inst2|4444|inst5|inst3|inst4[27]~38_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[27]~36_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[27]~37_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[27]~38_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[27]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[27]~39 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[27]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst16|inst20 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [28]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst16|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[28]~41 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[28]~41_combout  = (\inst2|4444|inst1|inst|inst16|inst20~regout  & ((\inst2|4444|inst4|inst|inst16|inst20~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst16|inst20~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst16|inst20~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst16|inst20~regout ),
	.datab(\inst2|4444|inst4|inst|inst16|inst20~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[28]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[28]~41 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[28]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst16|inst20 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [28]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst16|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst16|inst20 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [28]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst16|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[28]~42 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[28]~42_combout  = (\inst2|4444|inst6|inst|inst16|inst20~regout  & ((\inst2|4444|inst2|inst|inst16|inst20~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst16|inst20~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst16|inst20~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst16|inst20~regout ),
	.datab(\inst2|4444|inst2|inst|inst16|inst20~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[28]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[28]~42 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[28]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst16|inst20 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [28]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst16|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst16|inst20 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [28]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst16|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[28]~43 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[28]~43_combout  = (\inst2|4444|inst7|inst|inst16|inst20~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst16|inst20~regout )))) # (!\inst2|4444|inst7|inst|inst16|inst20~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst16|inst20~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst16|inst20~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst16|inst20~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[28]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[28]~43 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[28]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[28]~44 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[28]~44_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[28]~41_combout  & (\inst2|4444|inst5|inst3|inst4[28]~42_combout  & \inst2|4444|inst5|inst3|inst4[28]~43_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[28]~41_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[28]~42_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[28]~43_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[28]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[28]~44 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[28]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst16|inst16 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [29]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst16|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[29]~46 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[29]~46_combout  = (\inst2|4444|inst1|inst|inst16|inst16~regout  & ((\inst2|4444|inst4|inst|inst16|inst16~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst16|inst16~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst16|inst16~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst16|inst16~regout ),
	.datab(\inst2|4444|inst4|inst|inst16|inst16~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[29]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[29]~46 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[29]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst16|inst16 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [29]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst16|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst16|inst16 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [29]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst16|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[29]~47 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[29]~47_combout  = (\inst2|4444|inst6|inst|inst16|inst16~regout  & ((\inst2|4444|inst2|inst|inst16|inst16~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst16|inst16~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst16|inst16~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst16|inst16~regout ),
	.datab(\inst2|4444|inst2|inst|inst16|inst16~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[29]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[29]~47 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[29]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst16|inst16 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [29]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst16|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst16|inst16 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [29]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst16|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[29]~48 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[29]~48_combout  = (\inst2|4444|inst7|inst|inst16|inst16~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst16|inst16~regout )))) # (!\inst2|4444|inst7|inst|inst16|inst16~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst16|inst16~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst16|inst16~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst16|inst16~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[29]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[29]~48 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[29]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[29]~49 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[29]~49_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[29]~46_combout  & (\inst2|4444|inst5|inst3|inst4[29]~47_combout  & \inst2|4444|inst5|inst3|inst4[29]~48_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[29]~46_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[29]~47_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[29]~48_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[29]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[29]~49 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[29]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst16|inst5 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [30]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst16|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[30]~51 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[30]~51_combout  = (\inst2|4444|inst1|inst|inst16|inst5~regout  & ((\inst2|4444|inst4|inst|inst16|inst5~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst16|inst5~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst16|inst5~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst16|inst5~regout ),
	.datab(\inst2|4444|inst4|inst|inst16|inst5~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[30]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[30]~51 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[30]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst16|inst5 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [30]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst16|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst16|inst5 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [30]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst16|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[30]~52 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[30]~52_combout  = (\inst2|4444|inst6|inst|inst16|inst5~regout  & ((\inst2|4444|inst2|inst|inst16|inst5~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst16|inst5~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst16|inst5~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst16|inst5~regout ),
	.datab(\inst2|4444|inst2|inst|inst16|inst5~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[30]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[30]~52 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[30]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst16|inst5 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [30]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst16|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst16|inst5 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [30]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst16|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[30]~53 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[30]~53_combout  = (\inst2|4444|inst7|inst|inst16|inst5~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst16|inst5~regout )))) # (!\inst2|4444|inst7|inst|inst16|inst5~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst16|inst5~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst16|inst5~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst16|inst5~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[30]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[30]~53 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[30]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[30]~54 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[30]~54_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[30]~51_combout  & (\inst2|4444|inst5|inst3|inst4[30]~52_combout  & \inst2|4444|inst5|inst3|inst4[30]~53_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[30]~51_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[30]~52_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[30]~53_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[30]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[30]~54 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[30]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst16|inst (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1[31]~46_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst16|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst16|inst (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1[31]~46_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst16|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst16|inst (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1[31]~46_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst16|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst11|inst16 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [17]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst11|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[17]~61 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[17]~61_combout  = (\inst2|4444|inst1|inst|inst11|inst16~regout  & ((\inst2|4444|inst4|inst|inst11|inst16~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst11|inst16~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst11|inst16~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst11|inst16~regout ),
	.datab(\inst2|4444|inst4|inst|inst11|inst16~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[17]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[17]~61 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[17]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst11|inst16 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [17]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst11|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst11|inst16 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [17]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst11|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[17]~62 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[17]~62_combout  = (\inst2|4444|inst6|inst|inst11|inst16~regout  & ((\inst2|4444|inst2|inst|inst11|inst16~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst11|inst16~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst11|inst16~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst11|inst16~regout ),
	.datab(\inst2|4444|inst2|inst|inst11|inst16~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[17]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[17]~62 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[17]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst11|inst16 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [17]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst11|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst11|inst16 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [17]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst11|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[17]~63 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[17]~63_combout  = (\inst2|4444|inst7|inst|inst11|inst16~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst11|inst16~regout )))) # (!\inst2|4444|inst7|inst|inst11|inst16~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst11|inst16~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst11|inst16~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst11|inst16~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[17]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[17]~63 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[17]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[17]~64 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[17]~64_combout  = (\inst2|4444|inst5|inst3|inst4[17]~61_combout  & (\inst2|4444|inst5|inst3|inst4[17]~62_combout  & (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & \inst2|4444|inst5|inst3|inst4[17]~63_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[17]~61_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[17]~62_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[17]~63_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[17]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[17]~64 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[17]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst11|inst5 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [18]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst11|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[18]~66 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[18]~66_combout  = (\inst2|4444|inst1|inst|inst11|inst5~regout  & ((\inst2|4444|inst4|inst|inst11|inst5~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst11|inst5~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst11|inst5~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst11|inst5~regout ),
	.datab(\inst2|4444|inst4|inst|inst11|inst5~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[18]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[18]~66 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[18]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst11|inst5 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [18]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst11|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst11|inst5 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [18]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst11|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[18]~67 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[18]~67_combout  = (\inst2|4444|inst6|inst|inst11|inst5~regout  & ((\inst2|4444|inst2|inst|inst11|inst5~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst11|inst5~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst11|inst5~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst11|inst5~regout ),
	.datab(\inst2|4444|inst2|inst|inst11|inst5~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[18]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[18]~67 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[18]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst11|inst5 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [18]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst11|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst11|inst5 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [18]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst11|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[18]~68 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[18]~68_combout  = (\inst2|4444|inst7|inst|inst11|inst5~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst11|inst5~regout )))) # (!\inst2|4444|inst7|inst|inst11|inst5~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst11|inst5~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst11|inst5~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst11|inst5~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[18]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[18]~68 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[18]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[18]~69 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[18]~69_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[18]~66_combout  & (\inst2|4444|inst5|inst3|inst4[18]~67_combout  & \inst2|4444|inst5|inst3|inst4[18]~68_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[18]~66_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[18]~67_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[18]~68_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[18]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[18]~69 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[18]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst11|inst (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [19]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst11|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[19]~71 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[19]~71_combout  = (\inst2|4444|inst1|inst|inst11|inst~regout  & ((\inst2|4444|inst4|inst|inst11|inst~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst11|inst~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst11|inst~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst11|inst~regout ),
	.datab(\inst2|4444|inst4|inst|inst11|inst~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[19]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[19]~71 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[19]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst11|inst (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [19]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst11|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst11|inst (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [19]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst11|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[19]~72 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[19]~72_combout  = (\inst2|4444|inst6|inst|inst11|inst~regout  & ((\inst2|4444|inst2|inst|inst11|inst~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst11|inst~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst11|inst~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst11|inst~regout ),
	.datab(\inst2|4444|inst2|inst|inst11|inst~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[19]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[19]~72 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[19]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst11|inst (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [19]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst11|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst11|inst (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [19]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst11|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[19]~73 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[19]~73_combout  = (\inst2|4444|inst7|inst|inst11|inst~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst11|inst~regout )))) # (!\inst2|4444|inst7|inst|inst11|inst~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst11|inst~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst11|inst~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst11|inst~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[19]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[19]~73 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[19]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[19]~74 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[19]~74_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[19]~71_combout  & (\inst2|4444|inst5|inst3|inst4[19]~72_combout  & \inst2|4444|inst5|inst3|inst4[19]~73_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[19]~71_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[19]~72_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[19]~73_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[19]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[19]~74 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[19]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst14|inst20 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [20]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst14|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[20]~76 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[20]~76_combout  = (\inst2|4444|inst1|inst|inst14|inst20~regout  & ((\inst2|4444|inst4|inst|inst14|inst20~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst14|inst20~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst14|inst20~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst14|inst20~regout ),
	.datab(\inst2|4444|inst4|inst|inst14|inst20~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[20]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[20]~76 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[20]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst14|inst20 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [20]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst14|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst14|inst20 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [20]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst14|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[20]~77 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[20]~77_combout  = (\inst2|4444|inst6|inst|inst14|inst20~regout  & ((\inst2|4444|inst2|inst|inst14|inst20~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst14|inst20~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst14|inst20~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst14|inst20~regout ),
	.datab(\inst2|4444|inst2|inst|inst14|inst20~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[20]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[20]~77 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[20]~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst14|inst20 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [20]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst14|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst14|inst20 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [20]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst14|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[20]~78 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[20]~78_combout  = (\inst2|4444|inst7|inst|inst14|inst20~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst14|inst20~regout )))) # (!\inst2|4444|inst7|inst|inst14|inst20~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst14|inst20~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst14|inst20~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst14|inst20~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[20]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[20]~78 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[20]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[20]~79 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[20]~79_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[20]~76_combout  & (\inst2|4444|inst5|inst3|inst4[20]~77_combout  & \inst2|4444|inst5|inst3|inst4[20]~78_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[20]~76_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[20]~77_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[20]~78_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[20]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[20]~79 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[20]~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst14|inst16 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [21]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst14|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[21]~81 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[21]~81_combout  = (\inst2|4444|inst1|inst|inst14|inst16~regout  & ((\inst2|4444|inst4|inst|inst14|inst16~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst14|inst16~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst14|inst16~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst14|inst16~regout ),
	.datab(\inst2|4444|inst4|inst|inst14|inst16~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[21]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[21]~81 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[21]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst14|inst16 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [21]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst14|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst14|inst16 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [21]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst14|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[21]~82 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[21]~82_combout  = (\inst2|4444|inst6|inst|inst14|inst16~regout  & ((\inst2|4444|inst2|inst|inst14|inst16~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst14|inst16~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst14|inst16~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst14|inst16~regout ),
	.datab(\inst2|4444|inst2|inst|inst14|inst16~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[21]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[21]~82 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[21]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst14|inst16 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [21]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst14|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst14|inst16 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [21]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst14|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[21]~83 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[21]~83_combout  = (\inst2|4444|inst7|inst|inst14|inst16~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst14|inst16~regout )))) # (!\inst2|4444|inst7|inst|inst14|inst16~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst14|inst16~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst14|inst16~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst14|inst16~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[21]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[21]~83 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[21]~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[21]~84 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[21]~84_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[21]~81_combout  & (\inst2|4444|inst5|inst3|inst4[21]~82_combout  & \inst2|4444|inst5|inst3|inst4[21]~83_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[21]~81_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[21]~82_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[21]~83_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[21]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[21]~84 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[21]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst14|inst5 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [22]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst14|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[22]~86 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[22]~86_combout  = (\inst2|4444|inst1|inst|inst14|inst5~regout  & ((\inst2|4444|inst4|inst|inst14|inst5~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst14|inst5~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst14|inst5~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst14|inst5~regout ),
	.datab(\inst2|4444|inst4|inst|inst14|inst5~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[22]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[22]~86 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[22]~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst14|inst5 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [22]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst14|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst14|inst5 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [22]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst14|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[22]~87 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[22]~87_combout  = (\inst2|4444|inst6|inst|inst14|inst5~regout  & ((\inst2|4444|inst2|inst|inst14|inst5~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst14|inst5~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst14|inst5~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst14|inst5~regout ),
	.datab(\inst2|4444|inst2|inst|inst14|inst5~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[22]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[22]~87 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[22]~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst14|inst5 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [22]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst14|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst14|inst5 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [22]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst14|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[22]~88 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[22]~88_combout  = (\inst2|4444|inst7|inst|inst14|inst5~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst14|inst5~regout )))) # (!\inst2|4444|inst7|inst|inst14|inst5~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst14|inst5~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst14|inst5~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst14|inst5~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[22]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[22]~88 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[22]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[22]~89 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[22]~89_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[22]~86_combout  & (\inst2|4444|inst5|inst3|inst4[22]~87_combout  & \inst2|4444|inst5|inst3|inst4[22]~88_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[22]~86_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[22]~87_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[22]~88_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[22]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[22]~89 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[22]~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst14|inst (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [23]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst14|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[23]~91 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[23]~91_combout  = (\inst2|4444|inst1|inst|inst14|inst~regout  & ((\inst2|4444|inst4|inst|inst14|inst~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst14|inst~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst14|inst~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst14|inst~regout ),
	.datab(\inst2|4444|inst4|inst|inst14|inst~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[23]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[23]~91 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[23]~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst14|inst (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [23]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst14|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst14|inst (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [23]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst14|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[23]~92 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[23]~92_combout  = (\inst2|4444|inst6|inst|inst14|inst~regout  & ((\inst2|4444|inst2|inst|inst14|inst~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst14|inst~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst14|inst~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst14|inst~regout ),
	.datab(\inst2|4444|inst2|inst|inst14|inst~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[23]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[23]~92 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[23]~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst14|inst (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [23]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst14|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst14|inst (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [23]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst14|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[23]~93 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[23]~93_combout  = (\inst2|4444|inst7|inst|inst14|inst~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst14|inst~regout )))) # (!\inst2|4444|inst7|inst|inst14|inst~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst14|inst~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst14|inst~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst14|inst~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[23]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[23]~93 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[23]~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[23]~94 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[23]~94_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[23]~91_combout  & (\inst2|4444|inst5|inst3|inst4[23]~92_combout  & \inst2|4444|inst5|inst3|inst4[23]~93_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[23]~91_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[23]~92_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[23]~93_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[23]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[23]~94 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[23]~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst2|inst20 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [8]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst2|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[8]~96 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[8]~96_combout  = (\inst2|4444|inst1|inst|inst2|inst20~regout  & ((\inst2|4444|inst4|inst|inst2|inst20~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst2|inst20~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst2|inst20~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst2|inst20~regout ),
	.datab(\inst2|4444|inst4|inst|inst2|inst20~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[8]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[8]~96 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[8]~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst2|inst20 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [8]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst2|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst2|inst20 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [8]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst2|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[8]~97 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[8]~97_combout  = (\inst2|4444|inst6|inst|inst2|inst20~regout  & ((\inst2|4444|inst2|inst|inst2|inst20~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst2|inst20~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst2|inst20~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst2|inst20~regout ),
	.datab(\inst2|4444|inst2|inst|inst2|inst20~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[8]~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[8]~97 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[8]~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst2|inst20 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [8]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst2|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst2|inst20 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [8]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst2|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[8]~98 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[8]~98_combout  = (\inst2|4444|inst7|inst|inst2|inst20~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst2|inst20~regout )))) # (!\inst2|4444|inst7|inst|inst2|inst20~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst2|inst20~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst2|inst20~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst2|inst20~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[8]~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[8]~98 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[8]~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[8]~99 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[8]~99_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[8]~96_combout  & (\inst2|4444|inst5|inst3|inst4[8]~97_combout  & \inst2|4444|inst5|inst3|inst4[8]~98_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[8]~96_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[8]~97_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[8]~98_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[8]~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[8]~99 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[8]~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst2|inst16 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [9]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst2|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[9]~101 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[9]~101_combout  = (\inst2|4444|inst1|inst|inst2|inst16~regout  & ((\inst2|4444|inst4|inst|inst2|inst16~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst2|inst16~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst2|inst16~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst2|inst16~regout ),
	.datab(\inst2|4444|inst4|inst|inst2|inst16~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[9]~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[9]~101 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[9]~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst2|inst16 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [9]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst2|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst2|inst16 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [9]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst2|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[9]~102 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[9]~102_combout  = (\inst2|4444|inst6|inst|inst2|inst16~regout  & ((\inst2|4444|inst2|inst|inst2|inst16~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst2|inst16~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst2|inst16~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst2|inst16~regout ),
	.datab(\inst2|4444|inst2|inst|inst2|inst16~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[9]~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[9]~102 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[9]~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst2|inst16 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [9]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst2|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst2|inst16 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [9]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst2|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[9]~103 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[9]~103_combout  = (\inst2|4444|inst7|inst|inst2|inst16~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst2|inst16~regout )))) # (!\inst2|4444|inst7|inst|inst2|inst16~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst2|inst16~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst2|inst16~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst2|inst16~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[9]~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[9]~103 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[9]~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[9]~104 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[9]~104_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[9]~101_combout  & (\inst2|4444|inst5|inst3|inst4[9]~102_combout  & \inst2|4444|inst5|inst3|inst4[9]~103_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[9]~101_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[9]~102_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[9]~103_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[9]~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[9]~104 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[9]~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst2|inst5 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [10]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst2|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[10]~106 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[10]~106_combout  = (\inst2|4444|inst1|inst|inst2|inst5~regout  & ((\inst2|4444|inst4|inst|inst2|inst5~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst2|inst5~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst2|inst5~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst2|inst5~regout ),
	.datab(\inst2|4444|inst4|inst|inst2|inst5~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[10]~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[10]~106 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[10]~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst2|inst5 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [10]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst2|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst2|inst5 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [10]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst2|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[10]~107 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[10]~107_combout  = (\inst2|4444|inst6|inst|inst2|inst5~regout  & ((\inst2|4444|inst2|inst|inst2|inst5~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst2|inst5~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst2|inst5~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst2|inst5~regout ),
	.datab(\inst2|4444|inst2|inst|inst2|inst5~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[10]~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[10]~107 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[10]~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst2|inst5 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [10]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst2|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst2|inst5 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [10]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst2|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[10]~108 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[10]~108_combout  = (\inst2|4444|inst7|inst|inst2|inst5~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst2|inst5~regout )))) # (!\inst2|4444|inst7|inst|inst2|inst5~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst2|inst5~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst2|inst5~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst2|inst5~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[10]~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[10]~108 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[10]~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[10]~109 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[10]~109_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[10]~106_combout  & (\inst2|4444|inst5|inst3|inst4[10]~107_combout  & \inst2|4444|inst5|inst3|inst4[10]~108_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[10]~106_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[10]~107_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[10]~108_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[10]~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[10]~109 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[10]~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst2|inst (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [11]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst2|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[11]~111 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[11]~111_combout  = (\inst2|4444|inst1|inst|inst2|inst~regout  & ((\inst2|4444|inst4|inst|inst2|inst~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst2|inst~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst2|inst~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst2|inst~regout ),
	.datab(\inst2|4444|inst4|inst|inst2|inst~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[11]~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[11]~111 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[11]~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst2|inst (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [11]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst2|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst2|inst (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [11]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst2|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[11]~112 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[11]~112_combout  = (\inst2|4444|inst6|inst|inst2|inst~regout  & ((\inst2|4444|inst2|inst|inst2|inst~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst2|inst~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst2|inst~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst2|inst~regout ),
	.datab(\inst2|4444|inst2|inst|inst2|inst~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[11]~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[11]~112 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[11]~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst2|inst (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [11]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst2|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst2|inst (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [11]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst2|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[11]~113 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[11]~113_combout  = (\inst2|4444|inst7|inst|inst2|inst~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst2|inst~regout )))) # (!\inst2|4444|inst7|inst|inst2|inst~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst2|inst~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst2|inst~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst2|inst~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[11]~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[11]~113 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[11]~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[11]~114 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[11]~114_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[11]~111_combout  & (\inst2|4444|inst5|inst3|inst4[11]~112_combout  & \inst2|4444|inst5|inst3|inst4[11]~113_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[11]~111_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[11]~112_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[11]~113_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[11]~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[11]~114 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[11]~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst3|inst20 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [12]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst3|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[12]~116 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[12]~116_combout  = (\inst2|4444|inst1|inst|inst3|inst20~regout  & ((\inst2|4444|inst4|inst|inst3|inst20~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst3|inst20~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst3|inst20~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst3|inst20~regout ),
	.datab(\inst2|4444|inst4|inst|inst3|inst20~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[12]~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[12]~116 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[12]~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst3|inst20 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [12]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst3|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst3|inst20 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [12]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst3|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[12]~117 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[12]~117_combout  = (\inst2|4444|inst6|inst|inst3|inst20~regout  & ((\inst2|4444|inst2|inst|inst3|inst20~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst3|inst20~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst3|inst20~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst3|inst20~regout ),
	.datab(\inst2|4444|inst2|inst|inst3|inst20~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[12]~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[12]~117 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[12]~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst3|inst20 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [12]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst3|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst3|inst20 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [12]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst3|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[12]~118 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[12]~118_combout  = (\inst2|4444|inst7|inst|inst3|inst20~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst3|inst20~regout )))) # (!\inst2|4444|inst7|inst|inst3|inst20~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst3|inst20~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst3|inst20~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst3|inst20~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[12]~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[12]~118 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[12]~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[12]~119 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[12]~119_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[12]~116_combout  & (\inst2|4444|inst5|inst3|inst4[12]~117_combout  & \inst2|4444|inst5|inst3|inst4[12]~118_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[12]~116_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[12]~117_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[12]~118_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[12]~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[12]~119 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[12]~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst3|inst16 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [13]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst3|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[13]~121 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[13]~121_combout  = (\inst2|4444|inst1|inst|inst3|inst16~regout  & ((\inst2|4444|inst4|inst|inst3|inst16~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst3|inst16~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst3|inst16~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst3|inst16~regout ),
	.datab(\inst2|4444|inst4|inst|inst3|inst16~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[13]~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[13]~121 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[13]~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst3|inst16 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [13]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst3|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst3|inst16 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [13]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst3|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[13]~122 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[13]~122_combout  = (\inst2|4444|inst6|inst|inst3|inst16~regout  & ((\inst2|4444|inst2|inst|inst3|inst16~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst3|inst16~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst3|inst16~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst3|inst16~regout ),
	.datab(\inst2|4444|inst2|inst|inst3|inst16~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[13]~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[13]~122 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[13]~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst3|inst16 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [13]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst3|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst3|inst16 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [13]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst3|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[13]~123 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[13]~123_combout  = (\inst2|4444|inst7|inst|inst3|inst16~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst3|inst16~regout )))) # (!\inst2|4444|inst7|inst|inst3|inst16~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst3|inst16~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst3|inst16~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst3|inst16~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[13]~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[13]~123 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[13]~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[13]~124 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[13]~124_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[13]~121_combout  & (\inst2|4444|inst5|inst3|inst4[13]~122_combout  & \inst2|4444|inst5|inst3|inst4[13]~123_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[13]~121_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[13]~122_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[13]~123_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[13]~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[13]~124 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[13]~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst3|inst5 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [14]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst3|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[14]~126 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[14]~126_combout  = (\inst2|4444|inst1|inst|inst3|inst5~regout  & ((\inst2|4444|inst4|inst|inst3|inst5~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst3|inst5~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst3|inst5~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst3|inst5~regout ),
	.datab(\inst2|4444|inst4|inst|inst3|inst5~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[14]~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[14]~126 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[14]~126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst3|inst5 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [14]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst3|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst3|inst5 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [14]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst3|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[14]~127 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[14]~127_combout  = (\inst2|4444|inst6|inst|inst3|inst5~regout  & ((\inst2|4444|inst2|inst|inst3|inst5~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst3|inst5~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst3|inst5~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst3|inst5~regout ),
	.datab(\inst2|4444|inst2|inst|inst3|inst5~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[14]~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[14]~127 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[14]~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst3|inst5 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [14]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst3|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst3|inst5 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [14]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst3|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[14]~128 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[14]~128_combout  = (\inst2|4444|inst7|inst|inst3|inst5~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst3|inst5~regout )))) # (!\inst2|4444|inst7|inst|inst3|inst5~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst3|inst5~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst3|inst5~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst3|inst5~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[14]~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[14]~128 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[14]~128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[14]~129 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[14]~129_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[14]~126_combout  & (\inst2|4444|inst5|inst3|inst4[14]~127_combout  & \inst2|4444|inst5|inst3|inst4[14]~128_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[14]~126_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[14]~127_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[14]~128_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[14]~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[14]~129 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[14]~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst3|inst (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [15]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst3|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[15]~131 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[15]~131_combout  = (\inst2|4444|inst1|inst|inst3|inst~regout  & ((\inst2|4444|inst4|inst|inst3|inst~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst3|inst~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst3|inst~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst3|inst~regout ),
	.datab(\inst2|4444|inst4|inst|inst3|inst~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[15]~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[15]~131 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[15]~131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst3|inst (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [15]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst3|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst3|inst (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [15]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst3|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[15]~132 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[15]~132_combout  = (\inst2|4444|inst6|inst|inst3|inst~regout  & ((\inst2|4444|inst2|inst|inst3|inst~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst3|inst~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst3|inst~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst3|inst~regout ),
	.datab(\inst2|4444|inst2|inst|inst3|inst~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[15]~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[15]~132 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[15]~132 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst3|inst (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [15]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst3|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst3|inst (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [15]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst3|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[15]~133 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[15]~133_combout  = (\inst2|4444|inst7|inst|inst3|inst~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst3|inst~regout )))) # (!\inst2|4444|inst7|inst|inst3|inst~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst3|inst~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst3|inst~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst3|inst~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[15]~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[15]~133 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[15]~133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[15]~134 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[15]~134_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[15]~131_combout  & (\inst2|4444|inst5|inst3|inst4[15]~132_combout  & \inst2|4444|inst5|inst3|inst4[15]~133_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[15]~131_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[15]~132_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[15]~133_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[15]~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[15]~134 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[15]~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[7]~10 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[7]~10_combout  = (\inst2|4444|inst5|inst|inst16|inst~regout  & ((\inst2|4444|inst4|inst|inst1|inst~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst5|inst|inst16|inst~regout  & 
// (!\inst2|4444|inst5|inst12~combout  & ((\inst2|4444|inst4|inst|inst1|inst~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst5|inst|inst16|inst~regout ),
	.datab(\inst2|4444|inst4|inst|inst1|inst~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst5|inst12~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[7]~10 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst4|inst|inst4[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst1|inst (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [7]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst1|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst1|inst (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [7]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst1|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[7]~11 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[7]~11_combout  = (\inst2|4444|inst2|inst|inst1|inst~regout  & ((\inst2|4444|inst1|inst|inst1|inst~regout ) # ((!\inst2|4444|inst1|inst10~combout )))) # (!\inst2|4444|inst2|inst|inst1|inst~regout  & 
// (!\inst2|4444|inst2|inst6~combout  & ((\inst2|4444|inst1|inst|inst1|inst~regout ) # (!\inst2|4444|inst1|inst10~combout ))))

	.dataa(\inst2|4444|inst2|inst|inst1|inst~regout ),
	.datab(\inst2|4444|inst1|inst|inst1|inst~regout ),
	.datac(\inst2|4444|inst1|inst10~combout ),
	.datad(\inst2|4444|inst2|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[7]~11 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst4|inst|inst4[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst1|inst (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [7]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst1|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst1|inst (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|4444|inst6|inst|inst1|inst~0_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst1|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[7]~12 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[7]~12_combout  = (\inst2|4444|inst7|inst|inst1|inst~regout  & (((!\inst2|4444|inst6|inst|inst1|inst~regout ) # (!\inst2|4444|inst6|inst6~combout )))) # (!\inst2|4444|inst7|inst|inst1|inst~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((!\inst2|4444|inst6|inst|inst1|inst~regout ) # (!\inst2|4444|inst6|inst6~combout ))))

	.dataa(\inst2|4444|inst7|inst|inst1|inst~regout ),
	.datab(\inst2|4444|inst7|inst6~combout ),
	.datac(\inst2|4444|inst6|inst6~combout ),
	.datad(\inst2|4444|inst6|inst|inst1|inst~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[7]~12 .lut_mask = 16'h0BBB;
defparam \inst2|4444|inst4|inst|inst4[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst1|inst (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [7]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst1|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[7]~13 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[7]~13_combout  = (\inst2|4444|inst3|inst15~combout  & (((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst1|inst~regout )))) # (!\inst2|4444|inst3|inst15~combout  & (\inst2|4444|inst3|inst1|inst1|inst~regout  & 
// ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst1|inst~regout ))))

	.dataa(\inst2|4444|inst3|inst15~combout ),
	.datab(\inst2|4444|inst3|inst1|inst1|inst~regout ),
	.datac(\inst2|4444|inst8|inst8~combout ),
	.datad(\inst2|4444|inst8|inst|inst1|inst~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[7]~13 .lut_mask = 16'hEEE0;
defparam \inst2|4444|inst4|inst|inst4[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[7]~14 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[7]~14_combout  = (\inst2|4444|inst4|inst|inst4[7]~10_combout  & (\inst2|4444|inst4|inst|inst4[7]~11_combout  & (\inst2|4444|inst4|inst|inst4[7]~12_combout  & \inst2|4444|inst4|inst|inst4[7]~13_combout )))

	.dataa(\inst2|4444|inst4|inst|inst4[7]~10_combout ),
	.datab(\inst2|4444|inst4|inst|inst4[7]~11_combout ),
	.datac(\inst2|4444|inst4|inst|inst4[7]~12_combout ),
	.datad(\inst2|4444|inst4|inst|inst4[7]~13_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[7]~14 .lut_mask = 16'h8000;
defparam \inst2|4444|inst4|inst|inst4[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst1|inst5 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [6]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst1|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[6]~16 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[6]~16_combout  = (\inst2|4444|inst1|inst|inst1|inst5~regout  & ((\inst2|4444|inst4|inst|inst1|inst5~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst1|inst5~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst1|inst5~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst1|inst5~regout ),
	.datab(\inst2|4444|inst4|inst|inst1|inst5~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[6]~16 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst4|inst|inst4[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst1|inst5 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [6]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst1|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst1|inst5 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [6]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst1|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[6]~17 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[6]~17_combout  = (\inst2|4444|inst6|inst|inst1|inst5~regout  & ((\inst2|4444|inst2|inst|inst1|inst5~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst1|inst5~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst1|inst5~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst1|inst5~regout ),
	.datab(\inst2|4444|inst2|inst|inst1|inst5~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[6]~17 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst4|inst|inst4[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst1|inst5 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [6]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst1|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst1|inst5 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [6]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst1|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[6]~18 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[6]~18_combout  = (\inst2|4444|inst7|inst|inst1|inst5~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst1|inst5~regout )))) # (!\inst2|4444|inst7|inst|inst1|inst5~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst1|inst5~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst1|inst5~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst1|inst5~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[6]~18 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst4|inst|inst4[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst5|inst|inst1|inst5 (
	.clk(\inst2|4444|inst5|inst|inst12~combout ),
	.datain(\PROG_MEM_IN~combout [6]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst5|inst|inst1|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[6]~19 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[6]~19_combout  = (\inst2|4444|inst5|inst|inst1|inst5~regout  & ((\inst2|4444|inst3|inst15~combout ) # ((\inst2|4444|inst3|inst1|inst1|inst5~regout )))) # (!\inst2|4444|inst5|inst|inst1|inst5~regout  & 
// (!\inst2|4444|inst5|inst12~combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst1|inst5~regout ))))

	.dataa(\inst2|4444|inst5|inst|inst1|inst5~regout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst1|inst5~regout ),
	.datad(\inst2|4444|inst5|inst12~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[6]~19 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst4|inst|inst4[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[6]~20 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[6]~20_combout  = (\inst2|4444|inst4|inst|inst4[6]~16_combout  & (\inst2|4444|inst4|inst|inst4[6]~17_combout  & (\inst2|4444|inst4|inst|inst4[6]~18_combout  & \inst2|4444|inst4|inst|inst4[6]~19_combout )))

	.dataa(\inst2|4444|inst4|inst|inst4[6]~16_combout ),
	.datab(\inst2|4444|inst4|inst|inst4[6]~17_combout ),
	.datac(\inst2|4444|inst4|inst|inst4[6]~18_combout ),
	.datad(\inst2|4444|inst4|inst|inst4[6]~19_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[6]~20 .lut_mask = 16'h8000;
defparam \inst2|4444|inst4|inst|inst4[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst1|inst16 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [5]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst1|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[5]~22 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[5]~22_combout  = (\inst2|4444|inst1|inst|inst1|inst16~regout  & ((\inst2|4444|inst4|inst|inst1|inst16~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst1|inst16~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst1|inst16~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst1|inst16~regout ),
	.datab(\inst2|4444|inst4|inst|inst1|inst16~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[5]~22 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst4|inst|inst4[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst1|inst16 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [5]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst1|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst1|inst16 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [5]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst1|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[5]~23 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[5]~23_combout  = (\inst2|4444|inst6|inst|inst1|inst16~regout  & ((\inst2|4444|inst2|inst|inst1|inst16~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst1|inst16~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst1|inst16~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst1|inst16~regout ),
	.datab(\inst2|4444|inst2|inst|inst1|inst16~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[5]~23 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst4|inst|inst4[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst1|inst16 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [5]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst1|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst1|inst16 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [5]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst1|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[5]~24 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[5]~24_combout  = (\inst2|4444|inst7|inst|inst1|inst16~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst1|inst16~regout )))) # (!\inst2|4444|inst7|inst|inst1|inst16~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst1|inst16~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst1|inst16~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst1|inst16~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[5]~24 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst4|inst|inst4[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst5|inst|inst1|inst16 (
	.clk(\inst2|4444|inst5|inst|inst12~combout ),
	.datain(\PROG_MEM_IN~combout [5]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst5|inst|inst1|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[5]~25 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[5]~25_combout  = (\inst2|4444|inst5|inst|inst1|inst16~regout  & ((\inst2|4444|inst3|inst15~combout ) # ((\inst2|4444|inst3|inst1|inst1|inst16~regout )))) # (!\inst2|4444|inst5|inst|inst1|inst16~regout  & 
// (!\inst2|4444|inst5|inst12~combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst1|inst16~regout ))))

	.dataa(\inst2|4444|inst5|inst|inst1|inst16~regout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst1|inst16~regout ),
	.datad(\inst2|4444|inst5|inst12~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[5]~25 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst4|inst|inst4[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[5]~26 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[5]~26_combout  = (\inst2|4444|inst4|inst|inst4[5]~22_combout  & (\inst2|4444|inst4|inst|inst4[5]~23_combout  & (\inst2|4444|inst4|inst|inst4[5]~24_combout  & \inst2|4444|inst4|inst|inst4[5]~25_combout )))

	.dataa(\inst2|4444|inst4|inst|inst4[5]~22_combout ),
	.datab(\inst2|4444|inst4|inst|inst4[5]~23_combout ),
	.datac(\inst2|4444|inst4|inst|inst4[5]~24_combout ),
	.datad(\inst2|4444|inst4|inst|inst4[5]~25_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[5]~26 .lut_mask = 16'h8000;
defparam \inst2|4444|inst4|inst|inst4[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst1|inst20 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [4]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst1|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[4]~28 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[4]~28_combout  = (\inst2|4444|inst1|inst|inst1|inst20~regout  & ((\inst2|4444|inst4|inst|inst1|inst20~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst1|inst20~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst1|inst20~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst1|inst20~regout ),
	.datab(\inst2|4444|inst4|inst|inst1|inst20~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[4]~28 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst4|inst|inst4[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst1|inst20 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [4]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst1|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst1|inst20 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [4]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst1|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[4]~29 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[4]~29_combout  = (\inst2|4444|inst6|inst|inst1|inst20~regout  & ((\inst2|4444|inst2|inst|inst1|inst20~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst1|inst20~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst1|inst20~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst1|inst20~regout ),
	.datab(\inst2|4444|inst2|inst|inst1|inst20~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[4]~29 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst4|inst|inst4[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst1|inst20 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [4]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst1|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst1|inst20 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [4]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst1|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[4]~30 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[4]~30_combout  = (\inst2|4444|inst7|inst|inst1|inst20~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst1|inst20~regout )))) # (!\inst2|4444|inst7|inst|inst1|inst20~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst1|inst20~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst1|inst20~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst1|inst20~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[4]~30 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst4|inst|inst4[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst5|inst|inst1|inst20 (
	.clk(\inst2|4444|inst5|inst|inst12~combout ),
	.datain(\PROG_MEM_IN~combout [4]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst5|inst|inst1|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[4]~31 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[4]~31_combout  = (\inst2|4444|inst5|inst|inst1|inst20~regout  & ((\inst2|4444|inst3|inst15~combout ) # ((\inst2|4444|inst3|inst1|inst1|inst20~regout )))) # (!\inst2|4444|inst5|inst|inst1|inst20~regout  & 
// (!\inst2|4444|inst5|inst12~combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst1|inst20~regout ))))

	.dataa(\inst2|4444|inst5|inst|inst1|inst20~regout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst1|inst20~regout ),
	.datad(\inst2|4444|inst5|inst12~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[4]~31 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst4|inst|inst4[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[4]~32 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[4]~32_combout  = (\inst2|4444|inst4|inst|inst4[4]~28_combout  & (\inst2|4444|inst4|inst|inst4[4]~29_combout  & (\inst2|4444|inst4|inst|inst4[4]~30_combout  & \inst2|4444|inst4|inst|inst4[4]~31_combout )))

	.dataa(\inst2|4444|inst4|inst|inst4[4]~28_combout ),
	.datab(\inst2|4444|inst4|inst|inst4[4]~29_combout ),
	.datac(\inst2|4444|inst4|inst|inst4[4]~30_combout ),
	.datad(\inst2|4444|inst4|inst|inst4[4]~31_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[4]~32 .lut_mask = 16'h8000;
defparam \inst2|4444|inst4|inst|inst4[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst|inst20 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [3]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[3]~34 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[3]~34_combout  = (\inst2|4444|inst1|inst|inst|inst20~regout  & ((\inst2|4444|inst4|inst|inst|inst20~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst|inst20~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst|inst20~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst|inst20~regout ),
	.datab(\inst2|4444|inst4|inst|inst|inst20~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[3]~34 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst4|inst|inst4[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst|inst20 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [3]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst|inst20 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [3]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[3]~35 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[3]~35_combout  = (\inst2|4444|inst6|inst|inst|inst20~regout  & ((\inst2|4444|inst2|inst|inst|inst20~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst|inst20~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst|inst20~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst|inst20~regout ),
	.datab(\inst2|4444|inst2|inst|inst|inst20~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[3]~35 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst4|inst|inst4[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst|inst20 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [3]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst|inst20 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [3]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[3]~36 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[3]~36_combout  = (\inst2|4444|inst7|inst|inst|inst20~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst|inst20~regout )))) # (!\inst2|4444|inst7|inst|inst|inst20~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst|inst20~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst|inst20~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst|inst20~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[3]~36 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst4|inst|inst4[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst5|inst|inst|inst20 (
	.clk(\inst2|4444|inst5|inst|inst12~combout ),
	.datain(\PROG_MEM_IN~combout [3]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst5|inst|inst|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[3]~37 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[3]~37_combout  = (\inst2|4444|inst5|inst|inst|inst20~regout  & ((\inst2|4444|inst3|inst15~combout ) # ((\inst2|4444|inst3|inst1|inst|inst20~regout )))) # (!\inst2|4444|inst5|inst|inst|inst20~regout  & 
// (!\inst2|4444|inst5|inst12~combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst|inst20~regout ))))

	.dataa(\inst2|4444|inst5|inst|inst|inst20~regout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst|inst20~regout ),
	.datad(\inst2|4444|inst5|inst12~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[3]~37 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst4|inst|inst4[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[3]~38 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[3]~38_combout  = (\inst2|4444|inst4|inst|inst4[3]~34_combout  & (\inst2|4444|inst4|inst|inst4[3]~35_combout  & (\inst2|4444|inst4|inst|inst4[3]~36_combout  & \inst2|4444|inst4|inst|inst4[3]~37_combout )))

	.dataa(\inst2|4444|inst4|inst|inst4[3]~34_combout ),
	.datab(\inst2|4444|inst4|inst|inst4[3]~35_combout ),
	.datac(\inst2|4444|inst4|inst|inst4[3]~36_combout ),
	.datad(\inst2|4444|inst4|inst|inst4[3]~37_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[3]~38 .lut_mask = 16'h8000;
defparam \inst2|4444|inst4|inst|inst4[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst|inst16 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [2]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[2]~40 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[2]~40_combout  = (\inst2|4444|inst1|inst|inst|inst16~regout  & ((\inst2|4444|inst4|inst|inst|inst16~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst|inst16~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst|inst16~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst|inst16~regout ),
	.datab(\inst2|4444|inst4|inst|inst|inst16~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[2]~40 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst4|inst|inst4[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst|inst16 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [2]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst|inst16 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [2]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[2]~41 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[2]~41_combout  = (\inst2|4444|inst6|inst|inst|inst16~regout  & ((\inst2|4444|inst2|inst|inst|inst16~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst|inst16~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst|inst16~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst|inst16~regout ),
	.datab(\inst2|4444|inst2|inst|inst|inst16~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[2]~41 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst4|inst|inst4[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst|inst16 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [2]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst|inst16 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [2]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[2]~42 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[2]~42_combout  = (\inst2|4444|inst7|inst|inst|inst16~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst|inst16~regout )))) # (!\inst2|4444|inst7|inst|inst|inst16~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst|inst16~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst|inst16~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst|inst16~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[2]~42 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst4|inst|inst4[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst5|inst|inst|inst16 (
	.clk(\inst2|4444|inst5|inst|inst12~combout ),
	.datain(\PROG_MEM_IN~combout [2]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst5|inst|inst|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[2]~43 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[2]~43_combout  = (\inst2|4444|inst5|inst|inst|inst16~regout  & ((\inst2|4444|inst3|inst15~combout ) # ((\inst2|4444|inst3|inst1|inst|inst16~regout )))) # (!\inst2|4444|inst5|inst|inst|inst16~regout  & 
// (!\inst2|4444|inst5|inst12~combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst|inst16~regout ))))

	.dataa(\inst2|4444|inst5|inst|inst|inst16~regout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst|inst16~regout ),
	.datad(\inst2|4444|inst5|inst12~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[2]~43 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst4|inst|inst4[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[2]~44 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[2]~44_combout  = (\inst2|4444|inst4|inst|inst4[2]~40_combout  & (\inst2|4444|inst4|inst|inst4[2]~41_combout  & (\inst2|4444|inst4|inst|inst4[2]~42_combout  & \inst2|4444|inst4|inst|inst4[2]~43_combout )))

	.dataa(\inst2|4444|inst4|inst|inst4[2]~40_combout ),
	.datab(\inst2|4444|inst4|inst|inst4[2]~41_combout ),
	.datac(\inst2|4444|inst4|inst|inst4[2]~42_combout ),
	.datad(\inst2|4444|inst4|inst|inst4[2]~43_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[2]~44 .lut_mask = 16'h8000;
defparam \inst2|4444|inst4|inst|inst4[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst|inst5 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [1]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[1]~46 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[1]~46_combout  = (\inst2|4444|inst1|inst|inst|inst5~regout  & ((\inst2|4444|inst4|inst|inst|inst5~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst|inst5~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst|inst5~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst|inst5~regout ),
	.datab(\inst2|4444|inst4|inst|inst|inst5~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[1]~46 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst4|inst|inst4[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst|inst5 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [1]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst|inst5 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [1]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst5|inst|inst|inst5 (
	.clk(\inst2|4444|inst5|inst|inst12~combout ),
	.datain(\PROG_MEM_IN~combout [1]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst5|inst|inst|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst|inst (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [0]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[0]~51 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[0]~51_combout  = (\inst2|4444|inst1|inst|inst|inst~regout  & ((\inst2|4444|inst4|inst|inst|inst~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst|inst~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst|inst~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst|inst~regout ),
	.datab(\inst2|4444|inst4|inst|inst|inst~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[0]~51 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst4|inst|inst4[0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst|inst (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [0]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst|inst (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [0]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst5|inst|inst|inst (
	.clk(\inst2|4444|inst5|inst|inst12~combout ),
	.datain(\PROG_MEM_IN~combout [0]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst5|inst|inst|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst11|inst20 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [16]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst11|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[16]~137 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[16]~137_combout  = (\inst2|4444|inst1|inst|inst11|inst20~regout  & ((\inst2|4444|inst4|inst|inst11|inst20~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst11|inst20~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst11|inst20~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst11|inst20~regout ),
	.datab(\inst2|4444|inst4|inst|inst11|inst20~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[16]~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[16]~137 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[16]~137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst11|inst20 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [16]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst11|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst11|inst20 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [16]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst11|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[16]~138 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[16]~138_combout  = (\inst2|4444|inst6|inst|inst11|inst20~regout  & ((\inst2|4444|inst2|inst|inst11|inst20~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst11|inst20~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst11|inst20~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst11|inst20~regout ),
	.datab(\inst2|4444|inst2|inst|inst11|inst20~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[16]~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[16]~138 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[16]~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst11|inst20 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [16]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst11|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst11|inst20 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [16]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst11|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[16]~139 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[16]~139_combout  = (\inst2|4444|inst7|inst|inst11|inst20~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst11|inst20~regout )))) # (!\inst2|4444|inst7|inst|inst11|inst20~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst11|inst20~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst11|inst20~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst11|inst20~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[16]~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[16]~139 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[16]~139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[16]~140 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[16]~140_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[16]~137_combout  & (\inst2|4444|inst5|inst3|inst4[16]~138_combout  & \inst2|4444|inst5|inst3|inst4[16]~139_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[16]~137_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[16]~138_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[16]~139_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[16]~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[16]~140 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[16]~140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst1|inst|inst15|inst16 (
	.clk(\inst2|4444|inst1|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [25]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst1|inst|inst15|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[25]~142 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[25]~142_combout  = (\inst2|4444|inst1|inst|inst15|inst16~regout  & ((\inst2|4444|inst4|inst|inst15|inst16~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst15|inst16~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst15|inst16~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst15|inst16~regout ),
	.datab(\inst2|4444|inst4|inst|inst15|inst16~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[25]~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[25]~142 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[25]~142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst6|inst|inst15|inst16 (
	.clk(\inst2|4444|inst6|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [25]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst6|inst|inst15|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst15|inst16 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [25]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst15|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[25]~143 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[25]~143_combout  = (\inst2|4444|inst6|inst|inst15|inst16~regout  & ((\inst2|4444|inst2|inst|inst15|inst16~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst15|inst16~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst15|inst16~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst15|inst16~regout ),
	.datab(\inst2|4444|inst2|inst|inst15|inst16~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[25]~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[25]~143 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[25]~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst7|inst|inst15|inst16 (
	.clk(\inst2|4444|inst7|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [25]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst7|inst|inst15|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst15|inst16 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [25]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst15|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[25]~144 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[25]~144_combout  = (\inst2|4444|inst7|inst|inst15|inst16~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst15|inst16~regout )))) # (!\inst2|4444|inst7|inst|inst15|inst16~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst15|inst16~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst15|inst16~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst15|inst16~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[25]~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[25]~144 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[25]~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[25]~145 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[25]~145_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[25]~142_combout  & (\inst2|4444|inst5|inst3|inst4[25]~143_combout  & \inst2|4444|inst5|inst3|inst4[25]~144_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[25]~142_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[25]~143_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[25]~144_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[25]~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[25]~145 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[25]~145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst8|inst14~0 (
// Equation(s):
// \inst2|inst|inst3|inst8|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst3|inst8|inst8~combout ) # (\inst2|inst|inst3|inst8|inst43~0_combout )))) 
// # (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst3|inst8|inst43~0_combout  & (\inst2|inst|inst3|inst8|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst3|inst8|inst43~0_combout 
//  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst3|inst8|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst3|inst8|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst8|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst8|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst3|inst8|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst13|inst2~0 (
// Equation(s):
// \inst2|inst2|inst13|inst2~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [23] & !\inst|inst3|altsyncram_component|auto_generated|q_a [22])

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst2|inst2|inst13|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst13|inst2~0 .lut_mask = 16'h00AA;
defparam \inst2|inst2|inst13|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst7|inst14~0 (
// Equation(s):
// \inst2|inst|inst4|inst7|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst4|inst7|inst8~combout ) # (\inst2|inst|inst4|inst7|inst43~0_combout )))) 
// # (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst4|inst7|inst43~0_combout  & (\inst2|inst|inst4|inst7|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst4|inst7|inst43~0_combout 
//  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst4|inst7|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst4|inst7|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst7|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst7|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst4|inst7|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst7|inst14~0 (
// Equation(s):
// \inst2|inst|inst3|inst7|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst3|inst7|inst8~combout ) # (\inst2|inst|inst3|inst7|inst43~0_combout )))) 
// # (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst3|inst7|inst43~0_combout  & (\inst2|inst|inst3|inst7|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst3|inst7|inst43~0_combout 
//  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst3|inst7|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst3|inst7|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst7|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst7|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst3|inst7|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst6|inst14~0 (
// Equation(s):
// \inst2|inst|inst4|inst6|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst4|inst6|inst8~combout ) # (\inst2|inst|inst4|inst6|inst43~0_combout )))) 
// # (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst4|inst6|inst43~0_combout  & (\inst2|inst|inst4|inst6|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst4|inst6|inst43~0_combout 
//  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst4|inst6|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst4|inst6|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst6|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst6|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst4|inst6|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst6|inst14~0 (
// Equation(s):
// \inst2|inst|inst3|inst6|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst3|inst6|inst8~combout ) # (\inst2|inst|inst3|inst6|inst43~0_combout )))) 
// # (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst3|inst6|inst43~0_combout  & (\inst2|inst|inst3|inst6|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst3|inst6|inst43~0_combout 
//  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst3|inst6|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst3|inst6|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst6|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst6|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst3|inst6|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst5|inst14~0 (
// Equation(s):
// \inst2|inst|inst4|inst5|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst4|inst5|inst8~combout ) # (\inst2|inst|inst4|inst5|inst43~0_combout )))) 
// # (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst4|inst5|inst43~0_combout  & (\inst2|inst|inst4|inst5|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst4|inst5|inst43~0_combout 
//  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst4|inst5|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst4|inst5|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst5|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst5|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst4|inst5|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst5|inst14~0 (
// Equation(s):
// \inst2|inst|inst3|inst5|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst3|inst5|inst8~combout ) # (\inst2|inst|inst3|inst5|inst43~0_combout )))) 
// # (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst3|inst5|inst43~0_combout  & (\inst2|inst|inst3|inst5|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst3|inst5|inst43~0_combout 
//  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst3|inst5|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst3|inst5|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst5|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst5|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst3|inst5|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst4|inst14~0 (
// Equation(s):
// \inst2|inst|inst4|inst4|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst4|inst4|inst8~combout ) # (\inst2|inst|inst4|inst4|inst43~0_combout )))) 
// # (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst4|inst4|inst43~0_combout  & (\inst2|inst|inst4|inst4|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst4|inst4|inst43~0_combout 
//  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst4|inst4|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst4|inst4|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst4|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst4|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst4|inst4|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst4|inst14~0 (
// Equation(s):
// \inst2|inst|inst3|inst4|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst3|inst4|inst8~combout ) # (\inst2|inst|inst3|inst4|inst43~0_combout )))) 
// # (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst3|inst4|inst43~0_combout  & (\inst2|inst|inst3|inst4|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst3|inst4|inst43~0_combout 
//  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst3|inst4|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst3|inst4|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst4|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst4|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst3|inst4|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst3|inst14~0 (
// Equation(s):
// \inst2|inst|inst4|inst3|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst4|inst3|inst8~combout ) # (\inst2|inst|inst4|inst3|inst43~0_combout )))) 
// # (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst4|inst3|inst43~0_combout  & (\inst2|inst|inst4|inst3|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst4|inst3|inst43~0_combout 
//  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst4|inst3|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst4|inst3|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst3|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst3|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst4|inst3|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst3|inst14~0 (
// Equation(s):
// \inst2|inst|inst3|inst3|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst3|inst3|inst8~combout ) # (\inst2|inst|inst3|inst3|inst43~0_combout )))) 
// # (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst3|inst3|inst43~0_combout  & (\inst2|inst|inst3|inst3|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst3|inst3|inst43~0_combout 
//  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst3|inst3|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst3|inst3|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst3|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst3|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst3|inst3|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst2|inst14~0 (
// Equation(s):
// \inst2|inst|inst4|inst2|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst4|inst2|inst8~combout ) # (\inst2|inst|inst4|inst2|inst43~0_combout )))) 
// # (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst4|inst2|inst43~0_combout  & (\inst2|inst|inst4|inst2|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst4|inst2|inst43~0_combout 
//  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst4|inst2|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst4|inst2|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst2|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst2|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst4|inst2|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst2|inst14~0 (
// Equation(s):
// \inst2|inst|inst3|inst2|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst3|inst2|inst8~combout ) # (\inst2|inst|inst3|inst2|inst43~0_combout )))) 
// # (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst3|inst2|inst43~0_combout  & (\inst2|inst|inst3|inst2|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst3|inst2|inst43~0_combout 
//  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst3|inst2|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst3|inst2|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst2|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst2|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst3|inst2|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst|inst14~0 (
// Equation(s):
// \inst2|inst|inst4|inst|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst4|inst|inst8~combout ) # (\inst2|inst|inst4|inst|inst43~0_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst4|inst|inst43~0_combout  & (\inst2|inst|inst4|inst|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst4|inst|inst43~0_combout  & 
// ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst4|inst|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst4|inst|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst4|inst|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst|inst14~0 (
// Equation(s):
// \inst2|inst|inst3|inst|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst3|inst|inst8~combout ) # (\inst2|inst|inst3|inst|inst43~0_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst3|inst|inst43~0_combout  & (\inst2|inst|inst3|inst|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst3|inst|inst43~0_combout  & 
// ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst3|inst|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst3|inst|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst3|inst|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst8|inst14~0 (
// Equation(s):
// \inst2|inst|inst|inst8|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst|inst8|inst8~combout ) # (\inst2|inst|inst|inst8|inst43~0_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst|inst8|inst43~0_combout  & (\inst2|inst|inst|inst8|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst|inst8|inst43~0_combout  & 
// ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst|inst8|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst|inst8|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst8|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst8|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst|inst8|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst7|inst14~0 (
// Equation(s):
// \inst2|inst|inst|inst7|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst|inst7|inst8~combout ) # (\inst2|inst|inst|inst7|inst43~0_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst|inst7|inst43~0_combout  & (\inst2|inst|inst|inst7|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst|inst7|inst43~0_combout  & 
// ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst|inst7|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst|inst7|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst7|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst7|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst|inst7|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst6|inst14~0 (
// Equation(s):
// \inst2|inst|inst|inst6|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst|inst6|inst8~combout ) # (\inst2|inst|inst|inst6|inst43~0_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst|inst6|inst43~0_combout  & (\inst2|inst|inst|inst6|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst|inst6|inst43~0_combout  & 
// ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst|inst6|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst|inst6|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst6|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst6|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst|inst6|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst5|inst14~0 (
// Equation(s):
// \inst2|inst|inst|inst5|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst|inst5|inst8~combout ) # (\inst2|inst|inst|inst5|inst43~0_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst|inst5|inst43~0_combout  & (\inst2|inst|inst|inst5|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst|inst5|inst43~0_combout  & 
// ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst|inst5|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst|inst5|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst5|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst5|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst|inst5|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst4|inst14~0 (
// Equation(s):
// \inst2|inst|inst|inst4|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst|inst4|inst8~combout ) # (\inst2|inst|inst|inst4|inst43~0_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst|inst4|inst43~0_combout  & (\inst2|inst|inst|inst4|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst|inst4|inst43~0_combout  & 
// ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst|inst4|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst|inst4|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst4|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst4|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst|inst4|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst3|inst14~0 (
// Equation(s):
// \inst2|inst|inst|inst3|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst|inst3|inst8~combout ) # (\inst2|inst|inst|inst3|inst43~0_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst|inst3|inst43~0_combout  & (\inst2|inst|inst|inst3|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst|inst3|inst43~0_combout  & 
// ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst|inst3|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst|inst3|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst3|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst3|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst|inst3|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst2|inst14~0 (
// Equation(s):
// \inst2|inst|inst|inst2|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst|inst2|inst8~combout ) # (\inst2|inst|inst|inst2|inst43~0_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst|inst2|inst43~0_combout  & (\inst2|inst|inst|inst2|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst|inst2|inst43~0_combout  & 
// ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst|inst2|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst|inst2|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst2|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst2|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst|inst2|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst|inst14~0 (
// Equation(s):
// \inst2|inst|inst|inst|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst|inst|inst8~combout ) # (\inst2|inst|inst|inst|inst43~0_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst|inst|inst43~0_combout  & (\inst2|inst|inst|inst|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst|inst|inst43~0_combout  & 
// ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst|inst|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst|inst|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst|inst|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst8|inst14~0 (
// Equation(s):
// \inst2|inst|inst1|inst8|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst1|inst8|inst8~combout ) # (\inst2|inst|inst1|inst8|inst43~0_combout )))) 
// # (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst1|inst8|inst43~0_combout  & (\inst2|inst|inst1|inst8|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst1|inst8|inst43~0_combout 
//  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst1|inst8|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst1|inst8|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst8|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst8|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst1|inst8|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst7|inst14~0 (
// Equation(s):
// \inst2|inst|inst1|inst7|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst1|inst7|inst8~combout ) # (\inst2|inst|inst1|inst7|inst43~0_combout )))) 
// # (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst1|inst7|inst43~0_combout  & (\inst2|inst|inst1|inst7|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst1|inst7|inst43~0_combout 
//  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst1|inst7|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst1|inst7|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst7|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst7|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst1|inst7|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst6|inst14~0 (
// Equation(s):
// \inst2|inst|inst1|inst6|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst1|inst6|inst8~combout ) # (\inst2|inst|inst1|inst6|inst43~0_combout )))) 
// # (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst1|inst6|inst43~0_combout  & (\inst2|inst|inst1|inst6|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst1|inst6|inst43~0_combout 
//  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst1|inst6|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst1|inst6|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst6|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst6|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst1|inst6|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst5|inst14~0 (
// Equation(s):
// \inst2|inst|inst1|inst5|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst1|inst5|inst8~combout ) # (\inst2|inst|inst1|inst5|inst43~0_combout )))) 
// # (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst1|inst5|inst43~0_combout  & (\inst2|inst|inst1|inst5|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst1|inst5|inst43~0_combout 
//  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst1|inst5|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst1|inst5|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst5|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst5|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst1|inst5|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst4|inst14~0 (
// Equation(s):
// \inst2|inst|inst1|inst4|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst1|inst4|inst8~combout ) # (\inst2|inst|inst1|inst4|inst43~0_combout )))) 
// # (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst1|inst4|inst43~0_combout  & (\inst2|inst|inst1|inst4|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst1|inst4|inst43~0_combout 
//  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst1|inst4|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst1|inst4|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst4|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst4|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst1|inst4|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst3|inst14~0 (
// Equation(s):
// \inst2|inst|inst1|inst3|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst1|inst3|inst8~combout ) # (\inst2|inst|inst1|inst3|inst43~0_combout )))) 
// # (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst1|inst3|inst43~0_combout  & (\inst2|inst|inst1|inst3|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst1|inst3|inst43~0_combout 
//  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst1|inst3|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst1|inst3|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst3|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst3|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst1|inst3|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst10~0 (
// Equation(s):
// \inst2|inst2|inst10~0_combout  = (!\inst2|inst2|inst1 [3] & (!\inst2|inst2|inst1 [2] & (!\inst2|inst2|inst1 [1] & !\inst2|inst2|inst1 [0])))

	.dataa(\inst2|inst2|inst1 [3]),
	.datab(\inst2|inst2|inst1 [2]),
	.datac(\inst2|inst2|inst1 [1]),
	.datad(\inst2|inst2|inst1 [0]),
	.cin(gnd),
	.combout(\inst2|inst2|inst10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst10~0 .lut_mask = 16'h0001;
defparam \inst2|inst2|inst10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst10~1 (
// Equation(s):
// \inst2|inst2|inst10~1_combout  = (\inst2|inst2|inst10~0_combout  & (!\inst2|inst2|inst1 [6] & (!\inst2|inst2|inst1 [5] & !\inst2|inst2|inst1 [4])))

	.dataa(\inst2|inst2|inst10~0_combout ),
	.datab(\inst2|inst2|inst1 [6]),
	.datac(\inst2|inst2|inst1 [5]),
	.datad(\inst2|inst2|inst1 [4]),
	.cin(gnd),
	.combout(\inst2|inst2|inst10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst10~1 .lut_mask = 16'h0002;
defparam \inst2|inst2|inst10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst10~2 (
// Equation(s):
// \inst2|inst2|inst10~2_combout  = (\inst2|inst2|inst10~1_combout  & (!\inst2|inst2|inst1 [9] & (!\inst2|inst2|inst1 [8] & !\inst2|inst2|inst1 [7])))

	.dataa(\inst2|inst2|inst10~1_combout ),
	.datab(\inst2|inst2|inst1 [9]),
	.datac(\inst2|inst2|inst1 [8]),
	.datad(\inst2|inst2|inst1 [7]),
	.cin(gnd),
	.combout(\inst2|inst2|inst10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst10~2 .lut_mask = 16'h0002;
defparam \inst2|inst2|inst10~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst10~3 (
// Equation(s):
// \inst2|inst2|inst10~3_combout  = (\inst2|inst2|inst10~2_combout  & (!\inst2|inst2|inst1 [12] & (!\inst2|inst2|inst1 [11] & !\inst2|inst2|inst1 [10])))

	.dataa(\inst2|inst2|inst10~2_combout ),
	.datab(\inst2|inst2|inst1 [12]),
	.datac(\inst2|inst2|inst1 [11]),
	.datad(\inst2|inst2|inst1 [10]),
	.cin(gnd),
	.combout(\inst2|inst2|inst10~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst10~3 .lut_mask = 16'h0002;
defparam \inst2|inst2|inst10~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst10~4 (
// Equation(s):
// \inst2|inst2|inst10~4_combout  = (\inst2|inst2|inst10~3_combout  & (!\inst2|inst2|inst1 [15] & (!\inst2|inst2|inst1 [14] & !\inst2|inst2|inst1 [13])))

	.dataa(\inst2|inst2|inst10~3_combout ),
	.datab(\inst2|inst2|inst1 [15]),
	.datac(\inst2|inst2|inst1 [14]),
	.datad(\inst2|inst2|inst1 [13]),
	.cin(gnd),
	.combout(\inst2|inst2|inst10~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst10~4 .lut_mask = 16'h0002;
defparam \inst2|inst2|inst10~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst10~5 (
// Equation(s):
// \inst2|inst2|inst10~5_combout  = (\inst2|inst2|inst10~4_combout  & (!\inst2|inst2|inst1 [18] & (!\inst2|inst2|inst1 [17] & !\inst2|inst2|inst1 [16])))

	.dataa(\inst2|inst2|inst10~4_combout ),
	.datab(\inst2|inst2|inst1 [18]),
	.datac(\inst2|inst2|inst1 [17]),
	.datad(\inst2|inst2|inst1 [16]),
	.cin(gnd),
	.combout(\inst2|inst2|inst10~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst10~5 .lut_mask = 16'h0002;
defparam \inst2|inst2|inst10~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst10~6 (
// Equation(s):
// \inst2|inst2|inst10~6_combout  = (\inst2|inst2|inst10~5_combout  & (!\inst2|inst2|inst1 [21] & (!\inst2|inst2|inst1 [20] & !\inst2|inst2|inst1 [19])))

	.dataa(\inst2|inst2|inst10~5_combout ),
	.datab(\inst2|inst2|inst1 [21]),
	.datac(\inst2|inst2|inst1 [20]),
	.datad(\inst2|inst2|inst1 [19]),
	.cin(gnd),
	.combout(\inst2|inst2|inst10~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst10~6 .lut_mask = 16'h0002;
defparam \inst2|inst2|inst10~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst10~7 (
// Equation(s):
// \inst2|inst2|inst10~7_combout  = (\inst2|inst2|inst10~6_combout  & (!\inst2|inst2|inst1 [24] & (!\inst2|inst2|inst1 [23] & !\inst2|inst2|inst1 [22])))

	.dataa(\inst2|inst2|inst10~6_combout ),
	.datab(\inst2|inst2|inst1 [24]),
	.datac(\inst2|inst2|inst1 [23]),
	.datad(\inst2|inst2|inst1 [22]),
	.cin(gnd),
	.combout(\inst2|inst2|inst10~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst10~7 .lut_mask = 16'h0002;
defparam \inst2|inst2|inst10~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst10~8 (
// Equation(s):
// \inst2|inst2|inst10~8_combout  = (\inst2|inst2|inst10~7_combout  & (!\inst2|inst2|inst1 [27] & (!\inst2|inst2|inst1 [26] & !\inst2|inst2|inst1 [25])))

	.dataa(\inst2|inst2|inst10~7_combout ),
	.datab(\inst2|inst2|inst1 [27]),
	.datac(\inst2|inst2|inst1 [26]),
	.datad(\inst2|inst2|inst1 [25]),
	.cin(gnd),
	.combout(\inst2|inst2|inst10~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst10~8 .lut_mask = 16'h0002;
defparam \inst2|inst2|inst10~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst10|inst|inst12 (
// Equation(s):
// \inst2|4444|inst10|inst|inst12~combout  = LCELL((\inst|inst3|altsyncram_component|auto_generated|q_a [15] & \CLOCK~combout ))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [15]),
	.datab(\CLOCK~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst10|inst|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst10|inst|inst12 .lut_mask = 16'h8888;
defparam \inst2|4444|inst10|inst|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst5|inst14 (
	.clk(\CLOCK~combout ),
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst5|inst14~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst|inst12 (
// Equation(s):
// \inst2|4444|inst5|inst|inst12~combout  = LCELL((\CLOCK~combout  & \inst2|4444|inst5|inst14~regout ))

	.dataa(\CLOCK~combout ),
	.datab(\inst2|4444|inst5|inst14~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst|inst12 .lut_mask = 16'h8888;
defparam \inst2|4444|inst5|inst|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst1|inst|inst12 (
// Equation(s):
// \inst2|4444|inst1|inst|inst12~combout  = LCELL((\inst|inst3|altsyncram_component|auto_generated|q_a [10] & \CLOCK~combout ))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [10]),
	.datab(\CLOCK~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst1|inst|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst1|inst|inst12 .lut_mask = 16'h8888;
defparam \inst2|4444|inst1|inst|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst6|inst|inst12 (
// Equation(s):
// \inst2|4444|inst6|inst|inst12~combout  = LCELL((\inst|inst3|altsyncram_component|auto_generated|q_a [12] & \CLOCK~combout ))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [12]),
	.datab(\CLOCK~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst6|inst|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst6|inst|inst12 .lut_mask = 16'h8888;
defparam \inst2|4444|inst6|inst|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst2|inst|inst12 (
// Equation(s):
// \inst2|4444|inst2|inst|inst12~combout  = LCELL((\inst|inst3|altsyncram_component|auto_generated|q_a [11] & \CLOCK~combout ))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [11]),
	.datab(\CLOCK~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst2|inst|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst2|inst|inst12 .lut_mask = 16'h8888;
defparam \inst2|4444|inst2|inst|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst7|inst|inst12 (
// Equation(s):
// \inst2|4444|inst7|inst|inst12~combout  = LCELL((\inst|inst3|altsyncram_component|auto_generated|q_a [13] & \CLOCK~combout ))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [13]),
	.datab(\CLOCK~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst7|inst|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst7|inst|inst12 .lut_mask = 16'h8888;
defparam \inst2|4444|inst7|inst|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst8|inst|inst12 (
// Equation(s):
// \inst2|4444|inst8|inst|inst12~combout  = LCELL((\inst|inst3|altsyncram_component|auto_generated|q_a [14] & \CLOCK~combout ))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [14]),
	.datab(\CLOCK~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst8|inst|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst8|inst|inst12 .lut_mask = 16'h8888;
defparam \inst2|4444|inst8|inst|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst1|inst|inst15|inst20~0 (
// Equation(s):
// \inst2|4444|inst1|inst|inst15|inst20~0_combout  = !\inst2|inst2|inst1 [24]

	.dataa(\inst2|inst2|inst1 [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst1|inst|inst15|inst20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst1|inst|inst15|inst20~0 .lut_mask = 16'h5555;
defparam \inst2|4444|inst1|inst|inst15|inst20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst2|inst|inst15|inst20~0 (
// Equation(s):
// \inst2|4444|inst2|inst|inst15|inst20~0_combout  = !\inst2|inst2|inst1 [24]

	.dataa(\inst2|inst2|inst1 [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst2|inst|inst15|inst20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst2|inst|inst15|inst20~0 .lut_mask = 16'h5555;
defparam \inst2|4444|inst2|inst|inst15|inst20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst1|inst|inst15|inst~0 (
// Equation(s):
// \inst2|4444|inst1|inst|inst15|inst~0_combout  = !\inst2|inst2|inst1 [27]

	.dataa(\inst2|inst2|inst1 [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst1|inst|inst15|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst1|inst|inst15|inst~0 .lut_mask = 16'h5555;
defparam \inst2|4444|inst1|inst|inst15|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst2|inst|inst15|inst~0 (
// Equation(s):
// \inst2|4444|inst2|inst|inst15|inst~0_combout  = !\inst2|inst2|inst1 [27]

	.dataa(\inst2|inst2|inst1 [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst2|inst|inst15|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst2|inst|inst15|inst~0 .lut_mask = 16'h5555;
defparam \inst2|4444|inst2|inst|inst15|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst6|inst|inst1|inst~0 (
// Equation(s):
// \inst2|4444|inst6|inst|inst1|inst~0_combout  = !\inst2|inst2|inst1 [7]

	.dataa(\inst2|inst2|inst1 [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst6|inst|inst1|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst6|inst|inst1|inst~0 .lut_mask = 16'h5555;
defparam \inst2|4444|inst6|inst|inst1|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst12 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst12~combout  = LCELL((\CLOCK~combout  & \inst2|4444|inst5|inst14~regout ))

	.dataa(\CLOCK~combout ),
	.datab(\inst2|4444|inst5|inst14~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst12 .lut_mask = 16'h8888;
defparam \inst2|4444|inst5|inst3|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[24]));
// synopsys translate_off
defparam \DATA_MEM_IN[24]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[24]~I .input_power_up = "low";
defparam \DATA_MEM_IN[24]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[24]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[24]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[24]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[24]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[24]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[24]~I .operation_mode = "input";
defparam \DATA_MEM_IN[24]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[24]~I .output_power_up = "low";
defparam \DATA_MEM_IN[24]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[26]));
// synopsys translate_off
defparam \DATA_MEM_IN[26]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[26]~I .input_power_up = "low";
defparam \DATA_MEM_IN[26]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[26]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[26]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[26]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[26]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[26]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[26]~I .operation_mode = "input";
defparam \DATA_MEM_IN[26]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[26]~I .output_power_up = "low";
defparam \DATA_MEM_IN[26]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[27]));
// synopsys translate_off
defparam \DATA_MEM_IN[27]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[27]~I .input_power_up = "low";
defparam \DATA_MEM_IN[27]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[27]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[27]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[27]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[27]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[27]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[27]~I .operation_mode = "input";
defparam \DATA_MEM_IN[27]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[27]~I .output_power_up = "low";
defparam \DATA_MEM_IN[27]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[28]));
// synopsys translate_off
defparam \DATA_MEM_IN[28]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[28]~I .input_power_up = "low";
defparam \DATA_MEM_IN[28]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[28]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[28]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[28]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[28]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[28]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[28]~I .operation_mode = "input";
defparam \DATA_MEM_IN[28]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[28]~I .output_power_up = "low";
defparam \DATA_MEM_IN[28]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[29]));
// synopsys translate_off
defparam \DATA_MEM_IN[29]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[29]~I .input_power_up = "low";
defparam \DATA_MEM_IN[29]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[29]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[29]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[29]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[29]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[29]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[29]~I .operation_mode = "input";
defparam \DATA_MEM_IN[29]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[29]~I .output_power_up = "low";
defparam \DATA_MEM_IN[29]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[30]));
// synopsys translate_off
defparam \DATA_MEM_IN[30]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[30]~I .input_power_up = "low";
defparam \DATA_MEM_IN[30]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[30]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[30]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[30]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[30]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[30]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[30]~I .operation_mode = "input";
defparam \DATA_MEM_IN[30]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[30]~I .output_power_up = "low";
defparam \DATA_MEM_IN[30]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[31]));
// synopsys translate_off
defparam \DATA_MEM_IN[31]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[31]~I .input_power_up = "low";
defparam \DATA_MEM_IN[31]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[31]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[31]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[31]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[31]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[31]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[31]~I .operation_mode = "input";
defparam \DATA_MEM_IN[31]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[31]~I .output_power_up = "low";
defparam \DATA_MEM_IN[31]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[17]));
// synopsys translate_off
defparam \DATA_MEM_IN[17]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[17]~I .input_power_up = "low";
defparam \DATA_MEM_IN[17]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[17]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[17]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[17]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[17]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[17]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[17]~I .operation_mode = "input";
defparam \DATA_MEM_IN[17]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[17]~I .output_power_up = "low";
defparam \DATA_MEM_IN[17]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[18]));
// synopsys translate_off
defparam \DATA_MEM_IN[18]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[18]~I .input_power_up = "low";
defparam \DATA_MEM_IN[18]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[18]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[18]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[18]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[18]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[18]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[18]~I .operation_mode = "input";
defparam \DATA_MEM_IN[18]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[18]~I .output_power_up = "low";
defparam \DATA_MEM_IN[18]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[19]));
// synopsys translate_off
defparam \DATA_MEM_IN[19]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[19]~I .input_power_up = "low";
defparam \DATA_MEM_IN[19]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[19]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[19]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[19]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[19]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[19]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[19]~I .operation_mode = "input";
defparam \DATA_MEM_IN[19]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[19]~I .output_power_up = "low";
defparam \DATA_MEM_IN[19]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[20]));
// synopsys translate_off
defparam \DATA_MEM_IN[20]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[20]~I .input_power_up = "low";
defparam \DATA_MEM_IN[20]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[20]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[20]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[20]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[20]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[20]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[20]~I .operation_mode = "input";
defparam \DATA_MEM_IN[20]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[20]~I .output_power_up = "low";
defparam \DATA_MEM_IN[20]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[21]));
// synopsys translate_off
defparam \DATA_MEM_IN[21]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[21]~I .input_power_up = "low";
defparam \DATA_MEM_IN[21]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[21]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[21]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[21]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[21]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[21]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[21]~I .operation_mode = "input";
defparam \DATA_MEM_IN[21]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[21]~I .output_power_up = "low";
defparam \DATA_MEM_IN[21]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[22]));
// synopsys translate_off
defparam \DATA_MEM_IN[22]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[22]~I .input_power_up = "low";
defparam \DATA_MEM_IN[22]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[22]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[22]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[22]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[22]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[22]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[22]~I .operation_mode = "input";
defparam \DATA_MEM_IN[22]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[22]~I .output_power_up = "low";
defparam \DATA_MEM_IN[22]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[23]));
// synopsys translate_off
defparam \DATA_MEM_IN[23]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[23]~I .input_power_up = "low";
defparam \DATA_MEM_IN[23]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[23]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[23]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[23]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[23]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[23]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[23]~I .operation_mode = "input";
defparam \DATA_MEM_IN[23]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[23]~I .output_power_up = "low";
defparam \DATA_MEM_IN[23]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[8]));
// synopsys translate_off
defparam \DATA_MEM_IN[8]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[8]~I .input_power_up = "low";
defparam \DATA_MEM_IN[8]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[8]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[8]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[8]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[8]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[8]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[8]~I .operation_mode = "input";
defparam \DATA_MEM_IN[8]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[8]~I .output_power_up = "low";
defparam \DATA_MEM_IN[8]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[9]));
// synopsys translate_off
defparam \DATA_MEM_IN[9]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[9]~I .input_power_up = "low";
defparam \DATA_MEM_IN[9]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[9]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[9]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[9]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[9]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[9]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[9]~I .operation_mode = "input";
defparam \DATA_MEM_IN[9]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[9]~I .output_power_up = "low";
defparam \DATA_MEM_IN[9]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[10]));
// synopsys translate_off
defparam \DATA_MEM_IN[10]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[10]~I .input_power_up = "low";
defparam \DATA_MEM_IN[10]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[10]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[10]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[10]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[10]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[10]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[10]~I .operation_mode = "input";
defparam \DATA_MEM_IN[10]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[10]~I .output_power_up = "low";
defparam \DATA_MEM_IN[10]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[11]));
// synopsys translate_off
defparam \DATA_MEM_IN[11]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[11]~I .input_power_up = "low";
defparam \DATA_MEM_IN[11]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[11]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[11]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[11]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[11]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[11]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[11]~I .operation_mode = "input";
defparam \DATA_MEM_IN[11]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[11]~I .output_power_up = "low";
defparam \DATA_MEM_IN[11]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[12]));
// synopsys translate_off
defparam \DATA_MEM_IN[12]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[12]~I .input_power_up = "low";
defparam \DATA_MEM_IN[12]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[12]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[12]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[12]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[12]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[12]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[12]~I .operation_mode = "input";
defparam \DATA_MEM_IN[12]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[12]~I .output_power_up = "low";
defparam \DATA_MEM_IN[12]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[13]));
// synopsys translate_off
defparam \DATA_MEM_IN[13]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[13]~I .input_power_up = "low";
defparam \DATA_MEM_IN[13]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[13]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[13]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[13]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[13]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[13]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[13]~I .operation_mode = "input";
defparam \DATA_MEM_IN[13]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[13]~I .output_power_up = "low";
defparam \DATA_MEM_IN[13]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[14]));
// synopsys translate_off
defparam \DATA_MEM_IN[14]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[14]~I .input_power_up = "low";
defparam \DATA_MEM_IN[14]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[14]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[14]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[14]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[14]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[14]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[14]~I .operation_mode = "input";
defparam \DATA_MEM_IN[14]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[14]~I .output_power_up = "low";
defparam \DATA_MEM_IN[14]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[15]));
// synopsys translate_off
defparam \DATA_MEM_IN[15]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[15]~I .input_power_up = "low";
defparam \DATA_MEM_IN[15]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[15]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[15]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[15]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[15]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[15]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[15]~I .operation_mode = "input";
defparam \DATA_MEM_IN[15]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[15]~I .output_power_up = "low";
defparam \DATA_MEM_IN[15]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[7]));
// synopsys translate_off
defparam \DATA_MEM_IN[7]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[7]~I .input_power_up = "low";
defparam \DATA_MEM_IN[7]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[7]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[7]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[7]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[7]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[7]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[7]~I .operation_mode = "input";
defparam \DATA_MEM_IN[7]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[7]~I .output_power_up = "low";
defparam \DATA_MEM_IN[7]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[6]));
// synopsys translate_off
defparam \DATA_MEM_IN[6]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[6]~I .input_power_up = "low";
defparam \DATA_MEM_IN[6]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[6]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[6]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[6]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[6]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[6]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[6]~I .operation_mode = "input";
defparam \DATA_MEM_IN[6]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[6]~I .output_power_up = "low";
defparam \DATA_MEM_IN[6]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[5]));
// synopsys translate_off
defparam \DATA_MEM_IN[5]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[5]~I .input_power_up = "low";
defparam \DATA_MEM_IN[5]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[5]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[5]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[5]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[5]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[5]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[5]~I .operation_mode = "input";
defparam \DATA_MEM_IN[5]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[5]~I .output_power_up = "low";
defparam \DATA_MEM_IN[5]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[4]));
// synopsys translate_off
defparam \DATA_MEM_IN[4]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[4]~I .input_power_up = "low";
defparam \DATA_MEM_IN[4]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[4]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[4]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[4]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[4]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[4]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[4]~I .operation_mode = "input";
defparam \DATA_MEM_IN[4]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[4]~I .output_power_up = "low";
defparam \DATA_MEM_IN[4]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[3]));
// synopsys translate_off
defparam \DATA_MEM_IN[3]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[3]~I .input_power_up = "low";
defparam \DATA_MEM_IN[3]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[3]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[3]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[3]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[3]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[3]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[3]~I .operation_mode = "input";
defparam \DATA_MEM_IN[3]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[3]~I .output_power_up = "low";
defparam \DATA_MEM_IN[3]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[2]));
// synopsys translate_off
defparam \DATA_MEM_IN[2]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[2]~I .input_power_up = "low";
defparam \DATA_MEM_IN[2]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[2]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[2]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[2]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[2]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[2]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[2]~I .operation_mode = "input";
defparam \DATA_MEM_IN[2]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[2]~I .output_power_up = "low";
defparam \DATA_MEM_IN[2]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[1]));
// synopsys translate_off
defparam \DATA_MEM_IN[1]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[1]~I .input_power_up = "low";
defparam \DATA_MEM_IN[1]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[1]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[1]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[1]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[1]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[1]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[1]~I .operation_mode = "input";
defparam \DATA_MEM_IN[1]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[1]~I .output_power_up = "low";
defparam \DATA_MEM_IN[1]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[0]));
// synopsys translate_off
defparam \DATA_MEM_IN[0]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[0]~I .input_power_up = "low";
defparam \DATA_MEM_IN[0]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[0]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[0]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[0]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[0]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[0]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[0]~I .operation_mode = "input";
defparam \DATA_MEM_IN[0]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[0]~I .output_power_up = "low";
defparam \DATA_MEM_IN[0]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[16]));
// synopsys translate_off
defparam \DATA_MEM_IN[16]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[16]~I .input_power_up = "low";
defparam \DATA_MEM_IN[16]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[16]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[16]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[16]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[16]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[16]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[16]~I .operation_mode = "input";
defparam \DATA_MEM_IN[16]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[16]~I .output_power_up = "low";
defparam \DATA_MEM_IN[16]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_IN[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_IN~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_IN[25]));
// synopsys translate_off
defparam \DATA_MEM_IN[25]~I .input_async_reset = "none";
defparam \DATA_MEM_IN[25]~I .input_power_up = "low";
defparam \DATA_MEM_IN[25]~I .input_register_mode = "none";
defparam \DATA_MEM_IN[25]~I .input_sync_reset = "none";
defparam \DATA_MEM_IN[25]~I .oe_async_reset = "none";
defparam \DATA_MEM_IN[25]~I .oe_power_up = "low";
defparam \DATA_MEM_IN[25]~I .oe_register_mode = "none";
defparam \DATA_MEM_IN[25]~I .oe_sync_reset = "none";
defparam \DATA_MEM_IN[25]~I .operation_mode = "input";
defparam \DATA_MEM_IN[25]~I .output_async_reset = "none";
defparam \DATA_MEM_IN[25]~I .output_power_up = "low";
defparam \DATA_MEM_IN[25]~I .output_register_mode = "none";
defparam \DATA_MEM_IN[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK));
// synopsys translate_off
defparam \CLOCK~I .input_async_reset = "none";
defparam \CLOCK~I .input_power_up = "low";
defparam \CLOCK~I .input_register_mode = "none";
defparam \CLOCK~I .input_sync_reset = "none";
defparam \CLOCK~I .oe_async_reset = "none";
defparam \CLOCK~I .oe_power_up = "low";
defparam \CLOCK~I .oe_register_mode = "none";
defparam \CLOCK~I .oe_sync_reset = "none";
defparam \CLOCK~I .operation_mode = "input";
defparam \CLOCK~I .output_async_reset = "none";
defparam \CLOCK~I .output_power_up = "low";
defparam \CLOCK~I .output_register_mode = "none";
defparam \CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PROG_MEM_IN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PROG_MEM_IN~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PROG_MEM_IN[1]));
// synopsys translate_off
defparam \PROG_MEM_IN[1]~I .input_async_reset = "none";
defparam \PROG_MEM_IN[1]~I .input_power_up = "low";
defparam \PROG_MEM_IN[1]~I .input_register_mode = "none";
defparam \PROG_MEM_IN[1]~I .input_sync_reset = "none";
defparam \PROG_MEM_IN[1]~I .oe_async_reset = "none";
defparam \PROG_MEM_IN[1]~I .oe_power_up = "low";
defparam \PROG_MEM_IN[1]~I .oe_register_mode = "none";
defparam \PROG_MEM_IN[1]~I .oe_sync_reset = "none";
defparam \PROG_MEM_IN[1]~I .operation_mode = "input";
defparam \PROG_MEM_IN[1]~I .output_async_reset = "none";
defparam \PROG_MEM_IN[1]~I .output_power_up = "low";
defparam \PROG_MEM_IN[1]~I .output_register_mode = "none";
defparam \PROG_MEM_IN[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LOADN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\LOADN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LOADN));
// synopsys translate_off
defparam \LOADN~I .input_async_reset = "none";
defparam \LOADN~I .input_power_up = "low";
defparam \LOADN~I .input_register_mode = "none";
defparam \LOADN~I .input_sync_reset = "none";
defparam \LOADN~I .oe_async_reset = "none";
defparam \LOADN~I .oe_power_up = "low";
defparam \LOADN~I .oe_register_mode = "none";
defparam \LOADN~I .oe_sync_reset = "none";
defparam \LOADN~I .operation_mode = "input";
defparam \LOADN~I .output_async_reset = "none";
defparam \LOADN~I .output_power_up = "low";
defparam \LOADN~I .output_register_mode = "none";
defparam \LOADN~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst5|inst3|inst|inst5 (
	.clk(\inst2|4444|inst5|inst3|inst12~combout ),
	.datain(\PROG_MEM_IN~combout [1]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst5|inst3|inst|inst5~regout ));

cycloneii_lcell_ff \inst|inst2|inst2[1] (
	.clk(\CLOCK~combout ),
	.datain(\inst2|4444|inst5|inst3|inst|inst5~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst2 [1]));

cycloneii_lcell_comb \inst|inst2|inst7[1] (
// Equation(s):
// \inst|inst2|inst7 [1] = (\inst|inst3|altsyncram_component|auto_generated|q_a [28]) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [26] & \inst|inst2|inst2 [1]))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [28]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [26]),
	.datac(\inst|inst2|inst2 [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst2|inst7 [1]),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst7[1] .lut_mask = 16'hEAEA;
defparam \inst|inst2|inst7[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \PROG_MEM_IN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PROG_MEM_IN~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PROG_MEM_IN[2]));
// synopsys translate_off
defparam \PROG_MEM_IN[2]~I .input_async_reset = "none";
defparam \PROG_MEM_IN[2]~I .input_power_up = "low";
defparam \PROG_MEM_IN[2]~I .input_register_mode = "none";
defparam \PROG_MEM_IN[2]~I .input_sync_reset = "none";
defparam \PROG_MEM_IN[2]~I .oe_async_reset = "none";
defparam \PROG_MEM_IN[2]~I .oe_power_up = "low";
defparam \PROG_MEM_IN[2]~I .oe_register_mode = "none";
defparam \PROG_MEM_IN[2]~I .oe_sync_reset = "none";
defparam \PROG_MEM_IN[2]~I .operation_mode = "input";
defparam \PROG_MEM_IN[2]~I .output_async_reset = "none";
defparam \PROG_MEM_IN[2]~I .output_power_up = "low";
defparam \PROG_MEM_IN[2]~I .output_register_mode = "none";
defparam \PROG_MEM_IN[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst5|inst3|inst|inst16 (
	.clk(\inst2|4444|inst5|inst3|inst12~combout ),
	.datain(\PROG_MEM_IN~combout [2]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst5|inst3|inst|inst16~regout ));

cycloneii_lcell_ff \inst|inst2|inst2[2] (
	.clk(\CLOCK~combout ),
	.datain(\inst2|4444|inst5|inst3|inst|inst16~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst2 [2]));

cycloneii_lcell_comb \inst|inst2|inst7[2] (
// Equation(s):
// \inst|inst2|inst7 [2] = (\inst|inst3|altsyncram_component|auto_generated|q_a [29]) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [26] & \inst|inst2|inst2 [2]))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [29]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [26]),
	.datac(\inst|inst2|inst2 [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst2|inst7 [2]),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst7[2] .lut_mask = 16'hEAEA;
defparam \inst|inst2|inst7[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \PROG_MEM_IN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PROG_MEM_IN~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PROG_MEM_IN[3]));
// synopsys translate_off
defparam \PROG_MEM_IN[3]~I .input_async_reset = "none";
defparam \PROG_MEM_IN[3]~I .input_power_up = "low";
defparam \PROG_MEM_IN[3]~I .input_register_mode = "none";
defparam \PROG_MEM_IN[3]~I .input_sync_reset = "none";
defparam \PROG_MEM_IN[3]~I .oe_async_reset = "none";
defparam \PROG_MEM_IN[3]~I .oe_power_up = "low";
defparam \PROG_MEM_IN[3]~I .oe_register_mode = "none";
defparam \PROG_MEM_IN[3]~I .oe_sync_reset = "none";
defparam \PROG_MEM_IN[3]~I .operation_mode = "input";
defparam \PROG_MEM_IN[3]~I .output_async_reset = "none";
defparam \PROG_MEM_IN[3]~I .output_power_up = "low";
defparam \PROG_MEM_IN[3]~I .output_register_mode = "none";
defparam \PROG_MEM_IN[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst5|inst3|inst|inst20 (
	.clk(\inst2|4444|inst5|inst3|inst12~combout ),
	.datain(\PROG_MEM_IN~combout [3]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst5|inst3|inst|inst20~regout ));

cycloneii_lcell_ff \inst|inst2|inst2[3] (
	.clk(\CLOCK~combout ),
	.datain(\inst2|4444|inst5|inst3|inst|inst20~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst2 [3]));

cycloneii_lcell_comb \inst|inst2|inst7[3] (
// Equation(s):
// \inst|inst2|inst7 [3] = (\inst|inst3|altsyncram_component|auto_generated|q_a [30]) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [26] & \inst|inst2|inst2 [3]))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [30]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [26]),
	.datac(\inst|inst2|inst2 [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst2|inst7 [3]),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst7[3] .lut_mask = 16'hEAEA;
defparam \inst|inst2|inst7[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \PROG_MEM_IN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PROG_MEM_IN~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PROG_MEM_IN[4]));
// synopsys translate_off
defparam \PROG_MEM_IN[4]~I .input_async_reset = "none";
defparam \PROG_MEM_IN[4]~I .input_power_up = "low";
defparam \PROG_MEM_IN[4]~I .input_register_mode = "none";
defparam \PROG_MEM_IN[4]~I .input_sync_reset = "none";
defparam \PROG_MEM_IN[4]~I .oe_async_reset = "none";
defparam \PROG_MEM_IN[4]~I .oe_power_up = "low";
defparam \PROG_MEM_IN[4]~I .oe_register_mode = "none";
defparam \PROG_MEM_IN[4]~I .oe_sync_reset = "none";
defparam \PROG_MEM_IN[4]~I .operation_mode = "input";
defparam \PROG_MEM_IN[4]~I .output_async_reset = "none";
defparam \PROG_MEM_IN[4]~I .output_power_up = "low";
defparam \PROG_MEM_IN[4]~I .output_register_mode = "none";
defparam \PROG_MEM_IN[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst5|inst3|inst1|inst20 (
	.clk(\inst2|4444|inst5|inst3|inst12~combout ),
	.datain(\PROG_MEM_IN~combout [4]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst5|inst3|inst1|inst20~regout ));

cycloneii_lcell_ff \inst|inst2|inst2[4] (
	.clk(\CLOCK~combout ),
	.datain(\inst2|4444|inst5|inst3|inst1|inst20~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst2 [4]));

cycloneii_lcell_comb \inst|inst2|inst7[4] (
// Equation(s):
// \inst|inst2|inst7 [4] = (\inst|inst3|altsyncram_component|auto_generated|q_a [31]) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [26] & \inst|inst2|inst2 [4]))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [31]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [26]),
	.datac(\inst|inst2|inst2 [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst2|inst7 [4]),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst7[4] .lut_mask = 16'hEAEA;
defparam \inst|inst2|inst7[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \PROG_MEM_IN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PROG_MEM_IN~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PROG_MEM_IN[5]));
// synopsys translate_off
defparam \PROG_MEM_IN[5]~I .input_async_reset = "none";
defparam \PROG_MEM_IN[5]~I .input_power_up = "low";
defparam \PROG_MEM_IN[5]~I .input_register_mode = "none";
defparam \PROG_MEM_IN[5]~I .input_sync_reset = "none";
defparam \PROG_MEM_IN[5]~I .oe_async_reset = "none";
defparam \PROG_MEM_IN[5]~I .oe_power_up = "low";
defparam \PROG_MEM_IN[5]~I .oe_register_mode = "none";
defparam \PROG_MEM_IN[5]~I .oe_sync_reset = "none";
defparam \PROG_MEM_IN[5]~I .operation_mode = "input";
defparam \PROG_MEM_IN[5]~I .output_async_reset = "none";
defparam \PROG_MEM_IN[5]~I .output_power_up = "low";
defparam \PROG_MEM_IN[5]~I .output_register_mode = "none";
defparam \PROG_MEM_IN[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst5|inst3|inst1|inst16 (
	.clk(\inst2|4444|inst5|inst3|inst12~combout ),
	.datain(\PROG_MEM_IN~combout [5]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst5|inst3|inst1|inst16~regout ));

cycloneii_lcell_ff \inst|inst2|inst2[5] (
	.clk(\CLOCK~combout ),
	.datain(\inst2|4444|inst5|inst3|inst1|inst16~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst2 [5]));

cycloneii_lcell_comb \inst|inst2|inst7[5] (
// Equation(s):
// \inst|inst2|inst7 [5] = (\inst|inst3|altsyncram_component|auto_generated|q_a [32]) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [26] & \inst|inst2|inst2 [5]))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [32]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [26]),
	.datac(\inst|inst2|inst2 [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst2|inst7 [5]),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst7[5] .lut_mask = 16'hEAEA;
defparam \inst|inst2|inst7[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \PROG_MEM_IN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PROG_MEM_IN~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PROG_MEM_IN[6]));
// synopsys translate_off
defparam \PROG_MEM_IN[6]~I .input_async_reset = "none";
defparam \PROG_MEM_IN[6]~I .input_power_up = "low";
defparam \PROG_MEM_IN[6]~I .input_register_mode = "none";
defparam \PROG_MEM_IN[6]~I .input_sync_reset = "none";
defparam \PROG_MEM_IN[6]~I .oe_async_reset = "none";
defparam \PROG_MEM_IN[6]~I .oe_power_up = "low";
defparam \PROG_MEM_IN[6]~I .oe_register_mode = "none";
defparam \PROG_MEM_IN[6]~I .oe_sync_reset = "none";
defparam \PROG_MEM_IN[6]~I .operation_mode = "input";
defparam \PROG_MEM_IN[6]~I .output_async_reset = "none";
defparam \PROG_MEM_IN[6]~I .output_power_up = "low";
defparam \PROG_MEM_IN[6]~I .output_register_mode = "none";
defparam \PROG_MEM_IN[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst5|inst3|inst1|inst5 (
	.clk(\inst2|4444|inst5|inst3|inst12~combout ),
	.datain(\PROG_MEM_IN~combout [6]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst5|inst3|inst1|inst5~regout ));

cycloneii_lcell_ff \inst|inst2|inst2[6] (
	.clk(\CLOCK~combout ),
	.datain(\inst2|4444|inst5|inst3|inst1|inst5~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst2 [6]));

cycloneii_lcell_comb \inst|inst2|inst7[6] (
// Equation(s):
// \inst|inst2|inst7 [6] = (\inst|inst3|altsyncram_component|auto_generated|q_a [33]) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [26] & \inst|inst2|inst2 [6]))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [33]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [26]),
	.datac(\inst|inst2|inst2 [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst2|inst7 [6]),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst7[6] .lut_mask = 16'hEAEA;
defparam \inst|inst2|inst7[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \PROG_MEM_IN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PROG_MEM_IN~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PROG_MEM_IN[7]));
// synopsys translate_off
defparam \PROG_MEM_IN[7]~I .input_async_reset = "none";
defparam \PROG_MEM_IN[7]~I .input_power_up = "low";
defparam \PROG_MEM_IN[7]~I .input_register_mode = "none";
defparam \PROG_MEM_IN[7]~I .input_sync_reset = "none";
defparam \PROG_MEM_IN[7]~I .oe_async_reset = "none";
defparam \PROG_MEM_IN[7]~I .oe_power_up = "low";
defparam \PROG_MEM_IN[7]~I .oe_register_mode = "none";
defparam \PROG_MEM_IN[7]~I .oe_sync_reset = "none";
defparam \PROG_MEM_IN[7]~I .operation_mode = "input";
defparam \PROG_MEM_IN[7]~I .output_async_reset = "none";
defparam \PROG_MEM_IN[7]~I .output_power_up = "low";
defparam \PROG_MEM_IN[7]~I .output_register_mode = "none";
defparam \PROG_MEM_IN[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst5|inst3|inst1|inst (
	.clk(\inst2|4444|inst5|inst3|inst12~combout ),
	.datain(\PROG_MEM_IN~combout [7]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst5|inst3|inst1|inst~regout ));

cycloneii_lcell_ff \inst|inst2|inst2[7] (
	.clk(\CLOCK~combout ),
	.datain(\inst2|4444|inst5|inst3|inst1|inst~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst2 [7]));

cycloneii_lcell_comb \inst|inst2|inst7[7] (
// Equation(s):
// \inst|inst2|inst7 [7] = (\inst|inst3|altsyncram_component|auto_generated|q_a [34]) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [26] & \inst|inst2|inst2 [7]))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [34]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [26]),
	.datac(\inst|inst2|inst2 [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst2|inst7 [7]),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst7[7] .lut_mask = 16'hEAEA;
defparam \inst|inst2|inst7[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000420000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 512'h00000000000000000000001000000000000000000000000003C0000001E000000000000000633FDFFFDFAFB7FE0003F7C00000F7FF4000000FC0000303FF0004;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 512'h0000000000000000000000000000000000000000000000000180000000C00000000000000000204A639006061400022280000022440000000180000200560000;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 512'h00000000000000000000001000000000000000000000000003C0000001E00000000000000000385EF5D125B414000172800000224400000005C00001016E0004;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 512'h00000000000000000000000000000000000000000000000002000000010000000000000000002C83021520059E000013C0000033DE4000000340000000B10000;
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst15 (
// Equation(s):
// \inst2|4444|inst3|inst15~combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [3]) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [1]) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [0]) # 
// (\inst|inst3|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst15~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst15 .lut_mask = 16'hFFFE;
defparam \inst2|4444|inst3|inst15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 512'h00000000000000000000001000000000000000000000000002400000012000000000000000021497964109B18A000361400000558A4000000680000101D90004;
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst5|inst2|inst~0 (
// Equation(s):
// \inst2|inst|inst|inst5|inst2|inst~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & \inst|inst3|altsyncram_component|auto_generated|q_a [21])

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst5|inst2|inst~0 .lut_mask = 16'h8888;
defparam \inst2|inst|inst|inst5|inst2|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 512'h00000000000000000000001000000000000000000000000000000000000000000000000000020001000000818A00000140000051884000000200000000000000;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000420200000008004000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst10 (
// Equation(s):
// \inst2|4444|inst5|inst10~combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [1] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [3] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [0] & 
// !\inst|inst3|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst10~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst10 .lut_mask = 16'h0002;
defparam \inst2|4444|inst5|inst10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[0]~136 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[0]~136_combout  = (\inst2|4444|inst5|inst3|inst|inst~regout ) # (!\inst2|4444|inst5|inst10~combout )

	.dataa(\inst2|4444|inst5|inst3|inst|inst~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[0]~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[0]~136 .lut_mask = 16'hAAFF;
defparam \inst2|4444|inst5|inst3|inst4[0]~136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst|inst (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [0]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst|inst~regout ));

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 512'h000000000000000000000000000000000000000000000000030000000180000000000000000200C143000C0000010224400000C4000000000080000000520000;
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst|inst8 (
// Equation(s):
// \inst2|inst|inst1|inst|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst|inst~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst|inst~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst1|inst|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[31]~30 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[31]~30_combout  = ((!\inst|inst3|altsyncram_component|auto_generated|q_a [1] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [0] & !\inst|inst3|altsyncram_component|auto_generated|q_a [2]))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [3])

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[31]~30 .lut_mask = 16'h01FF;
defparam \inst2|4444|inst5|inst3|inst4[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 512'h00000000000000000000001000000000000000000000000003C0000001E000000000000000633FDFFFDFAFB7FE0103F7C0000077FF4000000FC0000303FF0004;
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst1|inst|inst|inst9|1~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & (((\inst2|4444|inst5|inst3|inst4[0]~136_combout  & \inst2|4444|inst4|inst|inst4[0]~55_combout )) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout 
// )))

	.dataa(\inst2|4444|inst5|inst3|inst4[0]~136_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst2|4444|inst4|inst|inst4[0]~55_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst|inst|inst9|1~0 .lut_mask = 16'hB030;
defparam \inst2|inst|inst1|inst|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst|inst|inst9|1~1 (
// Equation(s):
// \inst2|inst|inst1|inst|inst|inst9|1~1_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [16] & ((\inst2|inst|inst1|inst|inst8~combout ) # (\inst2|inst|inst1|inst|inst|inst9|1~0_combout ))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [16] & (\inst2|inst|inst1|inst|inst8~combout  & \inst2|inst|inst1|inst|inst|inst9|1~0_combout ))))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [16]),
	.datab(\inst2|inst|inst1|inst|inst8~combout ),
	.datac(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datad(\inst2|inst|inst1|inst|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst|inst|inst9|1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst|inst|inst9|1~1 .lut_mask = 16'hE080;
defparam \inst2|inst|inst1|inst|inst|inst9|1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst|inst5 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [1]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst|inst5~regout ));

cycloneii_lcell_comb \inst2|inst|inst1|inst2|inst8 (
// Equation(s):
// \inst2|inst|inst1|inst2|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst|inst5~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst|inst5~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst2|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst2|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst1|inst2|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst2|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst1|inst2|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst1|inst2|inst8~combout  & ((\inst2|inst|inst1|inst2|inst43~1_combout ) # (\inst2|inst|inst1|inst|inst|inst9|1~1_combout ))) # 
// (!\inst2|inst|inst1|inst2|inst8~combout  & (\inst2|inst|inst1|inst2|inst43~1_combout  & \inst2|inst|inst1|inst|inst|inst9|1~1_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst1|inst2|inst8~combout ),
	.datac(\inst2|inst|inst1|inst2|inst43~1_combout ),
	.datad(\inst2|inst|inst1|inst|inst|inst9|1~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst2|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst2|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst1|inst2|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[2]~45 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[2]~45_combout  = (\inst2|4444|inst4|inst|inst4[2]~44_combout  & ((\inst2|4444|inst5|inst3|inst|inst16~regout ) # (!\inst2|4444|inst5|inst10~combout )))

	.dataa(\inst2|4444|inst4|inst|inst4[2]~44_combout ),
	.datab(\inst2|4444|inst5|inst3|inst|inst16~regout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[2]~45 .lut_mask = 16'h88AA;
defparam \inst2|4444|inst4|inst|inst4[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst3|inst43~0 (
// Equation(s):
// \inst2|inst|inst1|inst3|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst4|inst|inst4[2]~45_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst4|inst|inst4[2]~45_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst3|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst3|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst1|inst3|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst3|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst1|inst3|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst1|inst3|inst8~combout  & ((\inst2|inst|inst1|inst3|inst43~0_combout ) # (\inst2|inst|inst1|inst2|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst1|inst3|inst8~combout  & (\inst2|inst|inst1|inst3|inst43~0_combout  & \inst2|inst|inst1|inst2|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst1|inst3|inst8~combout ),
	.datac(\inst2|inst|inst1|inst3|inst43~0_combout ),
	.datad(\inst2|inst|inst1|inst2|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst3|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst3|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst1|inst3|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[3]~39 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[3]~39_combout  = (\inst2|4444|inst4|inst|inst4[3]~38_combout  & ((\inst2|4444|inst5|inst3|inst|inst20~regout ) # (!\inst2|4444|inst5|inst10~combout )))

	.dataa(\inst2|4444|inst4|inst|inst4[3]~38_combout ),
	.datab(\inst2|4444|inst5|inst3|inst|inst20~regout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[3]~39 .lut_mask = 16'h88AA;
defparam \inst2|4444|inst4|inst|inst4[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst4|inst43~0 (
// Equation(s):
// \inst2|inst|inst1|inst4|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst4|inst|inst4[3]~39_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst4|inst|inst4[3]~39_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst4|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst4|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst1|inst4|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst4|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst1|inst4|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst1|inst4|inst8~combout  & ((\inst2|inst|inst1|inst4|inst43~0_combout ) # (\inst2|inst|inst1|inst3|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst1|inst4|inst8~combout  & (\inst2|inst|inst1|inst4|inst43~0_combout  & \inst2|inst|inst1|inst3|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst1|inst4|inst8~combout ),
	.datac(\inst2|inst|inst1|inst4|inst43~0_combout ),
	.datad(\inst2|inst|inst1|inst3|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst4|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst4|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst1|inst4|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[4]~33 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[4]~33_combout  = (\inst2|4444|inst4|inst|inst4[4]~32_combout  & ((\inst2|4444|inst5|inst3|inst1|inst20~regout ) # (!\inst2|4444|inst5|inst10~combout )))

	.dataa(\inst2|4444|inst4|inst|inst4[4]~32_combout ),
	.datab(\inst2|4444|inst5|inst3|inst1|inst20~regout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[4]~33 .lut_mask = 16'h88AA;
defparam \inst2|4444|inst4|inst|inst4[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst5|inst43~0 (
// Equation(s):
// \inst2|inst|inst1|inst5|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst4|inst|inst4[4]~33_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst4|inst|inst4[4]~33_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst5|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst5|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst1|inst5|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst5|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst1|inst5|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst1|inst5|inst8~combout  & ((\inst2|inst|inst1|inst5|inst43~0_combout ) # (\inst2|inst|inst1|inst4|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst1|inst5|inst8~combout  & (\inst2|inst|inst1|inst5|inst43~0_combout  & \inst2|inst|inst1|inst4|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst1|inst5|inst8~combout ),
	.datac(\inst2|inst|inst1|inst5|inst43~0_combout ),
	.datad(\inst2|inst|inst1|inst4|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst5|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst5|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst1|inst5|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[5]~27 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[5]~27_combout  = (\inst2|4444|inst4|inst|inst4[5]~26_combout  & ((\inst2|4444|inst5|inst3|inst1|inst16~regout ) # (!\inst2|4444|inst5|inst10~combout )))

	.dataa(\inst2|4444|inst4|inst|inst4[5]~26_combout ),
	.datab(\inst2|4444|inst5|inst3|inst1|inst16~regout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[5]~27 .lut_mask = 16'h88AA;
defparam \inst2|4444|inst4|inst|inst4[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst6|inst43~0 (
// Equation(s):
// \inst2|inst|inst1|inst6|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst4|inst|inst4[5]~27_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst4|inst|inst4[5]~27_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst6|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst6|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst1|inst6|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst6|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst1|inst6|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst1|inst6|inst8~combout  & ((\inst2|inst|inst1|inst6|inst43~0_combout ) # (\inst2|inst|inst1|inst5|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst1|inst6|inst8~combout  & (\inst2|inst|inst1|inst6|inst43~0_combout  & \inst2|inst|inst1|inst5|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst1|inst6|inst8~combout ),
	.datac(\inst2|inst|inst1|inst6|inst43~0_combout ),
	.datad(\inst2|inst|inst1|inst5|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst6|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst6|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst1|inst6|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[6]~21 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[6]~21_combout  = (\inst2|4444|inst4|inst|inst4[6]~20_combout  & ((\inst2|4444|inst5|inst3|inst1|inst5~regout ) # (!\inst2|4444|inst5|inst10~combout )))

	.dataa(\inst2|4444|inst4|inst|inst4[6]~20_combout ),
	.datab(\inst2|4444|inst5|inst3|inst1|inst5~regout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[6]~21 .lut_mask = 16'h88AA;
defparam \inst2|4444|inst4|inst|inst4[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst7|inst43~0 (
// Equation(s):
// \inst2|inst|inst1|inst7|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst4|inst|inst4[6]~21_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst4|inst|inst4[6]~21_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst7|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst7|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst1|inst7|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst7|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst1|inst7|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst1|inst7|inst8~combout  & ((\inst2|inst|inst1|inst7|inst43~0_combout ) # (\inst2|inst|inst1|inst6|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst1|inst7|inst8~combout  & (\inst2|inst|inst1|inst7|inst43~0_combout  & \inst2|inst|inst1|inst6|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst1|inst7|inst8~combout ),
	.datac(\inst2|inst|inst1|inst7|inst43~0_combout ),
	.datad(\inst2|inst|inst1|inst6|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst7|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst7|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst1|inst7|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[7]~15 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[7]~15_combout  = (\inst2|4444|inst4|inst|inst4[7]~14_combout  & ((\inst2|4444|inst5|inst3|inst1|inst~regout ) # (!\inst2|4444|inst5|inst10~combout )))

	.dataa(\inst2|4444|inst4|inst|inst4[7]~14_combout ),
	.datab(\inst2|4444|inst5|inst3|inst1|inst~regout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[7]~15 .lut_mask = 16'h88AA;
defparam \inst2|4444|inst4|inst|inst4[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst8|inst43~0 (
// Equation(s):
// \inst2|inst|inst1|inst8|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst4|inst|inst4[7]~15_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst4|inst|inst4[7]~15_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst8|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst8|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst1|inst8|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst8|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst1|inst8|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst1|inst8|inst8~combout  & ((\inst2|inst|inst1|inst8|inst43~0_combout ) # (\inst2|inst|inst1|inst7|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst1|inst8|inst8~combout  & (\inst2|inst|inst1|inst8|inst43~0_combout  & \inst2|inst|inst1|inst7|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst1|inst8|inst8~combout ),
	.datac(\inst2|inst|inst1|inst8|inst43~0_combout ),
	.datad(\inst2|inst|inst1|inst7|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst8|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst8|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst1|inst8|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 512'h00000000000000000000000000000000000000000000000000800000004000000000000000000008208002000000000000000000000000000000000000040000;
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[15]~62 (
// Equation(s):
// \inst2|inst2|inst1[15]~62_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst|inst8|inst14~1_combout ) # (\inst2|inst|inst1|inst8|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst|inst8|inst14~1_combout ))

	.dataa(\inst2|inst|inst|inst8|inst14~1_combout ),
	.datab(\inst2|inst|inst1|inst8|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[15]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[15]~62 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[15]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[15] (
// Equation(s):
// \inst2|inst2|inst1 [15] = (\inst2|inst2|inst1[15]~62_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst3|inst|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[15]~62_combout ),
	.datad(\inst2|inst|inst3|inst|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [15]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[15] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[15] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 512'h000000000000000000000000000000000000000000000000000000000100000000000000000000000202A0028A00002140000011084000000200000000500000;
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst13 (
	.clk(!\CLOCK~combout ),
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst13~regout ));

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[15]~21 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[15]~21_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [15])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [15])))

	.dataa(\DATA_MEM_IN~combout [15]),
	.datab(\inst2|inst2|inst1 [15]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[15]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[15]~21 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[15]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst3|inst (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[15]~21_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst3|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[15]~135 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[15]~135_combout  = (\inst2|4444|inst5|inst3|inst4[15]~134_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst3|inst~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[15]~134_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst3|inst~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[15]~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[15]~135 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[15]~135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst3|inst (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [15]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst3|inst~regout ));

cycloneii_lcell_comb \inst2|inst|inst|inst|inst8 (
// Equation(s):
// \inst2|inst|inst|inst|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst3|inst~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst3|inst~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst|inst|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst|inst|inst|inst8|3~0_combout  = \inst2|inst|inst|inst|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[15]~135_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[15]~135_combout ),
	.datac(\inst2|inst|inst|inst|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst|inst|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst|inst14~1 (
// Equation(s):
// \inst2|inst|inst|inst|inst14~1_combout  = (\inst2|inst|inst|inst|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst1|inst8|inst|inst9|1~0_combout  $ (\inst2|inst|inst|inst|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst|inst|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst1|inst8|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst|inst|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst|inst|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[7] (
// Equation(s):
// \inst2|inst2|inst1 [7] = (\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & ((\inst2|inst|inst1|inst8|inst14~1_combout ) # (\inst2|inst|inst|inst|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (\inst2|inst|inst1|inst8|inst14~1_combout ))

	.dataa(\inst2|inst|inst1|inst8|inst14~1_combout ),
	.datab(\inst2|inst|inst|inst|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [7]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[7] .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst1|inst (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [7]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst1|inst~regout ));

cycloneii_lcell_comb \inst2|inst|inst1|inst8|inst8 (
// Equation(s):
// \inst2|inst|inst1|inst8|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst1|inst~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst1|inst~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst8|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst8|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst1|inst8|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst8|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst1|inst8|inst|inst8|3~0_combout  = \inst2|inst|inst1|inst8|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst4|inst|inst4[7]~15_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst4|inst|inst4[7]~15_combout ),
	.datac(\inst2|inst|inst1|inst8|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst8|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst8|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst1|inst8|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst8|inst14~1 (
// Equation(s):
// \inst2|inst|inst1|inst8|inst14~1_combout  = (\inst2|inst|inst1|inst8|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst1|inst7|inst|inst9|1~0_combout  $ (\inst2|inst|inst1|inst8|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst1|inst8|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst1|inst7|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst1|inst8|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst8|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst8|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst1|inst8|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[6] (
// Equation(s):
// \inst2|inst2|inst1 [6] = (\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & ((\inst2|inst|inst1|inst7|inst14~1_combout ) # (\inst2|inst|inst1|inst8|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (\inst2|inst|inst1|inst7|inst14~1_combout ))

	.dataa(\inst2|inst|inst1|inst7|inst14~1_combout ),
	.datab(\inst2|inst|inst1|inst8|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [6]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[6] .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst1|inst5 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [6]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst1|inst5~regout ));

cycloneii_lcell_comb \inst2|inst|inst1|inst7|inst8 (
// Equation(s):
// \inst2|inst|inst1|inst7|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst1|inst5~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst1|inst5~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst7|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst7|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst1|inst7|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst7|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst1|inst7|inst|inst8|3~0_combout  = \inst2|inst|inst1|inst7|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst4|inst|inst4[6]~21_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst4|inst|inst4[6]~21_combout ),
	.datac(\inst2|inst|inst1|inst7|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst7|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst7|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst1|inst7|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst7|inst14~1 (
// Equation(s):
// \inst2|inst|inst1|inst7|inst14~1_combout  = (\inst2|inst|inst1|inst7|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst1|inst6|inst|inst9|1~0_combout  $ (\inst2|inst|inst1|inst7|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst1|inst7|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst1|inst6|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst1|inst7|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst7|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst7|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst1|inst7|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[5] (
// Equation(s):
// \inst2|inst2|inst1 [5] = (\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & ((\inst2|inst|inst1|inst6|inst14~1_combout ) # (\inst2|inst|inst1|inst7|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (\inst2|inst|inst1|inst6|inst14~1_combout ))

	.dataa(\inst2|inst|inst1|inst6|inst14~1_combout ),
	.datab(\inst2|inst|inst1|inst7|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [5]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[5] .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst1|inst16 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [5]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst1|inst16~regout ));

cycloneii_lcell_comb \inst2|inst|inst1|inst6|inst8 (
// Equation(s):
// \inst2|inst|inst1|inst6|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst1|inst16~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst1|inst16~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst6|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst6|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst1|inst6|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst6|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst1|inst6|inst|inst8|3~0_combout  = \inst2|inst|inst1|inst6|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst4|inst|inst4[5]~27_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst4|inst|inst4[5]~27_combout ),
	.datac(\inst2|inst|inst1|inst6|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst6|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst6|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst1|inst6|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst6|inst14~1 (
// Equation(s):
// \inst2|inst|inst1|inst6|inst14~1_combout  = (\inst2|inst|inst1|inst6|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst1|inst5|inst|inst9|1~0_combout  $ (\inst2|inst|inst1|inst6|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst1|inst6|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst1|inst5|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst1|inst6|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst6|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst6|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst1|inst6|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[4] (
// Equation(s):
// \inst2|inst2|inst1 [4] = (\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & ((\inst2|inst|inst1|inst5|inst14~1_combout ) # (\inst2|inst|inst1|inst6|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (\inst2|inst|inst1|inst5|inst14~1_combout ))

	.dataa(\inst2|inst|inst1|inst5|inst14~1_combout ),
	.datab(\inst2|inst|inst1|inst6|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [4]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[4] .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst1|inst20 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [4]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst1|inst20~regout ));

cycloneii_lcell_comb \inst2|inst|inst1|inst5|inst8 (
// Equation(s):
// \inst2|inst|inst1|inst5|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst1|inst20~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst1|inst20~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst5|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst5|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst1|inst5|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst5|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst1|inst5|inst|inst8|3~0_combout  = \inst2|inst|inst1|inst5|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst4|inst|inst4[4]~33_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst4|inst|inst4[4]~33_combout ),
	.datac(\inst2|inst|inst1|inst5|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst5|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst5|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst1|inst5|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst5|inst14~1 (
// Equation(s):
// \inst2|inst|inst1|inst5|inst14~1_combout  = (\inst2|inst|inst1|inst5|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst1|inst4|inst|inst9|1~0_combout  $ (\inst2|inst|inst1|inst5|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst1|inst5|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst1|inst4|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst1|inst5|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst5|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst5|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst1|inst5|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[3] (
// Equation(s):
// \inst2|inst2|inst1 [3] = (\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & ((\inst2|inst|inst1|inst4|inst14~1_combout ) # (\inst2|inst|inst1|inst5|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (\inst2|inst|inst1|inst4|inst14~1_combout ))

	.dataa(\inst2|inst|inst1|inst4|inst14~1_combout ),
	.datab(\inst2|inst|inst1|inst5|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [3]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[3] .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst|inst20 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [3]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst|inst20~regout ));

cycloneii_lcell_comb \inst2|inst|inst1|inst4|inst8 (
// Equation(s):
// \inst2|inst|inst1|inst4|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst|inst20~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst|inst20~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst4|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst4|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst1|inst4|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst4|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst1|inst4|inst|inst8|3~0_combout  = \inst2|inst|inst1|inst4|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst4|inst|inst4[3]~39_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst4|inst|inst4[3]~39_combout ),
	.datac(\inst2|inst|inst1|inst4|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst4|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst4|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst1|inst4|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst4|inst14~1 (
// Equation(s):
// \inst2|inst|inst1|inst4|inst14~1_combout  = (\inst2|inst|inst1|inst4|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst1|inst3|inst|inst9|1~0_combout  $ (\inst2|inst|inst1|inst4|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst1|inst4|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst1|inst3|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst1|inst4|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst4|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst4|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst1|inst4|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[2] (
// Equation(s):
// \inst2|inst2|inst1 [2] = (\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & ((\inst2|inst|inst1|inst3|inst14~1_combout ) # (\inst2|inst|inst1|inst4|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (\inst2|inst|inst1|inst3|inst14~1_combout ))

	.dataa(\inst2|inst|inst1|inst3|inst14~1_combout ),
	.datab(\inst2|inst|inst1|inst4|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [2]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[2] .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst|inst16 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [2]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst|inst16~regout ));

cycloneii_lcell_comb \inst2|inst|inst1|inst3|inst8 (
// Equation(s):
// \inst2|inst|inst1|inst3|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst|inst16~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst|inst16~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst3|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst3|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst1|inst3|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst3|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst1|inst3|inst|inst8|3~0_combout  = \inst2|inst|inst1|inst3|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst4|inst|inst4[2]~45_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst4|inst|inst4[2]~45_combout ),
	.datac(\inst2|inst|inst1|inst3|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst3|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst3|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst1|inst3|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst3|inst14~1 (
// Equation(s):
// \inst2|inst|inst1|inst3|inst14~1_combout  = (\inst2|inst|inst1|inst3|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst1|inst2|inst|inst9|1~0_combout  $ (\inst2|inst|inst1|inst3|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst1|inst3|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst1|inst2|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst1|inst3|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst3|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst3|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst1|inst3|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[1] (
// Equation(s):
// \inst2|inst2|inst1 [1] = (\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & ((\inst2|inst|inst1|inst2|inst14~2_combout ) # (\inst2|inst|inst1|inst3|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (\inst2|inst|inst1|inst2|inst14~2_combout ))

	.dataa(\inst2|inst|inst1|inst2|inst14~2_combout ),
	.datab(\inst2|inst|inst1|inst3|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [1]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[1] .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst|inst5 (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [1]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst2|inst6 (
// Equation(s):
// \inst2|4444|inst2|inst6~combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [0] & (\inst|inst3|altsyncram_component|auto_generated|q_a [2] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [3] & 
// !\inst|inst3|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\inst2|4444|inst2|inst6~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst2|inst6 .lut_mask = 16'h0008;
defparam \inst2|4444|inst2|inst6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst6|inst6 (
// Equation(s):
// \inst2|4444|inst6|inst6~combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [1] & (\inst|inst3|altsyncram_component|auto_generated|q_a [2] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [3] & 
// !\inst|inst3|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst2|4444|inst6|inst6~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst6|inst6 .lut_mask = 16'h0008;
defparam \inst2|4444|inst6|inst6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[1]~47 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[1]~47_combout  = (\inst2|4444|inst6|inst|inst|inst5~regout  & ((\inst2|4444|inst2|inst|inst|inst5~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst|inst5~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst|inst5~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst|inst5~regout ),
	.datab(\inst2|4444|inst2|inst|inst|inst5~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[1]~47 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst4|inst|inst4[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst8|inst8 (
// Equation(s):
// \inst2|4444|inst8|inst8~combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [1]) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [0]) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [2]) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst2|4444|inst8|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst8|inst8 .lut_mask = 16'hFEFF;
defparam \inst2|4444|inst8|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst|inst5 (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [1]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst7|inst6 (
// Equation(s):
// \inst2|4444|inst7|inst6~combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [1] & (\inst|inst3|altsyncram_component|auto_generated|q_a [0] & (\inst|inst3|altsyncram_component|auto_generated|q_a [2] & 
// !\inst|inst3|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst2|4444|inst7|inst6~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst7|inst6 .lut_mask = 16'h0080;
defparam \inst2|4444|inst7|inst6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[1]~48 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[1]~48_combout  = (\inst2|4444|inst7|inst|inst|inst5~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst|inst5~regout )))) # (!\inst2|4444|inst7|inst|inst|inst5~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst|inst5~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst|inst5~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst|inst5~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[1]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[1]~48 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst4|inst|inst4[1]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[1]~28 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[1]~28_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [1])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [1])))

	.dataa(\DATA_MEM_IN~combout [1]),
	.datab(\inst2|inst2|inst1 [1]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[1]~28 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst|inst5 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[1]~28_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst12 (
// Equation(s):
// \inst2|4444|inst5|inst12~combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [1] & (\inst|inst3|altsyncram_component|auto_generated|q_a [0] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [3] & 
// !\inst|inst3|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst12 .lut_mask = 16'h0008;
defparam \inst2|4444|inst5|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[1]~49 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[1]~49_combout  = (\inst2|4444|inst5|inst|inst|inst5~regout  & ((\inst2|4444|inst3|inst15~combout ) # ((\inst2|4444|inst3|inst1|inst|inst5~regout )))) # (!\inst2|4444|inst5|inst|inst|inst5~regout  & 
// (!\inst2|4444|inst5|inst12~combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst|inst5~regout ))))

	.dataa(\inst2|4444|inst5|inst|inst|inst5~regout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst|inst5~regout ),
	.datad(\inst2|4444|inst5|inst12~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[1]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[1]~49 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst4|inst|inst4[1]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[1]~50 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[1]~50_combout  = (\inst2|4444|inst4|inst|inst4[1]~46_combout  & (\inst2|4444|inst4|inst|inst4[1]~47_combout  & (\inst2|4444|inst4|inst|inst4[1]~48_combout  & \inst2|4444|inst4|inst|inst4[1]~49_combout )))

	.dataa(\inst2|4444|inst4|inst|inst4[1]~46_combout ),
	.datab(\inst2|4444|inst4|inst|inst4[1]~47_combout ),
	.datac(\inst2|4444|inst4|inst|inst4[1]~48_combout ),
	.datad(\inst2|4444|inst4|inst|inst4[1]~49_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[1]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[1]~50 .lut_mask = 16'h8000;
defparam \inst2|4444|inst4|inst|inst4[1]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst2|inst43~0 (
// Equation(s):
// \inst2|inst|inst1|inst2|inst43~0_combout  = (\inst2|4444|inst5|inst3|inst|inst5~regout ) # (!\inst2|4444|inst5|inst10~combout )

	.dataa(\inst2|4444|inst5|inst3|inst|inst5~regout ),
	.datab(\inst2|4444|inst5|inst10~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst2|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst2|inst43~0 .lut_mask = 16'hBBBB;
defparam \inst2|inst|inst1|inst2|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst2|inst43~1 (
// Equation(s):
// \inst2|inst|inst1|inst2|inst43~1_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & (((\inst2|4444|inst4|inst|inst4[1]~50_combout  & \inst2|inst|inst1|inst2|inst43~0_combout )) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datac(\inst2|4444|inst4|inst|inst4[1]~50_combout ),
	.datad(\inst2|inst|inst1|inst2|inst43~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst2|inst43~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst2|inst43~1 .lut_mask = 16'hA222;
defparam \inst2|inst|inst1|inst2|inst43~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst2|inst14~0 (
// Equation(s):
// \inst2|inst|inst1|inst2|inst14~0_combout  = (\inst2|inst|inst1|inst2|inst8~combout  & (!\inst2|inst|inst1|inst2|inst43~1_combout  & (\inst|inst3|altsyncram_component|auto_generated|q_a [20] $ (!\inst|inst3|altsyncram_component|auto_generated|q_a [21])))) 
// # (!\inst2|inst|inst1|inst2|inst8~combout  & (\inst2|inst|inst1|inst2|inst43~1_combout  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21]) # (!\inst|inst3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\inst2|inst|inst1|inst2|inst8~combout ),
	.datab(\inst2|inst|inst1|inst2|inst43~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst2|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst2|inst14~0 .lut_mask = 16'h6406;
defparam \inst2|inst|inst1|inst2|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst2|inst14~1 (
// Equation(s):
// \inst2|inst|inst1|inst2|inst14~1_combout  = (\inst2|inst|inst1|inst2|inst43~1_combout  & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst1|inst2|inst8~combout ) # (\inst|inst3|altsyncram_component|auto_generated|q_a [20])))) 
// # (!\inst2|inst|inst1|inst2|inst43~1_combout  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (\inst2|inst|inst1|inst2|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst1|inst2|inst8~combout ),
	.datab(\inst2|inst|inst1|inst2|inst43~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst2|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst2|inst14~1 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst1|inst2|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst2|inst14~2 (
// Equation(s):
// \inst2|inst|inst1|inst2|inst14~2_combout  = (\inst2|inst|inst1|inst2|inst14~0_combout  & (\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst1|inst|inst|inst9|1~1_combout  $ (!\inst2|inst|inst1|inst2|inst14~1_combout )))) # 
// (!\inst2|inst|inst1|inst2|inst14~0_combout  & ((\inst2|inst|inst1|inst2|inst14~1_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & \inst2|inst|inst1|inst|inst|inst9|1~1_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst1|inst|inst|inst9|1~1_combout ),
	.datac(\inst2|inst|inst1|inst2|inst14~0_combout ),
	.datad(\inst2|inst|inst1|inst2|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst2|inst14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst2|inst14~2 .lut_mask = 16'h8F28;
defparam \inst2|inst|inst1|inst2|inst14~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[0] (
// Equation(s):
// \inst2|inst2|inst1 [0] = (\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & ((\inst2|inst|inst1|inst|inst14~1_combout ) # (\inst2|inst|inst1|inst2|inst14~2_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (\inst2|inst|inst1|inst|inst14~1_combout ))

	.dataa(\inst2|inst|inst1|inst|inst14~1_combout ),
	.datab(\inst2|inst|inst1|inst2|inst14~2_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [0]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[0] .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst|inst (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [0]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[0]~52 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[0]~52_combout  = (\inst2|4444|inst6|inst|inst|inst~regout  & ((\inst2|4444|inst2|inst|inst|inst~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst|inst~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst|inst~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst|inst~regout ),
	.datab(\inst2|4444|inst2|inst|inst|inst~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[0]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[0]~52 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst4|inst|inst4[0]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst|inst (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [0]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[0]~53 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[0]~53_combout  = (\inst2|4444|inst7|inst|inst|inst~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst|inst~regout )))) # (!\inst2|4444|inst7|inst|inst|inst~regout  & (!\inst2|4444|inst7|inst6~combout 
//  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst|inst~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst|inst~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst|inst~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[0]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[0]~53 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst4|inst|inst4[0]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[0]~29 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[0]~29_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [0])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [0])))

	.dataa(\DATA_MEM_IN~combout [0]),
	.datab(\inst2|inst2|inst1 [0]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[0]~29 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst|inst (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[0]~29_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[0]~54 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[0]~54_combout  = (\inst2|4444|inst5|inst|inst|inst~regout  & ((\inst2|4444|inst3|inst15~combout ) # ((\inst2|4444|inst3|inst1|inst|inst~regout )))) # (!\inst2|4444|inst5|inst|inst|inst~regout  & 
// (!\inst2|4444|inst5|inst12~combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst|inst~regout ))))

	.dataa(\inst2|4444|inst5|inst|inst|inst~regout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst|inst~regout ),
	.datad(\inst2|4444|inst5|inst12~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[0]~54 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst4|inst|inst4[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[0]~55 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[0]~55_combout  = (\inst2|4444|inst4|inst|inst4[0]~51_combout  & (\inst2|4444|inst4|inst|inst4[0]~52_combout  & (\inst2|4444|inst4|inst|inst4[0]~53_combout  & \inst2|4444|inst4|inst|inst4[0]~54_combout )))

	.dataa(\inst2|4444|inst4|inst|inst4[0]~51_combout ),
	.datab(\inst2|4444|inst4|inst|inst4[0]~52_combout ),
	.datac(\inst2|4444|inst4|inst|inst4[0]~53_combout ),
	.datad(\inst2|4444|inst4|inst|inst4[0]~54_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[0]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[0]~55 .lut_mask = 16'h8000;
defparam \inst2|4444|inst4|inst|inst4[0]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst|inst43~0 (
// Equation(s):
// \inst2|inst|inst1|inst|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & (((\inst2|4444|inst5|inst3|inst4[0]~136_combout  & \inst2|4444|inst4|inst|inst4[0]~55_combout )) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[0]~136_combout ),
	.datac(\inst2|4444|inst4|inst|inst4[0]~55_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst|inst43~0 .lut_mask = 16'h80AA;
defparam \inst2|inst|inst1|inst|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 512'h00000000000000000000000000000000000000000000000000400000002000000000000000021497944101300000014040000040020000000400000101890004;
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst1|inst|inst|inst8|3~0_combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (\inst|inst3|altsyncram_component|auto_generated|q_a [16] $ (((\inst2|4444|inst10|inst|inst|inst~regout  & 
// \inst|inst3|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\inst2|4444|inst10|inst|inst|inst~regout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst|inst|inst8|3~0 .lut_mask = 16'h8778;
defparam \inst2|inst|inst1|inst|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst|inst14~0 (
// Equation(s):
// \inst2|inst|inst1|inst|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst1|inst|inst|inst8|3~0_combout ))) # (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & (\inst2|inst|inst1|inst|inst8~combout 
// ))

	.dataa(\inst2|inst|inst1|inst|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.datac(\inst2|inst|inst1|inst|inst|inst8|3~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst|inst14~0 .lut_mask = 16'hE2E2;
defparam \inst2|inst|inst1|inst|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst1|inst|inst14~1 (
// Equation(s):
// \inst2|inst|inst1|inst|inst14~1_combout  = (\inst2|inst|inst1|inst|inst43~0_combout  & ((\inst2|inst|inst1|inst|inst14~0_combout  & ((!\inst|inst3|altsyncram_component|auto_generated|q_a [21]))) # (!\inst2|inst|inst1|inst|inst14~0_combout  & 
// (\inst|inst3|altsyncram_component|auto_generated|q_a [20])))) # (!\inst2|inst|inst1|inst|inst43~0_combout  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst1|inst|inst14~0_combout ))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (\inst|inst3|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\inst2|inst|inst1|inst|inst43~0_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst2|inst|inst1|inst|inst14~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst1|inst|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst1|inst|inst14~1 .lut_mask = 16'h3E98;
defparam \inst2|inst|inst1|inst|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[8]~69 (
// Equation(s):
// \inst2|inst2|inst1[8]~69_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst|inst|inst14~1_combout ) # (\inst2|inst|inst1|inst|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst|inst|inst14~1_combout ))

	.dataa(\inst2|inst|inst|inst|inst14~1_combout ),
	.datab(\inst2|inst|inst1|inst|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[8]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[8]~69 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[8]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst|inst43~0 (
// Equation(s):
// \inst2|inst|inst|inst|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[15]~135_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[15]~135_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst|inst|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst|inst|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst|inst|inst8~combout  & ((\inst2|inst|inst|inst|inst43~0_combout ) # (\inst2|inst|inst1|inst8|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst|inst|inst8~combout  & (\inst2|inst|inst|inst|inst43~0_combout  & \inst2|inst|inst1|inst8|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst|inst|inst8~combout ),
	.datac(\inst2|inst|inst|inst|inst43~0_combout ),
	.datad(\inst2|inst|inst1|inst8|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst|inst|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[14]~63 (
// Equation(s):
// \inst2|inst2|inst1[14]~63_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst|inst7|inst14~1_combout ) # (\inst2|inst|inst1|inst7|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst|inst7|inst14~1_combout ))

	.dataa(\inst2|inst|inst|inst7|inst14~1_combout ),
	.datab(\inst2|inst|inst1|inst7|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[14]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[14]~63 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[14]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[9]~68 (
// Equation(s):
// \inst2|inst2|inst1[9]~68_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst|inst2|inst14~1_combout ) # (\inst2|inst|inst1|inst2|inst14~2_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst|inst2|inst14~1_combout ))

	.dataa(\inst2|inst|inst|inst2|inst14~1_combout ),
	.datab(\inst2|inst|inst1|inst2|inst14~2_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[9]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[9]~68 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[9]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst3|inst5 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [14]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst3|inst5~regout ));

cycloneii_lcell_comb \inst2|inst|inst|inst2|inst8 (
// Equation(s):
// \inst2|inst|inst|inst2|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst3|inst5~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst3|inst5~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst2|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst2|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst|inst2|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst2|inst43~0 (
// Equation(s):
// \inst2|inst|inst|inst2|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[14]~130_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[14]~130_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst2|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst2|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst|inst2|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst2|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst|inst2|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst|inst2|inst8~combout  & ((\inst2|inst|inst|inst2|inst43~0_combout ) # (\inst2|inst|inst|inst|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst|inst2|inst8~combout  & (\inst2|inst|inst|inst2|inst43~0_combout  & \inst2|inst|inst|inst|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst|inst2|inst8~combout ),
	.datac(\inst2|inst|inst|inst2|inst43~0_combout ),
	.datad(\inst2|inst|inst|inst|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst2|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst2|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst|inst2|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[13]~64 (
// Equation(s):
// \inst2|inst2|inst1[13]~64_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst|inst6|inst14~1_combout ) # (\inst2|inst|inst1|inst6|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst|inst6|inst14~1_combout ))

	.dataa(\inst2|inst|inst|inst6|inst14~1_combout ),
	.datab(\inst2|inst|inst1|inst6|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[13]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[13]~64 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[13]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[10]~67 (
// Equation(s):
// \inst2|inst2|inst1[10]~67_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst|inst3|inst14~1_combout ) # (\inst2|inst|inst1|inst3|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst|inst3|inst14~1_combout ))

	.dataa(\inst2|inst|inst|inst3|inst14~1_combout ),
	.datab(\inst2|inst|inst1|inst3|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[10]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[10]~67 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[10]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst3|inst16 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [13]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst3|inst16~regout ));

cycloneii_lcell_comb \inst2|inst|inst|inst3|inst8 (
// Equation(s):
// \inst2|inst|inst|inst3|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst3|inst16~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst3|inst16~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst3|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst3|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst|inst3|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst3|inst43~0 (
// Equation(s):
// \inst2|inst|inst|inst3|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[13]~125_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[13]~125_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst3|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst3|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst|inst3|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst3|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst|inst3|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst|inst3|inst8~combout  & ((\inst2|inst|inst|inst3|inst43~0_combout ) # (\inst2|inst|inst|inst2|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst|inst3|inst8~combout  & (\inst2|inst|inst|inst3|inst43~0_combout  & \inst2|inst|inst|inst2|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst|inst3|inst8~combout ),
	.datac(\inst2|inst|inst|inst3|inst43~0_combout ),
	.datad(\inst2|inst|inst|inst2|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst3|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst3|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst|inst3|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[12]~65 (
// Equation(s):
// \inst2|inst2|inst1[12]~65_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst|inst5|inst14~1_combout ) # (\inst2|inst|inst1|inst5|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst|inst5|inst14~1_combout ))

	.dataa(\inst2|inst|inst|inst5|inst14~1_combout ),
	.datab(\inst2|inst|inst1|inst5|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[12]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[12]~65 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[12]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[11]~66 (
// Equation(s):
// \inst2|inst2|inst1[11]~66_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst|inst4|inst14~1_combout ) # (\inst2|inst|inst1|inst4|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst|inst4|inst14~1_combout ))

	.dataa(\inst2|inst|inst|inst4|inst14~1_combout ),
	.datab(\inst2|inst|inst1|inst4|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[11]~66 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst3|inst20 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [12]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst3|inst20~regout ));

cycloneii_lcell_comb \inst2|inst|inst|inst4|inst8 (
// Equation(s):
// \inst2|inst|inst|inst4|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst3|inst20~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst3|inst20~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst4|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst4|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst|inst4|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst4|inst43~0 (
// Equation(s):
// \inst2|inst|inst|inst4|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[12]~120_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[12]~120_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst4|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst4|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst|inst4|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst4|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst|inst4|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst|inst4|inst8~combout  & ((\inst2|inst|inst|inst4|inst43~0_combout ) # (\inst2|inst|inst|inst3|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst|inst4|inst8~combout  & (\inst2|inst|inst|inst4|inst43~0_combout  & \inst2|inst|inst|inst3|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst|inst4|inst8~combout ),
	.datac(\inst2|inst|inst|inst4|inst43~0_combout ),
	.datad(\inst2|inst|inst|inst3|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst4|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst4|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst|inst4|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[11]~17 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[11]~17_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [11])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [11])))

	.dataa(\DATA_MEM_IN~combout [11]),
	.datab(\inst2|inst2|inst1 [11]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[11]~17 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst2|inst (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[11]~17_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst2|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[11]~115 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[11]~115_combout  = (\inst2|4444|inst5|inst3|inst4[11]~114_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst2|inst~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[11]~114_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst2|inst~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[11]~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[11]~115 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[11]~115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst5|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst|inst5|inst|inst8|3~0_combout  = \inst2|inst|inst|inst5|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[11]~115_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[11]~115_combout ),
	.datac(\inst2|inst|inst|inst5|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst5|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst5|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst|inst5|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst5|inst14~1 (
// Equation(s):
// \inst2|inst|inst|inst5|inst14~1_combout  = (\inst2|inst|inst|inst5|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst|inst4|inst|inst9|1~0_combout  $ (\inst2|inst|inst|inst5|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst|inst4|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst|inst5|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst5|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst5|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst|inst5|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[11] (
// Equation(s):
// \inst2|inst2|inst1 [11] = (\inst2|inst2|inst1[11]~66_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst|inst5|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[11]~66_combout ),
	.datad(\inst2|inst|inst|inst5|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [11]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[11] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[11] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst2|inst (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [11]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst2|inst~regout ));

cycloneii_lcell_comb \inst2|inst|inst|inst5|inst8 (
// Equation(s):
// \inst2|inst|inst|inst5|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst2|inst~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst2|inst~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst5|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst5|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst|inst5|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst5|inst43~0 (
// Equation(s):
// \inst2|inst|inst|inst5|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[11]~115_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[11]~115_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst5|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst5|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst|inst5|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst5|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst|inst5|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst|inst5|inst8~combout  & ((\inst2|inst|inst|inst5|inst43~0_combout ) # (\inst2|inst|inst|inst4|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst|inst5|inst8~combout  & (\inst2|inst|inst|inst5|inst43~0_combout  & \inst2|inst|inst|inst4|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst8~combout ),
	.datac(\inst2|inst|inst|inst5|inst43~0_combout ),
	.datad(\inst2|inst|inst|inst4|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst5|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst5|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst|inst5|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[10]~16 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[10]~16_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [10])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [10])))

	.dataa(\DATA_MEM_IN~combout [10]),
	.datab(\inst2|inst2|inst1 [10]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[10]~16 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst2|inst5 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[10]~16_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst2|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[10]~110 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[10]~110_combout  = (\inst2|4444|inst5|inst3|inst4[10]~109_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst2|inst5~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[10]~109_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst2|inst5~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[10]~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[10]~110 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[10]~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst6|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst|inst6|inst|inst8|3~0_combout  = \inst2|inst|inst|inst6|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[10]~110_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[10]~110_combout ),
	.datac(\inst2|inst|inst|inst6|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst6|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst6|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst|inst6|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst6|inst14~1 (
// Equation(s):
// \inst2|inst|inst|inst6|inst14~1_combout  = (\inst2|inst|inst|inst6|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst|inst5|inst|inst9|1~0_combout  $ (\inst2|inst|inst|inst6|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst|inst6|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst|inst5|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst|inst6|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst6|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst6|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst|inst6|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[12] (
// Equation(s):
// \inst2|inst2|inst1 [12] = (\inst2|inst2|inst1[12]~65_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst|inst6|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[12]~65_combout ),
	.datad(\inst2|inst|inst|inst6|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [12]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[12] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[12] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[12]~18 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[12]~18_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [12])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [12])))

	.dataa(\DATA_MEM_IN~combout [12]),
	.datab(\inst2|inst2|inst1 [12]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[12]~18 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst3|inst20 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[12]~18_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst3|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[12]~120 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[12]~120_combout  = (\inst2|4444|inst5|inst3|inst4[12]~119_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst3|inst20~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[12]~119_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst3|inst20~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[12]~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[12]~120 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[12]~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst4|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst|inst4|inst|inst8|3~0_combout  = \inst2|inst|inst|inst4|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[12]~120_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[12]~120_combout ),
	.datac(\inst2|inst|inst|inst4|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst4|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst4|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst|inst4|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst4|inst14~1 (
// Equation(s):
// \inst2|inst|inst|inst4|inst14~1_combout  = (\inst2|inst|inst|inst4|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst|inst3|inst|inst9|1~0_combout  $ (\inst2|inst|inst|inst4|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst|inst4|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst|inst3|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst|inst4|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst4|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst4|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst|inst4|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[10] (
// Equation(s):
// \inst2|inst2|inst1 [10] = (\inst2|inst2|inst1[10]~67_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst|inst4|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[10]~67_combout ),
	.datad(\inst2|inst|inst|inst4|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [10]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[10] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[10] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst2|inst5 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [10]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst2|inst5~regout ));

cycloneii_lcell_comb \inst2|inst|inst|inst6|inst8 (
// Equation(s):
// \inst2|inst|inst|inst6|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst2|inst5~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst2|inst5~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst6|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst6|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst|inst6|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst6|inst43~0 (
// Equation(s):
// \inst2|inst|inst|inst6|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[10]~110_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[10]~110_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst6|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst6|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst|inst6|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst6|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst|inst6|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst|inst6|inst8~combout  & ((\inst2|inst|inst|inst6|inst43~0_combout ) # (\inst2|inst|inst|inst5|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst|inst6|inst8~combout  & (\inst2|inst|inst|inst6|inst43~0_combout  & \inst2|inst|inst|inst5|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst|inst6|inst8~combout ),
	.datac(\inst2|inst|inst|inst6|inst43~0_combout ),
	.datad(\inst2|inst|inst|inst5|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst6|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst6|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst|inst6|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[9]~15 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[9]~15_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [9])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [9])))

	.dataa(\DATA_MEM_IN~combout [9]),
	.datab(\inst2|inst2|inst1 [9]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[9]~15 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst2|inst16 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[9]~15_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst2|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[9]~105 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[9]~105_combout  = (\inst2|4444|inst5|inst3|inst4[9]~104_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst2|inst16~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[9]~104_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst2|inst16~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[9]~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[9]~105 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[9]~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst7|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst|inst7|inst|inst8|3~0_combout  = \inst2|inst|inst|inst7|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[9]~105_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[9]~105_combout ),
	.datac(\inst2|inst|inst|inst7|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst7|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst7|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst|inst7|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst7|inst14~1 (
// Equation(s):
// \inst2|inst|inst|inst7|inst14~1_combout  = (\inst2|inst|inst|inst7|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst|inst6|inst|inst9|1~0_combout  $ (\inst2|inst|inst|inst7|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst|inst7|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst|inst6|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst|inst7|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst7|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst7|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst|inst7|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[13] (
// Equation(s):
// \inst2|inst2|inst1 [13] = (\inst2|inst2|inst1[13]~64_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst|inst7|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[13]~64_combout ),
	.datad(\inst2|inst|inst|inst7|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [13]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[13] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[13] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[13]~19 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[13]~19_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [13])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [13])))

	.dataa(\DATA_MEM_IN~combout [13]),
	.datab(\inst2|inst2|inst1 [13]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[13]~19 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst3|inst16 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[13]~19_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst3|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[13]~125 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[13]~125_combout  = (\inst2|4444|inst5|inst3|inst4[13]~124_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst3|inst16~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[13]~124_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst3|inst16~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[13]~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[13]~125 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[13]~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst3|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst|inst3|inst|inst8|3~0_combout  = \inst2|inst|inst|inst3|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[13]~125_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[13]~125_combout ),
	.datac(\inst2|inst|inst|inst3|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst3|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst3|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst|inst3|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst3|inst14~1 (
// Equation(s):
// \inst2|inst|inst|inst3|inst14~1_combout  = (\inst2|inst|inst|inst3|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst|inst2|inst|inst9|1~0_combout  $ (\inst2|inst|inst|inst3|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst|inst3|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst|inst2|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst|inst3|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst3|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst3|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst|inst3|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[9] (
// Equation(s):
// \inst2|inst2|inst1 [9] = (\inst2|inst2|inst1[9]~68_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst|inst3|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[9]~68_combout ),
	.datad(\inst2|inst|inst|inst3|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [9]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[9] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[9] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst2|inst16 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [9]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst2|inst16~regout ));

cycloneii_lcell_comb \inst2|inst|inst|inst7|inst8 (
// Equation(s):
// \inst2|inst|inst|inst7|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst2|inst16~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst2|inst16~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst7|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst7|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst|inst7|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst7|inst43~0 (
// Equation(s):
// \inst2|inst|inst|inst7|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[9]~105_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[9]~105_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst7|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst7|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst|inst7|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst7|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst|inst7|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst|inst7|inst8~combout  & ((\inst2|inst|inst|inst7|inst43~0_combout ) # (\inst2|inst|inst|inst6|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst|inst7|inst8~combout  & (\inst2|inst|inst|inst7|inst43~0_combout  & \inst2|inst|inst|inst6|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst|inst7|inst8~combout ),
	.datac(\inst2|inst|inst|inst7|inst43~0_combout ),
	.datad(\inst2|inst|inst|inst6|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst7|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst7|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst|inst7|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[8]~14 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[8]~14_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [8])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [8])))

	.dataa(\DATA_MEM_IN~combout [8]),
	.datab(\inst2|inst2|inst1 [8]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[8]~14 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst2|inst20 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[8]~14_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst2|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[8]~100 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[8]~100_combout  = (\inst2|4444|inst5|inst3|inst4[8]~99_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst2|inst20~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[8]~99_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst2|inst20~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[8]~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[8]~100 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[8]~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst8|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst|inst8|inst|inst8|3~0_combout  = \inst2|inst|inst|inst8|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[8]~100_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[8]~100_combout ),
	.datac(\inst2|inst|inst|inst8|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst8|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst8|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst|inst8|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst8|inst14~1 (
// Equation(s):
// \inst2|inst|inst|inst8|inst14~1_combout  = (\inst2|inst|inst|inst8|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst|inst7|inst|inst9|1~0_combout  $ (\inst2|inst|inst|inst8|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst|inst8|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst|inst7|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst|inst8|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst8|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst8|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst|inst8|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[14] (
// Equation(s):
// \inst2|inst2|inst1 [14] = (\inst2|inst2|inst1[14]~63_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst|inst8|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[14]~63_combout ),
	.datad(\inst2|inst|inst|inst8|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [14]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[14] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[14] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[14]~20 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[14]~20_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [14])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [14])))

	.dataa(\DATA_MEM_IN~combout [14]),
	.datab(\inst2|inst2|inst1 [14]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[14]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[14]~20 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[14]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst3|inst5 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[14]~20_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst3|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[14]~130 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[14]~130_combout  = (\inst2|4444|inst5|inst3|inst4[14]~129_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst3|inst5~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[14]~129_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst3|inst5~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[14]~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[14]~130 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[14]~130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst2|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst|inst2|inst|inst8|3~0_combout  = \inst2|inst|inst|inst2|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[14]~130_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[14]~130_combout ),
	.datac(\inst2|inst|inst|inst2|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst2|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst2|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst|inst2|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst2|inst14~1 (
// Equation(s):
// \inst2|inst|inst|inst2|inst14~1_combout  = (\inst2|inst|inst|inst2|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst|inst|inst|inst9|1~0_combout  $ (\inst2|inst|inst|inst2|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst|inst2|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst|inst|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst|inst2|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst2|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst2|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst|inst2|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[8] (
// Equation(s):
// \inst2|inst2|inst1 [8] = (\inst2|inst2|inst1[8]~69_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst|inst2|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[8]~69_combout ),
	.datad(\inst2|inst|inst|inst2|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [8]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[8] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst2|inst20 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [8]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst2|inst20~regout ));

cycloneii_lcell_comb \inst2|inst|inst|inst8|inst8 (
// Equation(s):
// \inst2|inst|inst|inst8|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst2|inst20~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst2|inst20~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst8|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst8|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst|inst8|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst8|inst43~0 (
// Equation(s):
// \inst2|inst|inst|inst8|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[8]~100_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[8]~100_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst8|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst8|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst|inst8|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst|inst8|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst|inst8|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst|inst8|inst8~combout  & ((\inst2|inst|inst|inst8|inst43~0_combout ) # (\inst2|inst|inst|inst7|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst|inst8|inst8~combout  & (\inst2|inst|inst|inst8|inst43~0_combout  & \inst2|inst|inst|inst7|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst|inst8|inst8~combout ),
	.datac(\inst2|inst|inst|inst8|inst43~0_combout ),
	.datad(\inst2|inst|inst|inst7|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst|inst8|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst|inst8|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst|inst8|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[23]~54 (
// Equation(s):
// \inst2|inst2|inst1[23]~54_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst3|inst8|inst14~1_combout ) # (\inst2|inst|inst|inst8|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst3|inst8|inst14~1_combout ))

	.dataa(\inst2|inst|inst3|inst8|inst14~1_combout ),
	.datab(\inst2|inst|inst|inst8|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[23]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[23]~54 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[23]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[17]~60 (
// Equation(s):
// \inst2|inst2|inst1[17]~60_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst3|inst2|inst14~1_combout ) # (\inst2|inst|inst|inst2|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst3|inst2|inst14~1_combout ))

	.dataa(\inst2|inst|inst3|inst2|inst14~1_combout ),
	.datab(\inst2|inst|inst|inst2|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[17]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[17]~60 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[17]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[22]~55 (
// Equation(s):
// \inst2|inst2|inst1[22]~55_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst3|inst7|inst14~1_combout ) # (\inst2|inst|inst|inst7|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst3|inst7|inst14~1_combout ))

	.dataa(\inst2|inst|inst3|inst7|inst14~1_combout ),
	.datab(\inst2|inst|inst|inst7|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[22]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[22]~55 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[22]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[16]~61 (
// Equation(s):
// \inst2|inst2|inst1[16]~61_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst3|inst|inst14~1_combout ) # (\inst2|inst|inst|inst|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst3|inst|inst14~1_combout ))

	.dataa(\inst2|inst|inst3|inst|inst14~1_combout ),
	.datab(\inst2|inst|inst|inst|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[16]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[16]~61 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[16]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst14|inst (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [23]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst14|inst~regout ));

cycloneii_lcell_comb \inst2|inst|inst3|inst|inst8 (
// Equation(s):
// \inst2|inst|inst3|inst|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst14|inst~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst14|inst~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst3|inst|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst|inst43~0 (
// Equation(s):
// \inst2|inst|inst3|inst|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[23]~95_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[23]~95_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst3|inst|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst3|inst|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst3|inst|inst8~combout  & ((\inst2|inst|inst3|inst|inst43~0_combout ) # (\inst2|inst|inst|inst8|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst3|inst|inst8~combout  & (\inst2|inst|inst3|inst|inst43~0_combout  & \inst2|inst|inst|inst8|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst3|inst|inst8~combout ),
	.datac(\inst2|inst|inst3|inst|inst43~0_combout ),
	.datad(\inst2|inst|inst|inst8|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst3|inst|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[22]~12 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[22]~12_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [22])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [22])))

	.dataa(\DATA_MEM_IN~combout [22]),
	.datab(\inst2|inst2|inst1 [22]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[22]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[22]~12 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[22]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst14|inst5 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[22]~12_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst14|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[22]~90 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[22]~90_combout  = (\inst2|4444|inst5|inst3|inst4[22]~89_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst14|inst5~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[22]~89_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst14|inst5~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[22]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[22]~90 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[22]~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst2|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst3|inst2|inst|inst8|3~0_combout  = \inst2|inst|inst3|inst2|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[22]~90_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout 
// )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[22]~90_combout ),
	.datac(\inst2|inst|inst3|inst2|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst2|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst2|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst3|inst2|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst2|inst14~1 (
// Equation(s):
// \inst2|inst|inst3|inst2|inst14~1_combout  = (\inst2|inst|inst3|inst2|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst3|inst|inst|inst9|1~0_combout  $ (\inst2|inst|inst3|inst2|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst3|inst2|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst3|inst|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst3|inst2|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst2|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst2|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst3|inst2|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[16] (
// Equation(s):
// \inst2|inst2|inst1 [16] = (\inst2|inst2|inst1[16]~61_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst3|inst2|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[16]~61_combout ),
	.datad(\inst2|inst|inst3|inst2|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [16]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[16] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[16] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[16]~30 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[16]~30_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [16])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [16])))

	.dataa(\DATA_MEM_IN~combout [16]),
	.datab(\inst2|inst2|inst1 [16]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[16]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[16]~30 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[16]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst11|inst20 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[16]~30_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst11|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[16]~141 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[16]~141_combout  = (\inst2|4444|inst5|inst3|inst4[16]~140_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst11|inst20~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[16]~140_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst11|inst20~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[16]~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[16]~141 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[16]~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst11|inst20 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [16]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst11|inst20~regout ));

cycloneii_lcell_comb \inst2|inst|inst3|inst8|inst8 (
// Equation(s):
// \inst2|inst|inst3|inst8|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst11|inst20~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst11|inst20~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst8|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst8|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst3|inst8|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst8|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst3|inst8|inst|inst8|3~0_combout  = \inst2|inst|inst3|inst8|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[16]~141_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout 
// )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[16]~141_combout ),
	.datac(\inst2|inst|inst3|inst8|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst8|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst8|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst3|inst8|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst8|inst14~1 (
// Equation(s):
// \inst2|inst|inst3|inst8|inst14~1_combout  = (\inst2|inst|inst3|inst8|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst3|inst7|inst|inst9|1~0_combout  $ (\inst2|inst|inst3|inst8|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst3|inst8|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst3|inst7|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst3|inst8|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst8|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst8|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst3|inst8|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[22] (
// Equation(s):
// \inst2|inst2|inst1 [22] = (\inst2|inst2|inst1[22]~55_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst3|inst8|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[22]~55_combout ),
	.datad(\inst2|inst|inst3|inst8|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [22]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[22] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[22] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst14|inst5 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [22]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst14|inst5~regout ));

cycloneii_lcell_comb \inst2|inst|inst3|inst2|inst8 (
// Equation(s):
// \inst2|inst|inst3|inst2|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst14|inst5~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst14|inst5~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst2|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst2|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst3|inst2|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst2|inst43~0 (
// Equation(s):
// \inst2|inst|inst3|inst2|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[22]~90_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[22]~90_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst2|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst2|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst3|inst2|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst2|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst3|inst2|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst3|inst2|inst8~combout  & ((\inst2|inst|inst3|inst2|inst43~0_combout ) # (\inst2|inst|inst3|inst|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst3|inst2|inst8~combout  & (\inst2|inst|inst3|inst2|inst43~0_combout  & \inst2|inst|inst3|inst|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst3|inst2|inst8~combout ),
	.datac(\inst2|inst|inst3|inst2|inst43~0_combout ),
	.datad(\inst2|inst|inst3|inst|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst2|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst2|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst3|inst2|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[21]~56 (
// Equation(s):
// \inst2|inst2|inst1[21]~56_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst3|inst6|inst14~1_combout ) # (\inst2|inst|inst|inst6|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst3|inst6|inst14~1_combout ))

	.dataa(\inst2|inst|inst3|inst6|inst14~1_combout ),
	.datab(\inst2|inst|inst|inst6|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[21]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[21]~56 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[21]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[18]~59 (
// Equation(s):
// \inst2|inst2|inst1[18]~59_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst3|inst3|inst14~1_combout ) # (\inst2|inst|inst|inst3|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst3|inst3|inst14~1_combout ))

	.dataa(\inst2|inst|inst3|inst3|inst14~1_combout ),
	.datab(\inst2|inst|inst|inst3|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[18]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[18]~59 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[18]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst14|inst16 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [21]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst14|inst16~regout ));

cycloneii_lcell_comb \inst2|inst|inst3|inst3|inst8 (
// Equation(s):
// \inst2|inst|inst3|inst3|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst14|inst16~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst14|inst16~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst3|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst3|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst3|inst3|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst3|inst43~0 (
// Equation(s):
// \inst2|inst|inst3|inst3|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[21]~85_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[21]~85_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst3|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst3|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst3|inst3|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst3|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst3|inst3|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst3|inst3|inst8~combout  & ((\inst2|inst|inst3|inst3|inst43~0_combout ) # (\inst2|inst|inst3|inst2|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst3|inst3|inst8~combout  & (\inst2|inst|inst3|inst3|inst43~0_combout  & \inst2|inst|inst3|inst2|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst3|inst3|inst8~combout ),
	.datac(\inst2|inst|inst3|inst3|inst43~0_combout ),
	.datad(\inst2|inst|inst3|inst2|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst3|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst3|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst3|inst3|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[20]~57 (
// Equation(s):
// \inst2|inst2|inst1[20]~57_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst3|inst5|inst14~1_combout ) # (\inst2|inst|inst|inst5|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst3|inst5|inst14~1_combout ))

	.dataa(\inst2|inst|inst3|inst5|inst14~1_combout ),
	.datab(\inst2|inst|inst|inst5|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[20]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[20]~57 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[20]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[19]~58 (
// Equation(s):
// \inst2|inst2|inst1[19]~58_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst3|inst4|inst14~1_combout ) # (\inst2|inst|inst|inst4|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst3|inst4|inst14~1_combout ))

	.dataa(\inst2|inst|inst3|inst4|inst14~1_combout ),
	.datab(\inst2|inst|inst|inst4|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[19]~58 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[19]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst14|inst20 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [20]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst14|inst20~regout ));

cycloneii_lcell_comb \inst2|inst|inst3|inst4|inst8 (
// Equation(s):
// \inst2|inst|inst3|inst4|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst14|inst20~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst14|inst20~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst4|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst4|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst3|inst4|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst4|inst43~0 (
// Equation(s):
// \inst2|inst|inst3|inst4|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[20]~80_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[20]~80_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst4|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst4|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst3|inst4|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst4|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst3|inst4|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst3|inst4|inst8~combout  & ((\inst2|inst|inst3|inst4|inst43~0_combout ) # (\inst2|inst|inst3|inst3|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst3|inst4|inst8~combout  & (\inst2|inst|inst3|inst4|inst43~0_combout  & \inst2|inst|inst3|inst3|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst3|inst4|inst8~combout ),
	.datac(\inst2|inst|inst3|inst4|inst43~0_combout ),
	.datad(\inst2|inst|inst3|inst3|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst4|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst4|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst3|inst4|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[19]~9 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[19]~9_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [19])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [19])))

	.dataa(\DATA_MEM_IN~combout [19]),
	.datab(\inst2|inst2|inst1 [19]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[19]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[19]~9 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[19]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst11|inst (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[19]~9_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst11|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[19]~75 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[19]~75_combout  = (\inst2|4444|inst5|inst3|inst4[19]~74_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst11|inst~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[19]~74_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst11|inst~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[19]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[19]~75 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[19]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst5|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst3|inst5|inst|inst8|3~0_combout  = \inst2|inst|inst3|inst5|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[19]~75_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout 
// )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[19]~75_combout ),
	.datac(\inst2|inst|inst3|inst5|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst5|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst5|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst3|inst5|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst5|inst14~1 (
// Equation(s):
// \inst2|inst|inst3|inst5|inst14~1_combout  = (\inst2|inst|inst3|inst5|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst3|inst4|inst|inst9|1~0_combout  $ (\inst2|inst|inst3|inst5|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst3|inst5|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst3|inst4|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst3|inst5|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst5|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst5|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst3|inst5|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[19] (
// Equation(s):
// \inst2|inst2|inst1 [19] = (\inst2|inst2|inst1[19]~58_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst3|inst5|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[19]~58_combout ),
	.datad(\inst2|inst|inst3|inst5|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [19]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[19] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[19] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst11|inst (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [19]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst11|inst~regout ));

cycloneii_lcell_comb \inst2|inst|inst3|inst5|inst8 (
// Equation(s):
// \inst2|inst|inst3|inst5|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst11|inst~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst11|inst~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst5|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst5|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst3|inst5|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst5|inst43~0 (
// Equation(s):
// \inst2|inst|inst3|inst5|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[19]~75_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[19]~75_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst5|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst5|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst3|inst5|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst5|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst3|inst5|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst3|inst5|inst8~combout  & ((\inst2|inst|inst3|inst5|inst43~0_combout ) # (\inst2|inst|inst3|inst4|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst3|inst5|inst8~combout  & (\inst2|inst|inst3|inst5|inst43~0_combout  & \inst2|inst|inst3|inst4|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst3|inst5|inst8~combout ),
	.datac(\inst2|inst|inst3|inst5|inst43~0_combout ),
	.datad(\inst2|inst|inst3|inst4|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst5|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst5|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst3|inst5|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[18]~8 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[18]~8_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [18])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [18])))

	.dataa(\DATA_MEM_IN~combout [18]),
	.datab(\inst2|inst2|inst1 [18]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[18]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[18]~8 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[18]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst11|inst5 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[18]~8_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst11|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[18]~70 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[18]~70_combout  = (\inst2|4444|inst5|inst3|inst4[18]~69_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst11|inst5~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[18]~69_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst11|inst5~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[18]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[18]~70 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[18]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst6|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst3|inst6|inst|inst8|3~0_combout  = \inst2|inst|inst3|inst6|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[18]~70_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout 
// )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[18]~70_combout ),
	.datac(\inst2|inst|inst3|inst6|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst6|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst6|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst3|inst6|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst6|inst14~1 (
// Equation(s):
// \inst2|inst|inst3|inst6|inst14~1_combout  = (\inst2|inst|inst3|inst6|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst3|inst5|inst|inst9|1~0_combout  $ (\inst2|inst|inst3|inst6|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst3|inst6|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst3|inst5|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst3|inst6|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst6|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst6|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst3|inst6|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[20] (
// Equation(s):
// \inst2|inst2|inst1 [20] = (\inst2|inst2|inst1[20]~57_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst3|inst6|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[20]~57_combout ),
	.datad(\inst2|inst|inst3|inst6|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [20]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[20] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[20] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[20]~10 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[20]~10_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [20])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [20])))

	.dataa(\DATA_MEM_IN~combout [20]),
	.datab(\inst2|inst2|inst1 [20]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[20]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[20]~10 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[20]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst14|inst20 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[20]~10_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst14|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[20]~80 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[20]~80_combout  = (\inst2|4444|inst5|inst3|inst4[20]~79_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst14|inst20~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[20]~79_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst14|inst20~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[20]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[20]~80 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[20]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst4|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst3|inst4|inst|inst8|3~0_combout  = \inst2|inst|inst3|inst4|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[20]~80_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout 
// )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[20]~80_combout ),
	.datac(\inst2|inst|inst3|inst4|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst4|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst4|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst3|inst4|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst4|inst14~1 (
// Equation(s):
// \inst2|inst|inst3|inst4|inst14~1_combout  = (\inst2|inst|inst3|inst4|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst3|inst3|inst|inst9|1~0_combout  $ (\inst2|inst|inst3|inst4|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst3|inst4|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst3|inst3|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst3|inst4|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst4|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst4|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst3|inst4|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[18] (
// Equation(s):
// \inst2|inst2|inst1 [18] = (\inst2|inst2|inst1[18]~59_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst3|inst4|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[18]~59_combout ),
	.datad(\inst2|inst|inst3|inst4|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [18]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[18] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[18] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst11|inst5 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [18]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst11|inst5~regout ));

cycloneii_lcell_comb \inst2|inst|inst3|inst6|inst8 (
// Equation(s):
// \inst2|inst|inst3|inst6|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst11|inst5~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst11|inst5~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst6|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst6|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst3|inst6|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst6|inst43~0 (
// Equation(s):
// \inst2|inst|inst3|inst6|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[18]~70_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[18]~70_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst6|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst6|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst3|inst6|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst6|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst3|inst6|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst3|inst6|inst8~combout  & ((\inst2|inst|inst3|inst6|inst43~0_combout ) # (\inst2|inst|inst3|inst5|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst3|inst6|inst8~combout  & (\inst2|inst|inst3|inst6|inst43~0_combout  & \inst2|inst|inst3|inst5|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst3|inst6|inst8~combout ),
	.datac(\inst2|inst|inst3|inst6|inst43~0_combout ),
	.datad(\inst2|inst|inst3|inst5|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst6|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst6|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst3|inst6|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[17]~7 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[17]~7_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [17])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [17])))

	.dataa(\DATA_MEM_IN~combout [17]),
	.datab(\inst2|inst2|inst1 [17]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[17]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[17]~7 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[17]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst11|inst16 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[17]~7_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst11|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[17]~65 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[17]~65_combout  = (\inst2|4444|inst5|inst3|inst4[17]~64_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst11|inst16~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[17]~64_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst11|inst16~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[17]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[17]~65 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[17]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst7|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst3|inst7|inst|inst8|3~0_combout  = \inst2|inst|inst3|inst7|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[17]~65_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout 
// )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[17]~65_combout ),
	.datac(\inst2|inst|inst3|inst7|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst7|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst7|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst3|inst7|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst7|inst14~1 (
// Equation(s):
// \inst2|inst|inst3|inst7|inst14~1_combout  = (\inst2|inst|inst3|inst7|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst3|inst6|inst|inst9|1~0_combout  $ (\inst2|inst|inst3|inst7|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst3|inst7|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst3|inst6|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst3|inst7|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst7|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst7|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst3|inst7|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[21] (
// Equation(s):
// \inst2|inst2|inst1 [21] = (\inst2|inst2|inst1[21]~56_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst3|inst7|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[21]~56_combout ),
	.datad(\inst2|inst|inst3|inst7|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [21]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[21] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[21] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[21]~11 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[21]~11_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [21])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [21])))

	.dataa(\DATA_MEM_IN~combout [21]),
	.datab(\inst2|inst2|inst1 [21]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[21]~11 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst14|inst16 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[21]~11_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst14|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[21]~85 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[21]~85_combout  = (\inst2|4444|inst5|inst3|inst4[21]~84_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst14|inst16~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[21]~84_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst14|inst16~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[21]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[21]~85 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[21]~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst3|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst3|inst3|inst|inst8|3~0_combout  = \inst2|inst|inst3|inst3|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[21]~85_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout 
// )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[21]~85_combout ),
	.datac(\inst2|inst|inst3|inst3|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst3|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst3|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst3|inst3|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst3|inst14~1 (
// Equation(s):
// \inst2|inst|inst3|inst3|inst14~1_combout  = (\inst2|inst|inst3|inst3|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst3|inst2|inst|inst9|1~0_combout  $ (\inst2|inst|inst3|inst3|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst3|inst3|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst3|inst2|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst3|inst3|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst3|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst3|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst3|inst3|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[17] (
// Equation(s):
// \inst2|inst2|inst1 [17] = (\inst2|inst2|inst1[17]~60_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst3|inst3|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[17]~60_combout ),
	.datad(\inst2|inst|inst3|inst3|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [17]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[17] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[17] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst11|inst16 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [17]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst11|inst16~regout ));

cycloneii_lcell_comb \inst2|inst|inst3|inst7|inst8 (
// Equation(s):
// \inst2|inst|inst3|inst7|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst11|inst16~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst11|inst16~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst7|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst7|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst3|inst7|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst7|inst43~0 (
// Equation(s):
// \inst2|inst|inst3|inst7|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[17]~65_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[17]~65_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst7|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst7|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst3|inst7|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst7|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst3|inst7|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst3|inst7|inst8~combout  & ((\inst2|inst|inst3|inst7|inst43~0_combout ) # (\inst2|inst|inst3|inst6|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst3|inst7|inst8~combout  & (\inst2|inst|inst3|inst7|inst43~0_combout  & \inst2|inst|inst3|inst6|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst3|inst7|inst8~combout ),
	.datac(\inst2|inst|inst3|inst7|inst43~0_combout ),
	.datad(\inst2|inst|inst3|inst6|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst7|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst7|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst3|inst7|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst8|inst43~0 (
// Equation(s):
// \inst2|inst|inst3|inst8|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[16]~141_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[16]~141_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst8|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst8|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst3|inst8|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst8|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst3|inst8|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst3|inst7|inst|inst9|1~0_combout  & ((\inst2|inst|inst3|inst8|inst8~combout ) # (\inst2|inst|inst3|inst8|inst43~0_combout ))) # 
// (!\inst2|inst|inst3|inst7|inst|inst9|1~0_combout  & (\inst2|inst|inst3|inst8|inst8~combout  & \inst2|inst|inst3|inst8|inst43~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst3|inst7|inst|inst9|1~0_combout ),
	.datac(\inst2|inst|inst3|inst8|inst8~combout ),
	.datad(\inst2|inst|inst3|inst8|inst43~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst8|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst8|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst3|inst8|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst16|inst (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1[31]~46_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst16|inst~regout ));

cycloneii_lcell_comb \inst2|inst|inst4|inst|inst8 (
// Equation(s):
// \inst2|inst|inst4|inst|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst16|inst~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst16|inst~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst4|inst|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst4|inst|inst|inst8|3~0_combout  = \inst2|inst|inst4|inst|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[31]~60_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[31]~60_combout ),
	.datac(\inst2|inst|inst4|inst|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst4|inst|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst|inst14~1 (
// Equation(s):
// \inst2|inst|inst4|inst|inst14~1_combout  = (\inst2|inst|inst4|inst|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst3|inst8|inst|inst9|1~0_combout  $ (\inst2|inst|inst4|inst|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst4|inst|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst3|inst8|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst4|inst|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst4|inst|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[23] (
// Equation(s):
// \inst2|inst2|inst1 [23] = (\inst2|inst2|inst1[23]~54_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst4|inst|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[23]~54_combout ),
	.datad(\inst2|inst|inst4|inst|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [23]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[23] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[23] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[23]~13 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[23]~13_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [23])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [23])))

	.dataa(\DATA_MEM_IN~combout [23]),
	.datab(\inst2|inst2|inst1 [23]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[23]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[23]~13 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[23]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst14|inst (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[23]~13_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst14|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[23]~95 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[23]~95_combout  = (\inst2|4444|inst5|inst3|inst4[23]~94_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst14|inst~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[23]~94_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst14|inst~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[23]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[23]~95 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[23]~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst3|inst|inst|inst8|3~0_combout  = \inst2|inst|inst3|inst|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[23]~95_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[23]~95_combout ),
	.datac(\inst2|inst|inst3|inst|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst3|inst|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst3|inst|inst14~1 (
// Equation(s):
// \inst2|inst|inst3|inst|inst14~1_combout  = (\inst2|inst|inst3|inst|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst|inst8|inst|inst9|1~0_combout  $ (\inst2|inst|inst3|inst|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst3|inst|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst|inst8|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst3|inst|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst3|inst|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst3|inst|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst3|inst|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[24]~53 (
// Equation(s):
// \inst2|inst2|inst1[24]~53_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst4|inst|inst14~1_combout ) # (\inst2|inst|inst3|inst|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst4|inst|inst14~1_combout ))

	.dataa(\inst2|inst|inst4|inst|inst14~1_combout ),
	.datab(\inst2|inst|inst3|inst|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[24]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[24]~53 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[24]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst|inst43~0 (
// Equation(s):
// \inst2|inst|inst4|inst|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[31]~60_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[31]~60_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst4|inst|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst4|inst|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst4|inst|inst8~combout  & ((\inst2|inst|inst4|inst|inst43~0_combout ) # (\inst2|inst|inst3|inst8|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst4|inst|inst8~combout  & (\inst2|inst|inst4|inst|inst43~0_combout  & \inst2|inst|inst3|inst8|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst4|inst|inst8~combout ),
	.datac(\inst2|inst|inst4|inst|inst43~0_combout ),
	.datad(\inst2|inst|inst3|inst8|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst4|inst|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[26]~51 (
// Equation(s):
// \inst2|inst2|inst1[26]~51_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst4|inst3|inst14~1_combout ) # (\inst2|inst|inst3|inst3|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst4|inst3|inst14~1_combout ))

	.dataa(\inst2|inst|inst4|inst3|inst14~1_combout ),
	.datab(\inst2|inst|inst3|inst3|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[26]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[26]~51 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[26]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[29]~48 (
// Equation(s):
// \inst2|inst2|inst1[29]~48_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst4|inst6|inst14~1_combout ) # (\inst2|inst|inst3|inst6|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst4|inst6|inst14~1_combout ))

	.dataa(\inst2|inst|inst4|inst6|inst14~1_combout ),
	.datab(\inst2|inst|inst3|inst6|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[29]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[29]~48 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[29]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[25]~52 (
// Equation(s):
// \inst2|inst2|inst1[25]~52_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst4|inst2|inst14~1_combout ) # (\inst2|inst|inst3|inst2|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst4|inst2|inst14~1_combout ))

	.dataa(\inst2|inst|inst4|inst2|inst14~1_combout ),
	.datab(\inst2|inst|inst3|inst2|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[25]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[25]~52 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[25]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[30]~47 (
// Equation(s):
// \inst2|inst2|inst1[30]~47_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst4|inst7|inst14~1_combout ) # (\inst2|inst|inst3|inst7|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst4|inst7|inst14~1_combout ))

	.dataa(\inst2|inst|inst4|inst7|inst14~1_combout ),
	.datab(\inst2|inst|inst3|inst7|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[30]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[30]~47 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[30]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[30] (
// Equation(s):
// \inst2|inst2|inst1 [30] = (\inst2|inst2|inst3[31]~0_combout ) # (\inst2|inst2|inst1[30]~47_combout )

	.dataa(\inst2|inst2|inst3[31]~0_combout ),
	.datab(\inst2|inst2|inst1[30]~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [30]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[30] .lut_mask = 16'hEEEE;
defparam \inst2|inst2|inst1[30] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst16|inst5 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [30]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst16|inst5~regout ));

cycloneii_lcell_comb \inst2|inst|inst4|inst2|inst8 (
// Equation(s):
// \inst2|inst|inst4|inst2|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst16|inst5~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst16|inst5~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst2|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst2|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst4|inst2|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst2|inst43~0 (
// Equation(s):
// \inst2|inst|inst4|inst2|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[30]~55_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[30]~55_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst2|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst2|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst4|inst2|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst2|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst4|inst2|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst4|inst2|inst8~combout  & ((\inst2|inst|inst4|inst2|inst43~0_combout ) # (\inst2|inst|inst4|inst|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst4|inst2|inst8~combout  & (\inst2|inst|inst4|inst2|inst43~0_combout  & \inst2|inst|inst4|inst|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst4|inst2|inst8~combout ),
	.datac(\inst2|inst|inst4|inst2|inst43~0_combout ),
	.datad(\inst2|inst|inst4|inst|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst2|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst2|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst4|inst2|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[29]~4 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[29]~4_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [29])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [29])))

	.dataa(\DATA_MEM_IN~combout [29]),
	.datab(\inst2|inst2|inst1 [29]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[29]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[29]~4 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[29]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst16|inst16 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[29]~4_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst16|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[29]~50 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[29]~50_combout  = (\inst2|4444|inst5|inst3|inst4[29]~49_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst16|inst16~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[29]~49_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst16|inst16~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[29]~50 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst3|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst4|inst3|inst|inst8|3~0_combout  = \inst2|inst|inst4|inst3|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[29]~50_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout 
// )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[29]~50_combout ),
	.datac(\inst2|inst|inst4|inst3|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst3|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst3|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst4|inst3|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst3|inst14~1 (
// Equation(s):
// \inst2|inst|inst4|inst3|inst14~1_combout  = (\inst2|inst|inst4|inst3|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst4|inst2|inst|inst9|1~0_combout  $ (\inst2|inst|inst4|inst3|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst4|inst3|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst4|inst2|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst4|inst3|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst3|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst3|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst4|inst3|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[25] (
// Equation(s):
// \inst2|inst2|inst1 [25] = (\inst2|inst2|inst1[25]~52_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst4|inst3|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[25]~52_combout ),
	.datad(\inst2|inst|inst4|inst3|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [25]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[25] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[25] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[25]~31 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[25]~31_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [25])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [25])))

	.dataa(\DATA_MEM_IN~combout [25]),
	.datab(\inst2|inst2|inst1 [25]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[25]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[25]~31 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[25]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst15|inst16 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[25]~31_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst15|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[25]~146 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[25]~146_combout  = (\inst2|4444|inst5|inst3|inst4[25]~145_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst15|inst16~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[25]~145_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst15|inst16~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[25]~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[25]~146 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[25]~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst15|inst16 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [25]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst15|inst16~regout ));

cycloneii_lcell_comb \inst2|inst|inst4|inst7|inst8 (
// Equation(s):
// \inst2|inst|inst4|inst7|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst15|inst16~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst15|inst16~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst7|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst7|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst4|inst7|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst7|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst4|inst7|inst|inst8|3~0_combout  = \inst2|inst|inst4|inst7|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[25]~146_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout 
// )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[25]~146_combout ),
	.datac(\inst2|inst|inst4|inst7|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst7|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst7|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst4|inst7|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst7|inst14~1 (
// Equation(s):
// \inst2|inst|inst4|inst7|inst14~1_combout  = (\inst2|inst|inst4|inst7|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst4|inst6|inst|inst9|1~0_combout  $ (\inst2|inst|inst4|inst7|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst4|inst7|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst4|inst6|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst4|inst7|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst7|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst7|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst4|inst7|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[29] (
// Equation(s):
// \inst2|inst2|inst1 [29] = (\inst2|inst2|inst1[29]~48_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst4|inst7|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[29]~48_combout ),
	.datad(\inst2|inst|inst4|inst7|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [29]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[29] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[29] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst16|inst16 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [29]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst16|inst16~regout ));

cycloneii_lcell_comb \inst2|inst|inst4|inst3|inst8 (
// Equation(s):
// \inst2|inst|inst4|inst3|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst16|inst16~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst16|inst16~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst3|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst3|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst4|inst3|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst3|inst43~0 (
// Equation(s):
// \inst2|inst|inst4|inst3|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[29]~50_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[29]~50_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst3|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst3|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst4|inst3|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst3|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst4|inst3|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst4|inst3|inst8~combout  & ((\inst2|inst|inst4|inst3|inst43~0_combout ) # (\inst2|inst|inst4|inst2|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst4|inst3|inst8~combout  & (\inst2|inst|inst4|inst3|inst43~0_combout  & \inst2|inst|inst4|inst2|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst4|inst3|inst8~combout ),
	.datac(\inst2|inst|inst4|inst3|inst43~0_combout ),
	.datad(\inst2|inst|inst4|inst2|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst3|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst3|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst4|inst3|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[28]~49 (
// Equation(s):
// \inst2|inst2|inst1[28]~49_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst4|inst5|inst14~1_combout ) # (\inst2|inst|inst3|inst5|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst4|inst5|inst14~1_combout ))

	.dataa(\inst2|inst|inst4|inst5|inst14~1_combout ),
	.datab(\inst2|inst|inst3|inst5|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[28]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[28]~49 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[28]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[27]~50 (
// Equation(s):
// \inst2|inst2|inst1[27]~50_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [23] & ((\inst2|inst|inst4|inst4|inst14~1_combout ) # (\inst2|inst|inst3|inst4|inst14~1_combout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst4|inst4|inst14~1_combout ))

	.dataa(\inst2|inst|inst4|inst4|inst14~1_combout ),
	.datab(\inst2|inst|inst3|inst4|inst14~1_combout ),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[27]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[27]~50 .lut_mask = 16'h0AEA;
defparam \inst2|inst2|inst1[27]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst16|inst20 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [28]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst16|inst20~regout ));

cycloneii_lcell_comb \inst2|inst|inst4|inst4|inst8 (
// Equation(s):
// \inst2|inst|inst4|inst4|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst16|inst20~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst16|inst20~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst4|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst4|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst4|inst4|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst4|inst43~0 (
// Equation(s):
// \inst2|inst|inst4|inst4|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[28]~45_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[28]~45_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst4|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst4|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst4|inst4|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst4|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst4|inst4|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst4|inst4|inst8~combout  & ((\inst2|inst|inst4|inst4|inst43~0_combout ) # (\inst2|inst|inst4|inst3|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst4|inst4|inst8~combout  & (\inst2|inst|inst4|inst4|inst43~0_combout  & \inst2|inst|inst4|inst3|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst4|inst4|inst8~combout ),
	.datac(\inst2|inst|inst4|inst4|inst43~0_combout ),
	.datad(\inst2|inst|inst4|inst3|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst4|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst4|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst4|inst4|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[27]~2 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[27]~2_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [27])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [27])))

	.dataa(\DATA_MEM_IN~combout [27]),
	.datab(\inst2|inst2|inst1 [27]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[27]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[27]~2 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[27]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst15|inst (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[27]~2_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst15|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[27]~40 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[27]~40_combout  = (\inst2|4444|inst5|inst3|inst4[27]~39_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst15|inst~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[27]~39_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst15|inst~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[27]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[27]~40 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[27]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst5|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst4|inst5|inst|inst8|3~0_combout  = \inst2|inst|inst4|inst5|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[27]~40_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout 
// )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[27]~40_combout ),
	.datac(\inst2|inst|inst4|inst5|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst5|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst5|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst4|inst5|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst5|inst14~1 (
// Equation(s):
// \inst2|inst|inst4|inst5|inst14~1_combout  = (\inst2|inst|inst4|inst5|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst4|inst4|inst|inst9|1~0_combout  $ (\inst2|inst|inst4|inst5|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst4|inst5|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst4|inst4|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst4|inst5|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst5|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst5|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst4|inst5|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[27] (
// Equation(s):
// \inst2|inst2|inst1 [27] = (\inst2|inst2|inst1[27]~50_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst4|inst5|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[27]~50_combout ),
	.datad(\inst2|inst|inst4|inst5|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [27]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[27] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[27] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst15|inst (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [27]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst15|inst~regout ));

cycloneii_lcell_comb \inst2|inst|inst4|inst5|inst8 (
// Equation(s):
// \inst2|inst|inst4|inst5|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst15|inst~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst15|inst~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst5|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst5|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst4|inst5|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst5|inst43~0 (
// Equation(s):
// \inst2|inst|inst4|inst5|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[27]~40_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[27]~40_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst5|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst5|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst4|inst5|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst5|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst4|inst5|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst4|inst5|inst8~combout  & ((\inst2|inst|inst4|inst5|inst43~0_combout ) # (\inst2|inst|inst4|inst4|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst4|inst5|inst8~combout  & (\inst2|inst|inst4|inst5|inst43~0_combout  & \inst2|inst|inst4|inst4|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst4|inst5|inst8~combout ),
	.datac(\inst2|inst|inst4|inst5|inst43~0_combout ),
	.datad(\inst2|inst|inst4|inst4|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst5|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst5|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst4|inst5|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[26]~1 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[26]~1_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [26])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [26])))

	.dataa(\DATA_MEM_IN~combout [26]),
	.datab(\inst2|inst2|inst1 [26]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[26]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[26]~1 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[26]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst15|inst5 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[26]~1_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst15|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[26]~35 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[26]~35_combout  = (\inst2|4444|inst5|inst3|inst4[26]~34_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst15|inst5~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[26]~34_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst15|inst5~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[26]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[26]~35 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[26]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst6|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst4|inst6|inst|inst8|3~0_combout  = \inst2|inst|inst4|inst6|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[26]~35_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout 
// )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[26]~35_combout ),
	.datac(\inst2|inst|inst4|inst6|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst6|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst6|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst4|inst6|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst6|inst14~1 (
// Equation(s):
// \inst2|inst|inst4|inst6|inst14~1_combout  = (\inst2|inst|inst4|inst6|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst4|inst5|inst|inst9|1~0_combout  $ (\inst2|inst|inst4|inst6|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst4|inst6|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst4|inst5|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst4|inst6|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst6|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst6|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst4|inst6|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[28] (
// Equation(s):
// \inst2|inst2|inst1 [28] = (\inst2|inst2|inst1[28]~49_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst4|inst6|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[28]~49_combout ),
	.datad(\inst2|inst|inst4|inst6|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [28]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[28] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[28] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[28]~3 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[28]~3_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [28])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [28])))

	.dataa(\DATA_MEM_IN~combout [28]),
	.datab(\inst2|inst2|inst1 [28]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[28]~3 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst16|inst20 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[28]~3_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst16|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[28]~45 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[28]~45_combout  = (\inst2|4444|inst5|inst3|inst4[28]~44_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst16|inst20~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[28]~44_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst16|inst20~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[28]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[28]~45 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[28]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst4|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst4|inst4|inst|inst8|3~0_combout  = \inst2|inst|inst4|inst4|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[28]~45_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout 
// )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[28]~45_combout ),
	.datac(\inst2|inst|inst4|inst4|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst4|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst4|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst4|inst4|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst4|inst14~1 (
// Equation(s):
// \inst2|inst|inst4|inst4|inst14~1_combout  = (\inst2|inst|inst4|inst4|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst4|inst3|inst|inst9|1~0_combout  $ (\inst2|inst|inst4|inst4|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst4|inst4|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst4|inst3|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst4|inst4|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst4|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst4|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst4|inst4|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[26] (
// Equation(s):
// \inst2|inst2|inst1 [26] = (\inst2|inst2|inst1[26]~51_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst4|inst4|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[26]~51_combout ),
	.datad(\inst2|inst|inst4|inst4|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [26]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[26] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[26] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst15|inst5 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [26]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst15|inst5~regout ));

cycloneii_lcell_comb \inst2|inst|inst4|inst6|inst8 (
// Equation(s):
// \inst2|inst|inst4|inst6|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst15|inst5~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst15|inst5~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst6|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst6|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst4|inst6|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst6|inst43~0 (
// Equation(s):
// \inst2|inst|inst4|inst6|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[26]~35_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[26]~35_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst6|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst6|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst4|inst6|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst6|inst|inst9|1~0 (
// Equation(s):
// \inst2|inst|inst4|inst6|inst|inst9|1~0_combout  = (\inst2|inst|inst|inst5|inst2|inst~0_combout  & ((\inst2|inst|inst4|inst6|inst8~combout  & ((\inst2|inst|inst4|inst6|inst43~0_combout ) # (\inst2|inst|inst4|inst5|inst|inst9|1~0_combout ))) # 
// (!\inst2|inst|inst4|inst6|inst8~combout  & (\inst2|inst|inst4|inst6|inst43~0_combout  & \inst2|inst|inst4|inst5|inst|inst9|1~0_combout ))))

	.dataa(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datab(\inst2|inst|inst4|inst6|inst8~combout ),
	.datac(\inst2|inst|inst4|inst6|inst43~0_combout ),
	.datad(\inst2|inst|inst4|inst5|inst|inst9|1~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst6|inst|inst9|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst6|inst|inst9|1~0 .lut_mask = 16'hA880;
defparam \inst2|inst|inst4|inst6|inst|inst9|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst7|inst43~0 (
// Equation(s):
// \inst2|inst|inst4|inst7|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[25]~146_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[25]~146_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst7|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst7|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst4|inst7|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst10|inst|inst15|inst20 (
	.clk(\inst2|4444|inst10|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [24]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst10|inst|inst15|inst20~regout ));

cycloneii_lcell_comb \inst2|inst|inst4|inst8|inst8 (
// Equation(s):
// \inst2|inst|inst4|inst8|inst8~combout  = \inst|inst3|altsyncram_component|auto_generated|q_a [17] $ (((\inst2|4444|inst10|inst|inst15|inst20~regout  & \inst|inst3|altsyncram_component|auto_generated|q_a [19])))

	.dataa(vcc),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|4444|inst10|inst|inst15|inst20~regout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst8|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst8|inst8 .lut_mask = 16'h3CCC;
defparam \inst2|inst|inst4|inst8|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst8|inst|inst~0 (
// Equation(s):
// \inst2|inst|inst4|inst8|inst|inst~0_combout  = \inst2|inst|inst4|inst8|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[24]~29_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[24]~29_combout ),
	.datac(\inst2|inst|inst4|inst8|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst8|inst|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst8|inst|inst~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst4|inst8|inst|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst8|inst|inst~1 (
// Equation(s):
// \inst2|inst|inst4|inst8|inst|inst~1_combout  = \inst2|inst|inst4|inst8|inst|inst~0_combout  $ (((\inst2|inst|inst4|inst7|inst8~combout  & ((\inst2|inst|inst4|inst6|inst|inst9|1~0_combout ) # (\inst2|inst|inst4|inst7|inst43~0_combout ))) # 
// (!\inst2|inst|inst4|inst7|inst8~combout  & (\inst2|inst|inst4|inst6|inst|inst9|1~0_combout  & \inst2|inst|inst4|inst7|inst43~0_combout ))))

	.dataa(\inst2|inst|inst4|inst7|inst8~combout ),
	.datab(\inst2|inst|inst4|inst6|inst|inst9|1~0_combout ),
	.datac(\inst2|inst|inst4|inst7|inst43~0_combout ),
	.datad(\inst2|inst|inst4|inst8|inst|inst~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst8|inst|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst8|inst|inst~1 .lut_mask = 16'h17E8;
defparam \inst2|inst|inst4|inst8|inst|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst3[31]~0 (
// Equation(s):
// \inst2|inst2|inst3[31]~0_combout  = (\inst2|inst2|inst13|inst2~0_combout  & ((\inst2|inst|inst4|inst8|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & \inst2|inst|inst4|inst8|inst|inst~1_combout ))))

	.dataa(\inst2|inst2|inst13|inst2~0_combout ),
	.datab(\inst2|inst|inst4|inst8|inst14~0_combout ),
	.datac(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datad(\inst2|inst|inst4|inst8|inst|inst~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst3[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst3[31]~0 .lut_mask = 16'hA888;
defparam \inst2|inst2|inst3[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[30]~5 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[30]~5_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [30])) # (!\inst2|4444|inst3|inst13~regout  & (((\inst2|inst2|inst3[31]~0_combout ) # (\inst2|inst2|inst1[30]~47_combout ))))

	.dataa(\DATA_MEM_IN~combout [30]),
	.datab(\inst2|inst2|inst3[31]~0_combout ),
	.datac(\inst2|inst2|inst1[30]~47_combout ),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[30]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[30]~5 .lut_mask = 16'hAAFC;
defparam \inst2|4444|inst3|inst1|inst9[30]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst16|inst5 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[30]~5_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst16|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[30]~55 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[30]~55_combout  = (\inst2|4444|inst5|inst3|inst4[30]~54_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst16|inst5~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[30]~54_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst16|inst5~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[30]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[30]~55 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[30]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst2|inst|inst8|3~0 (
// Equation(s):
// \inst2|inst|inst4|inst2|inst|inst8|3~0_combout  = \inst2|inst|inst4|inst2|inst8~combout  $ (((\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[30]~55_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout 
// )))))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[30]~55_combout ),
	.datac(\inst2|inst|inst4|inst2|inst8~combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst2|inst|inst8|3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst2|inst|inst8|3~0 .lut_mask = 16'h2DF0;
defparam \inst2|inst|inst4|inst2|inst|inst8|3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst2|inst14~1 (
// Equation(s):
// \inst2|inst|inst4|inst2|inst14~1_combout  = (\inst2|inst|inst4|inst2|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & (\inst2|inst|inst4|inst|inst|inst9|1~0_combout  $ (\inst2|inst|inst4|inst2|inst|inst8|3~0_combout ))))

	.dataa(\inst2|inst|inst4|inst2|inst14~0_combout ),
	.datab(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datac(\inst2|inst|inst4|inst|inst|inst9|1~0_combout ),
	.datad(\inst2|inst|inst4|inst2|inst|inst8|3~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst2|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst2|inst14~1 .lut_mask = 16'hAEEA;
defparam \inst2|inst|inst4|inst2|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[24] (
// Equation(s):
// \inst2|inst2|inst1 [24] = (\inst2|inst2|inst1[24]~53_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [23] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [22] & \inst2|inst|inst4|inst2|inst14~1_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst2|inst1[24]~53_combout ),
	.datad(\inst2|inst|inst4|inst2|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1 [24]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[24] .lut_mask = 16'hF2F0;
defparam \inst2|inst2|inst1[24] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[24]~0 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[24]~0_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [24])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [24])))

	.dataa(\DATA_MEM_IN~combout [24]),
	.datab(\inst2|inst2|inst1 [24]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[24]~0 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst15|inst20 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[24]~0_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst15|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[24]~29 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[24]~29_combout  = (\inst2|4444|inst5|inst3|inst4[24]~28_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst15|inst20~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[24]~28_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst15|inst20~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[24]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[24]~29 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[24]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst8|inst43~0 (
// Equation(s):
// \inst2|inst|inst4|inst8|inst43~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [18] & ((\inst2|4444|inst5|inst3|inst4[24]~29_combout ) # (!\inst2|4444|inst5|inst3|inst4[31]~30_combout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|4444|inst5|inst3|inst4[24]~29_combout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst8|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst8|inst43~0 .lut_mask = 16'h88AA;
defparam \inst2|inst|inst4|inst8|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst|inst4|inst8|inst14~0 (
// Equation(s):
// \inst2|inst|inst4|inst8|inst14~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [20] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [21] & ((\inst2|inst|inst4|inst8|inst8~combout ) # (\inst2|inst|inst4|inst8|inst43~0_combout )))) 
// # (!\inst|inst3|altsyncram_component|auto_generated|q_a [20] & ((\inst2|inst|inst4|inst8|inst43~0_combout  & (\inst2|inst|inst4|inst8|inst8~combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|inst|inst4|inst8|inst43~0_combout 
//  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\inst2|inst|inst4|inst8|inst8~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst2|inst|inst4|inst8|inst43~0_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|inst|inst4|inst8|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst4|inst8|inst14~0 .lut_mask = 16'h03E8;
defparam \inst2|inst|inst4|inst8|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[31]~45 (
// Equation(s):
// \inst2|inst2|inst1[31]~45_combout  = (\inst2|inst2|inst1[31]~44_combout  & ((\inst2|inst|inst4|inst8|inst14~0_combout ) # ((\inst2|inst|inst|inst5|inst2|inst~0_combout  & \inst2|inst|inst4|inst8|inst|inst~1_combout ))))

	.dataa(\inst2|inst2|inst1[31]~44_combout ),
	.datab(\inst2|inst|inst4|inst8|inst14~0_combout ),
	.datac(\inst2|inst|inst|inst5|inst2|inst~0_combout ),
	.datad(\inst2|inst|inst4|inst8|inst|inst~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[31]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[31]~45 .lut_mask = 16'hA888;
defparam \inst2|inst2|inst1[31]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst10~9 (
// Equation(s):
// \inst2|inst2|inst10~9_combout  = (!\inst2|inst2|inst2 [31] & (!\inst2|inst2|inst1[31]~45_combout  & (!\inst2|inst2|inst3[31]~0_combout  & !\inst2|inst2|inst1[30]~47_combout )))

	.dataa(\inst2|inst2|inst2 [31]),
	.datab(\inst2|inst2|inst1[31]~45_combout ),
	.datac(\inst2|inst2|inst3[31]~0_combout ),
	.datad(\inst2|inst2|inst1[30]~47_combout ),
	.cin(gnd),
	.combout(\inst2|inst2|inst10~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst10~9 .lut_mask = 16'h0001;
defparam \inst2|inst2|inst10~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst10 (
// Equation(s):
// \inst2|inst2|inst10~combout  = (\inst2|inst2|inst10~8_combout  & (\inst2|inst2|inst10~9_combout  & (!\inst2|inst2|inst1 [29] & !\inst2|inst2|inst1 [28])))

	.dataa(\inst2|inst2|inst10~8_combout ),
	.datab(\inst2|inst2|inst10~9_combout ),
	.datac(\inst2|inst2|inst1 [29]),
	.datad(\inst2|inst2|inst1 [28]),
	.cin(gnd),
	.combout(\inst2|inst2|inst10~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst10 .lut_mask = 16'h0008;
defparam \inst2|inst2|inst10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst|inst2|inst1 (
	.clk(\CLOCK~combout ),
	.datain(\inst2|inst2|inst10~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst1~regout ));

cycloneii_lcell_ff \inst|inst2|inst (
	.clk(\CLOCK~combout ),
	.datain(\inst2|inst2|inst1[31]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst~regout ));

cycloneii_lcell_comb \inst|inst2|inst5~0 (
// Equation(s):
// \inst|inst2|inst5~0_combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [25] & ((\inst|inst2|inst~regout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [24] & \inst|inst2|inst1~regout )))) # 
// (!\inst|inst3|altsyncram_component|auto_generated|q_a [25] & (\inst|inst3|altsyncram_component|auto_generated|q_a [24] & (\inst|inst2|inst1~regout )))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [25]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [24]),
	.datac(\inst|inst2|inst1~regout ),
	.datad(\inst|inst2|inst~regout ),
	.cin(gnd),
	.combout(\inst|inst2|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst5~0 .lut_mask = 16'hEAC0;
defparam \inst|inst2|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|inst2|inst5 (
// Equation(s):
// \inst|inst2|inst5~combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [35]) # (\inst|inst2|inst5~0_combout )

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [35]),
	.datab(\inst|inst2|inst5~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst2|inst5~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst5 .lut_mask = 16'hEEEE;
defparam \inst|inst2|inst5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000004;
// synopsys translate_on

cycloneii_io \PROG_MEM_IN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PROG_MEM_IN~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PROG_MEM_IN[0]));
// synopsys translate_off
defparam \PROG_MEM_IN[0]~I .input_async_reset = "none";
defparam \PROG_MEM_IN[0]~I .input_power_up = "low";
defparam \PROG_MEM_IN[0]~I .input_register_mode = "none";
defparam \PROG_MEM_IN[0]~I .input_sync_reset = "none";
defparam \PROG_MEM_IN[0]~I .oe_async_reset = "none";
defparam \PROG_MEM_IN[0]~I .oe_power_up = "low";
defparam \PROG_MEM_IN[0]~I .oe_register_mode = "none";
defparam \PROG_MEM_IN[0]~I .oe_sync_reset = "none";
defparam \PROG_MEM_IN[0]~I .operation_mode = "input";
defparam \PROG_MEM_IN[0]~I .output_async_reset = "none";
defparam \PROG_MEM_IN[0]~I .output_power_up = "low";
defparam \PROG_MEM_IN[0]~I .output_register_mode = "none";
defparam \PROG_MEM_IN[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst5|inst3|inst|inst (
	.clk(\inst2|4444|inst5|inst3|inst12~combout ),
	.datain(\PROG_MEM_IN~combout [0]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst5|inst3|inst|inst~regout ));

cycloneii_lcell_ff \inst|inst2|inst2[0] (
	.clk(\CLOCK~combout ),
	.datain(\inst2|4444|inst5|inst3|inst|inst~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst2 [0]));

cycloneii_lcell_comb \inst|inst2|inst7[0] (
// Equation(s):
// \inst|inst2|inst7 [0] = (\inst|inst3|altsyncram_component|auto_generated|q_a [27]) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [26] & \inst|inst2|inst2 [0]))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [27]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [26]),
	.datac(\inst|inst2|inst2 [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst2|inst7 [0]),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst7[0] .lut_mask = 16'hEAEA;
defparam \inst|inst2|inst7[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst1[31]~46 (
// Equation(s):
// \inst2|inst2|inst1[31]~46_combout  = (\inst2|inst2|inst1[31]~45_combout ) # ((\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst3|inst8|inst14~1_combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\inst2|inst2|inst1[31]~45_combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst2|inst|inst3|inst8|inst14~1_combout ),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst1[31]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst1[31]~46 .lut_mask = 16'hAAEA;
defparam \inst2|inst2|inst1[31]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst16|inst (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1[31]~46_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst16|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst4|inst10 (
// Equation(s):
// \inst2|4444|inst4|inst10~combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [0] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [3] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [1] & 
// !\inst|inst3|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst10~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst10 .lut_mask = 16'h0002;
defparam \inst2|4444|inst4|inst10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst1|inst10 (
// Equation(s):
// \inst2|4444|inst1|inst10~combout  = (\inst|inst3|altsyncram_component|auto_generated|q_a [2] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [3] & (!\inst|inst3|altsyncram_component|auto_generated|q_a [1] & 
// !\inst|inst3|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst|inst3|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst2|4444|inst1|inst10~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst1|inst10 .lut_mask = 16'h0002;
defparam \inst2|4444|inst1|inst10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[31]~56 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[31]~56_combout  = (\inst2|4444|inst1|inst|inst16|inst~regout  & ((\inst2|4444|inst4|inst|inst16|inst~regout ) # ((!\inst2|4444|inst4|inst10~combout )))) # (!\inst2|4444|inst1|inst|inst16|inst~regout  & 
// (!\inst2|4444|inst1|inst10~combout  & ((\inst2|4444|inst4|inst|inst16|inst~regout ) # (!\inst2|4444|inst4|inst10~combout ))))

	.dataa(\inst2|4444|inst1|inst|inst16|inst~regout ),
	.datab(\inst2|4444|inst4|inst|inst16|inst~regout ),
	.datac(\inst2|4444|inst4|inst10~combout ),
	.datad(\inst2|4444|inst1|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[31]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[31]~56 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[31]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst2|inst|inst16|inst (
	.clk(\inst2|4444|inst2|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1[31]~46_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst2|inst|inst16|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[31]~57 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[31]~57_combout  = (\inst2|4444|inst6|inst|inst16|inst~regout  & ((\inst2|4444|inst2|inst|inst16|inst~regout ) # ((!\inst2|4444|inst2|inst6~combout )))) # (!\inst2|4444|inst6|inst|inst16|inst~regout  & 
// (!\inst2|4444|inst6|inst6~combout  & ((\inst2|4444|inst2|inst|inst16|inst~regout ) # (!\inst2|4444|inst2|inst6~combout ))))

	.dataa(\inst2|4444|inst6|inst|inst16|inst~regout ),
	.datab(\inst2|4444|inst2|inst|inst16|inst~regout ),
	.datac(\inst2|4444|inst2|inst6~combout ),
	.datad(\inst2|4444|inst6|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[31]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[31]~57 .lut_mask = 16'h8ACF;
defparam \inst2|4444|inst5|inst3|inst4[31]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst8|inst|inst16|inst (
	.clk(\inst2|4444|inst8|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1[31]~46_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst8|inst|inst16|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[31]~58 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[31]~58_combout  = (\inst2|4444|inst7|inst|inst16|inst~regout  & ((\inst2|4444|inst8|inst8~combout ) # ((\inst2|4444|inst8|inst|inst16|inst~regout )))) # (!\inst2|4444|inst7|inst|inst16|inst~regout  & 
// (!\inst2|4444|inst7|inst6~combout  & ((\inst2|4444|inst8|inst8~combout ) # (\inst2|4444|inst8|inst|inst16|inst~regout ))))

	.dataa(\inst2|4444|inst7|inst|inst16|inst~regout ),
	.datab(\inst2|4444|inst8|inst8~combout ),
	.datac(\inst2|4444|inst8|inst|inst16|inst~regout ),
	.datad(\inst2|4444|inst7|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[31]~58 .lut_mask = 16'hA8FC;
defparam \inst2|4444|inst5|inst3|inst4[31]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[31]~59 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[31]~59_combout  = (\inst2|4444|inst5|inst3|inst4[31]~24_combout  & (\inst2|4444|inst5|inst3|inst4[31]~56_combout  & (\inst2|4444|inst5|inst3|inst4[31]~57_combout  & \inst2|4444|inst5|inst3|inst4[31]~58_combout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~24_combout ),
	.datab(\inst2|4444|inst5|inst3|inst4[31]~56_combout ),
	.datac(\inst2|4444|inst5|inst3|inst4[31]~57_combout ),
	.datad(\inst2|4444|inst5|inst3|inst4[31]~58_combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[31]~59 .lut_mask = 16'h8000;
defparam \inst2|4444|inst5|inst3|inst4[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|inst2|inst2[31] (
// Equation(s):
// \inst2|inst2|inst2 [31] = (\inst|inst3|altsyncram_component|auto_generated|q_a [22] & (\inst2|inst|inst3|inst8|inst14~1_combout  & !\inst|inst3|altsyncram_component|auto_generated|q_a [23]))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.datab(\inst2|inst|inst3|inst8|inst14~1_combout ),
	.datac(vcc),
	.datad(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst2|inst2|inst2 [31]),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst2[31] .lut_mask = 16'h0088;
defparam \inst2|inst2|inst2[31] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[31]~6 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[31]~6_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [31])) # (!\inst2|4444|inst3|inst13~regout  & (((\inst2|inst2|inst2 [31]) # (\inst2|inst2|inst1[31]~45_combout ))))

	.dataa(\DATA_MEM_IN~combout [31]),
	.datab(\inst2|inst2|inst2 [31]),
	.datac(\inst2|inst2|inst1[31]~45_combout ),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[31]~6 .lut_mask = 16'hAAFC;
defparam \inst2|4444|inst3|inst1|inst9[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst16|inst (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[31]~6_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst16|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst5|inst3|inst4[31]~60 (
// Equation(s):
// \inst2|4444|inst5|inst3|inst4[31]~60_combout  = (\inst2|4444|inst5|inst3|inst4[31]~59_combout  & ((\inst2|4444|inst3|inst15~combout ) # (\inst2|4444|inst3|inst1|inst16|inst~regout )))

	.dataa(\inst2|4444|inst5|inst3|inst4[31]~59_combout ),
	.datab(\inst2|4444|inst3|inst15~combout ),
	.datac(\inst2|4444|inst3|inst1|inst16|inst~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst5|inst3|inst4[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst5|inst3|inst4[31]~60 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst5|inst3|inst4[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[1]~56 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[1]~56_combout  = (\inst2|4444|inst4|inst|inst4[1]~50_combout  & ((\inst2|4444|inst5|inst3|inst|inst5~regout ) # (!\inst2|4444|inst5|inst10~combout )))

	.dataa(\inst2|4444|inst4|inst|inst4[1]~50_combout ),
	.datab(\inst2|4444|inst5|inst3|inst|inst5~regout ),
	.datac(vcc),
	.datad(\inst2|4444|inst5|inst10~combout ),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[1]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[1]~56 .lut_mask = 16'h88AA;
defparam \inst2|4444|inst4|inst|inst4[1]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst4[0]~57 (
// Equation(s):
// \inst2|4444|inst4|inst|inst4[0]~57_combout  = (\inst2|4444|inst4|inst|inst4[0]~55_combout  & ((\inst2|4444|inst5|inst3|inst|inst~regout ) # (!\inst2|4444|inst5|inst10~combout )))

	.dataa(\inst2|4444|inst5|inst3|inst|inst~regout ),
	.datab(\inst2|4444|inst5|inst10~combout ),
	.datac(\inst2|4444|inst4|inst|inst4[0]~55_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst4[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst4[0]~57 .lut_mask = 16'hB0B0;
defparam \inst2|4444|inst4|inst|inst4[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000A80001000000001020400000044A40000000100000201000000;
// synopsys translate_on

cycloneii_lcell_ff \inst|inst4 (
	.clk(\CLOCK~combout ),
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4~regout ));

cycloneii_lcell_comb \inst2|4444|inst|inst|inst12 (
// Equation(s):
// \inst2|4444|inst|inst|inst12~combout  = LCELL((\inst|inst3|altsyncram_component|auto_generated|q_a [7] & \CLOCK~combout ))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [7]),
	.datab(\CLOCK~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst|inst|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst|inst|inst12 .lut_mask = 16'h8888;
defparam \inst2|4444|inst|inst|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst|inst|inst16|inst (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1[31]~46_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst16|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst16|inst5 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [30]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst16|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst16|inst16 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [29]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst16|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst16|inst20 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [28]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst16|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst15|inst (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [27]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst15|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst15|inst5 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [26]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst15|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst15|inst16 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [25]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst15|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst15|inst20 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [24]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst15|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst14|inst (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [23]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst14|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst14|inst5 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [22]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst14|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst14|inst16 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [21]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst14|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst14|inst20 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [20]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst14|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst11|inst (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [19]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst11|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst11|inst5 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [18]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst11|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst11|inst16 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [17]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst11|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst11|inst20 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [16]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst11|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst3|inst (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [15]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst3|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst3|inst5 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [14]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst3|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst3|inst16 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [13]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst3|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst3|inst20 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [12]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst3|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst2|inst (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [11]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst2|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst2|inst5 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [10]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst2|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst2|inst16 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [9]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst2|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst2|inst20 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [8]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst2|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst1|inst (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [7]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst1|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst1|inst5 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [6]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst1|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst1|inst16 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [5]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst1|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst1|inst20 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [4]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst1|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst|inst20 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [3]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst|inst16 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [2]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst|inst5 (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [1]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst|inst|inst|inst (
	.clk(\inst2|4444|inst|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [0]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst|inst|inst|inst~regout ));

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000A80001000000001020400000044440000000100000200000000;
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst12 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst12~combout  = LCELL((\CLOCK~combout  & ((\inst|inst3|altsyncram_component|auto_generated|q_a [8]) # (\inst2|4444|inst3|inst13~regout ))))

	.dataa(\CLOCK~combout ),
	.datab(\inst|inst3|altsyncram_component|auto_generated|q_a [8]),
	.datac(\inst2|4444|inst3|inst13~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst12 .lut_mask = 16'hA8A8;
defparam \inst2|4444|inst3|inst1|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[7]~22 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[7]~22_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [7])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [7])))

	.dataa(\DATA_MEM_IN~combout [7]),
	.datab(\inst2|inst2|inst1 [7]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[7]~22 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst1|inst (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[7]~22_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst1|inst~regout ));

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[6]~23 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[6]~23_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [6])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [6])))

	.dataa(\DATA_MEM_IN~combout [6]),
	.datab(\inst2|inst2|inst1 [6]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[6]~23 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst1|inst5 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[6]~23_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst1|inst5~regout ));

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[5]~24 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[5]~24_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [5])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [5])))

	.dataa(\DATA_MEM_IN~combout [5]),
	.datab(\inst2|inst2|inst1 [5]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[5]~24 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst1|inst16 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[5]~24_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst1|inst16~regout ));

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[4]~25 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[4]~25_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [4])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [4])))

	.dataa(\DATA_MEM_IN~combout [4]),
	.datab(\inst2|inst2|inst1 [4]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[4]~25 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst1|inst20 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[4]~25_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst1|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[3]~26 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[3]~26_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [3])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [3])))

	.dataa(\DATA_MEM_IN~combout [3]),
	.datab(\inst2|inst2|inst1 [3]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[3]~26 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst|inst20 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[3]~26_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst|inst20~regout ));

cycloneii_lcell_comb \inst2|4444|inst3|inst1|inst9[2]~27 (
// Equation(s):
// \inst2|4444|inst3|inst1|inst9[2]~27_combout  = (\inst2|4444|inst3|inst13~regout  & (\DATA_MEM_IN~combout [2])) # (!\inst2|4444|inst3|inst13~regout  & ((\inst2|inst2|inst1 [2])))

	.dataa(\DATA_MEM_IN~combout [2]),
	.datab(\inst2|inst2|inst1 [2]),
	.datac(vcc),
	.datad(\inst2|4444|inst3|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|4444|inst3|inst1|inst9[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst3|inst1|inst9[2]~27 .lut_mask = 16'hAACC;
defparam \inst2|4444|inst3|inst1|inst9[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst3|inst1|inst|inst16 (
	.clk(\inst2|4444|inst3|inst1|inst12~combout ),
	.datain(\inst2|4444|inst3|inst1|inst9[2]~27_combout ),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst3|inst1|inst|inst16~regout ));

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 35;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 512'h00000000000000000000000000000000000000000000000001C0000000E000000000000000000020000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 34;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 512'h00000000000000000000001000000000000000000000000000000000000000000000000000631FDFFFCFEFB7FE0001F380000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 33;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000211FDF800000040400000040000033FAC000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 32;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 512'h00000000000000000000001000000000000000000000000003C000000000000000000000004200007FCFEFB3C0000000400000338000000007C0000100010000;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 512'h00000000000000000000000000000000000000000000000003C0000001E0000000000000002100007FCF80043E000000C00000007AC0000007C0000001FE0000;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 512'h00000000000000000000001000000000000000000000000003800000008000000000000000001F807F806F803A000180400000007A8000000780000001800000;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 512'h00000000000000000000000000000000000000000000000000400000016000000000000000621858784868307C00007040000030F84000000040000000720000;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 512'h0000000000000000000000000000000000000000000000000040000001600000000000000020264E6656766222010266400000E6E74000000E400002027C0001;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 512'h00000000000000000000000000000000000000000000000001400000014000000000000000011555554545111400015140000011D04000000540000101540000;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 512'h0000000000000000000000000000000000000000000000000180000000C000000000000000000048618006020000009280000022200000000040000000260000;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 512'h00000000000000000000001000000000000000000000000000000000000000000000000000000000040000841400000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 512'h000000000000000000000000000000000000000000000000000000000000000000000000002100030000000020010004000000C4010000000800000202000000;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000002000000880000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000500000020018A00000140000011024000000200000000810000;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 512'h00000000000000000000000000000000000000000000000000400000002000000000000000001014984209300000014000000000000000000400000101080004;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 512'h000000000000000000000000000000000000000000000000020000000100000000000000000005020205A0018A000021400000119A4000000280000000D10000;
// synopsys translate_on

cycloneii_ram_block \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst2|inst5~combout ,\inst|inst2|inst7 [7],\inst|inst2|inst7 [6],\inst|inst2|inst7 [5],\inst|inst2|inst7 [4],\inst|inst2|inst7 [3],\inst|inst2|inst7 [2],\inst|inst2|inst7 [1],\inst|inst2|inst7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .init_file = "mic1.mif";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "UNIDADE_CONTROLE:inst|CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ALTSYNCRAM";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 511;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 512;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 36;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 9;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 512'h00000000000000000000000000000000000000000000000000400000002000000000000000001014984209200000014000000000000000000400000101080004;
// synopsys translate_on

cycloneii_lcell_comb \inst2|4444|inst4|inst|inst12 (
// Equation(s):
// \inst2|4444|inst4|inst|inst12~combout  = LCELL((\inst|inst3|altsyncram_component|auto_generated|q_a [9] & \CLOCK~combout ))

	.dataa(\inst|inst3|altsyncram_component|auto_generated|q_a [9]),
	.datab(\CLOCK~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|4444|inst4|inst|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|4444|inst4|inst|inst12 .lut_mask = 16'h8888;
defparam \inst2|4444|inst4|inst|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst16|inst5 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [30]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst16|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst16|inst16 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [29]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst16|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst16|inst20 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [28]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst16|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst15|inst (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [27]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst15|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst15|inst5 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [26]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst15|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst15|inst16 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [25]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst15|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst15|inst20 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [24]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst15|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst14|inst (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [23]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst14|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst14|inst5 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [22]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst14|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst14|inst16 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [21]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst14|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst14|inst20 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [20]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst14|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst11|inst (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [19]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst11|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst11|inst5 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [18]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst11|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst11|inst16 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [17]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst11|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst11|inst20 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [16]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst11|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst3|inst (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [15]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst3|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst3|inst5 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [14]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst3|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst3|inst16 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [13]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst3|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst3|inst20 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [12]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst3|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst2|inst (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [11]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst2|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst2|inst5 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [10]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst2|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst2|inst16 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [9]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst2|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst2|inst20 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [8]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst2|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst1|inst (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [7]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst1|inst~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst1|inst5 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [6]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst1|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst1|inst16 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [5]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst1|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst1|inst20 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [4]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst1|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst|inst20 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [3]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst|inst20~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst|inst16 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [2]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst|inst16~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst|inst5 (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [1]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst|inst5~regout ));

cycloneii_lcell_ff \inst2|4444|inst4|inst|inst|inst (
	.clk(\inst2|4444|inst4|inst|inst12~combout ),
	.datain(\inst2|inst2|inst1 [0]),
	.sdata(gnd),
	.aclr(\LOADN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|4444|inst4|inst|inst|inst~regout ));

cycloneii_io \B[31]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[31]~60_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[31]));
// synopsys translate_off
defparam \B[31]~I .input_async_reset = "none";
defparam \B[31]~I .input_power_up = "low";
defparam \B[31]~I .input_register_mode = "none";
defparam \B[31]~I .input_sync_reset = "none";
defparam \B[31]~I .oe_async_reset = "none";
defparam \B[31]~I .oe_power_up = "low";
defparam \B[31]~I .oe_register_mode = "none";
defparam \B[31]~I .oe_sync_reset = "none";
defparam \B[31]~I .operation_mode = "output";
defparam \B[31]~I .output_async_reset = "none";
defparam \B[31]~I .output_power_up = "low";
defparam \B[31]~I .output_register_mode = "none";
defparam \B[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[30]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[30]~55_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[30]));
// synopsys translate_off
defparam \B[30]~I .input_async_reset = "none";
defparam \B[30]~I .input_power_up = "low";
defparam \B[30]~I .input_register_mode = "none";
defparam \B[30]~I .input_sync_reset = "none";
defparam \B[30]~I .oe_async_reset = "none";
defparam \B[30]~I .oe_power_up = "low";
defparam \B[30]~I .oe_register_mode = "none";
defparam \B[30]~I .oe_sync_reset = "none";
defparam \B[30]~I .operation_mode = "output";
defparam \B[30]~I .output_async_reset = "none";
defparam \B[30]~I .output_power_up = "low";
defparam \B[30]~I .output_register_mode = "none";
defparam \B[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[29]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[29]~50_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[29]));
// synopsys translate_off
defparam \B[29]~I .input_async_reset = "none";
defparam \B[29]~I .input_power_up = "low";
defparam \B[29]~I .input_register_mode = "none";
defparam \B[29]~I .input_sync_reset = "none";
defparam \B[29]~I .oe_async_reset = "none";
defparam \B[29]~I .oe_power_up = "low";
defparam \B[29]~I .oe_register_mode = "none";
defparam \B[29]~I .oe_sync_reset = "none";
defparam \B[29]~I .operation_mode = "output";
defparam \B[29]~I .output_async_reset = "none";
defparam \B[29]~I .output_power_up = "low";
defparam \B[29]~I .output_register_mode = "none";
defparam \B[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[28]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[28]~45_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[28]));
// synopsys translate_off
defparam \B[28]~I .input_async_reset = "none";
defparam \B[28]~I .input_power_up = "low";
defparam \B[28]~I .input_register_mode = "none";
defparam \B[28]~I .input_sync_reset = "none";
defparam \B[28]~I .oe_async_reset = "none";
defparam \B[28]~I .oe_power_up = "low";
defparam \B[28]~I .oe_register_mode = "none";
defparam \B[28]~I .oe_sync_reset = "none";
defparam \B[28]~I .operation_mode = "output";
defparam \B[28]~I .output_async_reset = "none";
defparam \B[28]~I .output_power_up = "low";
defparam \B[28]~I .output_register_mode = "none";
defparam \B[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[27]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[27]~40_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[27]));
// synopsys translate_off
defparam \B[27]~I .input_async_reset = "none";
defparam \B[27]~I .input_power_up = "low";
defparam \B[27]~I .input_register_mode = "none";
defparam \B[27]~I .input_sync_reset = "none";
defparam \B[27]~I .oe_async_reset = "none";
defparam \B[27]~I .oe_power_up = "low";
defparam \B[27]~I .oe_register_mode = "none";
defparam \B[27]~I .oe_sync_reset = "none";
defparam \B[27]~I .operation_mode = "output";
defparam \B[27]~I .output_async_reset = "none";
defparam \B[27]~I .output_power_up = "low";
defparam \B[27]~I .output_register_mode = "none";
defparam \B[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[26]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[26]~35_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[26]));
// synopsys translate_off
defparam \B[26]~I .input_async_reset = "none";
defparam \B[26]~I .input_power_up = "low";
defparam \B[26]~I .input_register_mode = "none";
defparam \B[26]~I .input_sync_reset = "none";
defparam \B[26]~I .oe_async_reset = "none";
defparam \B[26]~I .oe_power_up = "low";
defparam \B[26]~I .oe_register_mode = "none";
defparam \B[26]~I .oe_sync_reset = "none";
defparam \B[26]~I .operation_mode = "output";
defparam \B[26]~I .output_async_reset = "none";
defparam \B[26]~I .output_power_up = "low";
defparam \B[26]~I .output_register_mode = "none";
defparam \B[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[25]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[25]~146_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[25]));
// synopsys translate_off
defparam \B[25]~I .input_async_reset = "none";
defparam \B[25]~I .input_power_up = "low";
defparam \B[25]~I .input_register_mode = "none";
defparam \B[25]~I .input_sync_reset = "none";
defparam \B[25]~I .oe_async_reset = "none";
defparam \B[25]~I .oe_power_up = "low";
defparam \B[25]~I .oe_register_mode = "none";
defparam \B[25]~I .oe_sync_reset = "none";
defparam \B[25]~I .operation_mode = "output";
defparam \B[25]~I .output_async_reset = "none";
defparam \B[25]~I .output_power_up = "low";
defparam \B[25]~I .output_register_mode = "none";
defparam \B[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[24]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[24]~29_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[24]));
// synopsys translate_off
defparam \B[24]~I .input_async_reset = "none";
defparam \B[24]~I .input_power_up = "low";
defparam \B[24]~I .input_register_mode = "none";
defparam \B[24]~I .input_sync_reset = "none";
defparam \B[24]~I .oe_async_reset = "none";
defparam \B[24]~I .oe_power_up = "low";
defparam \B[24]~I .oe_register_mode = "none";
defparam \B[24]~I .oe_sync_reset = "none";
defparam \B[24]~I .operation_mode = "output";
defparam \B[24]~I .output_async_reset = "none";
defparam \B[24]~I .output_power_up = "low";
defparam \B[24]~I .output_register_mode = "none";
defparam \B[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[23]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[23]~95_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[23]));
// synopsys translate_off
defparam \B[23]~I .input_async_reset = "none";
defparam \B[23]~I .input_power_up = "low";
defparam \B[23]~I .input_register_mode = "none";
defparam \B[23]~I .input_sync_reset = "none";
defparam \B[23]~I .oe_async_reset = "none";
defparam \B[23]~I .oe_power_up = "low";
defparam \B[23]~I .oe_register_mode = "none";
defparam \B[23]~I .oe_sync_reset = "none";
defparam \B[23]~I .operation_mode = "output";
defparam \B[23]~I .output_async_reset = "none";
defparam \B[23]~I .output_power_up = "low";
defparam \B[23]~I .output_register_mode = "none";
defparam \B[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[22]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[22]~90_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[22]));
// synopsys translate_off
defparam \B[22]~I .input_async_reset = "none";
defparam \B[22]~I .input_power_up = "low";
defparam \B[22]~I .input_register_mode = "none";
defparam \B[22]~I .input_sync_reset = "none";
defparam \B[22]~I .oe_async_reset = "none";
defparam \B[22]~I .oe_power_up = "low";
defparam \B[22]~I .oe_register_mode = "none";
defparam \B[22]~I .oe_sync_reset = "none";
defparam \B[22]~I .operation_mode = "output";
defparam \B[22]~I .output_async_reset = "none";
defparam \B[22]~I .output_power_up = "low";
defparam \B[22]~I .output_register_mode = "none";
defparam \B[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[21]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[21]~85_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[21]));
// synopsys translate_off
defparam \B[21]~I .input_async_reset = "none";
defparam \B[21]~I .input_power_up = "low";
defparam \B[21]~I .input_register_mode = "none";
defparam \B[21]~I .input_sync_reset = "none";
defparam \B[21]~I .oe_async_reset = "none";
defparam \B[21]~I .oe_power_up = "low";
defparam \B[21]~I .oe_register_mode = "none";
defparam \B[21]~I .oe_sync_reset = "none";
defparam \B[21]~I .operation_mode = "output";
defparam \B[21]~I .output_async_reset = "none";
defparam \B[21]~I .output_power_up = "low";
defparam \B[21]~I .output_register_mode = "none";
defparam \B[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[20]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[20]~80_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[20]));
// synopsys translate_off
defparam \B[20]~I .input_async_reset = "none";
defparam \B[20]~I .input_power_up = "low";
defparam \B[20]~I .input_register_mode = "none";
defparam \B[20]~I .input_sync_reset = "none";
defparam \B[20]~I .oe_async_reset = "none";
defparam \B[20]~I .oe_power_up = "low";
defparam \B[20]~I .oe_register_mode = "none";
defparam \B[20]~I .oe_sync_reset = "none";
defparam \B[20]~I .operation_mode = "output";
defparam \B[20]~I .output_async_reset = "none";
defparam \B[20]~I .output_power_up = "low";
defparam \B[20]~I .output_register_mode = "none";
defparam \B[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[19]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[19]~75_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[19]));
// synopsys translate_off
defparam \B[19]~I .input_async_reset = "none";
defparam \B[19]~I .input_power_up = "low";
defparam \B[19]~I .input_register_mode = "none";
defparam \B[19]~I .input_sync_reset = "none";
defparam \B[19]~I .oe_async_reset = "none";
defparam \B[19]~I .oe_power_up = "low";
defparam \B[19]~I .oe_register_mode = "none";
defparam \B[19]~I .oe_sync_reset = "none";
defparam \B[19]~I .operation_mode = "output";
defparam \B[19]~I .output_async_reset = "none";
defparam \B[19]~I .output_power_up = "low";
defparam \B[19]~I .output_register_mode = "none";
defparam \B[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[18]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[18]~70_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[18]));
// synopsys translate_off
defparam \B[18]~I .input_async_reset = "none";
defparam \B[18]~I .input_power_up = "low";
defparam \B[18]~I .input_register_mode = "none";
defparam \B[18]~I .input_sync_reset = "none";
defparam \B[18]~I .oe_async_reset = "none";
defparam \B[18]~I .oe_power_up = "low";
defparam \B[18]~I .oe_register_mode = "none";
defparam \B[18]~I .oe_sync_reset = "none";
defparam \B[18]~I .operation_mode = "output";
defparam \B[18]~I .output_async_reset = "none";
defparam \B[18]~I .output_power_up = "low";
defparam \B[18]~I .output_register_mode = "none";
defparam \B[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[17]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[17]~65_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[17]));
// synopsys translate_off
defparam \B[17]~I .input_async_reset = "none";
defparam \B[17]~I .input_power_up = "low";
defparam \B[17]~I .input_register_mode = "none";
defparam \B[17]~I .input_sync_reset = "none";
defparam \B[17]~I .oe_async_reset = "none";
defparam \B[17]~I .oe_power_up = "low";
defparam \B[17]~I .oe_register_mode = "none";
defparam \B[17]~I .oe_sync_reset = "none";
defparam \B[17]~I .operation_mode = "output";
defparam \B[17]~I .output_async_reset = "none";
defparam \B[17]~I .output_power_up = "low";
defparam \B[17]~I .output_register_mode = "none";
defparam \B[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[16]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[16]~141_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[16]));
// synopsys translate_off
defparam \B[16]~I .input_async_reset = "none";
defparam \B[16]~I .input_power_up = "low";
defparam \B[16]~I .input_register_mode = "none";
defparam \B[16]~I .input_sync_reset = "none";
defparam \B[16]~I .oe_async_reset = "none";
defparam \B[16]~I .oe_power_up = "low";
defparam \B[16]~I .oe_register_mode = "none";
defparam \B[16]~I .oe_sync_reset = "none";
defparam \B[16]~I .operation_mode = "output";
defparam \B[16]~I .output_async_reset = "none";
defparam \B[16]~I .output_power_up = "low";
defparam \B[16]~I .output_register_mode = "none";
defparam \B[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[15]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[15]~135_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[15]));
// synopsys translate_off
defparam \B[15]~I .input_async_reset = "none";
defparam \B[15]~I .input_power_up = "low";
defparam \B[15]~I .input_register_mode = "none";
defparam \B[15]~I .input_sync_reset = "none";
defparam \B[15]~I .oe_async_reset = "none";
defparam \B[15]~I .oe_power_up = "low";
defparam \B[15]~I .oe_register_mode = "none";
defparam \B[15]~I .oe_sync_reset = "none";
defparam \B[15]~I .operation_mode = "output";
defparam \B[15]~I .output_async_reset = "none";
defparam \B[15]~I .output_power_up = "low";
defparam \B[15]~I .output_register_mode = "none";
defparam \B[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[14]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[14]~130_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[14]));
// synopsys translate_off
defparam \B[14]~I .input_async_reset = "none";
defparam \B[14]~I .input_power_up = "low";
defparam \B[14]~I .input_register_mode = "none";
defparam \B[14]~I .input_sync_reset = "none";
defparam \B[14]~I .oe_async_reset = "none";
defparam \B[14]~I .oe_power_up = "low";
defparam \B[14]~I .oe_register_mode = "none";
defparam \B[14]~I .oe_sync_reset = "none";
defparam \B[14]~I .operation_mode = "output";
defparam \B[14]~I .output_async_reset = "none";
defparam \B[14]~I .output_power_up = "low";
defparam \B[14]~I .output_register_mode = "none";
defparam \B[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[13]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[13]~125_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[13]));
// synopsys translate_off
defparam \B[13]~I .input_async_reset = "none";
defparam \B[13]~I .input_power_up = "low";
defparam \B[13]~I .input_register_mode = "none";
defparam \B[13]~I .input_sync_reset = "none";
defparam \B[13]~I .oe_async_reset = "none";
defparam \B[13]~I .oe_power_up = "low";
defparam \B[13]~I .oe_register_mode = "none";
defparam \B[13]~I .oe_sync_reset = "none";
defparam \B[13]~I .operation_mode = "output";
defparam \B[13]~I .output_async_reset = "none";
defparam \B[13]~I .output_power_up = "low";
defparam \B[13]~I .output_register_mode = "none";
defparam \B[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[12]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[12]~120_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[12]));
// synopsys translate_off
defparam \B[12]~I .input_async_reset = "none";
defparam \B[12]~I .input_power_up = "low";
defparam \B[12]~I .input_register_mode = "none";
defparam \B[12]~I .input_sync_reset = "none";
defparam \B[12]~I .oe_async_reset = "none";
defparam \B[12]~I .oe_power_up = "low";
defparam \B[12]~I .oe_register_mode = "none";
defparam \B[12]~I .oe_sync_reset = "none";
defparam \B[12]~I .operation_mode = "output";
defparam \B[12]~I .output_async_reset = "none";
defparam \B[12]~I .output_power_up = "low";
defparam \B[12]~I .output_register_mode = "none";
defparam \B[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[11]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[11]~115_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[11]));
// synopsys translate_off
defparam \B[11]~I .input_async_reset = "none";
defparam \B[11]~I .input_power_up = "low";
defparam \B[11]~I .input_register_mode = "none";
defparam \B[11]~I .input_sync_reset = "none";
defparam \B[11]~I .oe_async_reset = "none";
defparam \B[11]~I .oe_power_up = "low";
defparam \B[11]~I .oe_register_mode = "none";
defparam \B[11]~I .oe_sync_reset = "none";
defparam \B[11]~I .operation_mode = "output";
defparam \B[11]~I .output_async_reset = "none";
defparam \B[11]~I .output_power_up = "low";
defparam \B[11]~I .output_register_mode = "none";
defparam \B[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[10]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[10]~110_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[10]));
// synopsys translate_off
defparam \B[10]~I .input_async_reset = "none";
defparam \B[10]~I .input_power_up = "low";
defparam \B[10]~I .input_register_mode = "none";
defparam \B[10]~I .input_sync_reset = "none";
defparam \B[10]~I .oe_async_reset = "none";
defparam \B[10]~I .oe_power_up = "low";
defparam \B[10]~I .oe_register_mode = "none";
defparam \B[10]~I .oe_sync_reset = "none";
defparam \B[10]~I .operation_mode = "output";
defparam \B[10]~I .output_async_reset = "none";
defparam \B[10]~I .output_power_up = "low";
defparam \B[10]~I .output_register_mode = "none";
defparam \B[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[9]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[9]~105_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[9]));
// synopsys translate_off
defparam \B[9]~I .input_async_reset = "none";
defparam \B[9]~I .input_power_up = "low";
defparam \B[9]~I .input_register_mode = "none";
defparam \B[9]~I .input_sync_reset = "none";
defparam \B[9]~I .oe_async_reset = "none";
defparam \B[9]~I .oe_power_up = "low";
defparam \B[9]~I .oe_register_mode = "none";
defparam \B[9]~I .oe_sync_reset = "none";
defparam \B[9]~I .operation_mode = "output";
defparam \B[9]~I .output_async_reset = "none";
defparam \B[9]~I .output_power_up = "low";
defparam \B[9]~I .output_register_mode = "none";
defparam \B[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[8]~I (
	.datain(\inst2|4444|inst5|inst3|inst4[8]~100_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[8]));
// synopsys translate_off
defparam \B[8]~I .input_async_reset = "none";
defparam \B[8]~I .input_power_up = "low";
defparam \B[8]~I .input_register_mode = "none";
defparam \B[8]~I .input_sync_reset = "none";
defparam \B[8]~I .oe_async_reset = "none";
defparam \B[8]~I .oe_power_up = "low";
defparam \B[8]~I .oe_register_mode = "none";
defparam \B[8]~I .oe_sync_reset = "none";
defparam \B[8]~I .operation_mode = "output";
defparam \B[8]~I .output_async_reset = "none";
defparam \B[8]~I .output_power_up = "low";
defparam \B[8]~I .output_register_mode = "none";
defparam \B[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[7]~I (
	.datain(\inst2|4444|inst4|inst|inst4[7]~15_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[7]));
// synopsys translate_off
defparam \B[7]~I .input_async_reset = "none";
defparam \B[7]~I .input_power_up = "low";
defparam \B[7]~I .input_register_mode = "none";
defparam \B[7]~I .input_sync_reset = "none";
defparam \B[7]~I .oe_async_reset = "none";
defparam \B[7]~I .oe_power_up = "low";
defparam \B[7]~I .oe_register_mode = "none";
defparam \B[7]~I .oe_sync_reset = "none";
defparam \B[7]~I .operation_mode = "output";
defparam \B[7]~I .output_async_reset = "none";
defparam \B[7]~I .output_power_up = "low";
defparam \B[7]~I .output_register_mode = "none";
defparam \B[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[6]~I (
	.datain(\inst2|4444|inst4|inst|inst4[6]~21_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[6]));
// synopsys translate_off
defparam \B[6]~I .input_async_reset = "none";
defparam \B[6]~I .input_power_up = "low";
defparam \B[6]~I .input_register_mode = "none";
defparam \B[6]~I .input_sync_reset = "none";
defparam \B[6]~I .oe_async_reset = "none";
defparam \B[6]~I .oe_power_up = "low";
defparam \B[6]~I .oe_register_mode = "none";
defparam \B[6]~I .oe_sync_reset = "none";
defparam \B[6]~I .operation_mode = "output";
defparam \B[6]~I .output_async_reset = "none";
defparam \B[6]~I .output_power_up = "low";
defparam \B[6]~I .output_register_mode = "none";
defparam \B[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[5]~I (
	.datain(\inst2|4444|inst4|inst|inst4[5]~27_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[5]));
// synopsys translate_off
defparam \B[5]~I .input_async_reset = "none";
defparam \B[5]~I .input_power_up = "low";
defparam \B[5]~I .input_register_mode = "none";
defparam \B[5]~I .input_sync_reset = "none";
defparam \B[5]~I .oe_async_reset = "none";
defparam \B[5]~I .oe_power_up = "low";
defparam \B[5]~I .oe_register_mode = "none";
defparam \B[5]~I .oe_sync_reset = "none";
defparam \B[5]~I .operation_mode = "output";
defparam \B[5]~I .output_async_reset = "none";
defparam \B[5]~I .output_power_up = "low";
defparam \B[5]~I .output_register_mode = "none";
defparam \B[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[4]~I (
	.datain(\inst2|4444|inst4|inst|inst4[4]~33_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[4]));
// synopsys translate_off
defparam \B[4]~I .input_async_reset = "none";
defparam \B[4]~I .input_power_up = "low";
defparam \B[4]~I .input_register_mode = "none";
defparam \B[4]~I .input_sync_reset = "none";
defparam \B[4]~I .oe_async_reset = "none";
defparam \B[4]~I .oe_power_up = "low";
defparam \B[4]~I .oe_register_mode = "none";
defparam \B[4]~I .oe_sync_reset = "none";
defparam \B[4]~I .operation_mode = "output";
defparam \B[4]~I .output_async_reset = "none";
defparam \B[4]~I .output_power_up = "low";
defparam \B[4]~I .output_register_mode = "none";
defparam \B[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[3]~I (
	.datain(\inst2|4444|inst4|inst|inst4[3]~39_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[3]));
// synopsys translate_off
defparam \B[3]~I .input_async_reset = "none";
defparam \B[3]~I .input_power_up = "low";
defparam \B[3]~I .input_register_mode = "none";
defparam \B[3]~I .input_sync_reset = "none";
defparam \B[3]~I .oe_async_reset = "none";
defparam \B[3]~I .oe_power_up = "low";
defparam \B[3]~I .oe_register_mode = "none";
defparam \B[3]~I .oe_sync_reset = "none";
defparam \B[3]~I .operation_mode = "output";
defparam \B[3]~I .output_async_reset = "none";
defparam \B[3]~I .output_power_up = "low";
defparam \B[3]~I .output_register_mode = "none";
defparam \B[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[2]~I (
	.datain(\inst2|4444|inst4|inst|inst4[2]~45_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[2]));
// synopsys translate_off
defparam \B[2]~I .input_async_reset = "none";
defparam \B[2]~I .input_power_up = "low";
defparam \B[2]~I .input_register_mode = "none";
defparam \B[2]~I .input_sync_reset = "none";
defparam \B[2]~I .oe_async_reset = "none";
defparam \B[2]~I .oe_power_up = "low";
defparam \B[2]~I .oe_register_mode = "none";
defparam \B[2]~I .oe_sync_reset = "none";
defparam \B[2]~I .operation_mode = "output";
defparam \B[2]~I .output_async_reset = "none";
defparam \B[2]~I .output_power_up = "low";
defparam \B[2]~I .output_register_mode = "none";
defparam \B[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[1]~I (
	.datain(\inst2|4444|inst4|inst|inst4[1]~56_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[1]));
// synopsys translate_off
defparam \B[1]~I .input_async_reset = "none";
defparam \B[1]~I .input_power_up = "low";
defparam \B[1]~I .input_register_mode = "none";
defparam \B[1]~I .input_sync_reset = "none";
defparam \B[1]~I .oe_async_reset = "none";
defparam \B[1]~I .oe_power_up = "low";
defparam \B[1]~I .oe_register_mode = "none";
defparam \B[1]~I .oe_sync_reset = "none";
defparam \B[1]~I .operation_mode = "output";
defparam \B[1]~I .output_async_reset = "none";
defparam \B[1]~I .output_power_up = "low";
defparam \B[1]~I .output_register_mode = "none";
defparam \B[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \B[0]~I (
	.datain(\inst2|4444|inst4|inst|inst4[0]~57_combout ),
	.oe(\inst2|4444|inst5|inst3|inst4[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[0]));
// synopsys translate_off
defparam \B[0]~I .input_async_reset = "none";
defparam \B[0]~I .input_power_up = "low";
defparam \B[0]~I .input_register_mode = "none";
defparam \B[0]~I .input_sync_reset = "none";
defparam \B[0]~I .oe_async_reset = "none";
defparam \B[0]~I .oe_power_up = "low";
defparam \B[0]~I .oe_register_mode = "none";
defparam \B[0]~I .oe_sync_reset = "none";
defparam \B[0]~I .operation_mode = "output";
defparam \B[0]~I .output_async_reset = "none";
defparam \B[0]~I .output_power_up = "low";
defparam \B[0]~I .output_register_mode = "none";
defparam \B[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_write_enable~I (
	.datain(\inst|inst4~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_write_enable));
// synopsys translate_off
defparam \DATA_MEM_write_enable~I .input_async_reset = "none";
defparam \DATA_MEM_write_enable~I .input_power_up = "low";
defparam \DATA_MEM_write_enable~I .input_register_mode = "none";
defparam \DATA_MEM_write_enable~I .input_sync_reset = "none";
defparam \DATA_MEM_write_enable~I .oe_async_reset = "none";
defparam \DATA_MEM_write_enable~I .oe_power_up = "low";
defparam \DATA_MEM_write_enable~I .oe_register_mode = "none";
defparam \DATA_MEM_write_enable~I .oe_sync_reset = "none";
defparam \DATA_MEM_write_enable~I .operation_mode = "output";
defparam \DATA_MEM_write_enable~I .output_async_reset = "none";
defparam \DATA_MEM_write_enable~I .output_power_up = "low";
defparam \DATA_MEM_write_enable~I .output_register_mode = "none";
defparam \DATA_MEM_write_enable~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[31]~I (
	.datain(\inst2|4444|inst10|inst|inst16|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[31]));
// synopsys translate_off
defparam \A[31]~I .input_async_reset = "none";
defparam \A[31]~I .input_power_up = "low";
defparam \A[31]~I .input_register_mode = "none";
defparam \A[31]~I .input_sync_reset = "none";
defparam \A[31]~I .oe_async_reset = "none";
defparam \A[31]~I .oe_power_up = "low";
defparam \A[31]~I .oe_register_mode = "none";
defparam \A[31]~I .oe_sync_reset = "none";
defparam \A[31]~I .operation_mode = "output";
defparam \A[31]~I .output_async_reset = "none";
defparam \A[31]~I .output_power_up = "low";
defparam \A[31]~I .output_register_mode = "none";
defparam \A[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[30]~I (
	.datain(\inst2|4444|inst10|inst|inst16|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[30]));
// synopsys translate_off
defparam \A[30]~I .input_async_reset = "none";
defparam \A[30]~I .input_power_up = "low";
defparam \A[30]~I .input_register_mode = "none";
defparam \A[30]~I .input_sync_reset = "none";
defparam \A[30]~I .oe_async_reset = "none";
defparam \A[30]~I .oe_power_up = "low";
defparam \A[30]~I .oe_register_mode = "none";
defparam \A[30]~I .oe_sync_reset = "none";
defparam \A[30]~I .operation_mode = "output";
defparam \A[30]~I .output_async_reset = "none";
defparam \A[30]~I .output_power_up = "low";
defparam \A[30]~I .output_register_mode = "none";
defparam \A[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[29]~I (
	.datain(\inst2|4444|inst10|inst|inst16|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[29]));
// synopsys translate_off
defparam \A[29]~I .input_async_reset = "none";
defparam \A[29]~I .input_power_up = "low";
defparam \A[29]~I .input_register_mode = "none";
defparam \A[29]~I .input_sync_reset = "none";
defparam \A[29]~I .oe_async_reset = "none";
defparam \A[29]~I .oe_power_up = "low";
defparam \A[29]~I .oe_register_mode = "none";
defparam \A[29]~I .oe_sync_reset = "none";
defparam \A[29]~I .operation_mode = "output";
defparam \A[29]~I .output_async_reset = "none";
defparam \A[29]~I .output_power_up = "low";
defparam \A[29]~I .output_register_mode = "none";
defparam \A[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[28]~I (
	.datain(\inst2|4444|inst10|inst|inst16|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[28]));
// synopsys translate_off
defparam \A[28]~I .input_async_reset = "none";
defparam \A[28]~I .input_power_up = "low";
defparam \A[28]~I .input_register_mode = "none";
defparam \A[28]~I .input_sync_reset = "none";
defparam \A[28]~I .oe_async_reset = "none";
defparam \A[28]~I .oe_power_up = "low";
defparam \A[28]~I .oe_register_mode = "none";
defparam \A[28]~I .oe_sync_reset = "none";
defparam \A[28]~I .operation_mode = "output";
defparam \A[28]~I .output_async_reset = "none";
defparam \A[28]~I .output_power_up = "low";
defparam \A[28]~I .output_register_mode = "none";
defparam \A[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[27]~I (
	.datain(\inst2|4444|inst10|inst|inst15|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[27]));
// synopsys translate_off
defparam \A[27]~I .input_async_reset = "none";
defparam \A[27]~I .input_power_up = "low";
defparam \A[27]~I .input_register_mode = "none";
defparam \A[27]~I .input_sync_reset = "none";
defparam \A[27]~I .oe_async_reset = "none";
defparam \A[27]~I .oe_power_up = "low";
defparam \A[27]~I .oe_register_mode = "none";
defparam \A[27]~I .oe_sync_reset = "none";
defparam \A[27]~I .operation_mode = "output";
defparam \A[27]~I .output_async_reset = "none";
defparam \A[27]~I .output_power_up = "low";
defparam \A[27]~I .output_register_mode = "none";
defparam \A[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[26]~I (
	.datain(\inst2|4444|inst10|inst|inst15|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[26]));
// synopsys translate_off
defparam \A[26]~I .input_async_reset = "none";
defparam \A[26]~I .input_power_up = "low";
defparam \A[26]~I .input_register_mode = "none";
defparam \A[26]~I .input_sync_reset = "none";
defparam \A[26]~I .oe_async_reset = "none";
defparam \A[26]~I .oe_power_up = "low";
defparam \A[26]~I .oe_register_mode = "none";
defparam \A[26]~I .oe_sync_reset = "none";
defparam \A[26]~I .operation_mode = "output";
defparam \A[26]~I .output_async_reset = "none";
defparam \A[26]~I .output_power_up = "low";
defparam \A[26]~I .output_register_mode = "none";
defparam \A[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[25]~I (
	.datain(\inst2|4444|inst10|inst|inst15|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[25]));
// synopsys translate_off
defparam \A[25]~I .input_async_reset = "none";
defparam \A[25]~I .input_power_up = "low";
defparam \A[25]~I .input_register_mode = "none";
defparam \A[25]~I .input_sync_reset = "none";
defparam \A[25]~I .oe_async_reset = "none";
defparam \A[25]~I .oe_power_up = "low";
defparam \A[25]~I .oe_register_mode = "none";
defparam \A[25]~I .oe_sync_reset = "none";
defparam \A[25]~I .operation_mode = "output";
defparam \A[25]~I .output_async_reset = "none";
defparam \A[25]~I .output_power_up = "low";
defparam \A[25]~I .output_register_mode = "none";
defparam \A[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[24]~I (
	.datain(\inst2|4444|inst10|inst|inst15|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[24]));
// synopsys translate_off
defparam \A[24]~I .input_async_reset = "none";
defparam \A[24]~I .input_power_up = "low";
defparam \A[24]~I .input_register_mode = "none";
defparam \A[24]~I .input_sync_reset = "none";
defparam \A[24]~I .oe_async_reset = "none";
defparam \A[24]~I .oe_power_up = "low";
defparam \A[24]~I .oe_register_mode = "none";
defparam \A[24]~I .oe_sync_reset = "none";
defparam \A[24]~I .operation_mode = "output";
defparam \A[24]~I .output_async_reset = "none";
defparam \A[24]~I .output_power_up = "low";
defparam \A[24]~I .output_register_mode = "none";
defparam \A[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[23]~I (
	.datain(\inst2|4444|inst10|inst|inst14|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[23]));
// synopsys translate_off
defparam \A[23]~I .input_async_reset = "none";
defparam \A[23]~I .input_power_up = "low";
defparam \A[23]~I .input_register_mode = "none";
defparam \A[23]~I .input_sync_reset = "none";
defparam \A[23]~I .oe_async_reset = "none";
defparam \A[23]~I .oe_power_up = "low";
defparam \A[23]~I .oe_register_mode = "none";
defparam \A[23]~I .oe_sync_reset = "none";
defparam \A[23]~I .operation_mode = "output";
defparam \A[23]~I .output_async_reset = "none";
defparam \A[23]~I .output_power_up = "low";
defparam \A[23]~I .output_register_mode = "none";
defparam \A[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[22]~I (
	.datain(\inst2|4444|inst10|inst|inst14|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[22]));
// synopsys translate_off
defparam \A[22]~I .input_async_reset = "none";
defparam \A[22]~I .input_power_up = "low";
defparam \A[22]~I .input_register_mode = "none";
defparam \A[22]~I .input_sync_reset = "none";
defparam \A[22]~I .oe_async_reset = "none";
defparam \A[22]~I .oe_power_up = "low";
defparam \A[22]~I .oe_register_mode = "none";
defparam \A[22]~I .oe_sync_reset = "none";
defparam \A[22]~I .operation_mode = "output";
defparam \A[22]~I .output_async_reset = "none";
defparam \A[22]~I .output_power_up = "low";
defparam \A[22]~I .output_register_mode = "none";
defparam \A[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[21]~I (
	.datain(\inst2|4444|inst10|inst|inst14|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[21]));
// synopsys translate_off
defparam \A[21]~I .input_async_reset = "none";
defparam \A[21]~I .input_power_up = "low";
defparam \A[21]~I .input_register_mode = "none";
defparam \A[21]~I .input_sync_reset = "none";
defparam \A[21]~I .oe_async_reset = "none";
defparam \A[21]~I .oe_power_up = "low";
defparam \A[21]~I .oe_register_mode = "none";
defparam \A[21]~I .oe_sync_reset = "none";
defparam \A[21]~I .operation_mode = "output";
defparam \A[21]~I .output_async_reset = "none";
defparam \A[21]~I .output_power_up = "low";
defparam \A[21]~I .output_register_mode = "none";
defparam \A[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[20]~I (
	.datain(\inst2|4444|inst10|inst|inst14|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[20]));
// synopsys translate_off
defparam \A[20]~I .input_async_reset = "none";
defparam \A[20]~I .input_power_up = "low";
defparam \A[20]~I .input_register_mode = "none";
defparam \A[20]~I .input_sync_reset = "none";
defparam \A[20]~I .oe_async_reset = "none";
defparam \A[20]~I .oe_power_up = "low";
defparam \A[20]~I .oe_register_mode = "none";
defparam \A[20]~I .oe_sync_reset = "none";
defparam \A[20]~I .operation_mode = "output";
defparam \A[20]~I .output_async_reset = "none";
defparam \A[20]~I .output_power_up = "low";
defparam \A[20]~I .output_register_mode = "none";
defparam \A[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[19]~I (
	.datain(\inst2|4444|inst10|inst|inst11|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[19]));
// synopsys translate_off
defparam \A[19]~I .input_async_reset = "none";
defparam \A[19]~I .input_power_up = "low";
defparam \A[19]~I .input_register_mode = "none";
defparam \A[19]~I .input_sync_reset = "none";
defparam \A[19]~I .oe_async_reset = "none";
defparam \A[19]~I .oe_power_up = "low";
defparam \A[19]~I .oe_register_mode = "none";
defparam \A[19]~I .oe_sync_reset = "none";
defparam \A[19]~I .operation_mode = "output";
defparam \A[19]~I .output_async_reset = "none";
defparam \A[19]~I .output_power_up = "low";
defparam \A[19]~I .output_register_mode = "none";
defparam \A[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[18]~I (
	.datain(\inst2|4444|inst10|inst|inst11|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[18]));
// synopsys translate_off
defparam \A[18]~I .input_async_reset = "none";
defparam \A[18]~I .input_power_up = "low";
defparam \A[18]~I .input_register_mode = "none";
defparam \A[18]~I .input_sync_reset = "none";
defparam \A[18]~I .oe_async_reset = "none";
defparam \A[18]~I .oe_power_up = "low";
defparam \A[18]~I .oe_register_mode = "none";
defparam \A[18]~I .oe_sync_reset = "none";
defparam \A[18]~I .operation_mode = "output";
defparam \A[18]~I .output_async_reset = "none";
defparam \A[18]~I .output_power_up = "low";
defparam \A[18]~I .output_register_mode = "none";
defparam \A[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[17]~I (
	.datain(\inst2|4444|inst10|inst|inst11|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[17]));
// synopsys translate_off
defparam \A[17]~I .input_async_reset = "none";
defparam \A[17]~I .input_power_up = "low";
defparam \A[17]~I .input_register_mode = "none";
defparam \A[17]~I .input_sync_reset = "none";
defparam \A[17]~I .oe_async_reset = "none";
defparam \A[17]~I .oe_power_up = "low";
defparam \A[17]~I .oe_register_mode = "none";
defparam \A[17]~I .oe_sync_reset = "none";
defparam \A[17]~I .operation_mode = "output";
defparam \A[17]~I .output_async_reset = "none";
defparam \A[17]~I .output_power_up = "low";
defparam \A[17]~I .output_register_mode = "none";
defparam \A[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[16]~I (
	.datain(\inst2|4444|inst10|inst|inst11|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[16]));
// synopsys translate_off
defparam \A[16]~I .input_async_reset = "none";
defparam \A[16]~I .input_power_up = "low";
defparam \A[16]~I .input_register_mode = "none";
defparam \A[16]~I .input_sync_reset = "none";
defparam \A[16]~I .oe_async_reset = "none";
defparam \A[16]~I .oe_power_up = "low";
defparam \A[16]~I .oe_register_mode = "none";
defparam \A[16]~I .oe_sync_reset = "none";
defparam \A[16]~I .operation_mode = "output";
defparam \A[16]~I .output_async_reset = "none";
defparam \A[16]~I .output_power_up = "low";
defparam \A[16]~I .output_register_mode = "none";
defparam \A[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[15]~I (
	.datain(\inst2|4444|inst10|inst|inst3|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[15]));
// synopsys translate_off
defparam \A[15]~I .input_async_reset = "none";
defparam \A[15]~I .input_power_up = "low";
defparam \A[15]~I .input_register_mode = "none";
defparam \A[15]~I .input_sync_reset = "none";
defparam \A[15]~I .oe_async_reset = "none";
defparam \A[15]~I .oe_power_up = "low";
defparam \A[15]~I .oe_register_mode = "none";
defparam \A[15]~I .oe_sync_reset = "none";
defparam \A[15]~I .operation_mode = "output";
defparam \A[15]~I .output_async_reset = "none";
defparam \A[15]~I .output_power_up = "low";
defparam \A[15]~I .output_register_mode = "none";
defparam \A[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[14]~I (
	.datain(\inst2|4444|inst10|inst|inst3|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[14]));
// synopsys translate_off
defparam \A[14]~I .input_async_reset = "none";
defparam \A[14]~I .input_power_up = "low";
defparam \A[14]~I .input_register_mode = "none";
defparam \A[14]~I .input_sync_reset = "none";
defparam \A[14]~I .oe_async_reset = "none";
defparam \A[14]~I .oe_power_up = "low";
defparam \A[14]~I .oe_register_mode = "none";
defparam \A[14]~I .oe_sync_reset = "none";
defparam \A[14]~I .operation_mode = "output";
defparam \A[14]~I .output_async_reset = "none";
defparam \A[14]~I .output_power_up = "low";
defparam \A[14]~I .output_register_mode = "none";
defparam \A[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[13]~I (
	.datain(\inst2|4444|inst10|inst|inst3|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[13]));
// synopsys translate_off
defparam \A[13]~I .input_async_reset = "none";
defparam \A[13]~I .input_power_up = "low";
defparam \A[13]~I .input_register_mode = "none";
defparam \A[13]~I .input_sync_reset = "none";
defparam \A[13]~I .oe_async_reset = "none";
defparam \A[13]~I .oe_power_up = "low";
defparam \A[13]~I .oe_register_mode = "none";
defparam \A[13]~I .oe_sync_reset = "none";
defparam \A[13]~I .operation_mode = "output";
defparam \A[13]~I .output_async_reset = "none";
defparam \A[13]~I .output_power_up = "low";
defparam \A[13]~I .output_register_mode = "none";
defparam \A[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[12]~I (
	.datain(\inst2|4444|inst10|inst|inst3|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[12]));
// synopsys translate_off
defparam \A[12]~I .input_async_reset = "none";
defparam \A[12]~I .input_power_up = "low";
defparam \A[12]~I .input_register_mode = "none";
defparam \A[12]~I .input_sync_reset = "none";
defparam \A[12]~I .oe_async_reset = "none";
defparam \A[12]~I .oe_power_up = "low";
defparam \A[12]~I .oe_register_mode = "none";
defparam \A[12]~I .oe_sync_reset = "none";
defparam \A[12]~I .operation_mode = "output";
defparam \A[12]~I .output_async_reset = "none";
defparam \A[12]~I .output_power_up = "low";
defparam \A[12]~I .output_register_mode = "none";
defparam \A[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[11]~I (
	.datain(\inst2|4444|inst10|inst|inst2|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[11]));
// synopsys translate_off
defparam \A[11]~I .input_async_reset = "none";
defparam \A[11]~I .input_power_up = "low";
defparam \A[11]~I .input_register_mode = "none";
defparam \A[11]~I .input_sync_reset = "none";
defparam \A[11]~I .oe_async_reset = "none";
defparam \A[11]~I .oe_power_up = "low";
defparam \A[11]~I .oe_register_mode = "none";
defparam \A[11]~I .oe_sync_reset = "none";
defparam \A[11]~I .operation_mode = "output";
defparam \A[11]~I .output_async_reset = "none";
defparam \A[11]~I .output_power_up = "low";
defparam \A[11]~I .output_register_mode = "none";
defparam \A[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[10]~I (
	.datain(\inst2|4444|inst10|inst|inst2|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[10]));
// synopsys translate_off
defparam \A[10]~I .input_async_reset = "none";
defparam \A[10]~I .input_power_up = "low";
defparam \A[10]~I .input_register_mode = "none";
defparam \A[10]~I .input_sync_reset = "none";
defparam \A[10]~I .oe_async_reset = "none";
defparam \A[10]~I .oe_power_up = "low";
defparam \A[10]~I .oe_register_mode = "none";
defparam \A[10]~I .oe_sync_reset = "none";
defparam \A[10]~I .operation_mode = "output";
defparam \A[10]~I .output_async_reset = "none";
defparam \A[10]~I .output_power_up = "low";
defparam \A[10]~I .output_register_mode = "none";
defparam \A[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[9]~I (
	.datain(\inst2|4444|inst10|inst|inst2|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[9]));
// synopsys translate_off
defparam \A[9]~I .input_async_reset = "none";
defparam \A[9]~I .input_power_up = "low";
defparam \A[9]~I .input_register_mode = "none";
defparam \A[9]~I .input_sync_reset = "none";
defparam \A[9]~I .oe_async_reset = "none";
defparam \A[9]~I .oe_power_up = "low";
defparam \A[9]~I .oe_register_mode = "none";
defparam \A[9]~I .oe_sync_reset = "none";
defparam \A[9]~I .operation_mode = "output";
defparam \A[9]~I .output_async_reset = "none";
defparam \A[9]~I .output_power_up = "low";
defparam \A[9]~I .output_register_mode = "none";
defparam \A[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[8]~I (
	.datain(\inst2|4444|inst10|inst|inst2|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[8]));
// synopsys translate_off
defparam \A[8]~I .input_async_reset = "none";
defparam \A[8]~I .input_power_up = "low";
defparam \A[8]~I .input_register_mode = "none";
defparam \A[8]~I .input_sync_reset = "none";
defparam \A[8]~I .oe_async_reset = "none";
defparam \A[8]~I .oe_power_up = "low";
defparam \A[8]~I .oe_register_mode = "none";
defparam \A[8]~I .oe_sync_reset = "none";
defparam \A[8]~I .operation_mode = "output";
defparam \A[8]~I .output_async_reset = "none";
defparam \A[8]~I .output_power_up = "low";
defparam \A[8]~I .output_register_mode = "none";
defparam \A[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[7]~I (
	.datain(\inst2|4444|inst10|inst|inst1|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[7]));
// synopsys translate_off
defparam \A[7]~I .input_async_reset = "none";
defparam \A[7]~I .input_power_up = "low";
defparam \A[7]~I .input_register_mode = "none";
defparam \A[7]~I .input_sync_reset = "none";
defparam \A[7]~I .oe_async_reset = "none";
defparam \A[7]~I .oe_power_up = "low";
defparam \A[7]~I .oe_register_mode = "none";
defparam \A[7]~I .oe_sync_reset = "none";
defparam \A[7]~I .operation_mode = "output";
defparam \A[7]~I .output_async_reset = "none";
defparam \A[7]~I .output_power_up = "low";
defparam \A[7]~I .output_register_mode = "none";
defparam \A[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[6]~I (
	.datain(\inst2|4444|inst10|inst|inst1|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[6]));
// synopsys translate_off
defparam \A[6]~I .input_async_reset = "none";
defparam \A[6]~I .input_power_up = "low";
defparam \A[6]~I .input_register_mode = "none";
defparam \A[6]~I .input_sync_reset = "none";
defparam \A[6]~I .oe_async_reset = "none";
defparam \A[6]~I .oe_power_up = "low";
defparam \A[6]~I .oe_register_mode = "none";
defparam \A[6]~I .oe_sync_reset = "none";
defparam \A[6]~I .operation_mode = "output";
defparam \A[6]~I .output_async_reset = "none";
defparam \A[6]~I .output_power_up = "low";
defparam \A[6]~I .output_register_mode = "none";
defparam \A[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[5]~I (
	.datain(\inst2|4444|inst10|inst|inst1|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[5]));
// synopsys translate_off
defparam \A[5]~I .input_async_reset = "none";
defparam \A[5]~I .input_power_up = "low";
defparam \A[5]~I .input_register_mode = "none";
defparam \A[5]~I .input_sync_reset = "none";
defparam \A[5]~I .oe_async_reset = "none";
defparam \A[5]~I .oe_power_up = "low";
defparam \A[5]~I .oe_register_mode = "none";
defparam \A[5]~I .oe_sync_reset = "none";
defparam \A[5]~I .operation_mode = "output";
defparam \A[5]~I .output_async_reset = "none";
defparam \A[5]~I .output_power_up = "low";
defparam \A[5]~I .output_register_mode = "none";
defparam \A[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[4]~I (
	.datain(\inst2|4444|inst10|inst|inst1|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[4]));
// synopsys translate_off
defparam \A[4]~I .input_async_reset = "none";
defparam \A[4]~I .input_power_up = "low";
defparam \A[4]~I .input_register_mode = "none";
defparam \A[4]~I .input_sync_reset = "none";
defparam \A[4]~I .oe_async_reset = "none";
defparam \A[4]~I .oe_power_up = "low";
defparam \A[4]~I .oe_register_mode = "none";
defparam \A[4]~I .oe_sync_reset = "none";
defparam \A[4]~I .operation_mode = "output";
defparam \A[4]~I .output_async_reset = "none";
defparam \A[4]~I .output_power_up = "low";
defparam \A[4]~I .output_register_mode = "none";
defparam \A[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[3]~I (
	.datain(\inst2|4444|inst10|inst|inst|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[3]));
// synopsys translate_off
defparam \A[3]~I .input_async_reset = "none";
defparam \A[3]~I .input_power_up = "low";
defparam \A[3]~I .input_register_mode = "none";
defparam \A[3]~I .input_sync_reset = "none";
defparam \A[3]~I .oe_async_reset = "none";
defparam \A[3]~I .oe_power_up = "low";
defparam \A[3]~I .oe_register_mode = "none";
defparam \A[3]~I .oe_sync_reset = "none";
defparam \A[3]~I .operation_mode = "output";
defparam \A[3]~I .output_async_reset = "none";
defparam \A[3]~I .output_power_up = "low";
defparam \A[3]~I .output_register_mode = "none";
defparam \A[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[2]~I (
	.datain(\inst2|4444|inst10|inst|inst|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[2]));
// synopsys translate_off
defparam \A[2]~I .input_async_reset = "none";
defparam \A[2]~I .input_power_up = "low";
defparam \A[2]~I .input_register_mode = "none";
defparam \A[2]~I .input_sync_reset = "none";
defparam \A[2]~I .oe_async_reset = "none";
defparam \A[2]~I .oe_power_up = "low";
defparam \A[2]~I .oe_register_mode = "none";
defparam \A[2]~I .oe_sync_reset = "none";
defparam \A[2]~I .operation_mode = "output";
defparam \A[2]~I .output_async_reset = "none";
defparam \A[2]~I .output_power_up = "low";
defparam \A[2]~I .output_register_mode = "none";
defparam \A[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[1]~I (
	.datain(\inst2|4444|inst10|inst|inst|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[1]));
// synopsys translate_off
defparam \A[1]~I .input_async_reset = "none";
defparam \A[1]~I .input_power_up = "low";
defparam \A[1]~I .input_register_mode = "none";
defparam \A[1]~I .input_sync_reset = "none";
defparam \A[1]~I .oe_async_reset = "none";
defparam \A[1]~I .oe_power_up = "low";
defparam \A[1]~I .oe_register_mode = "none";
defparam \A[1]~I .oe_sync_reset = "none";
defparam \A[1]~I .operation_mode = "output";
defparam \A[1]~I .output_async_reset = "none";
defparam \A[1]~I .output_power_up = "low";
defparam \A[1]~I .output_register_mode = "none";
defparam \A[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \A[0]~I (
	.datain(\inst2|4444|inst10|inst|inst|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[0]));
// synopsys translate_off
defparam \A[0]~I .input_async_reset = "none";
defparam \A[0]~I .input_power_up = "low";
defparam \A[0]~I .input_register_mode = "none";
defparam \A[0]~I .input_sync_reset = "none";
defparam \A[0]~I .oe_async_reset = "none";
defparam \A[0]~I .oe_power_up = "low";
defparam \A[0]~I .oe_register_mode = "none";
defparam \A[0]~I .oe_sync_reset = "none";
defparam \A[0]~I .operation_mode = "output";
defparam \A[0]~I .output_async_reset = "none";
defparam \A[0]~I .output_power_up = "low";
defparam \A[0]~I .output_register_mode = "none";
defparam \A[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[31]~I (
	.datain(\inst2|inst2|inst1[31]~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[31]));
// synopsys translate_off
defparam \C[31]~I .input_async_reset = "none";
defparam \C[31]~I .input_power_up = "low";
defparam \C[31]~I .input_register_mode = "none";
defparam \C[31]~I .input_sync_reset = "none";
defparam \C[31]~I .oe_async_reset = "none";
defparam \C[31]~I .oe_power_up = "low";
defparam \C[31]~I .oe_register_mode = "none";
defparam \C[31]~I .oe_sync_reset = "none";
defparam \C[31]~I .operation_mode = "output";
defparam \C[31]~I .output_async_reset = "none";
defparam \C[31]~I .output_power_up = "low";
defparam \C[31]~I .output_register_mode = "none";
defparam \C[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[30]~I (
	.datain(\inst2|inst2|inst1 [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[30]));
// synopsys translate_off
defparam \C[30]~I .input_async_reset = "none";
defparam \C[30]~I .input_power_up = "low";
defparam \C[30]~I .input_register_mode = "none";
defparam \C[30]~I .input_sync_reset = "none";
defparam \C[30]~I .oe_async_reset = "none";
defparam \C[30]~I .oe_power_up = "low";
defparam \C[30]~I .oe_register_mode = "none";
defparam \C[30]~I .oe_sync_reset = "none";
defparam \C[30]~I .operation_mode = "output";
defparam \C[30]~I .output_async_reset = "none";
defparam \C[30]~I .output_power_up = "low";
defparam \C[30]~I .output_register_mode = "none";
defparam \C[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[29]~I (
	.datain(\inst2|inst2|inst1 [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[29]));
// synopsys translate_off
defparam \C[29]~I .input_async_reset = "none";
defparam \C[29]~I .input_power_up = "low";
defparam \C[29]~I .input_register_mode = "none";
defparam \C[29]~I .input_sync_reset = "none";
defparam \C[29]~I .oe_async_reset = "none";
defparam \C[29]~I .oe_power_up = "low";
defparam \C[29]~I .oe_register_mode = "none";
defparam \C[29]~I .oe_sync_reset = "none";
defparam \C[29]~I .operation_mode = "output";
defparam \C[29]~I .output_async_reset = "none";
defparam \C[29]~I .output_power_up = "low";
defparam \C[29]~I .output_register_mode = "none";
defparam \C[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[28]~I (
	.datain(\inst2|inst2|inst1 [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[28]));
// synopsys translate_off
defparam \C[28]~I .input_async_reset = "none";
defparam \C[28]~I .input_power_up = "low";
defparam \C[28]~I .input_register_mode = "none";
defparam \C[28]~I .input_sync_reset = "none";
defparam \C[28]~I .oe_async_reset = "none";
defparam \C[28]~I .oe_power_up = "low";
defparam \C[28]~I .oe_register_mode = "none";
defparam \C[28]~I .oe_sync_reset = "none";
defparam \C[28]~I .operation_mode = "output";
defparam \C[28]~I .output_async_reset = "none";
defparam \C[28]~I .output_power_up = "low";
defparam \C[28]~I .output_register_mode = "none";
defparam \C[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[27]~I (
	.datain(\inst2|inst2|inst1 [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[27]));
// synopsys translate_off
defparam \C[27]~I .input_async_reset = "none";
defparam \C[27]~I .input_power_up = "low";
defparam \C[27]~I .input_register_mode = "none";
defparam \C[27]~I .input_sync_reset = "none";
defparam \C[27]~I .oe_async_reset = "none";
defparam \C[27]~I .oe_power_up = "low";
defparam \C[27]~I .oe_register_mode = "none";
defparam \C[27]~I .oe_sync_reset = "none";
defparam \C[27]~I .operation_mode = "output";
defparam \C[27]~I .output_async_reset = "none";
defparam \C[27]~I .output_power_up = "low";
defparam \C[27]~I .output_register_mode = "none";
defparam \C[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[26]~I (
	.datain(\inst2|inst2|inst1 [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[26]));
// synopsys translate_off
defparam \C[26]~I .input_async_reset = "none";
defparam \C[26]~I .input_power_up = "low";
defparam \C[26]~I .input_register_mode = "none";
defparam \C[26]~I .input_sync_reset = "none";
defparam \C[26]~I .oe_async_reset = "none";
defparam \C[26]~I .oe_power_up = "low";
defparam \C[26]~I .oe_register_mode = "none";
defparam \C[26]~I .oe_sync_reset = "none";
defparam \C[26]~I .operation_mode = "output";
defparam \C[26]~I .output_async_reset = "none";
defparam \C[26]~I .output_power_up = "low";
defparam \C[26]~I .output_register_mode = "none";
defparam \C[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[25]~I (
	.datain(\inst2|inst2|inst1 [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[25]));
// synopsys translate_off
defparam \C[25]~I .input_async_reset = "none";
defparam \C[25]~I .input_power_up = "low";
defparam \C[25]~I .input_register_mode = "none";
defparam \C[25]~I .input_sync_reset = "none";
defparam \C[25]~I .oe_async_reset = "none";
defparam \C[25]~I .oe_power_up = "low";
defparam \C[25]~I .oe_register_mode = "none";
defparam \C[25]~I .oe_sync_reset = "none";
defparam \C[25]~I .operation_mode = "output";
defparam \C[25]~I .output_async_reset = "none";
defparam \C[25]~I .output_power_up = "low";
defparam \C[25]~I .output_register_mode = "none";
defparam \C[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[24]~I (
	.datain(\inst2|inst2|inst1 [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[24]));
// synopsys translate_off
defparam \C[24]~I .input_async_reset = "none";
defparam \C[24]~I .input_power_up = "low";
defparam \C[24]~I .input_register_mode = "none";
defparam \C[24]~I .input_sync_reset = "none";
defparam \C[24]~I .oe_async_reset = "none";
defparam \C[24]~I .oe_power_up = "low";
defparam \C[24]~I .oe_register_mode = "none";
defparam \C[24]~I .oe_sync_reset = "none";
defparam \C[24]~I .operation_mode = "output";
defparam \C[24]~I .output_async_reset = "none";
defparam \C[24]~I .output_power_up = "low";
defparam \C[24]~I .output_register_mode = "none";
defparam \C[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[23]~I (
	.datain(\inst2|inst2|inst1 [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[23]));
// synopsys translate_off
defparam \C[23]~I .input_async_reset = "none";
defparam \C[23]~I .input_power_up = "low";
defparam \C[23]~I .input_register_mode = "none";
defparam \C[23]~I .input_sync_reset = "none";
defparam \C[23]~I .oe_async_reset = "none";
defparam \C[23]~I .oe_power_up = "low";
defparam \C[23]~I .oe_register_mode = "none";
defparam \C[23]~I .oe_sync_reset = "none";
defparam \C[23]~I .operation_mode = "output";
defparam \C[23]~I .output_async_reset = "none";
defparam \C[23]~I .output_power_up = "low";
defparam \C[23]~I .output_register_mode = "none";
defparam \C[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[22]~I (
	.datain(\inst2|inst2|inst1 [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[22]));
// synopsys translate_off
defparam \C[22]~I .input_async_reset = "none";
defparam \C[22]~I .input_power_up = "low";
defparam \C[22]~I .input_register_mode = "none";
defparam \C[22]~I .input_sync_reset = "none";
defparam \C[22]~I .oe_async_reset = "none";
defparam \C[22]~I .oe_power_up = "low";
defparam \C[22]~I .oe_register_mode = "none";
defparam \C[22]~I .oe_sync_reset = "none";
defparam \C[22]~I .operation_mode = "output";
defparam \C[22]~I .output_async_reset = "none";
defparam \C[22]~I .output_power_up = "low";
defparam \C[22]~I .output_register_mode = "none";
defparam \C[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[21]~I (
	.datain(\inst2|inst2|inst1 [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[21]));
// synopsys translate_off
defparam \C[21]~I .input_async_reset = "none";
defparam \C[21]~I .input_power_up = "low";
defparam \C[21]~I .input_register_mode = "none";
defparam \C[21]~I .input_sync_reset = "none";
defparam \C[21]~I .oe_async_reset = "none";
defparam \C[21]~I .oe_power_up = "low";
defparam \C[21]~I .oe_register_mode = "none";
defparam \C[21]~I .oe_sync_reset = "none";
defparam \C[21]~I .operation_mode = "output";
defparam \C[21]~I .output_async_reset = "none";
defparam \C[21]~I .output_power_up = "low";
defparam \C[21]~I .output_register_mode = "none";
defparam \C[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[20]~I (
	.datain(\inst2|inst2|inst1 [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[20]));
// synopsys translate_off
defparam \C[20]~I .input_async_reset = "none";
defparam \C[20]~I .input_power_up = "low";
defparam \C[20]~I .input_register_mode = "none";
defparam \C[20]~I .input_sync_reset = "none";
defparam \C[20]~I .oe_async_reset = "none";
defparam \C[20]~I .oe_power_up = "low";
defparam \C[20]~I .oe_register_mode = "none";
defparam \C[20]~I .oe_sync_reset = "none";
defparam \C[20]~I .operation_mode = "output";
defparam \C[20]~I .output_async_reset = "none";
defparam \C[20]~I .output_power_up = "low";
defparam \C[20]~I .output_register_mode = "none";
defparam \C[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[19]~I (
	.datain(\inst2|inst2|inst1 [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[19]));
// synopsys translate_off
defparam \C[19]~I .input_async_reset = "none";
defparam \C[19]~I .input_power_up = "low";
defparam \C[19]~I .input_register_mode = "none";
defparam \C[19]~I .input_sync_reset = "none";
defparam \C[19]~I .oe_async_reset = "none";
defparam \C[19]~I .oe_power_up = "low";
defparam \C[19]~I .oe_register_mode = "none";
defparam \C[19]~I .oe_sync_reset = "none";
defparam \C[19]~I .operation_mode = "output";
defparam \C[19]~I .output_async_reset = "none";
defparam \C[19]~I .output_power_up = "low";
defparam \C[19]~I .output_register_mode = "none";
defparam \C[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[18]~I (
	.datain(\inst2|inst2|inst1 [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[18]));
// synopsys translate_off
defparam \C[18]~I .input_async_reset = "none";
defparam \C[18]~I .input_power_up = "low";
defparam \C[18]~I .input_register_mode = "none";
defparam \C[18]~I .input_sync_reset = "none";
defparam \C[18]~I .oe_async_reset = "none";
defparam \C[18]~I .oe_power_up = "low";
defparam \C[18]~I .oe_register_mode = "none";
defparam \C[18]~I .oe_sync_reset = "none";
defparam \C[18]~I .operation_mode = "output";
defparam \C[18]~I .output_async_reset = "none";
defparam \C[18]~I .output_power_up = "low";
defparam \C[18]~I .output_register_mode = "none";
defparam \C[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[17]~I (
	.datain(\inst2|inst2|inst1 [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[17]));
// synopsys translate_off
defparam \C[17]~I .input_async_reset = "none";
defparam \C[17]~I .input_power_up = "low";
defparam \C[17]~I .input_register_mode = "none";
defparam \C[17]~I .input_sync_reset = "none";
defparam \C[17]~I .oe_async_reset = "none";
defparam \C[17]~I .oe_power_up = "low";
defparam \C[17]~I .oe_register_mode = "none";
defparam \C[17]~I .oe_sync_reset = "none";
defparam \C[17]~I .operation_mode = "output";
defparam \C[17]~I .output_async_reset = "none";
defparam \C[17]~I .output_power_up = "low";
defparam \C[17]~I .output_register_mode = "none";
defparam \C[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[16]~I (
	.datain(\inst2|inst2|inst1 [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[16]));
// synopsys translate_off
defparam \C[16]~I .input_async_reset = "none";
defparam \C[16]~I .input_power_up = "low";
defparam \C[16]~I .input_register_mode = "none";
defparam \C[16]~I .input_sync_reset = "none";
defparam \C[16]~I .oe_async_reset = "none";
defparam \C[16]~I .oe_power_up = "low";
defparam \C[16]~I .oe_register_mode = "none";
defparam \C[16]~I .oe_sync_reset = "none";
defparam \C[16]~I .operation_mode = "output";
defparam \C[16]~I .output_async_reset = "none";
defparam \C[16]~I .output_power_up = "low";
defparam \C[16]~I .output_register_mode = "none";
defparam \C[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[15]~I (
	.datain(\inst2|inst2|inst1 [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[15]));
// synopsys translate_off
defparam \C[15]~I .input_async_reset = "none";
defparam \C[15]~I .input_power_up = "low";
defparam \C[15]~I .input_register_mode = "none";
defparam \C[15]~I .input_sync_reset = "none";
defparam \C[15]~I .oe_async_reset = "none";
defparam \C[15]~I .oe_power_up = "low";
defparam \C[15]~I .oe_register_mode = "none";
defparam \C[15]~I .oe_sync_reset = "none";
defparam \C[15]~I .operation_mode = "output";
defparam \C[15]~I .output_async_reset = "none";
defparam \C[15]~I .output_power_up = "low";
defparam \C[15]~I .output_register_mode = "none";
defparam \C[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[14]~I (
	.datain(\inst2|inst2|inst1 [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[14]));
// synopsys translate_off
defparam \C[14]~I .input_async_reset = "none";
defparam \C[14]~I .input_power_up = "low";
defparam \C[14]~I .input_register_mode = "none";
defparam \C[14]~I .input_sync_reset = "none";
defparam \C[14]~I .oe_async_reset = "none";
defparam \C[14]~I .oe_power_up = "low";
defparam \C[14]~I .oe_register_mode = "none";
defparam \C[14]~I .oe_sync_reset = "none";
defparam \C[14]~I .operation_mode = "output";
defparam \C[14]~I .output_async_reset = "none";
defparam \C[14]~I .output_power_up = "low";
defparam \C[14]~I .output_register_mode = "none";
defparam \C[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[13]~I (
	.datain(\inst2|inst2|inst1 [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[13]));
// synopsys translate_off
defparam \C[13]~I .input_async_reset = "none";
defparam \C[13]~I .input_power_up = "low";
defparam \C[13]~I .input_register_mode = "none";
defparam \C[13]~I .input_sync_reset = "none";
defparam \C[13]~I .oe_async_reset = "none";
defparam \C[13]~I .oe_power_up = "low";
defparam \C[13]~I .oe_register_mode = "none";
defparam \C[13]~I .oe_sync_reset = "none";
defparam \C[13]~I .operation_mode = "output";
defparam \C[13]~I .output_async_reset = "none";
defparam \C[13]~I .output_power_up = "low";
defparam \C[13]~I .output_register_mode = "none";
defparam \C[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[12]~I (
	.datain(\inst2|inst2|inst1 [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[12]));
// synopsys translate_off
defparam \C[12]~I .input_async_reset = "none";
defparam \C[12]~I .input_power_up = "low";
defparam \C[12]~I .input_register_mode = "none";
defparam \C[12]~I .input_sync_reset = "none";
defparam \C[12]~I .oe_async_reset = "none";
defparam \C[12]~I .oe_power_up = "low";
defparam \C[12]~I .oe_register_mode = "none";
defparam \C[12]~I .oe_sync_reset = "none";
defparam \C[12]~I .operation_mode = "output";
defparam \C[12]~I .output_async_reset = "none";
defparam \C[12]~I .output_power_up = "low";
defparam \C[12]~I .output_register_mode = "none";
defparam \C[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[11]~I (
	.datain(\inst2|inst2|inst1 [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[11]));
// synopsys translate_off
defparam \C[11]~I .input_async_reset = "none";
defparam \C[11]~I .input_power_up = "low";
defparam \C[11]~I .input_register_mode = "none";
defparam \C[11]~I .input_sync_reset = "none";
defparam \C[11]~I .oe_async_reset = "none";
defparam \C[11]~I .oe_power_up = "low";
defparam \C[11]~I .oe_register_mode = "none";
defparam \C[11]~I .oe_sync_reset = "none";
defparam \C[11]~I .operation_mode = "output";
defparam \C[11]~I .output_async_reset = "none";
defparam \C[11]~I .output_power_up = "low";
defparam \C[11]~I .output_register_mode = "none";
defparam \C[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[10]~I (
	.datain(\inst2|inst2|inst1 [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[10]));
// synopsys translate_off
defparam \C[10]~I .input_async_reset = "none";
defparam \C[10]~I .input_power_up = "low";
defparam \C[10]~I .input_register_mode = "none";
defparam \C[10]~I .input_sync_reset = "none";
defparam \C[10]~I .oe_async_reset = "none";
defparam \C[10]~I .oe_power_up = "low";
defparam \C[10]~I .oe_register_mode = "none";
defparam \C[10]~I .oe_sync_reset = "none";
defparam \C[10]~I .operation_mode = "output";
defparam \C[10]~I .output_async_reset = "none";
defparam \C[10]~I .output_power_up = "low";
defparam \C[10]~I .output_register_mode = "none";
defparam \C[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[9]~I (
	.datain(\inst2|inst2|inst1 [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[9]));
// synopsys translate_off
defparam \C[9]~I .input_async_reset = "none";
defparam \C[9]~I .input_power_up = "low";
defparam \C[9]~I .input_register_mode = "none";
defparam \C[9]~I .input_sync_reset = "none";
defparam \C[9]~I .oe_async_reset = "none";
defparam \C[9]~I .oe_power_up = "low";
defparam \C[9]~I .oe_register_mode = "none";
defparam \C[9]~I .oe_sync_reset = "none";
defparam \C[9]~I .operation_mode = "output";
defparam \C[9]~I .output_async_reset = "none";
defparam \C[9]~I .output_power_up = "low";
defparam \C[9]~I .output_register_mode = "none";
defparam \C[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[8]~I (
	.datain(\inst2|inst2|inst1 [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[8]));
// synopsys translate_off
defparam \C[8]~I .input_async_reset = "none";
defparam \C[8]~I .input_power_up = "low";
defparam \C[8]~I .input_register_mode = "none";
defparam \C[8]~I .input_sync_reset = "none";
defparam \C[8]~I .oe_async_reset = "none";
defparam \C[8]~I .oe_power_up = "low";
defparam \C[8]~I .oe_register_mode = "none";
defparam \C[8]~I .oe_sync_reset = "none";
defparam \C[8]~I .operation_mode = "output";
defparam \C[8]~I .output_async_reset = "none";
defparam \C[8]~I .output_power_up = "low";
defparam \C[8]~I .output_register_mode = "none";
defparam \C[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[7]~I (
	.datain(\inst2|inst2|inst1 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[7]));
// synopsys translate_off
defparam \C[7]~I .input_async_reset = "none";
defparam \C[7]~I .input_power_up = "low";
defparam \C[7]~I .input_register_mode = "none";
defparam \C[7]~I .input_sync_reset = "none";
defparam \C[7]~I .oe_async_reset = "none";
defparam \C[7]~I .oe_power_up = "low";
defparam \C[7]~I .oe_register_mode = "none";
defparam \C[7]~I .oe_sync_reset = "none";
defparam \C[7]~I .operation_mode = "output";
defparam \C[7]~I .output_async_reset = "none";
defparam \C[7]~I .output_power_up = "low";
defparam \C[7]~I .output_register_mode = "none";
defparam \C[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[6]~I (
	.datain(\inst2|inst2|inst1 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[6]));
// synopsys translate_off
defparam \C[6]~I .input_async_reset = "none";
defparam \C[6]~I .input_power_up = "low";
defparam \C[6]~I .input_register_mode = "none";
defparam \C[6]~I .input_sync_reset = "none";
defparam \C[6]~I .oe_async_reset = "none";
defparam \C[6]~I .oe_power_up = "low";
defparam \C[6]~I .oe_register_mode = "none";
defparam \C[6]~I .oe_sync_reset = "none";
defparam \C[6]~I .operation_mode = "output";
defparam \C[6]~I .output_async_reset = "none";
defparam \C[6]~I .output_power_up = "low";
defparam \C[6]~I .output_register_mode = "none";
defparam \C[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[5]~I (
	.datain(\inst2|inst2|inst1 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[5]));
// synopsys translate_off
defparam \C[5]~I .input_async_reset = "none";
defparam \C[5]~I .input_power_up = "low";
defparam \C[5]~I .input_register_mode = "none";
defparam \C[5]~I .input_sync_reset = "none";
defparam \C[5]~I .oe_async_reset = "none";
defparam \C[5]~I .oe_power_up = "low";
defparam \C[5]~I .oe_register_mode = "none";
defparam \C[5]~I .oe_sync_reset = "none";
defparam \C[5]~I .operation_mode = "output";
defparam \C[5]~I .output_async_reset = "none";
defparam \C[5]~I .output_power_up = "low";
defparam \C[5]~I .output_register_mode = "none";
defparam \C[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[4]~I (
	.datain(\inst2|inst2|inst1 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[4]));
// synopsys translate_off
defparam \C[4]~I .input_async_reset = "none";
defparam \C[4]~I .input_power_up = "low";
defparam \C[4]~I .input_register_mode = "none";
defparam \C[4]~I .input_sync_reset = "none";
defparam \C[4]~I .oe_async_reset = "none";
defparam \C[4]~I .oe_power_up = "low";
defparam \C[4]~I .oe_register_mode = "none";
defparam \C[4]~I .oe_sync_reset = "none";
defparam \C[4]~I .operation_mode = "output";
defparam \C[4]~I .output_async_reset = "none";
defparam \C[4]~I .output_power_up = "low";
defparam \C[4]~I .output_register_mode = "none";
defparam \C[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[3]~I (
	.datain(\inst2|inst2|inst1 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[3]));
// synopsys translate_off
defparam \C[3]~I .input_async_reset = "none";
defparam \C[3]~I .input_power_up = "low";
defparam \C[3]~I .input_register_mode = "none";
defparam \C[3]~I .input_sync_reset = "none";
defparam \C[3]~I .oe_async_reset = "none";
defparam \C[3]~I .oe_power_up = "low";
defparam \C[3]~I .oe_register_mode = "none";
defparam \C[3]~I .oe_sync_reset = "none";
defparam \C[3]~I .operation_mode = "output";
defparam \C[3]~I .output_async_reset = "none";
defparam \C[3]~I .output_power_up = "low";
defparam \C[3]~I .output_register_mode = "none";
defparam \C[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[2]~I (
	.datain(\inst2|inst2|inst1 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[2]));
// synopsys translate_off
defparam \C[2]~I .input_async_reset = "none";
defparam \C[2]~I .input_power_up = "low";
defparam \C[2]~I .input_register_mode = "none";
defparam \C[2]~I .input_sync_reset = "none";
defparam \C[2]~I .oe_async_reset = "none";
defparam \C[2]~I .oe_power_up = "low";
defparam \C[2]~I .oe_register_mode = "none";
defparam \C[2]~I .oe_sync_reset = "none";
defparam \C[2]~I .operation_mode = "output";
defparam \C[2]~I .output_async_reset = "none";
defparam \C[2]~I .output_power_up = "low";
defparam \C[2]~I .output_register_mode = "none";
defparam \C[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[1]~I (
	.datain(\inst2|inst2|inst1 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[1]));
// synopsys translate_off
defparam \C[1]~I .input_async_reset = "none";
defparam \C[1]~I .input_power_up = "low";
defparam \C[1]~I .input_register_mode = "none";
defparam \C[1]~I .input_sync_reset = "none";
defparam \C[1]~I .oe_async_reset = "none";
defparam \C[1]~I .oe_power_up = "low";
defparam \C[1]~I .oe_register_mode = "none";
defparam \C[1]~I .oe_sync_reset = "none";
defparam \C[1]~I .operation_mode = "output";
defparam \C[1]~I .output_async_reset = "none";
defparam \C[1]~I .output_power_up = "low";
defparam \C[1]~I .output_register_mode = "none";
defparam \C[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[0]~I (
	.datain(\inst2|inst2|inst1 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[0]));
// synopsys translate_off
defparam \C[0]~I .input_async_reset = "none";
defparam \C[0]~I .input_power_up = "low";
defparam \C[0]~I .input_register_mode = "none";
defparam \C[0]~I .input_sync_reset = "none";
defparam \C[0]~I .oe_async_reset = "none";
defparam \C[0]~I .oe_power_up = "low";
defparam \C[0]~I .oe_register_mode = "none";
defparam \C[0]~I .oe_sync_reset = "none";
defparam \C[0]~I .operation_mode = "output";
defparam \C[0]~I .output_async_reset = "none";
defparam \C[0]~I .output_power_up = "low";
defparam \C[0]~I .output_register_mode = "none";
defparam \C[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[31]~I (
	.datain(\inst2|4444|inst|inst|inst16|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[31]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[31]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[31]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[31]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[31]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[31]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[31]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[31]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[31]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[31]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[31]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[31]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[31]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[30]~I (
	.datain(\inst2|4444|inst|inst|inst16|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[30]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[30]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[30]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[30]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[30]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[30]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[30]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[30]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[30]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[30]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[30]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[30]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[30]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[29]~I (
	.datain(\inst2|4444|inst|inst|inst16|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[29]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[29]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[29]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[29]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[29]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[29]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[29]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[29]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[29]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[29]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[29]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[29]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[29]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[28]~I (
	.datain(\inst2|4444|inst|inst|inst16|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[28]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[28]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[28]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[28]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[28]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[28]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[28]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[28]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[28]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[28]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[28]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[28]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[28]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[27]~I (
	.datain(\inst2|4444|inst|inst|inst15|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[27]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[27]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[27]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[27]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[27]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[27]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[27]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[27]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[27]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[27]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[27]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[27]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[27]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[26]~I (
	.datain(\inst2|4444|inst|inst|inst15|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[26]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[26]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[26]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[26]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[26]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[26]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[26]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[26]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[26]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[26]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[26]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[26]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[26]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[25]~I (
	.datain(\inst2|4444|inst|inst|inst15|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[25]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[25]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[25]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[25]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[25]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[25]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[25]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[25]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[25]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[25]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[25]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[25]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[25]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[24]~I (
	.datain(\inst2|4444|inst|inst|inst15|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[24]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[24]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[24]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[24]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[24]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[24]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[24]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[24]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[24]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[24]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[24]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[24]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[24]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[23]~I (
	.datain(\inst2|4444|inst|inst|inst14|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[23]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[23]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[23]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[23]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[23]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[23]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[23]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[23]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[23]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[23]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[23]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[23]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[23]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[22]~I (
	.datain(\inst2|4444|inst|inst|inst14|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[22]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[22]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[22]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[22]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[22]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[22]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[22]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[22]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[22]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[22]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[22]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[22]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[22]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[21]~I (
	.datain(\inst2|4444|inst|inst|inst14|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[21]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[21]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[21]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[21]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[21]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[21]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[21]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[21]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[21]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[21]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[21]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[21]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[21]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[20]~I (
	.datain(\inst2|4444|inst|inst|inst14|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[20]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[20]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[20]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[20]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[20]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[20]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[20]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[20]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[20]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[20]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[20]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[20]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[20]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[19]~I (
	.datain(\inst2|4444|inst|inst|inst11|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[19]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[19]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[19]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[19]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[19]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[19]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[19]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[19]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[19]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[19]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[19]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[19]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[19]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[18]~I (
	.datain(\inst2|4444|inst|inst|inst11|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[18]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[18]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[18]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[18]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[18]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[18]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[18]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[18]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[18]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[18]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[18]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[18]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[18]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[17]~I (
	.datain(\inst2|4444|inst|inst|inst11|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[17]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[17]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[17]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[17]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[17]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[17]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[17]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[17]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[17]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[17]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[17]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[17]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[17]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[16]~I (
	.datain(\inst2|4444|inst|inst|inst11|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[16]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[16]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[16]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[16]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[16]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[16]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[16]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[16]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[16]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[16]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[16]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[16]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[16]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[15]~I (
	.datain(\inst2|4444|inst|inst|inst3|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[15]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[15]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[15]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[15]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[15]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[15]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[15]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[15]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[15]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[15]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[15]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[15]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[15]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[14]~I (
	.datain(\inst2|4444|inst|inst|inst3|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[14]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[14]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[14]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[14]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[14]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[14]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[14]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[14]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[14]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[14]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[14]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[14]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[14]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[13]~I (
	.datain(\inst2|4444|inst|inst|inst3|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[13]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[13]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[13]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[13]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[13]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[13]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[13]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[13]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[13]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[13]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[13]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[13]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[13]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[12]~I (
	.datain(\inst2|4444|inst|inst|inst3|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[12]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[12]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[12]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[12]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[12]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[12]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[12]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[12]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[12]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[12]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[12]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[12]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[12]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[11]~I (
	.datain(\inst2|4444|inst|inst|inst2|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[11]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[11]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[11]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[11]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[11]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[11]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[11]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[11]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[11]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[11]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[11]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[11]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[11]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[10]~I (
	.datain(\inst2|4444|inst|inst|inst2|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[10]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[10]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[10]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[10]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[10]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[10]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[10]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[10]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[10]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[10]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[10]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[10]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[10]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[9]~I (
	.datain(\inst2|4444|inst|inst|inst2|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[9]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[9]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[9]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[9]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[9]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[9]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[9]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[9]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[9]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[9]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[9]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[9]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[9]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[8]~I (
	.datain(\inst2|4444|inst|inst|inst2|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[8]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[8]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[8]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[8]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[8]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[8]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[8]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[8]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[8]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[8]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[8]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[8]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[8]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[7]~I (
	.datain(\inst2|4444|inst|inst|inst1|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[7]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[7]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[7]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[7]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[7]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[7]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[7]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[7]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[7]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[7]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[7]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[7]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[7]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[6]~I (
	.datain(\inst2|4444|inst|inst|inst1|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[6]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[6]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[6]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[6]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[6]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[6]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[6]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[6]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[6]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[6]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[6]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[6]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[6]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[5]~I (
	.datain(\inst2|4444|inst|inst|inst1|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[5]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[5]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[5]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[5]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[5]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[5]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[5]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[5]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[5]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[5]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[5]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[5]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[5]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[4]~I (
	.datain(\inst2|4444|inst|inst|inst1|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[4]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[4]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[4]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[4]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[4]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[4]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[4]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[4]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[4]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[4]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[4]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[4]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[4]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[3]~I (
	.datain(\inst2|4444|inst|inst|inst|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[3]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[3]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[3]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[3]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[3]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[3]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[3]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[3]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[3]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[3]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[3]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[3]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[3]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[2]~I (
	.datain(\inst2|4444|inst|inst|inst|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[2]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[2]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[2]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[2]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[2]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[2]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[2]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[2]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[2]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[2]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[2]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[2]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[2]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[1]~I (
	.datain(\inst2|4444|inst|inst|inst|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[1]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[1]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[1]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[1]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[1]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[1]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[1]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[1]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[1]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[1]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[1]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[1]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[1]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_ADDR[0]~I (
	.datain(\inst2|4444|inst|inst|inst|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR[0]));
// synopsys translate_off
defparam \DATA_MEM_ADDR[0]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR[0]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR[0]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR[0]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR[0]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR[0]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR[0]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR[0]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR[0]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR[0]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR[0]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR[0]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[31]~I (
	.datain(\inst2|4444|inst3|inst1|inst16|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[31]));
// synopsys translate_off
defparam \DATA_MEM_OUT[31]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[31]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[31]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[31]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[31]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[31]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[31]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[31]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[31]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[31]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[31]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[31]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[30]~I (
	.datain(\inst2|4444|inst3|inst1|inst16|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[30]));
// synopsys translate_off
defparam \DATA_MEM_OUT[30]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[30]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[30]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[30]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[30]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[30]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[30]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[30]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[30]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[30]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[30]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[30]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[29]~I (
	.datain(\inst2|4444|inst3|inst1|inst16|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[29]));
// synopsys translate_off
defparam \DATA_MEM_OUT[29]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[29]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[29]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[29]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[29]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[29]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[29]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[29]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[29]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[29]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[29]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[29]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[28]~I (
	.datain(\inst2|4444|inst3|inst1|inst16|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[28]));
// synopsys translate_off
defparam \DATA_MEM_OUT[28]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[28]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[28]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[28]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[28]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[28]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[28]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[28]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[28]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[28]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[28]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[28]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[27]~I (
	.datain(\inst2|4444|inst3|inst1|inst15|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[27]));
// synopsys translate_off
defparam \DATA_MEM_OUT[27]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[27]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[27]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[27]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[27]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[27]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[27]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[27]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[27]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[27]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[27]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[27]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[26]~I (
	.datain(\inst2|4444|inst3|inst1|inst15|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[26]));
// synopsys translate_off
defparam \DATA_MEM_OUT[26]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[26]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[26]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[26]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[26]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[26]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[26]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[26]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[26]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[26]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[26]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[26]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[25]~I (
	.datain(\inst2|4444|inst3|inst1|inst15|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[25]));
// synopsys translate_off
defparam \DATA_MEM_OUT[25]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[25]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[25]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[25]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[25]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[25]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[25]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[25]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[25]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[25]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[25]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[25]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[24]~I (
	.datain(\inst2|4444|inst3|inst1|inst15|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[24]));
// synopsys translate_off
defparam \DATA_MEM_OUT[24]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[24]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[24]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[24]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[24]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[24]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[24]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[24]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[24]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[24]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[24]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[24]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[23]~I (
	.datain(\inst2|4444|inst3|inst1|inst14|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[23]));
// synopsys translate_off
defparam \DATA_MEM_OUT[23]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[23]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[23]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[23]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[23]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[23]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[23]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[23]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[23]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[23]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[23]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[23]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[22]~I (
	.datain(\inst2|4444|inst3|inst1|inst14|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[22]));
// synopsys translate_off
defparam \DATA_MEM_OUT[22]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[22]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[22]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[22]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[22]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[22]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[22]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[22]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[22]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[22]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[22]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[22]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[21]~I (
	.datain(\inst2|4444|inst3|inst1|inst14|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[21]));
// synopsys translate_off
defparam \DATA_MEM_OUT[21]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[21]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[21]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[21]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[21]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[21]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[21]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[21]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[21]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[21]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[21]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[21]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[20]~I (
	.datain(\inst2|4444|inst3|inst1|inst14|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[20]));
// synopsys translate_off
defparam \DATA_MEM_OUT[20]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[20]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[20]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[20]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[20]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[20]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[20]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[20]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[20]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[20]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[20]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[20]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[19]~I (
	.datain(\inst2|4444|inst3|inst1|inst11|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[19]));
// synopsys translate_off
defparam \DATA_MEM_OUT[19]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[19]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[19]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[19]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[19]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[19]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[19]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[19]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[19]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[19]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[19]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[19]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[18]~I (
	.datain(\inst2|4444|inst3|inst1|inst11|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[18]));
// synopsys translate_off
defparam \DATA_MEM_OUT[18]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[18]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[18]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[18]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[18]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[18]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[18]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[18]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[18]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[18]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[18]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[18]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[17]~I (
	.datain(\inst2|4444|inst3|inst1|inst11|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[17]));
// synopsys translate_off
defparam \DATA_MEM_OUT[17]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[17]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[17]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[17]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[17]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[17]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[17]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[17]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[17]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[17]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[17]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[17]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[16]~I (
	.datain(\inst2|4444|inst3|inst1|inst11|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[16]));
// synopsys translate_off
defparam \DATA_MEM_OUT[16]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[16]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[16]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[16]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[16]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[16]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[16]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[16]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[16]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[16]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[16]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[16]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[15]~I (
	.datain(\inst2|4444|inst3|inst1|inst3|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[15]));
// synopsys translate_off
defparam \DATA_MEM_OUT[15]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[15]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[15]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[15]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[15]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[15]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[15]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[15]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[15]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[15]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[15]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[15]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[14]~I (
	.datain(\inst2|4444|inst3|inst1|inst3|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[14]));
// synopsys translate_off
defparam \DATA_MEM_OUT[14]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[14]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[14]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[14]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[14]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[14]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[14]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[14]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[14]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[14]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[14]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[14]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[13]~I (
	.datain(\inst2|4444|inst3|inst1|inst3|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[13]));
// synopsys translate_off
defparam \DATA_MEM_OUT[13]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[13]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[13]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[13]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[13]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[13]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[13]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[13]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[13]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[13]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[13]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[13]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[12]~I (
	.datain(\inst2|4444|inst3|inst1|inst3|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[12]));
// synopsys translate_off
defparam \DATA_MEM_OUT[12]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[12]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[12]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[12]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[12]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[12]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[12]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[12]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[12]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[12]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[12]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[12]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[11]~I (
	.datain(\inst2|4444|inst3|inst1|inst2|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[11]));
// synopsys translate_off
defparam \DATA_MEM_OUT[11]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[11]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[11]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[11]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[11]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[11]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[11]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[11]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[11]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[11]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[11]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[11]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[10]~I (
	.datain(\inst2|4444|inst3|inst1|inst2|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[10]));
// synopsys translate_off
defparam \DATA_MEM_OUT[10]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[10]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[10]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[10]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[10]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[10]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[10]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[10]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[10]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[10]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[10]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[10]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[9]~I (
	.datain(\inst2|4444|inst3|inst1|inst2|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[9]));
// synopsys translate_off
defparam \DATA_MEM_OUT[9]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[9]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[9]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[9]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[9]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[9]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[9]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[9]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[9]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[9]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[9]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[9]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[8]~I (
	.datain(\inst2|4444|inst3|inst1|inst2|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[8]));
// synopsys translate_off
defparam \DATA_MEM_OUT[8]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[8]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[8]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[8]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[8]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[8]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[8]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[8]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[8]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[8]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[8]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[8]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[7]~I (
	.datain(\inst2|4444|inst3|inst1|inst1|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[7]));
// synopsys translate_off
defparam \DATA_MEM_OUT[7]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[7]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[7]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[7]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[7]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[7]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[7]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[7]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[7]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[7]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[7]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[7]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[6]~I (
	.datain(\inst2|4444|inst3|inst1|inst1|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[6]));
// synopsys translate_off
defparam \DATA_MEM_OUT[6]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[6]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[6]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[6]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[6]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[6]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[6]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[6]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[6]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[6]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[6]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[6]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[5]~I (
	.datain(\inst2|4444|inst3|inst1|inst1|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[5]));
// synopsys translate_off
defparam \DATA_MEM_OUT[5]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[5]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[5]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[5]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[5]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[5]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[5]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[5]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[5]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[5]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[5]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[5]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[4]~I (
	.datain(\inst2|4444|inst3|inst1|inst1|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[4]));
// synopsys translate_off
defparam \DATA_MEM_OUT[4]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[4]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[4]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[4]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[4]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[4]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[4]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[4]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[4]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[4]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[4]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[4]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[3]~I (
	.datain(\inst2|4444|inst3|inst1|inst|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[3]));
// synopsys translate_off
defparam \DATA_MEM_OUT[3]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[3]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[3]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[3]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[3]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[3]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[3]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[3]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[3]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[3]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[3]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[3]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[2]~I (
	.datain(\inst2|4444|inst3|inst1|inst|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[2]));
// synopsys translate_off
defparam \DATA_MEM_OUT[2]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[2]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[2]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[2]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[2]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[2]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[2]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[2]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[2]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[2]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[2]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[2]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[1]~I (
	.datain(\inst2|4444|inst3|inst1|inst|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[1]));
// synopsys translate_off
defparam \DATA_MEM_OUT[1]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[1]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[1]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[1]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[1]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[1]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[1]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[1]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[1]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[1]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[1]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[1]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DATA_MEM_OUT[0]~I (
	.datain(\inst2|4444|inst3|inst1|inst|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[0]));
// synopsys translate_off
defparam \DATA_MEM_OUT[0]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[0]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[0]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[0]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[0]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[0]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[0]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[0]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[0]~I .operation_mode = "output";
defparam \DATA_MEM_OUT[0]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[0]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[0]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MBR_OUT[7]~I (
	.datain(\inst2|4444|inst5|inst3|inst1|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[7]));
// synopsys translate_off
defparam \MBR_OUT[7]~I .input_async_reset = "none";
defparam \MBR_OUT[7]~I .input_power_up = "low";
defparam \MBR_OUT[7]~I .input_register_mode = "none";
defparam \MBR_OUT[7]~I .input_sync_reset = "none";
defparam \MBR_OUT[7]~I .oe_async_reset = "none";
defparam \MBR_OUT[7]~I .oe_power_up = "low";
defparam \MBR_OUT[7]~I .oe_register_mode = "none";
defparam \MBR_OUT[7]~I .oe_sync_reset = "none";
defparam \MBR_OUT[7]~I .operation_mode = "output";
defparam \MBR_OUT[7]~I .output_async_reset = "none";
defparam \MBR_OUT[7]~I .output_power_up = "low";
defparam \MBR_OUT[7]~I .output_register_mode = "none";
defparam \MBR_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MBR_OUT[6]~I (
	.datain(\inst2|4444|inst5|inst3|inst1|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[6]));
// synopsys translate_off
defparam \MBR_OUT[6]~I .input_async_reset = "none";
defparam \MBR_OUT[6]~I .input_power_up = "low";
defparam \MBR_OUT[6]~I .input_register_mode = "none";
defparam \MBR_OUT[6]~I .input_sync_reset = "none";
defparam \MBR_OUT[6]~I .oe_async_reset = "none";
defparam \MBR_OUT[6]~I .oe_power_up = "low";
defparam \MBR_OUT[6]~I .oe_register_mode = "none";
defparam \MBR_OUT[6]~I .oe_sync_reset = "none";
defparam \MBR_OUT[6]~I .operation_mode = "output";
defparam \MBR_OUT[6]~I .output_async_reset = "none";
defparam \MBR_OUT[6]~I .output_power_up = "low";
defparam \MBR_OUT[6]~I .output_register_mode = "none";
defparam \MBR_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MBR_OUT[5]~I (
	.datain(\inst2|4444|inst5|inst3|inst1|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[5]));
// synopsys translate_off
defparam \MBR_OUT[5]~I .input_async_reset = "none";
defparam \MBR_OUT[5]~I .input_power_up = "low";
defparam \MBR_OUT[5]~I .input_register_mode = "none";
defparam \MBR_OUT[5]~I .input_sync_reset = "none";
defparam \MBR_OUT[5]~I .oe_async_reset = "none";
defparam \MBR_OUT[5]~I .oe_power_up = "low";
defparam \MBR_OUT[5]~I .oe_register_mode = "none";
defparam \MBR_OUT[5]~I .oe_sync_reset = "none";
defparam \MBR_OUT[5]~I .operation_mode = "output";
defparam \MBR_OUT[5]~I .output_async_reset = "none";
defparam \MBR_OUT[5]~I .output_power_up = "low";
defparam \MBR_OUT[5]~I .output_register_mode = "none";
defparam \MBR_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MBR_OUT[4]~I (
	.datain(\inst2|4444|inst5|inst3|inst1|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[4]));
// synopsys translate_off
defparam \MBR_OUT[4]~I .input_async_reset = "none";
defparam \MBR_OUT[4]~I .input_power_up = "low";
defparam \MBR_OUT[4]~I .input_register_mode = "none";
defparam \MBR_OUT[4]~I .input_sync_reset = "none";
defparam \MBR_OUT[4]~I .oe_async_reset = "none";
defparam \MBR_OUT[4]~I .oe_power_up = "low";
defparam \MBR_OUT[4]~I .oe_register_mode = "none";
defparam \MBR_OUT[4]~I .oe_sync_reset = "none";
defparam \MBR_OUT[4]~I .operation_mode = "output";
defparam \MBR_OUT[4]~I .output_async_reset = "none";
defparam \MBR_OUT[4]~I .output_power_up = "low";
defparam \MBR_OUT[4]~I .output_register_mode = "none";
defparam \MBR_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MBR_OUT[3]~I (
	.datain(\inst2|4444|inst5|inst3|inst|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[3]));
// synopsys translate_off
defparam \MBR_OUT[3]~I .input_async_reset = "none";
defparam \MBR_OUT[3]~I .input_power_up = "low";
defparam \MBR_OUT[3]~I .input_register_mode = "none";
defparam \MBR_OUT[3]~I .input_sync_reset = "none";
defparam \MBR_OUT[3]~I .oe_async_reset = "none";
defparam \MBR_OUT[3]~I .oe_power_up = "low";
defparam \MBR_OUT[3]~I .oe_register_mode = "none";
defparam \MBR_OUT[3]~I .oe_sync_reset = "none";
defparam \MBR_OUT[3]~I .operation_mode = "output";
defparam \MBR_OUT[3]~I .output_async_reset = "none";
defparam \MBR_OUT[3]~I .output_power_up = "low";
defparam \MBR_OUT[3]~I .output_register_mode = "none";
defparam \MBR_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MBR_OUT[2]~I (
	.datain(\inst2|4444|inst5|inst3|inst|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[2]));
// synopsys translate_off
defparam \MBR_OUT[2]~I .input_async_reset = "none";
defparam \MBR_OUT[2]~I .input_power_up = "low";
defparam \MBR_OUT[2]~I .input_register_mode = "none";
defparam \MBR_OUT[2]~I .input_sync_reset = "none";
defparam \MBR_OUT[2]~I .oe_async_reset = "none";
defparam \MBR_OUT[2]~I .oe_power_up = "low";
defparam \MBR_OUT[2]~I .oe_register_mode = "none";
defparam \MBR_OUT[2]~I .oe_sync_reset = "none";
defparam \MBR_OUT[2]~I .operation_mode = "output";
defparam \MBR_OUT[2]~I .output_async_reset = "none";
defparam \MBR_OUT[2]~I .output_power_up = "low";
defparam \MBR_OUT[2]~I .output_register_mode = "none";
defparam \MBR_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MBR_OUT[1]~I (
	.datain(\inst2|4444|inst5|inst3|inst|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[1]));
// synopsys translate_off
defparam \MBR_OUT[1]~I .input_async_reset = "none";
defparam \MBR_OUT[1]~I .input_power_up = "low";
defparam \MBR_OUT[1]~I .input_register_mode = "none";
defparam \MBR_OUT[1]~I .input_sync_reset = "none";
defparam \MBR_OUT[1]~I .oe_async_reset = "none";
defparam \MBR_OUT[1]~I .oe_power_up = "low";
defparam \MBR_OUT[1]~I .oe_register_mode = "none";
defparam \MBR_OUT[1]~I .oe_sync_reset = "none";
defparam \MBR_OUT[1]~I .operation_mode = "output";
defparam \MBR_OUT[1]~I .output_async_reset = "none";
defparam \MBR_OUT[1]~I .output_power_up = "low";
defparam \MBR_OUT[1]~I .output_register_mode = "none";
defparam \MBR_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MBR_OUT[0]~I (
	.datain(\inst2|4444|inst5|inst3|inst|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[0]));
// synopsys translate_off
defparam \MBR_OUT[0]~I .input_async_reset = "none";
defparam \MBR_OUT[0]~I .input_power_up = "low";
defparam \MBR_OUT[0]~I .input_register_mode = "none";
defparam \MBR_OUT[0]~I .input_sync_reset = "none";
defparam \MBR_OUT[0]~I .oe_async_reset = "none";
defparam \MBR_OUT[0]~I .oe_power_up = "low";
defparam \MBR_OUT[0]~I .oe_register_mode = "none";
defparam \MBR_OUT[0]~I .oe_sync_reset = "none";
defparam \MBR_OUT[0]~I .operation_mode = "output";
defparam \MBR_OUT[0]~I .output_async_reset = "none";
defparam \MBR_OUT[0]~I .output_power_up = "low";
defparam \MBR_OUT[0]~I .output_register_mode = "none";
defparam \MBR_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[35]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [35]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[35]));
// synopsys translate_off
defparam \MIR[35]~I .input_async_reset = "none";
defparam \MIR[35]~I .input_power_up = "low";
defparam \MIR[35]~I .input_register_mode = "none";
defparam \MIR[35]~I .input_sync_reset = "none";
defparam \MIR[35]~I .oe_async_reset = "none";
defparam \MIR[35]~I .oe_power_up = "low";
defparam \MIR[35]~I .oe_register_mode = "none";
defparam \MIR[35]~I .oe_sync_reset = "none";
defparam \MIR[35]~I .operation_mode = "output";
defparam \MIR[35]~I .output_async_reset = "none";
defparam \MIR[35]~I .output_power_up = "low";
defparam \MIR[35]~I .output_register_mode = "none";
defparam \MIR[35]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[34]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [34]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[34]));
// synopsys translate_off
defparam \MIR[34]~I .input_async_reset = "none";
defparam \MIR[34]~I .input_power_up = "low";
defparam \MIR[34]~I .input_register_mode = "none";
defparam \MIR[34]~I .input_sync_reset = "none";
defparam \MIR[34]~I .oe_async_reset = "none";
defparam \MIR[34]~I .oe_power_up = "low";
defparam \MIR[34]~I .oe_register_mode = "none";
defparam \MIR[34]~I .oe_sync_reset = "none";
defparam \MIR[34]~I .operation_mode = "output";
defparam \MIR[34]~I .output_async_reset = "none";
defparam \MIR[34]~I .output_power_up = "low";
defparam \MIR[34]~I .output_register_mode = "none";
defparam \MIR[34]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[33]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [33]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[33]));
// synopsys translate_off
defparam \MIR[33]~I .input_async_reset = "none";
defparam \MIR[33]~I .input_power_up = "low";
defparam \MIR[33]~I .input_register_mode = "none";
defparam \MIR[33]~I .input_sync_reset = "none";
defparam \MIR[33]~I .oe_async_reset = "none";
defparam \MIR[33]~I .oe_power_up = "low";
defparam \MIR[33]~I .oe_register_mode = "none";
defparam \MIR[33]~I .oe_sync_reset = "none";
defparam \MIR[33]~I .operation_mode = "output";
defparam \MIR[33]~I .output_async_reset = "none";
defparam \MIR[33]~I .output_power_up = "low";
defparam \MIR[33]~I .output_register_mode = "none";
defparam \MIR[33]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[32]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [32]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[32]));
// synopsys translate_off
defparam \MIR[32]~I .input_async_reset = "none";
defparam \MIR[32]~I .input_power_up = "low";
defparam \MIR[32]~I .input_register_mode = "none";
defparam \MIR[32]~I .input_sync_reset = "none";
defparam \MIR[32]~I .oe_async_reset = "none";
defparam \MIR[32]~I .oe_power_up = "low";
defparam \MIR[32]~I .oe_register_mode = "none";
defparam \MIR[32]~I .oe_sync_reset = "none";
defparam \MIR[32]~I .operation_mode = "output";
defparam \MIR[32]~I .output_async_reset = "none";
defparam \MIR[32]~I .output_power_up = "low";
defparam \MIR[32]~I .output_register_mode = "none";
defparam \MIR[32]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[31]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[31]));
// synopsys translate_off
defparam \MIR[31]~I .input_async_reset = "none";
defparam \MIR[31]~I .input_power_up = "low";
defparam \MIR[31]~I .input_register_mode = "none";
defparam \MIR[31]~I .input_sync_reset = "none";
defparam \MIR[31]~I .oe_async_reset = "none";
defparam \MIR[31]~I .oe_power_up = "low";
defparam \MIR[31]~I .oe_register_mode = "none";
defparam \MIR[31]~I .oe_sync_reset = "none";
defparam \MIR[31]~I .operation_mode = "output";
defparam \MIR[31]~I .output_async_reset = "none";
defparam \MIR[31]~I .output_power_up = "low";
defparam \MIR[31]~I .output_register_mode = "none";
defparam \MIR[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[30]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[30]));
// synopsys translate_off
defparam \MIR[30]~I .input_async_reset = "none";
defparam \MIR[30]~I .input_power_up = "low";
defparam \MIR[30]~I .input_register_mode = "none";
defparam \MIR[30]~I .input_sync_reset = "none";
defparam \MIR[30]~I .oe_async_reset = "none";
defparam \MIR[30]~I .oe_power_up = "low";
defparam \MIR[30]~I .oe_register_mode = "none";
defparam \MIR[30]~I .oe_sync_reset = "none";
defparam \MIR[30]~I .operation_mode = "output";
defparam \MIR[30]~I .output_async_reset = "none";
defparam \MIR[30]~I .output_power_up = "low";
defparam \MIR[30]~I .output_register_mode = "none";
defparam \MIR[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[29]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[29]));
// synopsys translate_off
defparam \MIR[29]~I .input_async_reset = "none";
defparam \MIR[29]~I .input_power_up = "low";
defparam \MIR[29]~I .input_register_mode = "none";
defparam \MIR[29]~I .input_sync_reset = "none";
defparam \MIR[29]~I .oe_async_reset = "none";
defparam \MIR[29]~I .oe_power_up = "low";
defparam \MIR[29]~I .oe_register_mode = "none";
defparam \MIR[29]~I .oe_sync_reset = "none";
defparam \MIR[29]~I .operation_mode = "output";
defparam \MIR[29]~I .output_async_reset = "none";
defparam \MIR[29]~I .output_power_up = "low";
defparam \MIR[29]~I .output_register_mode = "none";
defparam \MIR[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[28]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[28]));
// synopsys translate_off
defparam \MIR[28]~I .input_async_reset = "none";
defparam \MIR[28]~I .input_power_up = "low";
defparam \MIR[28]~I .input_register_mode = "none";
defparam \MIR[28]~I .input_sync_reset = "none";
defparam \MIR[28]~I .oe_async_reset = "none";
defparam \MIR[28]~I .oe_power_up = "low";
defparam \MIR[28]~I .oe_register_mode = "none";
defparam \MIR[28]~I .oe_sync_reset = "none";
defparam \MIR[28]~I .operation_mode = "output";
defparam \MIR[28]~I .output_async_reset = "none";
defparam \MIR[28]~I .output_power_up = "low";
defparam \MIR[28]~I .output_register_mode = "none";
defparam \MIR[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[27]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[27]));
// synopsys translate_off
defparam \MIR[27]~I .input_async_reset = "none";
defparam \MIR[27]~I .input_power_up = "low";
defparam \MIR[27]~I .input_register_mode = "none";
defparam \MIR[27]~I .input_sync_reset = "none";
defparam \MIR[27]~I .oe_async_reset = "none";
defparam \MIR[27]~I .oe_power_up = "low";
defparam \MIR[27]~I .oe_register_mode = "none";
defparam \MIR[27]~I .oe_sync_reset = "none";
defparam \MIR[27]~I .operation_mode = "output";
defparam \MIR[27]~I .output_async_reset = "none";
defparam \MIR[27]~I .output_power_up = "low";
defparam \MIR[27]~I .output_register_mode = "none";
defparam \MIR[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[26]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[26]));
// synopsys translate_off
defparam \MIR[26]~I .input_async_reset = "none";
defparam \MIR[26]~I .input_power_up = "low";
defparam \MIR[26]~I .input_register_mode = "none";
defparam \MIR[26]~I .input_sync_reset = "none";
defparam \MIR[26]~I .oe_async_reset = "none";
defparam \MIR[26]~I .oe_power_up = "low";
defparam \MIR[26]~I .oe_register_mode = "none";
defparam \MIR[26]~I .oe_sync_reset = "none";
defparam \MIR[26]~I .operation_mode = "output";
defparam \MIR[26]~I .output_async_reset = "none";
defparam \MIR[26]~I .output_power_up = "low";
defparam \MIR[26]~I .output_register_mode = "none";
defparam \MIR[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[25]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[25]));
// synopsys translate_off
defparam \MIR[25]~I .input_async_reset = "none";
defparam \MIR[25]~I .input_power_up = "low";
defparam \MIR[25]~I .input_register_mode = "none";
defparam \MIR[25]~I .input_sync_reset = "none";
defparam \MIR[25]~I .oe_async_reset = "none";
defparam \MIR[25]~I .oe_power_up = "low";
defparam \MIR[25]~I .oe_register_mode = "none";
defparam \MIR[25]~I .oe_sync_reset = "none";
defparam \MIR[25]~I .operation_mode = "output";
defparam \MIR[25]~I .output_async_reset = "none";
defparam \MIR[25]~I .output_power_up = "low";
defparam \MIR[25]~I .output_register_mode = "none";
defparam \MIR[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[24]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[24]));
// synopsys translate_off
defparam \MIR[24]~I .input_async_reset = "none";
defparam \MIR[24]~I .input_power_up = "low";
defparam \MIR[24]~I .input_register_mode = "none";
defparam \MIR[24]~I .input_sync_reset = "none";
defparam \MIR[24]~I .oe_async_reset = "none";
defparam \MIR[24]~I .oe_power_up = "low";
defparam \MIR[24]~I .oe_register_mode = "none";
defparam \MIR[24]~I .oe_sync_reset = "none";
defparam \MIR[24]~I .operation_mode = "output";
defparam \MIR[24]~I .output_async_reset = "none";
defparam \MIR[24]~I .output_power_up = "low";
defparam \MIR[24]~I .output_register_mode = "none";
defparam \MIR[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[23]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[23]));
// synopsys translate_off
defparam \MIR[23]~I .input_async_reset = "none";
defparam \MIR[23]~I .input_power_up = "low";
defparam \MIR[23]~I .input_register_mode = "none";
defparam \MIR[23]~I .input_sync_reset = "none";
defparam \MIR[23]~I .oe_async_reset = "none";
defparam \MIR[23]~I .oe_power_up = "low";
defparam \MIR[23]~I .oe_register_mode = "none";
defparam \MIR[23]~I .oe_sync_reset = "none";
defparam \MIR[23]~I .operation_mode = "output";
defparam \MIR[23]~I .output_async_reset = "none";
defparam \MIR[23]~I .output_power_up = "low";
defparam \MIR[23]~I .output_register_mode = "none";
defparam \MIR[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[22]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[22]));
// synopsys translate_off
defparam \MIR[22]~I .input_async_reset = "none";
defparam \MIR[22]~I .input_power_up = "low";
defparam \MIR[22]~I .input_register_mode = "none";
defparam \MIR[22]~I .input_sync_reset = "none";
defparam \MIR[22]~I .oe_async_reset = "none";
defparam \MIR[22]~I .oe_power_up = "low";
defparam \MIR[22]~I .oe_register_mode = "none";
defparam \MIR[22]~I .oe_sync_reset = "none";
defparam \MIR[22]~I .operation_mode = "output";
defparam \MIR[22]~I .output_async_reset = "none";
defparam \MIR[22]~I .output_power_up = "low";
defparam \MIR[22]~I .output_register_mode = "none";
defparam \MIR[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[21]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[21]));
// synopsys translate_off
defparam \MIR[21]~I .input_async_reset = "none";
defparam \MIR[21]~I .input_power_up = "low";
defparam \MIR[21]~I .input_register_mode = "none";
defparam \MIR[21]~I .input_sync_reset = "none";
defparam \MIR[21]~I .oe_async_reset = "none";
defparam \MIR[21]~I .oe_power_up = "low";
defparam \MIR[21]~I .oe_register_mode = "none";
defparam \MIR[21]~I .oe_sync_reset = "none";
defparam \MIR[21]~I .operation_mode = "output";
defparam \MIR[21]~I .output_async_reset = "none";
defparam \MIR[21]~I .output_power_up = "low";
defparam \MIR[21]~I .output_register_mode = "none";
defparam \MIR[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[20]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[20]));
// synopsys translate_off
defparam \MIR[20]~I .input_async_reset = "none";
defparam \MIR[20]~I .input_power_up = "low";
defparam \MIR[20]~I .input_register_mode = "none";
defparam \MIR[20]~I .input_sync_reset = "none";
defparam \MIR[20]~I .oe_async_reset = "none";
defparam \MIR[20]~I .oe_power_up = "low";
defparam \MIR[20]~I .oe_register_mode = "none";
defparam \MIR[20]~I .oe_sync_reset = "none";
defparam \MIR[20]~I .operation_mode = "output";
defparam \MIR[20]~I .output_async_reset = "none";
defparam \MIR[20]~I .output_power_up = "low";
defparam \MIR[20]~I .output_register_mode = "none";
defparam \MIR[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[19]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[19]));
// synopsys translate_off
defparam \MIR[19]~I .input_async_reset = "none";
defparam \MIR[19]~I .input_power_up = "low";
defparam \MIR[19]~I .input_register_mode = "none";
defparam \MIR[19]~I .input_sync_reset = "none";
defparam \MIR[19]~I .oe_async_reset = "none";
defparam \MIR[19]~I .oe_power_up = "low";
defparam \MIR[19]~I .oe_register_mode = "none";
defparam \MIR[19]~I .oe_sync_reset = "none";
defparam \MIR[19]~I .operation_mode = "output";
defparam \MIR[19]~I .output_async_reset = "none";
defparam \MIR[19]~I .output_power_up = "low";
defparam \MIR[19]~I .output_register_mode = "none";
defparam \MIR[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[18]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[18]));
// synopsys translate_off
defparam \MIR[18]~I .input_async_reset = "none";
defparam \MIR[18]~I .input_power_up = "low";
defparam \MIR[18]~I .input_register_mode = "none";
defparam \MIR[18]~I .input_sync_reset = "none";
defparam \MIR[18]~I .oe_async_reset = "none";
defparam \MIR[18]~I .oe_power_up = "low";
defparam \MIR[18]~I .oe_register_mode = "none";
defparam \MIR[18]~I .oe_sync_reset = "none";
defparam \MIR[18]~I .operation_mode = "output";
defparam \MIR[18]~I .output_async_reset = "none";
defparam \MIR[18]~I .output_power_up = "low";
defparam \MIR[18]~I .output_register_mode = "none";
defparam \MIR[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[17]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[17]));
// synopsys translate_off
defparam \MIR[17]~I .input_async_reset = "none";
defparam \MIR[17]~I .input_power_up = "low";
defparam \MIR[17]~I .input_register_mode = "none";
defparam \MIR[17]~I .input_sync_reset = "none";
defparam \MIR[17]~I .oe_async_reset = "none";
defparam \MIR[17]~I .oe_power_up = "low";
defparam \MIR[17]~I .oe_register_mode = "none";
defparam \MIR[17]~I .oe_sync_reset = "none";
defparam \MIR[17]~I .operation_mode = "output";
defparam \MIR[17]~I .output_async_reset = "none";
defparam \MIR[17]~I .output_power_up = "low";
defparam \MIR[17]~I .output_register_mode = "none";
defparam \MIR[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[16]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[16]));
// synopsys translate_off
defparam \MIR[16]~I .input_async_reset = "none";
defparam \MIR[16]~I .input_power_up = "low";
defparam \MIR[16]~I .input_register_mode = "none";
defparam \MIR[16]~I .input_sync_reset = "none";
defparam \MIR[16]~I .oe_async_reset = "none";
defparam \MIR[16]~I .oe_power_up = "low";
defparam \MIR[16]~I .oe_register_mode = "none";
defparam \MIR[16]~I .oe_sync_reset = "none";
defparam \MIR[16]~I .operation_mode = "output";
defparam \MIR[16]~I .output_async_reset = "none";
defparam \MIR[16]~I .output_power_up = "low";
defparam \MIR[16]~I .output_register_mode = "none";
defparam \MIR[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[15]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[15]));
// synopsys translate_off
defparam \MIR[15]~I .input_async_reset = "none";
defparam \MIR[15]~I .input_power_up = "low";
defparam \MIR[15]~I .input_register_mode = "none";
defparam \MIR[15]~I .input_sync_reset = "none";
defparam \MIR[15]~I .oe_async_reset = "none";
defparam \MIR[15]~I .oe_power_up = "low";
defparam \MIR[15]~I .oe_register_mode = "none";
defparam \MIR[15]~I .oe_sync_reset = "none";
defparam \MIR[15]~I .operation_mode = "output";
defparam \MIR[15]~I .output_async_reset = "none";
defparam \MIR[15]~I .output_power_up = "low";
defparam \MIR[15]~I .output_register_mode = "none";
defparam \MIR[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[14]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[14]));
// synopsys translate_off
defparam \MIR[14]~I .input_async_reset = "none";
defparam \MIR[14]~I .input_power_up = "low";
defparam \MIR[14]~I .input_register_mode = "none";
defparam \MIR[14]~I .input_sync_reset = "none";
defparam \MIR[14]~I .oe_async_reset = "none";
defparam \MIR[14]~I .oe_power_up = "low";
defparam \MIR[14]~I .oe_register_mode = "none";
defparam \MIR[14]~I .oe_sync_reset = "none";
defparam \MIR[14]~I .operation_mode = "output";
defparam \MIR[14]~I .output_async_reset = "none";
defparam \MIR[14]~I .output_power_up = "low";
defparam \MIR[14]~I .output_register_mode = "none";
defparam \MIR[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[13]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[13]));
// synopsys translate_off
defparam \MIR[13]~I .input_async_reset = "none";
defparam \MIR[13]~I .input_power_up = "low";
defparam \MIR[13]~I .input_register_mode = "none";
defparam \MIR[13]~I .input_sync_reset = "none";
defparam \MIR[13]~I .oe_async_reset = "none";
defparam \MIR[13]~I .oe_power_up = "low";
defparam \MIR[13]~I .oe_register_mode = "none";
defparam \MIR[13]~I .oe_sync_reset = "none";
defparam \MIR[13]~I .operation_mode = "output";
defparam \MIR[13]~I .output_async_reset = "none";
defparam \MIR[13]~I .output_power_up = "low";
defparam \MIR[13]~I .output_register_mode = "none";
defparam \MIR[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[12]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[12]));
// synopsys translate_off
defparam \MIR[12]~I .input_async_reset = "none";
defparam \MIR[12]~I .input_power_up = "low";
defparam \MIR[12]~I .input_register_mode = "none";
defparam \MIR[12]~I .input_sync_reset = "none";
defparam \MIR[12]~I .oe_async_reset = "none";
defparam \MIR[12]~I .oe_power_up = "low";
defparam \MIR[12]~I .oe_register_mode = "none";
defparam \MIR[12]~I .oe_sync_reset = "none";
defparam \MIR[12]~I .operation_mode = "output";
defparam \MIR[12]~I .output_async_reset = "none";
defparam \MIR[12]~I .output_power_up = "low";
defparam \MIR[12]~I .output_register_mode = "none";
defparam \MIR[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[11]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[11]));
// synopsys translate_off
defparam \MIR[11]~I .input_async_reset = "none";
defparam \MIR[11]~I .input_power_up = "low";
defparam \MIR[11]~I .input_register_mode = "none";
defparam \MIR[11]~I .input_sync_reset = "none";
defparam \MIR[11]~I .oe_async_reset = "none";
defparam \MIR[11]~I .oe_power_up = "low";
defparam \MIR[11]~I .oe_register_mode = "none";
defparam \MIR[11]~I .oe_sync_reset = "none";
defparam \MIR[11]~I .operation_mode = "output";
defparam \MIR[11]~I .output_async_reset = "none";
defparam \MIR[11]~I .output_power_up = "low";
defparam \MIR[11]~I .output_register_mode = "none";
defparam \MIR[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[10]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[10]));
// synopsys translate_off
defparam \MIR[10]~I .input_async_reset = "none";
defparam \MIR[10]~I .input_power_up = "low";
defparam \MIR[10]~I .input_register_mode = "none";
defparam \MIR[10]~I .input_sync_reset = "none";
defparam \MIR[10]~I .oe_async_reset = "none";
defparam \MIR[10]~I .oe_power_up = "low";
defparam \MIR[10]~I .oe_register_mode = "none";
defparam \MIR[10]~I .oe_sync_reset = "none";
defparam \MIR[10]~I .operation_mode = "output";
defparam \MIR[10]~I .output_async_reset = "none";
defparam \MIR[10]~I .output_power_up = "low";
defparam \MIR[10]~I .output_register_mode = "none";
defparam \MIR[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[9]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[9]));
// synopsys translate_off
defparam \MIR[9]~I .input_async_reset = "none";
defparam \MIR[9]~I .input_power_up = "low";
defparam \MIR[9]~I .input_register_mode = "none";
defparam \MIR[9]~I .input_sync_reset = "none";
defparam \MIR[9]~I .oe_async_reset = "none";
defparam \MIR[9]~I .oe_power_up = "low";
defparam \MIR[9]~I .oe_register_mode = "none";
defparam \MIR[9]~I .oe_sync_reset = "none";
defparam \MIR[9]~I .operation_mode = "output";
defparam \MIR[9]~I .output_async_reset = "none";
defparam \MIR[9]~I .output_power_up = "low";
defparam \MIR[9]~I .output_register_mode = "none";
defparam \MIR[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[8]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[8]));
// synopsys translate_off
defparam \MIR[8]~I .input_async_reset = "none";
defparam \MIR[8]~I .input_power_up = "low";
defparam \MIR[8]~I .input_register_mode = "none";
defparam \MIR[8]~I .input_sync_reset = "none";
defparam \MIR[8]~I .oe_async_reset = "none";
defparam \MIR[8]~I .oe_power_up = "low";
defparam \MIR[8]~I .oe_register_mode = "none";
defparam \MIR[8]~I .oe_sync_reset = "none";
defparam \MIR[8]~I .operation_mode = "output";
defparam \MIR[8]~I .output_async_reset = "none";
defparam \MIR[8]~I .output_power_up = "low";
defparam \MIR[8]~I .output_register_mode = "none";
defparam \MIR[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[7]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[7]));
// synopsys translate_off
defparam \MIR[7]~I .input_async_reset = "none";
defparam \MIR[7]~I .input_power_up = "low";
defparam \MIR[7]~I .input_register_mode = "none";
defparam \MIR[7]~I .input_sync_reset = "none";
defparam \MIR[7]~I .oe_async_reset = "none";
defparam \MIR[7]~I .oe_power_up = "low";
defparam \MIR[7]~I .oe_register_mode = "none";
defparam \MIR[7]~I .oe_sync_reset = "none";
defparam \MIR[7]~I .operation_mode = "output";
defparam \MIR[7]~I .output_async_reset = "none";
defparam \MIR[7]~I .output_power_up = "low";
defparam \MIR[7]~I .output_register_mode = "none";
defparam \MIR[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[6]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[6]));
// synopsys translate_off
defparam \MIR[6]~I .input_async_reset = "none";
defparam \MIR[6]~I .input_power_up = "low";
defparam \MIR[6]~I .input_register_mode = "none";
defparam \MIR[6]~I .input_sync_reset = "none";
defparam \MIR[6]~I .oe_async_reset = "none";
defparam \MIR[6]~I .oe_power_up = "low";
defparam \MIR[6]~I .oe_register_mode = "none";
defparam \MIR[6]~I .oe_sync_reset = "none";
defparam \MIR[6]~I .operation_mode = "output";
defparam \MIR[6]~I .output_async_reset = "none";
defparam \MIR[6]~I .output_power_up = "low";
defparam \MIR[6]~I .output_register_mode = "none";
defparam \MIR[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[5]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[5]));
// synopsys translate_off
defparam \MIR[5]~I .input_async_reset = "none";
defparam \MIR[5]~I .input_power_up = "low";
defparam \MIR[5]~I .input_register_mode = "none";
defparam \MIR[5]~I .input_sync_reset = "none";
defparam \MIR[5]~I .oe_async_reset = "none";
defparam \MIR[5]~I .oe_power_up = "low";
defparam \MIR[5]~I .oe_register_mode = "none";
defparam \MIR[5]~I .oe_sync_reset = "none";
defparam \MIR[5]~I .operation_mode = "output";
defparam \MIR[5]~I .output_async_reset = "none";
defparam \MIR[5]~I .output_power_up = "low";
defparam \MIR[5]~I .output_register_mode = "none";
defparam \MIR[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[4]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[4]));
// synopsys translate_off
defparam \MIR[4]~I .input_async_reset = "none";
defparam \MIR[4]~I .input_power_up = "low";
defparam \MIR[4]~I .input_register_mode = "none";
defparam \MIR[4]~I .input_sync_reset = "none";
defparam \MIR[4]~I .oe_async_reset = "none";
defparam \MIR[4]~I .oe_power_up = "low";
defparam \MIR[4]~I .oe_register_mode = "none";
defparam \MIR[4]~I .oe_sync_reset = "none";
defparam \MIR[4]~I .operation_mode = "output";
defparam \MIR[4]~I .output_async_reset = "none";
defparam \MIR[4]~I .output_power_up = "low";
defparam \MIR[4]~I .output_register_mode = "none";
defparam \MIR[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[3]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[3]));
// synopsys translate_off
defparam \MIR[3]~I .input_async_reset = "none";
defparam \MIR[3]~I .input_power_up = "low";
defparam \MIR[3]~I .input_register_mode = "none";
defparam \MIR[3]~I .input_sync_reset = "none";
defparam \MIR[3]~I .oe_async_reset = "none";
defparam \MIR[3]~I .oe_power_up = "low";
defparam \MIR[3]~I .oe_register_mode = "none";
defparam \MIR[3]~I .oe_sync_reset = "none";
defparam \MIR[3]~I .operation_mode = "output";
defparam \MIR[3]~I .output_async_reset = "none";
defparam \MIR[3]~I .output_power_up = "low";
defparam \MIR[3]~I .output_register_mode = "none";
defparam \MIR[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[2]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[2]));
// synopsys translate_off
defparam \MIR[2]~I .input_async_reset = "none";
defparam \MIR[2]~I .input_power_up = "low";
defparam \MIR[2]~I .input_register_mode = "none";
defparam \MIR[2]~I .input_sync_reset = "none";
defparam \MIR[2]~I .oe_async_reset = "none";
defparam \MIR[2]~I .oe_power_up = "low";
defparam \MIR[2]~I .oe_register_mode = "none";
defparam \MIR[2]~I .oe_sync_reset = "none";
defparam \MIR[2]~I .operation_mode = "output";
defparam \MIR[2]~I .output_async_reset = "none";
defparam \MIR[2]~I .output_power_up = "low";
defparam \MIR[2]~I .output_register_mode = "none";
defparam \MIR[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[1]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[1]));
// synopsys translate_off
defparam \MIR[1]~I .input_async_reset = "none";
defparam \MIR[1]~I .input_power_up = "low";
defparam \MIR[1]~I .input_register_mode = "none";
defparam \MIR[1]~I .input_sync_reset = "none";
defparam \MIR[1]~I .oe_async_reset = "none";
defparam \MIR[1]~I .oe_power_up = "low";
defparam \MIR[1]~I .oe_register_mode = "none";
defparam \MIR[1]~I .oe_sync_reset = "none";
defparam \MIR[1]~I .operation_mode = "output";
defparam \MIR[1]~I .output_async_reset = "none";
defparam \MIR[1]~I .output_power_up = "low";
defparam \MIR[1]~I .output_register_mode = "none";
defparam \MIR[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MIR[0]~I (
	.datain(\inst|inst3|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[0]));
// synopsys translate_off
defparam \MIR[0]~I .input_async_reset = "none";
defparam \MIR[0]~I .input_power_up = "low";
defparam \MIR[0]~I .input_register_mode = "none";
defparam \MIR[0]~I .input_sync_reset = "none";
defparam \MIR[0]~I .oe_async_reset = "none";
defparam \MIR[0]~I .oe_power_up = "low";
defparam \MIR[0]~I .oe_register_mode = "none";
defparam \MIR[0]~I .oe_sync_reset = "none";
defparam \MIR[0]~I .operation_mode = "output";
defparam \MIR[0]~I .output_async_reset = "none";
defparam \MIR[0]~I .output_power_up = "low";
defparam \MIR[0]~I .output_register_mode = "none";
defparam \MIR[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MPC[8]~I (
	.datain(\inst|inst2|inst5~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[8]));
// synopsys translate_off
defparam \MPC[8]~I .input_async_reset = "none";
defparam \MPC[8]~I .input_power_up = "low";
defparam \MPC[8]~I .input_register_mode = "none";
defparam \MPC[8]~I .input_sync_reset = "none";
defparam \MPC[8]~I .oe_async_reset = "none";
defparam \MPC[8]~I .oe_power_up = "low";
defparam \MPC[8]~I .oe_register_mode = "none";
defparam \MPC[8]~I .oe_sync_reset = "none";
defparam \MPC[8]~I .operation_mode = "output";
defparam \MPC[8]~I .output_async_reset = "none";
defparam \MPC[8]~I .output_power_up = "low";
defparam \MPC[8]~I .output_register_mode = "none";
defparam \MPC[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MPC[7]~I (
	.datain(\inst|inst2|inst7 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[7]));
// synopsys translate_off
defparam \MPC[7]~I .input_async_reset = "none";
defparam \MPC[7]~I .input_power_up = "low";
defparam \MPC[7]~I .input_register_mode = "none";
defparam \MPC[7]~I .input_sync_reset = "none";
defparam \MPC[7]~I .oe_async_reset = "none";
defparam \MPC[7]~I .oe_power_up = "low";
defparam \MPC[7]~I .oe_register_mode = "none";
defparam \MPC[7]~I .oe_sync_reset = "none";
defparam \MPC[7]~I .operation_mode = "output";
defparam \MPC[7]~I .output_async_reset = "none";
defparam \MPC[7]~I .output_power_up = "low";
defparam \MPC[7]~I .output_register_mode = "none";
defparam \MPC[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MPC[6]~I (
	.datain(\inst|inst2|inst7 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[6]));
// synopsys translate_off
defparam \MPC[6]~I .input_async_reset = "none";
defparam \MPC[6]~I .input_power_up = "low";
defparam \MPC[6]~I .input_register_mode = "none";
defparam \MPC[6]~I .input_sync_reset = "none";
defparam \MPC[6]~I .oe_async_reset = "none";
defparam \MPC[6]~I .oe_power_up = "low";
defparam \MPC[6]~I .oe_register_mode = "none";
defparam \MPC[6]~I .oe_sync_reset = "none";
defparam \MPC[6]~I .operation_mode = "output";
defparam \MPC[6]~I .output_async_reset = "none";
defparam \MPC[6]~I .output_power_up = "low";
defparam \MPC[6]~I .output_register_mode = "none";
defparam \MPC[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MPC[5]~I (
	.datain(\inst|inst2|inst7 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[5]));
// synopsys translate_off
defparam \MPC[5]~I .input_async_reset = "none";
defparam \MPC[5]~I .input_power_up = "low";
defparam \MPC[5]~I .input_register_mode = "none";
defparam \MPC[5]~I .input_sync_reset = "none";
defparam \MPC[5]~I .oe_async_reset = "none";
defparam \MPC[5]~I .oe_power_up = "low";
defparam \MPC[5]~I .oe_register_mode = "none";
defparam \MPC[5]~I .oe_sync_reset = "none";
defparam \MPC[5]~I .operation_mode = "output";
defparam \MPC[5]~I .output_async_reset = "none";
defparam \MPC[5]~I .output_power_up = "low";
defparam \MPC[5]~I .output_register_mode = "none";
defparam \MPC[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MPC[4]~I (
	.datain(\inst|inst2|inst7 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[4]));
// synopsys translate_off
defparam \MPC[4]~I .input_async_reset = "none";
defparam \MPC[4]~I .input_power_up = "low";
defparam \MPC[4]~I .input_register_mode = "none";
defparam \MPC[4]~I .input_sync_reset = "none";
defparam \MPC[4]~I .oe_async_reset = "none";
defparam \MPC[4]~I .oe_power_up = "low";
defparam \MPC[4]~I .oe_register_mode = "none";
defparam \MPC[4]~I .oe_sync_reset = "none";
defparam \MPC[4]~I .operation_mode = "output";
defparam \MPC[4]~I .output_async_reset = "none";
defparam \MPC[4]~I .output_power_up = "low";
defparam \MPC[4]~I .output_register_mode = "none";
defparam \MPC[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MPC[3]~I (
	.datain(\inst|inst2|inst7 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[3]));
// synopsys translate_off
defparam \MPC[3]~I .input_async_reset = "none";
defparam \MPC[3]~I .input_power_up = "low";
defparam \MPC[3]~I .input_register_mode = "none";
defparam \MPC[3]~I .input_sync_reset = "none";
defparam \MPC[3]~I .oe_async_reset = "none";
defparam \MPC[3]~I .oe_power_up = "low";
defparam \MPC[3]~I .oe_register_mode = "none";
defparam \MPC[3]~I .oe_sync_reset = "none";
defparam \MPC[3]~I .operation_mode = "output";
defparam \MPC[3]~I .output_async_reset = "none";
defparam \MPC[3]~I .output_power_up = "low";
defparam \MPC[3]~I .output_register_mode = "none";
defparam \MPC[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MPC[2]~I (
	.datain(\inst|inst2|inst7 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[2]));
// synopsys translate_off
defparam \MPC[2]~I .input_async_reset = "none";
defparam \MPC[2]~I .input_power_up = "low";
defparam \MPC[2]~I .input_register_mode = "none";
defparam \MPC[2]~I .input_sync_reset = "none";
defparam \MPC[2]~I .oe_async_reset = "none";
defparam \MPC[2]~I .oe_power_up = "low";
defparam \MPC[2]~I .oe_register_mode = "none";
defparam \MPC[2]~I .oe_sync_reset = "none";
defparam \MPC[2]~I .operation_mode = "output";
defparam \MPC[2]~I .output_async_reset = "none";
defparam \MPC[2]~I .output_power_up = "low";
defparam \MPC[2]~I .output_register_mode = "none";
defparam \MPC[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MPC[1]~I (
	.datain(\inst|inst2|inst7 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[1]));
// synopsys translate_off
defparam \MPC[1]~I .input_async_reset = "none";
defparam \MPC[1]~I .input_power_up = "low";
defparam \MPC[1]~I .input_register_mode = "none";
defparam \MPC[1]~I .input_sync_reset = "none";
defparam \MPC[1]~I .oe_async_reset = "none";
defparam \MPC[1]~I .oe_power_up = "low";
defparam \MPC[1]~I .oe_register_mode = "none";
defparam \MPC[1]~I .oe_sync_reset = "none";
defparam \MPC[1]~I .operation_mode = "output";
defparam \MPC[1]~I .output_async_reset = "none";
defparam \MPC[1]~I .output_power_up = "low";
defparam \MPC[1]~I .output_register_mode = "none";
defparam \MPC[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MPC[0]~I (
	.datain(\inst|inst2|inst7 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[0]));
// synopsys translate_off
defparam \MPC[0]~I .input_async_reset = "none";
defparam \MPC[0]~I .input_power_up = "low";
defparam \MPC[0]~I .input_register_mode = "none";
defparam \MPC[0]~I .input_sync_reset = "none";
defparam \MPC[0]~I .oe_async_reset = "none";
defparam \MPC[0]~I .oe_power_up = "low";
defparam \MPC[0]~I .oe_register_mode = "none";
defparam \MPC[0]~I .oe_sync_reset = "none";
defparam \MPC[0]~I .operation_mode = "output";
defparam \MPC[0]~I .output_async_reset = "none";
defparam \MPC[0]~I .output_power_up = "low";
defparam \MPC[0]~I .output_register_mode = "none";
defparam \MPC[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[31]~I (
	.datain(\inst2|4444|inst4|inst|inst16|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[31]));
// synopsys translate_off
defparam \PC[31]~I .input_async_reset = "none";
defparam \PC[31]~I .input_power_up = "low";
defparam \PC[31]~I .input_register_mode = "none";
defparam \PC[31]~I .input_sync_reset = "none";
defparam \PC[31]~I .oe_async_reset = "none";
defparam \PC[31]~I .oe_power_up = "low";
defparam \PC[31]~I .oe_register_mode = "none";
defparam \PC[31]~I .oe_sync_reset = "none";
defparam \PC[31]~I .operation_mode = "output";
defparam \PC[31]~I .output_async_reset = "none";
defparam \PC[31]~I .output_power_up = "low";
defparam \PC[31]~I .output_register_mode = "none";
defparam \PC[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[30]~I (
	.datain(\inst2|4444|inst4|inst|inst16|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[30]));
// synopsys translate_off
defparam \PC[30]~I .input_async_reset = "none";
defparam \PC[30]~I .input_power_up = "low";
defparam \PC[30]~I .input_register_mode = "none";
defparam \PC[30]~I .input_sync_reset = "none";
defparam \PC[30]~I .oe_async_reset = "none";
defparam \PC[30]~I .oe_power_up = "low";
defparam \PC[30]~I .oe_register_mode = "none";
defparam \PC[30]~I .oe_sync_reset = "none";
defparam \PC[30]~I .operation_mode = "output";
defparam \PC[30]~I .output_async_reset = "none";
defparam \PC[30]~I .output_power_up = "low";
defparam \PC[30]~I .output_register_mode = "none";
defparam \PC[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[29]~I (
	.datain(\inst2|4444|inst4|inst|inst16|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[29]));
// synopsys translate_off
defparam \PC[29]~I .input_async_reset = "none";
defparam \PC[29]~I .input_power_up = "low";
defparam \PC[29]~I .input_register_mode = "none";
defparam \PC[29]~I .input_sync_reset = "none";
defparam \PC[29]~I .oe_async_reset = "none";
defparam \PC[29]~I .oe_power_up = "low";
defparam \PC[29]~I .oe_register_mode = "none";
defparam \PC[29]~I .oe_sync_reset = "none";
defparam \PC[29]~I .operation_mode = "output";
defparam \PC[29]~I .output_async_reset = "none";
defparam \PC[29]~I .output_power_up = "low";
defparam \PC[29]~I .output_register_mode = "none";
defparam \PC[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[28]~I (
	.datain(\inst2|4444|inst4|inst|inst16|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[28]));
// synopsys translate_off
defparam \PC[28]~I .input_async_reset = "none";
defparam \PC[28]~I .input_power_up = "low";
defparam \PC[28]~I .input_register_mode = "none";
defparam \PC[28]~I .input_sync_reset = "none";
defparam \PC[28]~I .oe_async_reset = "none";
defparam \PC[28]~I .oe_power_up = "low";
defparam \PC[28]~I .oe_register_mode = "none";
defparam \PC[28]~I .oe_sync_reset = "none";
defparam \PC[28]~I .operation_mode = "output";
defparam \PC[28]~I .output_async_reset = "none";
defparam \PC[28]~I .output_power_up = "low";
defparam \PC[28]~I .output_register_mode = "none";
defparam \PC[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[27]~I (
	.datain(\inst2|4444|inst4|inst|inst15|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[27]));
// synopsys translate_off
defparam \PC[27]~I .input_async_reset = "none";
defparam \PC[27]~I .input_power_up = "low";
defparam \PC[27]~I .input_register_mode = "none";
defparam \PC[27]~I .input_sync_reset = "none";
defparam \PC[27]~I .oe_async_reset = "none";
defparam \PC[27]~I .oe_power_up = "low";
defparam \PC[27]~I .oe_register_mode = "none";
defparam \PC[27]~I .oe_sync_reset = "none";
defparam \PC[27]~I .operation_mode = "output";
defparam \PC[27]~I .output_async_reset = "none";
defparam \PC[27]~I .output_power_up = "low";
defparam \PC[27]~I .output_register_mode = "none";
defparam \PC[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[26]~I (
	.datain(\inst2|4444|inst4|inst|inst15|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[26]));
// synopsys translate_off
defparam \PC[26]~I .input_async_reset = "none";
defparam \PC[26]~I .input_power_up = "low";
defparam \PC[26]~I .input_register_mode = "none";
defparam \PC[26]~I .input_sync_reset = "none";
defparam \PC[26]~I .oe_async_reset = "none";
defparam \PC[26]~I .oe_power_up = "low";
defparam \PC[26]~I .oe_register_mode = "none";
defparam \PC[26]~I .oe_sync_reset = "none";
defparam \PC[26]~I .operation_mode = "output";
defparam \PC[26]~I .output_async_reset = "none";
defparam \PC[26]~I .output_power_up = "low";
defparam \PC[26]~I .output_register_mode = "none";
defparam \PC[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[25]~I (
	.datain(\inst2|4444|inst4|inst|inst15|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[25]));
// synopsys translate_off
defparam \PC[25]~I .input_async_reset = "none";
defparam \PC[25]~I .input_power_up = "low";
defparam \PC[25]~I .input_register_mode = "none";
defparam \PC[25]~I .input_sync_reset = "none";
defparam \PC[25]~I .oe_async_reset = "none";
defparam \PC[25]~I .oe_power_up = "low";
defparam \PC[25]~I .oe_register_mode = "none";
defparam \PC[25]~I .oe_sync_reset = "none";
defparam \PC[25]~I .operation_mode = "output";
defparam \PC[25]~I .output_async_reset = "none";
defparam \PC[25]~I .output_power_up = "low";
defparam \PC[25]~I .output_register_mode = "none";
defparam \PC[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[24]~I (
	.datain(\inst2|4444|inst4|inst|inst15|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[24]));
// synopsys translate_off
defparam \PC[24]~I .input_async_reset = "none";
defparam \PC[24]~I .input_power_up = "low";
defparam \PC[24]~I .input_register_mode = "none";
defparam \PC[24]~I .input_sync_reset = "none";
defparam \PC[24]~I .oe_async_reset = "none";
defparam \PC[24]~I .oe_power_up = "low";
defparam \PC[24]~I .oe_register_mode = "none";
defparam \PC[24]~I .oe_sync_reset = "none";
defparam \PC[24]~I .operation_mode = "output";
defparam \PC[24]~I .output_async_reset = "none";
defparam \PC[24]~I .output_power_up = "low";
defparam \PC[24]~I .output_register_mode = "none";
defparam \PC[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[23]~I (
	.datain(\inst2|4444|inst4|inst|inst14|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[23]));
// synopsys translate_off
defparam \PC[23]~I .input_async_reset = "none";
defparam \PC[23]~I .input_power_up = "low";
defparam \PC[23]~I .input_register_mode = "none";
defparam \PC[23]~I .input_sync_reset = "none";
defparam \PC[23]~I .oe_async_reset = "none";
defparam \PC[23]~I .oe_power_up = "low";
defparam \PC[23]~I .oe_register_mode = "none";
defparam \PC[23]~I .oe_sync_reset = "none";
defparam \PC[23]~I .operation_mode = "output";
defparam \PC[23]~I .output_async_reset = "none";
defparam \PC[23]~I .output_power_up = "low";
defparam \PC[23]~I .output_register_mode = "none";
defparam \PC[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[22]~I (
	.datain(\inst2|4444|inst4|inst|inst14|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[22]));
// synopsys translate_off
defparam \PC[22]~I .input_async_reset = "none";
defparam \PC[22]~I .input_power_up = "low";
defparam \PC[22]~I .input_register_mode = "none";
defparam \PC[22]~I .input_sync_reset = "none";
defparam \PC[22]~I .oe_async_reset = "none";
defparam \PC[22]~I .oe_power_up = "low";
defparam \PC[22]~I .oe_register_mode = "none";
defparam \PC[22]~I .oe_sync_reset = "none";
defparam \PC[22]~I .operation_mode = "output";
defparam \PC[22]~I .output_async_reset = "none";
defparam \PC[22]~I .output_power_up = "low";
defparam \PC[22]~I .output_register_mode = "none";
defparam \PC[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[21]~I (
	.datain(\inst2|4444|inst4|inst|inst14|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[21]));
// synopsys translate_off
defparam \PC[21]~I .input_async_reset = "none";
defparam \PC[21]~I .input_power_up = "low";
defparam \PC[21]~I .input_register_mode = "none";
defparam \PC[21]~I .input_sync_reset = "none";
defparam \PC[21]~I .oe_async_reset = "none";
defparam \PC[21]~I .oe_power_up = "low";
defparam \PC[21]~I .oe_register_mode = "none";
defparam \PC[21]~I .oe_sync_reset = "none";
defparam \PC[21]~I .operation_mode = "output";
defparam \PC[21]~I .output_async_reset = "none";
defparam \PC[21]~I .output_power_up = "low";
defparam \PC[21]~I .output_register_mode = "none";
defparam \PC[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[20]~I (
	.datain(\inst2|4444|inst4|inst|inst14|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[20]));
// synopsys translate_off
defparam \PC[20]~I .input_async_reset = "none";
defparam \PC[20]~I .input_power_up = "low";
defparam \PC[20]~I .input_register_mode = "none";
defparam \PC[20]~I .input_sync_reset = "none";
defparam \PC[20]~I .oe_async_reset = "none";
defparam \PC[20]~I .oe_power_up = "low";
defparam \PC[20]~I .oe_register_mode = "none";
defparam \PC[20]~I .oe_sync_reset = "none";
defparam \PC[20]~I .operation_mode = "output";
defparam \PC[20]~I .output_async_reset = "none";
defparam \PC[20]~I .output_power_up = "low";
defparam \PC[20]~I .output_register_mode = "none";
defparam \PC[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[19]~I (
	.datain(\inst2|4444|inst4|inst|inst11|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[19]));
// synopsys translate_off
defparam \PC[19]~I .input_async_reset = "none";
defparam \PC[19]~I .input_power_up = "low";
defparam \PC[19]~I .input_register_mode = "none";
defparam \PC[19]~I .input_sync_reset = "none";
defparam \PC[19]~I .oe_async_reset = "none";
defparam \PC[19]~I .oe_power_up = "low";
defparam \PC[19]~I .oe_register_mode = "none";
defparam \PC[19]~I .oe_sync_reset = "none";
defparam \PC[19]~I .operation_mode = "output";
defparam \PC[19]~I .output_async_reset = "none";
defparam \PC[19]~I .output_power_up = "low";
defparam \PC[19]~I .output_register_mode = "none";
defparam \PC[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[18]~I (
	.datain(\inst2|4444|inst4|inst|inst11|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[18]));
// synopsys translate_off
defparam \PC[18]~I .input_async_reset = "none";
defparam \PC[18]~I .input_power_up = "low";
defparam \PC[18]~I .input_register_mode = "none";
defparam \PC[18]~I .input_sync_reset = "none";
defparam \PC[18]~I .oe_async_reset = "none";
defparam \PC[18]~I .oe_power_up = "low";
defparam \PC[18]~I .oe_register_mode = "none";
defparam \PC[18]~I .oe_sync_reset = "none";
defparam \PC[18]~I .operation_mode = "output";
defparam \PC[18]~I .output_async_reset = "none";
defparam \PC[18]~I .output_power_up = "low";
defparam \PC[18]~I .output_register_mode = "none";
defparam \PC[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[17]~I (
	.datain(\inst2|4444|inst4|inst|inst11|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[17]));
// synopsys translate_off
defparam \PC[17]~I .input_async_reset = "none";
defparam \PC[17]~I .input_power_up = "low";
defparam \PC[17]~I .input_register_mode = "none";
defparam \PC[17]~I .input_sync_reset = "none";
defparam \PC[17]~I .oe_async_reset = "none";
defparam \PC[17]~I .oe_power_up = "low";
defparam \PC[17]~I .oe_register_mode = "none";
defparam \PC[17]~I .oe_sync_reset = "none";
defparam \PC[17]~I .operation_mode = "output";
defparam \PC[17]~I .output_async_reset = "none";
defparam \PC[17]~I .output_power_up = "low";
defparam \PC[17]~I .output_register_mode = "none";
defparam \PC[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[16]~I (
	.datain(\inst2|4444|inst4|inst|inst11|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[16]));
// synopsys translate_off
defparam \PC[16]~I .input_async_reset = "none";
defparam \PC[16]~I .input_power_up = "low";
defparam \PC[16]~I .input_register_mode = "none";
defparam \PC[16]~I .input_sync_reset = "none";
defparam \PC[16]~I .oe_async_reset = "none";
defparam \PC[16]~I .oe_power_up = "low";
defparam \PC[16]~I .oe_register_mode = "none";
defparam \PC[16]~I .oe_sync_reset = "none";
defparam \PC[16]~I .operation_mode = "output";
defparam \PC[16]~I .output_async_reset = "none";
defparam \PC[16]~I .output_power_up = "low";
defparam \PC[16]~I .output_register_mode = "none";
defparam \PC[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[15]~I (
	.datain(\inst2|4444|inst4|inst|inst3|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[15]));
// synopsys translate_off
defparam \PC[15]~I .input_async_reset = "none";
defparam \PC[15]~I .input_power_up = "low";
defparam \PC[15]~I .input_register_mode = "none";
defparam \PC[15]~I .input_sync_reset = "none";
defparam \PC[15]~I .oe_async_reset = "none";
defparam \PC[15]~I .oe_power_up = "low";
defparam \PC[15]~I .oe_register_mode = "none";
defparam \PC[15]~I .oe_sync_reset = "none";
defparam \PC[15]~I .operation_mode = "output";
defparam \PC[15]~I .output_async_reset = "none";
defparam \PC[15]~I .output_power_up = "low";
defparam \PC[15]~I .output_register_mode = "none";
defparam \PC[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[14]~I (
	.datain(\inst2|4444|inst4|inst|inst3|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[14]));
// synopsys translate_off
defparam \PC[14]~I .input_async_reset = "none";
defparam \PC[14]~I .input_power_up = "low";
defparam \PC[14]~I .input_register_mode = "none";
defparam \PC[14]~I .input_sync_reset = "none";
defparam \PC[14]~I .oe_async_reset = "none";
defparam \PC[14]~I .oe_power_up = "low";
defparam \PC[14]~I .oe_register_mode = "none";
defparam \PC[14]~I .oe_sync_reset = "none";
defparam \PC[14]~I .operation_mode = "output";
defparam \PC[14]~I .output_async_reset = "none";
defparam \PC[14]~I .output_power_up = "low";
defparam \PC[14]~I .output_register_mode = "none";
defparam \PC[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[13]~I (
	.datain(\inst2|4444|inst4|inst|inst3|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[13]));
// synopsys translate_off
defparam \PC[13]~I .input_async_reset = "none";
defparam \PC[13]~I .input_power_up = "low";
defparam \PC[13]~I .input_register_mode = "none";
defparam \PC[13]~I .input_sync_reset = "none";
defparam \PC[13]~I .oe_async_reset = "none";
defparam \PC[13]~I .oe_power_up = "low";
defparam \PC[13]~I .oe_register_mode = "none";
defparam \PC[13]~I .oe_sync_reset = "none";
defparam \PC[13]~I .operation_mode = "output";
defparam \PC[13]~I .output_async_reset = "none";
defparam \PC[13]~I .output_power_up = "low";
defparam \PC[13]~I .output_register_mode = "none";
defparam \PC[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[12]~I (
	.datain(\inst2|4444|inst4|inst|inst3|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[12]));
// synopsys translate_off
defparam \PC[12]~I .input_async_reset = "none";
defparam \PC[12]~I .input_power_up = "low";
defparam \PC[12]~I .input_register_mode = "none";
defparam \PC[12]~I .input_sync_reset = "none";
defparam \PC[12]~I .oe_async_reset = "none";
defparam \PC[12]~I .oe_power_up = "low";
defparam \PC[12]~I .oe_register_mode = "none";
defparam \PC[12]~I .oe_sync_reset = "none";
defparam \PC[12]~I .operation_mode = "output";
defparam \PC[12]~I .output_async_reset = "none";
defparam \PC[12]~I .output_power_up = "low";
defparam \PC[12]~I .output_register_mode = "none";
defparam \PC[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[11]~I (
	.datain(\inst2|4444|inst4|inst|inst2|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[11]));
// synopsys translate_off
defparam \PC[11]~I .input_async_reset = "none";
defparam \PC[11]~I .input_power_up = "low";
defparam \PC[11]~I .input_register_mode = "none";
defparam \PC[11]~I .input_sync_reset = "none";
defparam \PC[11]~I .oe_async_reset = "none";
defparam \PC[11]~I .oe_power_up = "low";
defparam \PC[11]~I .oe_register_mode = "none";
defparam \PC[11]~I .oe_sync_reset = "none";
defparam \PC[11]~I .operation_mode = "output";
defparam \PC[11]~I .output_async_reset = "none";
defparam \PC[11]~I .output_power_up = "low";
defparam \PC[11]~I .output_register_mode = "none";
defparam \PC[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[10]~I (
	.datain(\inst2|4444|inst4|inst|inst2|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[10]));
// synopsys translate_off
defparam \PC[10]~I .input_async_reset = "none";
defparam \PC[10]~I .input_power_up = "low";
defparam \PC[10]~I .input_register_mode = "none";
defparam \PC[10]~I .input_sync_reset = "none";
defparam \PC[10]~I .oe_async_reset = "none";
defparam \PC[10]~I .oe_power_up = "low";
defparam \PC[10]~I .oe_register_mode = "none";
defparam \PC[10]~I .oe_sync_reset = "none";
defparam \PC[10]~I .operation_mode = "output";
defparam \PC[10]~I .output_async_reset = "none";
defparam \PC[10]~I .output_power_up = "low";
defparam \PC[10]~I .output_register_mode = "none";
defparam \PC[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[9]~I (
	.datain(\inst2|4444|inst4|inst|inst2|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[9]));
// synopsys translate_off
defparam \PC[9]~I .input_async_reset = "none";
defparam \PC[9]~I .input_power_up = "low";
defparam \PC[9]~I .input_register_mode = "none";
defparam \PC[9]~I .input_sync_reset = "none";
defparam \PC[9]~I .oe_async_reset = "none";
defparam \PC[9]~I .oe_power_up = "low";
defparam \PC[9]~I .oe_register_mode = "none";
defparam \PC[9]~I .oe_sync_reset = "none";
defparam \PC[9]~I .operation_mode = "output";
defparam \PC[9]~I .output_async_reset = "none";
defparam \PC[9]~I .output_power_up = "low";
defparam \PC[9]~I .output_register_mode = "none";
defparam \PC[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[8]~I (
	.datain(\inst2|4444|inst4|inst|inst2|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[8]));
// synopsys translate_off
defparam \PC[8]~I .input_async_reset = "none";
defparam \PC[8]~I .input_power_up = "low";
defparam \PC[8]~I .input_register_mode = "none";
defparam \PC[8]~I .input_sync_reset = "none";
defparam \PC[8]~I .oe_async_reset = "none";
defparam \PC[8]~I .oe_power_up = "low";
defparam \PC[8]~I .oe_register_mode = "none";
defparam \PC[8]~I .oe_sync_reset = "none";
defparam \PC[8]~I .operation_mode = "output";
defparam \PC[8]~I .output_async_reset = "none";
defparam \PC[8]~I .output_power_up = "low";
defparam \PC[8]~I .output_register_mode = "none";
defparam \PC[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[7]~I (
	.datain(\inst2|4444|inst4|inst|inst1|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[7]));
// synopsys translate_off
defparam \PC[7]~I .input_async_reset = "none";
defparam \PC[7]~I .input_power_up = "low";
defparam \PC[7]~I .input_register_mode = "none";
defparam \PC[7]~I .input_sync_reset = "none";
defparam \PC[7]~I .oe_async_reset = "none";
defparam \PC[7]~I .oe_power_up = "low";
defparam \PC[7]~I .oe_register_mode = "none";
defparam \PC[7]~I .oe_sync_reset = "none";
defparam \PC[7]~I .operation_mode = "output";
defparam \PC[7]~I .output_async_reset = "none";
defparam \PC[7]~I .output_power_up = "low";
defparam \PC[7]~I .output_register_mode = "none";
defparam \PC[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[6]~I (
	.datain(\inst2|4444|inst4|inst|inst1|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[6]));
// synopsys translate_off
defparam \PC[6]~I .input_async_reset = "none";
defparam \PC[6]~I .input_power_up = "low";
defparam \PC[6]~I .input_register_mode = "none";
defparam \PC[6]~I .input_sync_reset = "none";
defparam \PC[6]~I .oe_async_reset = "none";
defparam \PC[6]~I .oe_power_up = "low";
defparam \PC[6]~I .oe_register_mode = "none";
defparam \PC[6]~I .oe_sync_reset = "none";
defparam \PC[6]~I .operation_mode = "output";
defparam \PC[6]~I .output_async_reset = "none";
defparam \PC[6]~I .output_power_up = "low";
defparam \PC[6]~I .output_register_mode = "none";
defparam \PC[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[5]~I (
	.datain(\inst2|4444|inst4|inst|inst1|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[5]));
// synopsys translate_off
defparam \PC[5]~I .input_async_reset = "none";
defparam \PC[5]~I .input_power_up = "low";
defparam \PC[5]~I .input_register_mode = "none";
defparam \PC[5]~I .input_sync_reset = "none";
defparam \PC[5]~I .oe_async_reset = "none";
defparam \PC[5]~I .oe_power_up = "low";
defparam \PC[5]~I .oe_register_mode = "none";
defparam \PC[5]~I .oe_sync_reset = "none";
defparam \PC[5]~I .operation_mode = "output";
defparam \PC[5]~I .output_async_reset = "none";
defparam \PC[5]~I .output_power_up = "low";
defparam \PC[5]~I .output_register_mode = "none";
defparam \PC[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[4]~I (
	.datain(\inst2|4444|inst4|inst|inst1|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[4]));
// synopsys translate_off
defparam \PC[4]~I .input_async_reset = "none";
defparam \PC[4]~I .input_power_up = "low";
defparam \PC[4]~I .input_register_mode = "none";
defparam \PC[4]~I .input_sync_reset = "none";
defparam \PC[4]~I .oe_async_reset = "none";
defparam \PC[4]~I .oe_power_up = "low";
defparam \PC[4]~I .oe_register_mode = "none";
defparam \PC[4]~I .oe_sync_reset = "none";
defparam \PC[4]~I .operation_mode = "output";
defparam \PC[4]~I .output_async_reset = "none";
defparam \PC[4]~I .output_power_up = "low";
defparam \PC[4]~I .output_register_mode = "none";
defparam \PC[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[3]~I (
	.datain(\inst2|4444|inst4|inst|inst|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[3]));
// synopsys translate_off
defparam \PC[3]~I .input_async_reset = "none";
defparam \PC[3]~I .input_power_up = "low";
defparam \PC[3]~I .input_register_mode = "none";
defparam \PC[3]~I .input_sync_reset = "none";
defparam \PC[3]~I .oe_async_reset = "none";
defparam \PC[3]~I .oe_power_up = "low";
defparam \PC[3]~I .oe_register_mode = "none";
defparam \PC[3]~I .oe_sync_reset = "none";
defparam \PC[3]~I .operation_mode = "output";
defparam \PC[3]~I .output_async_reset = "none";
defparam \PC[3]~I .output_power_up = "low";
defparam \PC[3]~I .output_register_mode = "none";
defparam \PC[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[2]~I (
	.datain(\inst2|4444|inst4|inst|inst|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[2]));
// synopsys translate_off
defparam \PC[2]~I .input_async_reset = "none";
defparam \PC[2]~I .input_power_up = "low";
defparam \PC[2]~I .input_register_mode = "none";
defparam \PC[2]~I .input_sync_reset = "none";
defparam \PC[2]~I .oe_async_reset = "none";
defparam \PC[2]~I .oe_power_up = "low";
defparam \PC[2]~I .oe_register_mode = "none";
defparam \PC[2]~I .oe_sync_reset = "none";
defparam \PC[2]~I .operation_mode = "output";
defparam \PC[2]~I .output_async_reset = "none";
defparam \PC[2]~I .output_power_up = "low";
defparam \PC[2]~I .output_register_mode = "none";
defparam \PC[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[1]~I (
	.datain(\inst2|4444|inst4|inst|inst|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[1]));
// synopsys translate_off
defparam \PC[1]~I .input_async_reset = "none";
defparam \PC[1]~I .input_power_up = "low";
defparam \PC[1]~I .input_register_mode = "none";
defparam \PC[1]~I .input_sync_reset = "none";
defparam \PC[1]~I .oe_async_reset = "none";
defparam \PC[1]~I .oe_power_up = "low";
defparam \PC[1]~I .oe_register_mode = "none";
defparam \PC[1]~I .oe_sync_reset = "none";
defparam \PC[1]~I .operation_mode = "output";
defparam \PC[1]~I .output_async_reset = "none";
defparam \PC[1]~I .output_power_up = "low";
defparam \PC[1]~I .output_register_mode = "none";
defparam \PC[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC[0]~I (
	.datain(\inst2|4444|inst4|inst|inst|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[0]));
// synopsys translate_off
defparam \PC[0]~I .input_async_reset = "none";
defparam \PC[0]~I .input_power_up = "low";
defparam \PC[0]~I .input_register_mode = "none";
defparam \PC[0]~I .input_sync_reset = "none";
defparam \PC[0]~I .oe_async_reset = "none";
defparam \PC[0]~I .oe_power_up = "low";
defparam \PC[0]~I .oe_register_mode = "none";
defparam \PC[0]~I .oe_sync_reset = "none";
defparam \PC[0]~I .operation_mode = "output";
defparam \PC[0]~I .output_async_reset = "none";
defparam \PC[0]~I .output_power_up = "low";
defparam \PC[0]~I .output_register_mode = "none";
defparam \PC[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
