--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/home/wbraun/laser_pinball/FinalVersion/laser_projector/laser_projector.ise
-intstyle ise -v 3 -s 3 -xml hardware_interface hardware_interface.ncd -o
hardware_interface.twr hardware_interface.pcf -ucf ml50x_U1_fpga.ucf

Design file:              hardware_interface.ncd
Physical constraint file: hardware_interface.pcf
Device,package,speed:     xc5vlx50t,ff1136,-3 (PRODUCTION 1.64 2008-12-19, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "USER_CLK_IBUFG" PERIOD = 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk_50_gen/CLKDV_BUF" derived from  
NET "USER_CLK_IBUFG" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 and duty 
cycle corrected to 20 nS  HIGH 10 nS  

 2660 paths analyzed, 246 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.629ns.
--------------------------------------------------------------------------------
Slack:                  16.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nes_controller/FSM_state_4 (FF)
  Destination:          nes_controller/button_E (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.401ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (1.009 - 1.127)
  Source Clock:         DVI_XCLK_N_OBUF rising at 0.000ns
  Destination Clock:    DVI_XCLK_N_OBUF rising at 20.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: nes_controller/FSM_state_4 to nes_controller/button_E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.DQ       Tcko                  0.346   nes_controller/FSM_state<4>
                                                       nes_controller/FSM_state_4
    SLICE_X14Y69.A3      net (fanout=31)       2.188   nes_controller/FSM_state<4>
    SLICE_X14Y69.A       Tilo                  0.080   nes_controller/button_E_cmp_eq0000
                                                       nes_controller/button_E_cmp_eq00002
    SLICE_X16Y76.CE      net (fanout=1)        0.612   nes_controller/button_E_cmp_eq0000
    SLICE_X16Y76.CLK     Tceck                 0.175   nes_controller/button_E
                                                       nes_controller/button_E
    -------------------------------------------------  ---------------------------
    Total                                      3.401ns (0.601ns logic, 2.800ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  16.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nes_controller/FSM_state_4 (FF)
  Destination:          nes_controller/button_W (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.330ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (1.009 - 1.127)
  Source Clock:         DVI_XCLK_N_OBUF rising at 0.000ns
  Destination Clock:    DVI_XCLK_N_OBUF rising at 20.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: nes_controller/FSM_state_4 to nes_controller/button_W
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.DQ       Tcko                  0.346   nes_controller/FSM_state<4>
                                                       nes_controller/FSM_state_4
    SLICE_X12Y69.A4      net (fanout=31)       2.130   nes_controller/FSM_state<4>
    SLICE_X12Y69.A       Tilo                  0.080   nes_controller/button_W_cmp_eq0000
                                                       nes_controller/button_W_cmp_eq00001
    SLICE_X17Y76.CE      net (fanout=1)        0.603   nes_controller/button_W_cmp_eq0000
    SLICE_X17Y76.CLK     Tceck                 0.171   nes_controller/button_W
                                                       nes_controller/button_W
    -------------------------------------------------  ---------------------------
    Total                                      3.330ns (0.597ns logic, 2.733ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  16.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nes_controller/FSM_state_4 (FF)
  Destination:          nes_controller/button_B (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.296ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (1.007 - 1.127)
  Source Clock:         DVI_XCLK_N_OBUF rising at 0.000ns
  Destination Clock:    DVI_XCLK_N_OBUF rising at 20.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: nes_controller/FSM_state_4 to nes_controller/button_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.DQ       Tcko                  0.346   nes_controller/FSM_state<4>
                                                       nes_controller/FSM_state_4
    SLICE_X15Y69.A3      net (fanout=31)       2.173   nes_controller/FSM_state<4>
    SLICE_X15Y69.A       Tilo                  0.080   nes_controller/button_S_cmp_eq0000
                                                       nes_controller/button_B_cmp_eq00001
    SLICE_X16Y75.CE      net (fanout=1)        0.522   nes_controller/button_B_cmp_eq0000
    SLICE_X16Y75.CLK     Tceck                 0.175   nes_controller/button_B
                                                       nes_controller/button_B
    -------------------------------------------------  ---------------------------
    Total                                      3.296ns (0.601ns logic, 2.695ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for USER_CLK_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|USER_CLK_IBUFG                 |     10.000ns|          N/A|      1.815ns|            0|            0|            0|         2660|
| clk_50_gen/CLKDV_BUF          |     20.000ns|      3.629ns|          N/A|            0|            0|         2660|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |    3.629|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 2660 paths, 0 nets, and 519 connections

Design statistics:
   Minimum period:   3.629ns{1}   (Maximum frequency: 275.558MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec  8 07:09:44 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 442 MB



