Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Sun Nov  5 11:54:54 2023
| Host              : 400p1t176rg0511 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.467        0.000                      0                45187        0.010        0.000                      0                45187        3.500        0.000                       0                 14966  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.467        0.000                      0                45091        0.010        0.000                      0                45091        3.500        0.000                       0                 14966  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.487        0.000                      0                   96        0.263        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.467ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 3.181ns (49.650%)  route 3.226ns (50.350%))
  Logic Levels:           23  (CARRY8=19 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 12.345 - 10.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.367ns (routing 1.299ns, distribution 1.068ns)
  Clock Net Delay (Destination): 2.129ns (routing 1.186ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.367     2.634    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X8Y31          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.748 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/Q
                         net (fo=4, routed)           0.637     3.384    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln91_reg_2150[2]
    SLICE_X2Y41          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.057     3.441 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_156/O
                         net (fo=1, routed)           0.022     3.463    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_156_n_0
    SLICE_X2Y41          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     3.730 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_132/CO[7]
                         net (fo=1, routed)           0.030     3.760    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_132_n_0
    SLICE_X2Y42          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.825 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_115/CO[7]
                         net (fo=1, routed)           0.030     3.855    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_115_n_0
    SLICE_X2Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.920 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_114/CO[7]
                         net (fo=1, routed)           0.030     3.950    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_114_n_0
    SLICE_X2Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.015 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_92/CO[7]
                         net (fo=1, routed)           0.030     4.045    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_92_n_0
    SLICE_X2Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.110 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_91/CO[7]
                         net (fo=1, routed)           0.030     4.140    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_91_n_0
    SLICE_X2Y46          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.205 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_65/CO[7]
                         net (fo=1, routed)           0.030     4.235    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_65_n_0
    SLICE_X2Y47          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.300 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_40/CO[7]
                         net (fo=1, routed)           0.030     4.330    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_40_n_0
    SLICE_X2Y48          CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     4.449 f  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_15/O[4]
                         net (fo=2, routed)           0.258     4.707    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_15_n_11
    SLICE_X1Y46          LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     4.893 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_33/O
                         net (fo=1, routed)           0.021     4.914    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_33_n_0
    SLICE_X1Y46          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.183     5.097 f  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_14/CO[7]
                         net (fo=73, routed)          0.748     5.846    design_1_i/srcnn_0/inst/grp_conv1_fu_280/icmp_ln56_1_fu_1175_p2
    SLICE_X15Y44         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     6.070 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[7]_i_14/O
                         net (fo=1, routed)           0.015     6.085    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[7]_i_14_n_0
    SLICE_X15Y44         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.317 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     6.347    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[7]_i_2_n_0
    SLICE_X15Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.412 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.030     6.442    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[15]_i_2_n_0
    SLICE_X15Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.548 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.573     7.120    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sub_ln93_1_fu_1232_p2[18]
    SLICE_X8Y46          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     7.346 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[23]_i_10/O
                         net (fo=1, routed)           0.017     7.363    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[23]_i_10_n_0
    SLICE_X8Y46          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     7.644 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.674    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_1_n_0
    SLICE_X8Y47          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.739 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.769    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[31]_i_1_n_0
    SLICE_X8Y48          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.114     7.883 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[39]_i_1/O[1]
                         net (fo=2, routed)           0.482     8.365    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln93_3_fu_1257_p1[33]
    SLICE_X9Y48          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     8.626 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.656    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[39]_i_1_n_0
    SLICE_X9Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.721 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.751    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[47]_i_1_n_0
    SLICE_X9Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.816 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.846    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[55]_i_1_n_0
    SLICE_X9Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     9.007 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[61]_i_1/O[5]
                         net (fo=1, routed)           0.033     9.040    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln94_1_fu_1283_p1[61]
    SLICE_X9Y51          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.129    12.345    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X9Y51          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[61]/C
                         clock pessimism              0.247    12.593    
                         clock uncertainty           -0.130    12.463    
    SLICE_X9Y51          FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    12.507    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[61]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  3.467    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 3.139ns (49.326%)  route 3.225ns (50.674%))
  Logic Levels:           23  (CARRY8=19 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 12.345 - 10.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.367ns (routing 1.299ns, distribution 1.068ns)
  Clock Net Delay (Destination): 2.129ns (routing 1.186ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.367     2.634    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X8Y31          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.748 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/Q
                         net (fo=4, routed)           0.637     3.384    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln91_reg_2150[2]
    SLICE_X2Y41          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.057     3.441 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_156/O
                         net (fo=1, routed)           0.022     3.463    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_156_n_0
    SLICE_X2Y41          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     3.730 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_132/CO[7]
                         net (fo=1, routed)           0.030     3.760    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_132_n_0
    SLICE_X2Y42          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.825 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_115/CO[7]
                         net (fo=1, routed)           0.030     3.855    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_115_n_0
    SLICE_X2Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.920 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_114/CO[7]
                         net (fo=1, routed)           0.030     3.950    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_114_n_0
    SLICE_X2Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.015 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_92/CO[7]
                         net (fo=1, routed)           0.030     4.045    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_92_n_0
    SLICE_X2Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.110 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_91/CO[7]
                         net (fo=1, routed)           0.030     4.140    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_91_n_0
    SLICE_X2Y46          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.205 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_65/CO[7]
                         net (fo=1, routed)           0.030     4.235    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_65_n_0
    SLICE_X2Y47          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.300 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_40/CO[7]
                         net (fo=1, routed)           0.030     4.330    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_40_n_0
    SLICE_X2Y48          CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     4.449 f  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_15/O[4]
                         net (fo=2, routed)           0.258     4.707    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_15_n_11
    SLICE_X1Y46          LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     4.893 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_33/O
                         net (fo=1, routed)           0.021     4.914    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_33_n_0
    SLICE_X1Y46          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.183     5.097 f  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_14/CO[7]
                         net (fo=73, routed)          0.748     5.846    design_1_i/srcnn_0/inst/grp_conv1_fu_280/icmp_ln56_1_fu_1175_p2
    SLICE_X15Y44         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     6.070 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[7]_i_14/O
                         net (fo=1, routed)           0.015     6.085    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[7]_i_14_n_0
    SLICE_X15Y44         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.317 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     6.347    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[7]_i_2_n_0
    SLICE_X15Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.412 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.030     6.442    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[15]_i_2_n_0
    SLICE_X15Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.548 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.573     7.120    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sub_ln93_1_fu_1232_p2[18]
    SLICE_X8Y46          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     7.346 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[23]_i_10/O
                         net (fo=1, routed)           0.017     7.363    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[23]_i_10_n_0
    SLICE_X8Y46          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     7.644 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.674    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_1_n_0
    SLICE_X8Y47          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.739 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.769    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[31]_i_1_n_0
    SLICE_X8Y48          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.114     7.883 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[39]_i_1/O[1]
                         net (fo=2, routed)           0.482     8.365    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln93_3_fu_1257_p1[33]
    SLICE_X9Y48          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     8.626 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.656    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[39]_i_1_n_0
    SLICE_X9Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.721 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.751    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[47]_i_1_n_0
    SLICE_X9Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.816 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.846    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[55]_i_1_n_0
    SLICE_X9Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     8.965 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[61]_i_1/O[4]
                         net (fo=1, routed)           0.032     8.997    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln94_1_fu_1283_p1[60]
    SLICE_X9Y51          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.129    12.345    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X9Y51          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[60]/C
                         clock pessimism              0.247    12.593    
                         clock uncertainty           -0.130    12.463    
    SLICE_X9Y51          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    12.507    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[60]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 3.134ns (49.271%)  route 3.227ns (50.729%))
  Logic Levels:           23  (CARRY8=19 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 12.342 - 10.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.367ns (routing 1.299ns, distribution 1.068ns)
  Clock Net Delay (Destination): 2.126ns (routing 1.186ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.367     2.634    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X8Y31          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.748 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/Q
                         net (fo=4, routed)           0.637     3.384    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln91_reg_2150[2]
    SLICE_X2Y41          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.057     3.441 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_156/O
                         net (fo=1, routed)           0.022     3.463    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_156_n_0
    SLICE_X2Y41          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     3.730 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_132/CO[7]
                         net (fo=1, routed)           0.030     3.760    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_132_n_0
    SLICE_X2Y42          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.825 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_115/CO[7]
                         net (fo=1, routed)           0.030     3.855    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_115_n_0
    SLICE_X2Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.920 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_114/CO[7]
                         net (fo=1, routed)           0.030     3.950    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_114_n_0
    SLICE_X2Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.015 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_92/CO[7]
                         net (fo=1, routed)           0.030     4.045    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_92_n_0
    SLICE_X2Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.110 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_91/CO[7]
                         net (fo=1, routed)           0.030     4.140    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_91_n_0
    SLICE_X2Y46          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.205 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_65/CO[7]
                         net (fo=1, routed)           0.030     4.235    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_65_n_0
    SLICE_X2Y47          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.300 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_40/CO[7]
                         net (fo=1, routed)           0.030     4.330    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_40_n_0
    SLICE_X2Y48          CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     4.449 f  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_15/O[4]
                         net (fo=2, routed)           0.258     4.707    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_15_n_11
    SLICE_X1Y46          LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     4.893 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_33/O
                         net (fo=1, routed)           0.021     4.914    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_33_n_0
    SLICE_X1Y46          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.183     5.097 f  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_14/CO[7]
                         net (fo=73, routed)          0.748     5.846    design_1_i/srcnn_0/inst/grp_conv1_fu_280/icmp_ln56_1_fu_1175_p2
    SLICE_X15Y44         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     6.070 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[7]_i_14/O
                         net (fo=1, routed)           0.015     6.085    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[7]_i_14_n_0
    SLICE_X15Y44         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.317 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     6.347    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[7]_i_2_n_0
    SLICE_X15Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.412 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.030     6.442    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[15]_i_2_n_0
    SLICE_X15Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.548 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.573     7.120    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sub_ln93_1_fu_1232_p2[18]
    SLICE_X8Y46          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     7.346 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[23]_i_10/O
                         net (fo=1, routed)           0.017     7.363    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[23]_i_10_n_0
    SLICE_X8Y46          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     7.644 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.674    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_1_n_0
    SLICE_X8Y47          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.739 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.769    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[31]_i_1_n_0
    SLICE_X8Y48          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.114     7.883 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[39]_i_1/O[1]
                         net (fo=2, routed)           0.482     8.365    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln93_3_fu_1257_p1[33]
    SLICE_X9Y48          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     8.626 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.656    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[39]_i_1_n_0
    SLICE_X9Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.721 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.751    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[47]_i_1_n_0
    SLICE_X9Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.816 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.846    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[55]_i_1_n_0
    SLICE_X9Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.960 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[61]_i_1/O[3]
                         net (fo=1, routed)           0.034     8.994    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln94_1_fu_1283_p1[59]
    SLICE_X9Y51          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.126    12.342    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X9Y51          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[59]/C
                         clock pessimism              0.248    12.590    
                         clock uncertainty           -0.130    12.460    
    SLICE_X9Y51          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    12.504    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[59]
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 3.126ns (49.214%)  route 3.226ns (50.786%))
  Logic Levels:           23  (CARRY8=19 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 12.342 - 10.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.367ns (routing 1.299ns, distribution 1.068ns)
  Clock Net Delay (Destination): 2.126ns (routing 1.186ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.367     2.634    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X8Y31          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.748 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/Q
                         net (fo=4, routed)           0.637     3.384    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln91_reg_2150[2]
    SLICE_X2Y41          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.057     3.441 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_156/O
                         net (fo=1, routed)           0.022     3.463    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_156_n_0
    SLICE_X2Y41          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     3.730 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_132/CO[7]
                         net (fo=1, routed)           0.030     3.760    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_132_n_0
    SLICE_X2Y42          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.825 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_115/CO[7]
                         net (fo=1, routed)           0.030     3.855    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_115_n_0
    SLICE_X2Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.920 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_114/CO[7]
                         net (fo=1, routed)           0.030     3.950    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_114_n_0
    SLICE_X2Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.015 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_92/CO[7]
                         net (fo=1, routed)           0.030     4.045    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_92_n_0
    SLICE_X2Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.110 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_91/CO[7]
                         net (fo=1, routed)           0.030     4.140    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_91_n_0
    SLICE_X2Y46          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.205 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_65/CO[7]
                         net (fo=1, routed)           0.030     4.235    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_65_n_0
    SLICE_X2Y47          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.300 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_40/CO[7]
                         net (fo=1, routed)           0.030     4.330    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_40_n_0
    SLICE_X2Y48          CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     4.449 f  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_15/O[4]
                         net (fo=2, routed)           0.258     4.707    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_15_n_11
    SLICE_X1Y46          LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     4.893 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_33/O
                         net (fo=1, routed)           0.021     4.914    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_33_n_0
    SLICE_X1Y46          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.183     5.097 f  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_14/CO[7]
                         net (fo=73, routed)          0.748     5.846    design_1_i/srcnn_0/inst/grp_conv1_fu_280/icmp_ln56_1_fu_1175_p2
    SLICE_X15Y44         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     6.070 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[7]_i_14/O
                         net (fo=1, routed)           0.015     6.085    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[7]_i_14_n_0
    SLICE_X15Y44         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.317 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     6.347    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[7]_i_2_n_0
    SLICE_X15Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.412 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.030     6.442    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[15]_i_2_n_0
    SLICE_X15Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.548 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.573     7.120    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sub_ln93_1_fu_1232_p2[18]
    SLICE_X8Y46          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     7.346 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[23]_i_10/O
                         net (fo=1, routed)           0.017     7.363    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[23]_i_10_n_0
    SLICE_X8Y46          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     7.644 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.674    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_1_n_0
    SLICE_X8Y47          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.739 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.769    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[31]_i_1_n_0
    SLICE_X8Y48          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.114     7.883 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[39]_i_1/O[1]
                         net (fo=2, routed)           0.482     8.365    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln93_3_fu_1257_p1[33]
    SLICE_X9Y48          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     8.626 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.656    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[39]_i_1_n_0
    SLICE_X9Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.721 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.751    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[47]_i_1_n_0
    SLICE_X9Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.816 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.846    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[55]_i_1_n_0
    SLICE_X9Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     8.952 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[61]_i_1/O[1]
                         net (fo=1, routed)           0.033     8.985    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln94_1_fu_1283_p1[57]
    SLICE_X9Y51          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.126    12.342    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X9Y51          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[57]/C
                         clock pessimism              0.248    12.590    
                         clock uncertainty           -0.130    12.460    
    SLICE_X9Y51          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044    12.504    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[57]
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 3.113ns (49.103%)  route 3.227ns (50.897%))
  Logic Levels:           23  (CARRY8=19 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 12.342 - 10.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.367ns (routing 1.299ns, distribution 1.068ns)
  Clock Net Delay (Destination): 2.126ns (routing 1.186ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.367     2.634    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X8Y31          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.748 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/Q
                         net (fo=4, routed)           0.637     3.384    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln91_reg_2150[2]
    SLICE_X2Y41          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.057     3.441 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_156/O
                         net (fo=1, routed)           0.022     3.463    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_156_n_0
    SLICE_X2Y41          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     3.730 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_132/CO[7]
                         net (fo=1, routed)           0.030     3.760    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_132_n_0
    SLICE_X2Y42          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.825 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_115/CO[7]
                         net (fo=1, routed)           0.030     3.855    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_115_n_0
    SLICE_X2Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.920 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_114/CO[7]
                         net (fo=1, routed)           0.030     3.950    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_114_n_0
    SLICE_X2Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.015 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_92/CO[7]
                         net (fo=1, routed)           0.030     4.045    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_92_n_0
    SLICE_X2Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.110 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_91/CO[7]
                         net (fo=1, routed)           0.030     4.140    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_91_n_0
    SLICE_X2Y46          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.205 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_65/CO[7]
                         net (fo=1, routed)           0.030     4.235    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_65_n_0
    SLICE_X2Y47          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.300 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_40/CO[7]
                         net (fo=1, routed)           0.030     4.330    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_40_n_0
    SLICE_X2Y48          CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     4.449 f  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_15/O[4]
                         net (fo=2, routed)           0.258     4.707    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_15_n_11
    SLICE_X1Y46          LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     4.893 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_33/O
                         net (fo=1, routed)           0.021     4.914    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_33_n_0
    SLICE_X1Y46          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.183     5.097 f  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_14/CO[7]
                         net (fo=73, routed)          0.748     5.846    design_1_i/srcnn_0/inst/grp_conv1_fu_280/icmp_ln56_1_fu_1175_p2
    SLICE_X15Y44         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     6.070 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[7]_i_14/O
                         net (fo=1, routed)           0.015     6.085    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[7]_i_14_n_0
    SLICE_X15Y44         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.317 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     6.347    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[7]_i_2_n_0
    SLICE_X15Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.412 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.030     6.442    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[15]_i_2_n_0
    SLICE_X15Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.548 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.573     7.120    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sub_ln93_1_fu_1232_p2[18]
    SLICE_X8Y46          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     7.346 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[23]_i_10/O
                         net (fo=1, routed)           0.017     7.363    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[23]_i_10_n_0
    SLICE_X8Y46          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     7.644 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.674    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_1_n_0
    SLICE_X8Y47          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.739 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.769    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[31]_i_1_n_0
    SLICE_X8Y48          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.114     7.883 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[39]_i_1/O[1]
                         net (fo=2, routed)           0.482     8.365    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln93_3_fu_1257_p1[33]
    SLICE_X9Y48          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     8.626 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.656    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[39]_i_1_n_0
    SLICE_X9Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.721 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.751    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[47]_i_1_n_0
    SLICE_X9Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.816 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.846    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[55]_i_1_n_0
    SLICE_X9Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     8.939 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[61]_i_1/O[2]
                         net (fo=1, routed)           0.034     8.973    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln94_1_fu_1283_p1[58]
    SLICE_X9Y51          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.126    12.342    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X9Y51          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[58]/C
                         clock pessimism              0.248    12.590    
                         clock uncertainty           -0.130    12.460    
    SLICE_X9Y51          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    12.504    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[58]
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.548ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.323ns  (logic 3.098ns (48.997%)  route 3.225ns (51.003%))
  Logic Levels:           23  (CARRY8=19 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 12.342 - 10.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.367ns (routing 1.299ns, distribution 1.068ns)
  Clock Net Delay (Destination): 2.126ns (routing 1.186ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.367     2.634    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X8Y31          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.748 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/Q
                         net (fo=4, routed)           0.637     3.384    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln91_reg_2150[2]
    SLICE_X2Y41          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.057     3.441 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_156/O
                         net (fo=1, routed)           0.022     3.463    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_156_n_0
    SLICE_X2Y41          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     3.730 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_132/CO[7]
                         net (fo=1, routed)           0.030     3.760    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_132_n_0
    SLICE_X2Y42          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.825 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_115/CO[7]
                         net (fo=1, routed)           0.030     3.855    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_115_n_0
    SLICE_X2Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.920 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_114/CO[7]
                         net (fo=1, routed)           0.030     3.950    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_114_n_0
    SLICE_X2Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.015 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_92/CO[7]
                         net (fo=1, routed)           0.030     4.045    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_92_n_0
    SLICE_X2Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.110 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_91/CO[7]
                         net (fo=1, routed)           0.030     4.140    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_91_n_0
    SLICE_X2Y46          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.205 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_65/CO[7]
                         net (fo=1, routed)           0.030     4.235    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_65_n_0
    SLICE_X2Y47          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.300 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_40/CO[7]
                         net (fo=1, routed)           0.030     4.330    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_40_n_0
    SLICE_X2Y48          CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     4.449 f  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_15/O[4]
                         net (fo=2, routed)           0.258     4.707    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_15_n_11
    SLICE_X1Y46          LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     4.893 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_33/O
                         net (fo=1, routed)           0.021     4.914    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_33_n_0
    SLICE_X1Y46          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.183     5.097 f  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_14/CO[7]
                         net (fo=73, routed)          0.748     5.846    design_1_i/srcnn_0/inst/grp_conv1_fu_280/icmp_ln56_1_fu_1175_p2
    SLICE_X15Y44         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     6.070 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[7]_i_14/O
                         net (fo=1, routed)           0.015     6.085    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[7]_i_14_n_0
    SLICE_X15Y44         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.317 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     6.347    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[7]_i_2_n_0
    SLICE_X15Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.412 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.030     6.442    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[15]_i_2_n_0
    SLICE_X15Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.548 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.573     7.120    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sub_ln93_1_fu_1232_p2[18]
    SLICE_X8Y46          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     7.346 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[23]_i_10/O
                         net (fo=1, routed)           0.017     7.363    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[23]_i_10_n_0
    SLICE_X8Y46          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     7.644 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.674    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_1_n_0
    SLICE_X8Y47          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.739 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.769    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[31]_i_1_n_0
    SLICE_X8Y48          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.114     7.883 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[39]_i_1/O[1]
                         net (fo=2, routed)           0.482     8.365    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln93_3_fu_1257_p1[33]
    SLICE_X9Y48          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     8.626 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.656    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[39]_i_1_n_0
    SLICE_X9Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.721 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.751    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[47]_i_1_n_0
    SLICE_X9Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.816 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.846    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[55]_i_1_n_0
    SLICE_X9Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.924 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[61]_i_1/O[0]
                         net (fo=1, routed)           0.032     8.956    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln94_1_fu_1283_p1[56]
    SLICE_X9Y51          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.126    12.342    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X9Y51          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[56]/C
                         clock pessimism              0.248    12.590    
                         clock uncertainty           -0.130    12.460    
    SLICE_X9Y51          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044    12.504    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[56]
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  3.548    

Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.323ns  (logic 3.126ns (49.440%)  route 3.197ns (50.560%))
  Logic Levels:           22  (CARRY8=18 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 12.344 - 10.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.367ns (routing 1.299ns, distribution 1.068ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.186ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.367     2.634    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X8Y31          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.748 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/Q
                         net (fo=4, routed)           0.637     3.384    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln91_reg_2150[2]
    SLICE_X2Y41          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.057     3.441 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_156/O
                         net (fo=1, routed)           0.022     3.463    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_156_n_0
    SLICE_X2Y41          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     3.730 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_132/CO[7]
                         net (fo=1, routed)           0.030     3.760    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_132_n_0
    SLICE_X2Y42          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.825 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_115/CO[7]
                         net (fo=1, routed)           0.030     3.855    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_115_n_0
    SLICE_X2Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.920 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_114/CO[7]
                         net (fo=1, routed)           0.030     3.950    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_114_n_0
    SLICE_X2Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.015 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_92/CO[7]
                         net (fo=1, routed)           0.030     4.045    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_92_n_0
    SLICE_X2Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.110 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_91/CO[7]
                         net (fo=1, routed)           0.030     4.140    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_91_n_0
    SLICE_X2Y46          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.205 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_65/CO[7]
                         net (fo=1, routed)           0.030     4.235    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_65_n_0
    SLICE_X2Y47          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.300 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_40/CO[7]
                         net (fo=1, routed)           0.030     4.330    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_40_n_0
    SLICE_X2Y48          CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     4.449 f  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_15/O[4]
                         net (fo=2, routed)           0.258     4.707    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_15_n_11
    SLICE_X1Y46          LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     4.893 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_33/O
                         net (fo=1, routed)           0.021     4.914    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_33_n_0
    SLICE_X1Y46          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.183     5.097 f  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_14/CO[7]
                         net (fo=73, routed)          0.748     5.846    design_1_i/srcnn_0/inst/grp_conv1_fu_280/icmp_ln56_1_fu_1175_p2
    SLICE_X15Y44         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     6.070 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[7]_i_14/O
                         net (fo=1, routed)           0.015     6.085    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[7]_i_14_n_0
    SLICE_X15Y44         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.317 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     6.347    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[7]_i_2_n_0
    SLICE_X15Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.412 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.030     6.442    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[15]_i_2_n_0
    SLICE_X15Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.548 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.573     7.120    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sub_ln93_1_fu_1232_p2[18]
    SLICE_X8Y46          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     7.346 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[23]_i_10/O
                         net (fo=1, routed)           0.017     7.363    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[23]_i_10_n_0
    SLICE_X8Y46          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     7.644 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.674    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_1_n_0
    SLICE_X8Y47          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.739 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.769    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[31]_i_1_n_0
    SLICE_X8Y48          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.114     7.883 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[39]_i_1/O[1]
                         net (fo=2, routed)           0.482     8.365    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln93_3_fu_1257_p1[33]
    SLICE_X9Y48          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     8.626 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.656    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[39]_i_1_n_0
    SLICE_X9Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.721 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.751    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[47]_i_1_n_0
    SLICE_X9Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     8.922 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[55]_i_1/O[7]
                         net (fo=1, routed)           0.034     8.956    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln94_1_fu_1283_p1[55]
    SLICE_X9Y50          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.128    12.344    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X9Y50          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[55]/C
                         clock pessimism              0.247    12.592    
                         clock uncertainty           -0.130    12.462    
    SLICE_X9Y50          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    12.506    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[55]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  3.550    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 3.116ns (49.368%)  route 3.196ns (50.632%))
  Logic Levels:           22  (CARRY8=18 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 12.344 - 10.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.367ns (routing 1.299ns, distribution 1.068ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.186ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.367     2.634    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X8Y31          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.748 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/Q
                         net (fo=4, routed)           0.637     3.384    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln91_reg_2150[2]
    SLICE_X2Y41          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.057     3.441 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_156/O
                         net (fo=1, routed)           0.022     3.463    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_156_n_0
    SLICE_X2Y41          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     3.730 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_132/CO[7]
                         net (fo=1, routed)           0.030     3.760    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_132_n_0
    SLICE_X2Y42          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.825 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_115/CO[7]
                         net (fo=1, routed)           0.030     3.855    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_115_n_0
    SLICE_X2Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.920 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_114/CO[7]
                         net (fo=1, routed)           0.030     3.950    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_114_n_0
    SLICE_X2Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.015 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_92/CO[7]
                         net (fo=1, routed)           0.030     4.045    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_92_n_0
    SLICE_X2Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.110 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_91/CO[7]
                         net (fo=1, routed)           0.030     4.140    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_91_n_0
    SLICE_X2Y46          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.205 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_65/CO[7]
                         net (fo=1, routed)           0.030     4.235    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_65_n_0
    SLICE_X2Y47          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.300 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_40/CO[7]
                         net (fo=1, routed)           0.030     4.330    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_40_n_0
    SLICE_X2Y48          CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     4.449 f  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_15/O[4]
                         net (fo=2, routed)           0.258     4.707    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_15_n_11
    SLICE_X1Y46          LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     4.893 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_33/O
                         net (fo=1, routed)           0.021     4.914    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_33_n_0
    SLICE_X1Y46          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.183     5.097 f  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_14/CO[7]
                         net (fo=73, routed)          0.748     5.846    design_1_i/srcnn_0/inst/grp_conv1_fu_280/icmp_ln56_1_fu_1175_p2
    SLICE_X15Y44         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     6.070 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[7]_i_14/O
                         net (fo=1, routed)           0.015     6.085    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[7]_i_14_n_0
    SLICE_X15Y44         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.317 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     6.347    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[7]_i_2_n_0
    SLICE_X15Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.412 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.030     6.442    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[15]_i_2_n_0
    SLICE_X15Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.548 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.573     7.120    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sub_ln93_1_fu_1232_p2[18]
    SLICE_X8Y46          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     7.346 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[23]_i_10/O
                         net (fo=1, routed)           0.017     7.363    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[23]_i_10_n_0
    SLICE_X8Y46          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     7.644 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.674    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_1_n_0
    SLICE_X8Y47          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.739 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.769    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[31]_i_1_n_0
    SLICE_X8Y48          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.114     7.883 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[39]_i_1/O[1]
                         net (fo=2, routed)           0.482     8.365    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln93_3_fu_1257_p1[33]
    SLICE_X9Y48          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     8.626 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.656    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[39]_i_1_n_0
    SLICE_X9Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.721 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.751    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[47]_i_1_n_0
    SLICE_X9Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     8.912 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[55]_i_1/O[5]
                         net (fo=1, routed)           0.033     8.945    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln94_1_fu_1283_p1[53]
    SLICE_X9Y50          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.128    12.344    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X9Y50          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[53]/C
                         clock pessimism              0.247    12.592    
                         clock uncertainty           -0.130    12.462    
    SLICE_X9Y50          FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    12.506    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[53]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 3.112ns (49.328%)  route 3.197ns (50.672%))
  Logic Levels:           22  (CARRY8=18 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 12.344 - 10.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.367ns (routing 1.299ns, distribution 1.068ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.186ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.367     2.634    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X8Y31          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.748 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/Q
                         net (fo=4, routed)           0.637     3.384    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln91_reg_2150[2]
    SLICE_X2Y41          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.057     3.441 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_156/O
                         net (fo=1, routed)           0.022     3.463    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_156_n_0
    SLICE_X2Y41          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     3.730 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_132/CO[7]
                         net (fo=1, routed)           0.030     3.760    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_132_n_0
    SLICE_X2Y42          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.825 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_115/CO[7]
                         net (fo=1, routed)           0.030     3.855    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_115_n_0
    SLICE_X2Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.920 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_114/CO[7]
                         net (fo=1, routed)           0.030     3.950    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_114_n_0
    SLICE_X2Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.015 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_92/CO[7]
                         net (fo=1, routed)           0.030     4.045    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_92_n_0
    SLICE_X2Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.110 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_91/CO[7]
                         net (fo=1, routed)           0.030     4.140    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_91_n_0
    SLICE_X2Y46          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.205 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_65/CO[7]
                         net (fo=1, routed)           0.030     4.235    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_65_n_0
    SLICE_X2Y47          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.300 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_40/CO[7]
                         net (fo=1, routed)           0.030     4.330    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_40_n_0
    SLICE_X2Y48          CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     4.449 f  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_15/O[4]
                         net (fo=2, routed)           0.258     4.707    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_15_n_11
    SLICE_X1Y46          LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     4.893 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_33/O
                         net (fo=1, routed)           0.021     4.914    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_33_n_0
    SLICE_X1Y46          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.183     5.097 f  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_14/CO[7]
                         net (fo=73, routed)          0.748     5.846    design_1_i/srcnn_0/inst/grp_conv1_fu_280/icmp_ln56_1_fu_1175_p2
    SLICE_X15Y44         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     6.070 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[7]_i_14/O
                         net (fo=1, routed)           0.015     6.085    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[7]_i_14_n_0
    SLICE_X15Y44         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.317 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     6.347    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[7]_i_2_n_0
    SLICE_X15Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.412 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.030     6.442    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[15]_i_2_n_0
    SLICE_X15Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.548 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.573     7.120    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sub_ln93_1_fu_1232_p2[18]
    SLICE_X8Y46          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     7.346 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[23]_i_10/O
                         net (fo=1, routed)           0.017     7.363    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[23]_i_10_n_0
    SLICE_X8Y46          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     7.644 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.674    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_1_n_0
    SLICE_X8Y47          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.739 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.769    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[31]_i_1_n_0
    SLICE_X8Y48          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.114     7.883 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[39]_i_1/O[1]
                         net (fo=2, routed)           0.482     8.365    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln93_3_fu_1257_p1[33]
    SLICE_X9Y48          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     8.626 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.656    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[39]_i_1_n_0
    SLICE_X9Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.721 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.751    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[47]_i_1_n_0
    SLICE_X9Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     8.908 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[55]_i_1/O[6]
                         net (fo=1, routed)           0.034     8.942    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln94_1_fu_1283_p1[54]
    SLICE_X9Y50          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.128    12.344    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X9Y50          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[54]/C
                         clock pessimism              0.247    12.592    
                         clock uncertainty           -0.130    12.462    
    SLICE_X9Y50          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    12.506    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[54]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  3.564    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 3.074ns (49.037%)  route 3.195ns (50.963%))
  Logic Levels:           22  (CARRY8=18 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 12.344 - 10.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.367ns (routing 1.299ns, distribution 1.068ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.186ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.367     2.634    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X8Y31          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.748 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln87_reg_2156_reg[2]/Q
                         net (fo=4, routed)           0.637     3.384    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln91_reg_2150[2]
    SLICE_X2Y41          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.057     3.441 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_156/O
                         net (fo=1, routed)           0.022     3.463    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_156_n_0
    SLICE_X2Y41          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     3.730 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_132/CO[7]
                         net (fo=1, routed)           0.030     3.760    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_132_n_0
    SLICE_X2Y42          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.825 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_115/CO[7]
                         net (fo=1, routed)           0.030     3.855    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_115_n_0
    SLICE_X2Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.920 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_114/CO[7]
                         net (fo=1, routed)           0.030     3.950    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_114_n_0
    SLICE_X2Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.015 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_92/CO[7]
                         net (fo=1, routed)           0.030     4.045    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_92_n_0
    SLICE_X2Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.110 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_91/CO[7]
                         net (fo=1, routed)           0.030     4.140    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_91_n_0
    SLICE_X2Y46          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.205 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_65/CO[7]
                         net (fo=1, routed)           0.030     4.235    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_65_n_0
    SLICE_X2Y47          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.300 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_40/CO[7]
                         net (fo=1, routed)           0.030     4.330    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_40_n_0
    SLICE_X2Y48          CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     4.449 f  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_15/O[4]
                         net (fo=2, routed)           0.258     4.707    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_15_n_11
    SLICE_X1Y46          LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     4.893 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_33/O
                         net (fo=1, routed)           0.021     4.914    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[47]_i_33_n_0
    SLICE_X1Y46          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.183     5.097 f  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[47]_i_14/CO[7]
                         net (fo=73, routed)          0.748     5.846    design_1_i/srcnn_0/inst/grp_conv1_fu_280/icmp_ln56_1_fu_1175_p2
    SLICE_X15Y44         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     6.070 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[7]_i_14/O
                         net (fo=1, routed)           0.015     6.085    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[7]_i_14_n_0
    SLICE_X15Y44         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.317 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     6.347    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[7]_i_2_n_0
    SLICE_X15Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.412 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.030     6.442    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[15]_i_2_n_0
    SLICE_X15Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.548 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.573     7.120    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sub_ln93_1_fu_1232_p2[18]
    SLICE_X8Y46          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     7.346 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[23]_i_10/O
                         net (fo=1, routed)           0.017     7.363    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239[23]_i_10_n_0
    SLICE_X8Y46          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     7.644 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.674    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[23]_i_1_n_0
    SLICE_X8Y47          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.739 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.769    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[31]_i_1_n_0
    SLICE_X8Y48          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.114     7.883 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_2_reg_2239_reg[39]_i_1/O[1]
                         net (fo=2, routed)           0.482     8.365    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln93_3_fu_1257_p1[33]
    SLICE_X9Y48          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     8.626 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.656    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[39]_i_1_n_0
    SLICE_X9Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.721 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.751    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[47]_i_1_n_0
    SLICE_X9Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     8.870 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[55]_i_1/O[4]
                         net (fo=1, routed)           0.032     8.902    design_1_i/srcnn_0/inst/grp_conv1_fu_280/sext_ln94_1_fu_1283_p1[52]
    SLICE_X9Y50          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.128    12.344    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X9Y50          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[52]/C
                         clock pessimism              0.247    12.592    
                         clock uncertainty           -0.130    12.462    
    SLICE_X9Y50          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    12.506    design_1_i/srcnn_0/inst/grp_conv1_fu_280/i1_addr_3_reg_2245_reg[52]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  3.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_316/add_ln62_reg_1426_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_316/o_1_reg_384_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.112ns (51.142%)  route 0.107ns (48.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.148ns (routing 1.186ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.400ns (routing 1.299ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.148     2.364    design_1_i/srcnn_0/inst/grp_conv2_fu_316/ap_clk
    SLICE_X11Y13         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/add_ln62_reg_1426_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.476 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/add_ln62_reg_1426_reg[1]/Q
                         net (fo=1, routed)           0.107     2.583    design_1_i/srcnn_0/inst/grp_conv2_fu_316/add_ln62_reg_1426[1]
    SLICE_X12Y13         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/o_1_reg_384_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.400     2.667    design_1_i/srcnn_0/inst/grp_conv2_fu_316/ap_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/o_1_reg_384_reg[1]/C
                         clock pessimism             -0.196     2.471    
    SLICE_X12Y13         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     2.573    design_1_i/srcnn_0/inst/grp_conv2_fu_316/o_1_reg_384_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/tmp_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.113ns (47.881%)  route 0.123ns (52.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.160ns (routing 1.186ns, distribution 0.974ns)
  Clock Net Delay (Destination): 2.429ns (routing 1.299ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.160     2.376    design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/ap_clk
    SLICE_X20Y51         FDRE                                         r  design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/tmp_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     2.489 r  design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/tmp_addr_reg[13]/Q
                         net (fo=2, routed)           0.123     2.612    design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[95]_0[11]
    SLICE_X19Y50         FDRE                                         r  design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.429     2.696    design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X19Y50         FDRE                                         r  design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[13]/C
                         clock pessimism             -0.196     2.500    
    SLICE_X19Y50         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     2.602    design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.602    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/i3_addr_reg_6934_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][46]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.112ns (45.344%)  route 0.135ns (54.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.145ns (routing 1.186ns, distribution 0.959ns)
  Clock Net Delay (Destination): 2.466ns (routing 1.299ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.145     2.361    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/ap_clk
    SLICE_X12Y26         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/i3_addr_reg_6934_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     2.473 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/i3_addr_reg_6934_reg[46]/Q
                         net (fo=1, routed)           0.135     2.608    design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[61]_0[46]
    SLICE_X13Y25         SRL16E                                       r  design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][46]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.466     2.733    design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X13Y25         SRL16E                                       r  design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][46]_srl4/CLK
                         clock pessimism             -0.196     2.537    
    SLICE_X13Y25         SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.061     2.598    design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][46]_srl4
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.114ns (48.101%)  route 0.123ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      2.157ns (routing 1.186ns, distribution 0.971ns)
  Clock Net Delay (Destination): 2.429ns (routing 1.299ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.157     2.373    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y109         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     2.487 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.123     2.610    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[14]
    SLICE_X3Y110         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.429     2.696    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X3Y110         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                         clock pessimism             -0.199     2.497    
    SLICE_X3Y110         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     2.600    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.600    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/tmp_addr_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.111ns (33.586%)  route 0.219ns (66.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      2.161ns (routing 1.186ns, distribution 0.975ns)
  Clock Net Delay (Destination): 2.491ns (routing 1.299ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.161     2.377    design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/ap_clk
    SLICE_X17Y58         FDRE                                         r  design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/tmp_addr_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y58         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.488 r  design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/tmp_addr_reg[43]/Q
                         net (fo=2, routed)           0.219     2.708    design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[95]_0[41]
    SLICE_X19Y61         FDRE                                         r  design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.491     2.758    design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X19Y61         FDRE                                         r  design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[43]/C
                         clock pessimism             -0.164     2.594    
    SLICE_X19Y61         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     2.697    design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/tmp_addr_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.115ns (48.523%)  route 0.122ns (51.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.146ns (routing 1.186ns, distribution 0.960ns)
  Clock Net Delay (Destination): 2.414ns (routing 1.299ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.146     2.362    design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X17Y34         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     2.477 r  design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[61]/Q
                         net (fo=1, routed)           0.122     2.599    design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/fifo_wreq_n_32
    SLICE_X16Y34         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/tmp_addr_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.414     2.681    design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/ap_clk
    SLICE_X16Y34         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/tmp_addr_reg[63]/C
                         clock pessimism             -0.196     2.485    
    SLICE_X16Y34         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.588    design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/tmp_addr_reg[63]
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_weights_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/conv3_weights_read_reg_444_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.115ns (44.986%)  route 0.141ns (55.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.764ns
    Source Clock Delay      (SCD):    2.422ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      2.206ns (routing 1.186ns, distribution 1.020ns)
  Clock Net Delay (Destination): 2.497ns (routing 1.299ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.206     2.422    design_1_i/srcnn_0/inst/control_s_axi_U/ap_clk
    SLICE_X12Y61         FDRE                                         r  design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_weights_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.537 r  design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_weights_reg[3]/Q
                         net (fo=3, routed)           0.141     2.678    design_1_i/srcnn_0/inst/conv3_weights[3]
    SLICE_X14Y61         FDRE                                         r  design_1_i/srcnn_0/inst/conv3_weights_read_reg_444_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.497     2.764    design_1_i/srcnn_0/inst/ap_clk
    SLICE_X14Y61         FDRE                                         r  design_1_i/srcnn_0/inst/conv3_weights_read_reg_444_reg[3]/C
                         clock pessimism             -0.198     2.565    
    SLICE_X14Y61         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     2.666    design_1_i/srcnn_0/inst/conv3_weights_read_reg_444_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.112ns (46.218%)  route 0.130ns (53.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.148ns (routing 1.186ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.421ns (routing 1.299ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.148     2.364    design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X14Y42         FDRE                                         r  design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.476 r  design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[26]/Q
                         net (fo=4, routed)           0.130     2.606    design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/rs_req_n_102
    SLICE_X15Y40         FDRE                                         r  design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.421     2.688    design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X15Y40         FDRE                                         r  design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[26]/C
                         clock pessimism             -0.196     2.492    
    SLICE_X15Y40         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     2.594    design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.594    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/tmp_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.111ns (44.849%)  route 0.136ns (55.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.153ns (routing 1.186ns, distribution 0.967ns)
  Clock Net Delay (Destination): 2.431ns (routing 1.299ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.153     2.369    design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/ap_clk
    SLICE_X17Y27         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/tmp_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.480 r  design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/tmp_addr_reg[19]/Q
                         net (fo=2, routed)           0.136     2.617    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[95]_0[17]
    SLICE_X18Y27         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.431     2.698    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X18Y27         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[19]/C
                         clock pessimism             -0.196     2.502    
    SLICE_X18Y27         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     2.604    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.604    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.112ns (44.343%)  route 0.141ns (55.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.135ns (routing 1.186ns, distribution 0.949ns)
  Clock Net Delay (Destination): 2.417ns (routing 1.299ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.135     2.351    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X11Y26         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     2.463 r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[62]/Q
                         net (fo=3, routed)           0.141     2.604    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req_n_87
    SLICE_X14Y26         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.417     2.684    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X14Y26         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[62]/C
                         clock pessimism             -0.196     2.488    
    SLICE_X14Y26         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     2.591    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y4  design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y1  design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y2  design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y4  design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y1  design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y2  design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKBWRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         10.000      8.476      SLICE_X5Y28  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X5Y28  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X5Y28  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y83  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y83  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X5Y28  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X5Y28  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y83  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y83  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.487ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.303ns (25.968%)  route 0.864ns (74.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 12.365 - 10.000 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 1.299ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.186ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.421     2.688    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y102         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.804 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.229     3.033    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y102         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     3.220 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.635     3.854    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.149    12.365    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.199    12.564    
                         clock uncertainty           -0.130    12.434    
    SLICE_X7Y101         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093    12.341    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  8.487    

Slack (MET) :             8.487ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.303ns (25.968%)  route 0.864ns (74.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 12.365 - 10.000 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 1.299ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.186ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.421     2.688    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y102         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.804 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.229     3.033    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y102         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     3.220 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.635     3.854    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.149    12.365    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.199    12.564    
                         clock uncertainty           -0.130    12.434    
    SLICE_X7Y101         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.093    12.341    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  8.487    

Slack (MET) :             8.487ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.303ns (25.968%)  route 0.864ns (74.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 12.365 - 10.000 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 1.299ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.186ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.421     2.688    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y102         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.804 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.229     3.033    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y102         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     3.220 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.635     3.854    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y101         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.149    12.365    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y101         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.199    12.564    
                         clock uncertainty           -0.130    12.434    
    SLICE_X7Y101         FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.093    12.341    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  8.487    

Slack (MET) :             8.487ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.303ns (25.968%)  route 0.864ns (74.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 12.365 - 10.000 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 1.299ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.186ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.421     2.688    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y102         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.804 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.229     3.033    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y102         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     3.220 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.635     3.854    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.149    12.365    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.199    12.564    
                         clock uncertainty           -0.130    12.434    
    SLICE_X7Y101         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.093    12.341    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  8.487    

Slack (MET) :             8.487ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.303ns (25.968%)  route 0.864ns (74.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 12.365 - 10.000 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 1.299ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.186ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.421     2.688    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y102         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.804 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.229     3.033    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y102         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     3.220 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.635     3.854    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.149    12.365    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.199    12.564    
                         clock uncertainty           -0.130    12.434    
    SLICE_X7Y101         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    12.341    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  8.487    

Slack (MET) :             8.487ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.303ns (25.968%)  route 0.864ns (74.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 12.365 - 10.000 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 1.299ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.186ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.421     2.688    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y102         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.804 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.229     3.033    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y102         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     3.220 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.635     3.854    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.149    12.365    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.199    12.564    
                         clock uncertainty           -0.130    12.434    
    SLICE_X7Y101         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    12.341    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  8.487    

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.303ns (26.035%)  route 0.861ns (73.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 12.365 - 10.000 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 1.299ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.186ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.421     2.688    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y102         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.804 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.229     3.033    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y102         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     3.220 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.632     3.851    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X7Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.149    12.365    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.199    12.564    
                         clock uncertainty           -0.130    12.434    
    SLICE_X7Y101         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.093    12.341    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                  8.490    

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.303ns (26.035%)  route 0.861ns (73.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 12.365 - 10.000 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 1.299ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.186ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.421     2.688    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y102         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.804 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.229     3.033    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y102         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     3.220 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.632     3.851    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X7Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.149    12.365    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.199    12.564    
                         clock uncertainty           -0.130    12.434    
    SLICE_X7Y101         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.093    12.341    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                  8.490    

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.303ns (26.035%)  route 0.861ns (73.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 12.365 - 10.000 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 1.299ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.186ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.421     2.688    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y102         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.804 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.229     3.033    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y102         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     3.220 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.632     3.851    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X7Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.149    12.365    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.199    12.564    
                         clock uncertainty           -0.130    12.434    
    SLICE_X7Y101         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093    12.341    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                  8.490    

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.303ns (26.035%)  route 0.861ns (73.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 12.365 - 10.000 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 1.299ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.186ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.421     2.688    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y102         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.804 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.229     3.033    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y102         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     3.220 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.632     3.851    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X7Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.149    12.365    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.199    12.564    
                         clock uncertainty           -0.130    12.434    
    SLICE_X7Y101         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    12.341    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                  8.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.106ns (40.488%)  route 0.156ns (59.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.321ns (routing 0.716ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.782ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.321     1.472    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y104         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     1.557 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     1.613    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y104         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021     1.634 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.100     1.733    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y104         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.450     1.637    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y104         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.149     1.488    
    SLICE_X6Y104         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     1.470    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.106ns (40.488%)  route 0.156ns (59.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.321ns (routing 0.716ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.782ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.321     1.472    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y104         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     1.557 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     1.613    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y104         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021     1.634 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.100     1.733    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y104         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.450     1.637    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y104         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.149     1.488    
    SLICE_X6Y104         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.018     1.470    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.106ns (40.488%)  route 0.156ns (59.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.321ns (routing 0.716ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.782ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.321     1.472    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y104         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     1.557 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     1.613    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y104         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021     1.634 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.100     1.733    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X6Y104         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.450     1.637    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X6Y104         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.149     1.488    
    SLICE_X6Y104         FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.018     1.470    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.106ns (40.488%)  route 0.156ns (59.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.321ns (routing 0.716ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.782ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.321     1.472    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y104         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     1.557 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     1.613    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y104         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021     1.634 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.100     1.733    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X6Y104         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.450     1.637    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X6Y104         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.149     1.488    
    SLICE_X6Y104         FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.018     1.470    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.106ns (40.488%)  route 0.156ns (59.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.321ns (routing 0.716ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.782ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.321     1.472    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y104         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     1.557 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     1.613    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y104         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021     1.634 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.100     1.733    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X6Y104         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.450     1.637    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X6Y104         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.149     1.488    
    SLICE_X6Y104         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     1.470    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.106ns (40.488%)  route 0.156ns (59.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.321ns (routing 0.716ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.782ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.321     1.472    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y104         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     1.557 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     1.613    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y104         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021     1.634 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.100     1.733    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X6Y104         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.450     1.637    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X6Y104         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.149     1.488    
    SLICE_X6Y104         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.018     1.470    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.106ns (35.859%)  route 0.190ns (64.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.321ns (routing 0.716ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.782ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.321     1.472    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y104         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     1.557 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     1.613    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y104         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021     1.634 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.133     1.767    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y105         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.451     1.638    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y105         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.143     1.495    
    SLICE_X6Y105         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     1.477    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.106ns (35.859%)  route 0.190ns (64.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.321ns (routing 0.716ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.782ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.321     1.472    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y104         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     1.557 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     1.613    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y104         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021     1.634 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.133     1.767    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y105         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.451     1.638    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y105         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.143     1.495    
    SLICE_X6Y105         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     1.477    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.160ns (46.665%)  route 0.183ns (53.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.316ns (routing 0.716ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.782ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.316     1.467    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y107         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.551 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.073     1.624    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X4Y107         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.076     1.700 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     1.809    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X3Y106         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.446     1.633    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X3Y106         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.119     1.514    
    SLICE_X3Y106         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     1.496    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.106ns (33.241%)  route 0.213ns (66.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.321ns (routing 0.716ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.782ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.321     1.472    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y104         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     1.557 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     1.613    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y104         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021     1.634 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.157     1.790    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y106         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.451     1.638    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y106         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.143     1.495    
    SLICE_X6Y106         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     1.477    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.314    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.719ns  (logic 0.224ns (6.023%)  route 3.495ns (93.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.177ns (routing 1.186ns, distribution 0.991ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           2.883     2.883    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X20Y3          LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     3.107 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.612     3.719    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X20Y3          FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.177     2.393    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X20Y3          FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.498ns  (logic 0.103ns (6.876%)  route 1.395ns (93.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.450ns (routing 0.782ns, distribution 0.668ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.204     1.204    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X20Y3          LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.103     1.307 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.191     1.498    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X20Y3          FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.450     1.637    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X20Y3          FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.948ns  (logic 0.157ns (5.326%)  route 2.791ns (94.674%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.454ns (routing 1.299ns, distribution 1.155ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.186ns, distribution 0.970ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.454     2.721    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X21Y6          FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.834 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.140     3.974    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.018 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5911, routed)        1.651     5.669    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y107         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.156     2.372    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y107         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.948ns  (logic 0.157ns (5.326%)  route 2.791ns (94.674%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.454ns (routing 1.299ns, distribution 1.155ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.186ns, distribution 0.970ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.454     2.721    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X21Y6          FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.834 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.140     3.974    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.018 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5911, routed)        1.651     5.669    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y107         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.156     2.372    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y107         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.941ns  (logic 0.157ns (5.339%)  route 2.784ns (94.661%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.454ns (routing 1.299ns, distribution 1.155ns)
  Clock Net Delay (Destination): 2.162ns (routing 1.186ns, distribution 0.976ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.454     2.721    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X21Y6          FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.834 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.140     3.974    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.018 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5911, routed)        1.644     5.661    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y105         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.162     2.378    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y105         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.941ns  (logic 0.157ns (5.339%)  route 2.784ns (94.661%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.454ns (routing 1.299ns, distribution 1.155ns)
  Clock Net Delay (Destination): 2.162ns (routing 1.186ns, distribution 0.976ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.454     2.721    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X21Y6          FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.834 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.140     3.974    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.018 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5911, routed)        1.644     5.661    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y105         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.162     2.378    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y105         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.921ns  (logic 0.157ns (5.375%)  route 2.764ns (94.625%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.454ns (routing 1.299ns, distribution 1.155ns)
  Clock Net Delay (Destination): 2.167ns (routing 1.186ns, distribution 0.981ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.454     2.721    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X21Y6          FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.834 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.140     3.974    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.018 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5911, routed)        1.624     5.642    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y102         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.167     2.383    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y102         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.921ns  (logic 0.157ns (5.375%)  route 2.764ns (94.625%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.454ns (routing 1.299ns, distribution 1.155ns)
  Clock Net Delay (Destination): 2.167ns (routing 1.186ns, distribution 0.981ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.454     2.721    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X21Y6          FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.834 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.140     3.974    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.018 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5911, routed)        1.624     5.642    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y102         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.167     2.383    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y102         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.672ns  (logic 0.196ns (11.721%)  route 1.476ns (88.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 1.299ns, distribution 1.108ns)
  Clock Net Delay (Destination): 2.121ns (routing 1.186ns, distribution 0.935ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.407     2.674    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X20Y6          FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y6          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.787 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=131, routed)         1.129     3.916    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X0Y27          LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     3.999 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.347     4.346    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X2Y27          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.121     2.337    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X2Y27          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.342ns  (logic 0.116ns (8.646%)  route 1.226ns (91.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.380ns (routing 1.299ns, distribution 1.081ns)
  Clock Net Delay (Destination): 2.142ns (routing 1.186ns, distribution 0.956ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.380     2.647    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y26          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.763 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          1.226     3.988    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y88          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.142     2.358    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y88          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.342ns  (logic 0.116ns (8.646%)  route 1.226ns (91.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.380ns (routing 1.299ns, distribution 1.081ns)
  Clock Net Delay (Destination): 2.142ns (routing 1.186ns, distribution 0.956ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.380     2.647    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y26          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.763 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          1.226     3.988    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y88          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.142     2.358    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y88          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.342ns  (logic 0.116ns (8.646%)  route 1.226ns (91.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.380ns (routing 1.299ns, distribution 1.081ns)
  Clock Net Delay (Destination): 2.142ns (routing 1.186ns, distribution 0.956ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.380     2.647    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y26          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.763 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          1.226     3.988    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y88          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       2.142     2.358    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y88          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.083ns (20.171%)  route 0.328ns (79.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.716ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.782ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.290     1.441    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y26          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.524 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.328     1.852    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y79          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.449     1.636    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y79          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.083ns (20.171%)  route 0.328ns (79.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.716ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.782ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.290     1.441    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y26          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.524 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.328     1.852    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y79          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.449     1.636    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y79          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.083ns (20.171%)  route 0.328ns (79.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.716ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.782ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.290     1.441    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y26          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.524 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.328     1.852    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y79          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.449     1.636    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y79          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.083ns (19.547%)  route 0.342ns (80.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.716ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.782ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.290     1.441    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y26          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.524 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.342     1.865    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y80          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.445     1.632    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y80          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.083ns (19.547%)  route 0.342ns (80.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.716ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.782ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.290     1.441    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y26          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.524 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.342     1.865    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y80          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.445     1.632    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y80          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.083ns (19.547%)  route 0.342ns (80.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.716ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.782ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.290     1.441    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y26          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.524 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.342     1.865    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y80          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.445     1.632    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y80          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.083ns (18.504%)  route 0.366ns (81.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.716ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.782ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.290     1.441    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y26          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.524 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.366     1.889    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y82          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.453     1.640    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y82          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.083ns (18.504%)  route 0.366ns (81.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.716ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.782ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.290     1.441    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y26          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.524 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.366     1.889    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y82          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.453     1.640    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y82          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.083ns (18.504%)  route 0.366ns (81.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.716ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.782ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.290     1.441    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y26          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.524 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.366     1.889    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y82          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.453     1.640    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y82          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.083ns (17.552%)  route 0.390ns (82.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.716ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.782ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.290     1.441    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y26          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.524 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.390     1.913    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y84          FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14971, routed)       1.435     1.622    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y84          FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





