//
// File created by:  irun
// Do not modify this file
//
TESTBENCH.v
-define
RTL
-debug
-notimingchecks
-loadpli1
debpli:novas_pli_boot
-y
/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/
+libext+.v
