<<<<<<< HEAD
#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Dec 14 20:20:01 2023
# Process ID: 2488321
# Current directory: /home/ccimogu/Downloads/fp
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/ccimogu/Downloads/fp/vivado.log
# Journal file: /home/ccimogu/Downloads/fp/vivado.jou
# Running On: eecs-digital-34, OS: Linux, CPU Frequency: 800.171 MHz, CPU Physical cores: 16, Host memory: 33318 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# read_verilog -sv [ glob ./hdl/*.sv ]
# read_verilog  [ glob ./hdl/*.v ]
# read_xdc ./xdc/top_level.xdc
# read_mem [ glob ./data/*.mem ]
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_ip ./ip/multiplier/multiplier.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/multiplier/multiplier.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/multiplier/ip/multiplier'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/adder/adder.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/adder/adder.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/adder/ip/adder'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/sqrt/sqrt.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/sqrt/sqrt.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/sqrt/ip/sqrt'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/difference/difference.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/difference/difference.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/difference/ip/difference'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/divider/divider.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/divider/divider.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/divider/ip/divider'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/fixed2float/fixed2float.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/fixed2float/fixed2float.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/adder_many/adder_many.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/adder_many/adder_many.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/adder_many/ip/adder_many'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/divide_many/divide_many.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/divide_many/divide_many.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/divide_many/ip/divide_many'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/multiply_many/multiply_many.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/multiply_many/multiply_many.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/multiply_many/ip/multiply_many'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/difference_many/difference_many.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/difference_many/difference_many.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/difference_many/ip/difference_many'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/float2fixed_many/float2fixed_many.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/float2fixed_many/float2fixed_many.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/float2fixed_many/ip/float2fixed_many'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/adder/adder.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/adder_many/adder_many.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/difference/difference.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/difference_many/difference_many.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/divide_many/divide_many.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/divider/divider.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/fixed2float/fixed2float.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/float2fixed_many/float2fixed_many.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/multiplier/multiplier.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/multiply_many/multiply_many.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/sqrt/sqrt.xci
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2488391
WARNING: [Synth 8-6901] identifier 'screen_px' is used before its declaration [/home/ccimogu/Downloads/fp/hdl/display.sv:325]
WARNING: [Synth 8-6901] identifier 'screen_px' is used before its declaration [/home/ccimogu/Downloads/fp/hdl/display.sv:325]
WARNING: [Synth 8-6901] identifier 'screen_px' is used before its declaration [/home/ccimogu/Downloads/fp/hdl/display.sv:325]
WARNING: [Synth 8-6901] identifier 'stage_check' is used before its declaration [/home/ccimogu/Downloads/fp/hdl/display.sv:326]
WARNING: [Synth 8-6901] identifier 'cvalid_in' is used before its declaration [/home/ccimogu/Downloads/fp/hdl/display.sv:369]
WARNING: [Synth 8-6901] identifier 'cvalid_in' is used before its declaration [/home/ccimogu/Downloads/fp/hdl/display.sv:373]
WARNING: [Synth 8-6901] identifier 'cvertex_a' is used before its declaration [/home/ccimogu/Downloads/fp/hdl/display.sv:374]
WARNING: [Synth 8-6901] identifier 'cvertex_b' is used before its declaration [/home/ccimogu/Downloads/fp/hdl/display.sv:375]
WARNING: [Synth 8-6901] identifier 'cvertex_c' is used before its declaration [/home/ccimogu/Downloads/fp/hdl/display.sv:376]
WARNING: [Synth 8-6901] identifier 'clast' is used before its declaration [/home/ccimogu/Downloads/fp/hdl/display.sv:377]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2026.984 ; gain = 371.766 ; free physical = 4257 ; free virtual = 24581
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/ccimogu/Downloads/fp/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'displaying' [/home/ccimogu/Downloads/fp/hdl/display.sv:243]
INFO: [Synth 8-6157] synthesizing module 'threegen' [/home/ccimogu/Downloads/fp/hdl/threegen.sv:82]
	Parameter PLAYERS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/home/ccimogu/Downloads/fp/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 288 - type: integer 
	Parameter RAM_DEPTH bound to: 12 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: model.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'model.mem' is read successfully [/home/ccimogu/Downloads/fp/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/home/ccimogu/Downloads/fp/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/home/ccimogu/Downloads/fp/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 288 - type: integer 
	Parameter RAM_DEPTH bound to: 12 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: bul_model.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'bul_model.mem' is read successfully [/home/ccimogu/Downloads/fp/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/home/ccimogu/Downloads/fp/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'convert_player' [/home/ccimogu/Downloads/fp/hdl/threegen.sv:10]
	Parameter PLAYERS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fixed2float' [/home/ccimogu/Downloads/fp/.Xil/Vivado-2488321-eecs-digital-34/realtime/fixed2float_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fixed2float' (0#1) [/home/ccimogu/Downloads/fp/.Xil/Vivado-2488321-eecs-digital-34/realtime/fixed2float_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convert_player' (0#1) [/home/ccimogu/Downloads/fp/hdl/threegen.sv:10]
INFO: [Synth 8-226] default block is never used [/home/ccimogu/Downloads/fp/hdl/threegen.sv:152]
INFO: [Synth 8-6157] synthesizing module 'adder_many' [/home/ccimogu/Downloads/fp/.Xil/Vivado-2488321-eecs-digital-34/realtime/adder_many_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'adder_many' (0#1) [/home/ccimogu/Downloads/fp/.Xil/Vivado-2488321-eecs-digital-34/realtime/adder_many_stub.v:6]
WARNING: [Synth 8-689] width (24) of port connection 'm_axis_result_tuser' does not match port width (32) of module 'adder_many' [/home/ccimogu/Downloads/fp/hdl/threegen.sv:182]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ccimogu/Downloads/fp/hdl/threegen.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'threegen' (0#1) [/home/ccimogu/Downloads/fp/hdl/threegen.sv:82]
INFO: [Synth 8-6157] synthesizing module 'scale_vec' [/home/ccimogu/Downloads/fp/hdl/make_triangle.sv:7]
INFO: [Synth 8-6157] synthesizing module 'divide_many' [/home/ccimogu/Downloads/fp/.Xil/Vivado-2488321-eecs-digital-34/realtime/divide_many_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'divide_many' (0#1) [/home/ccimogu/Downloads/fp/.Xil/Vivado-2488321-eecs-digital-34/realtime/divide_many_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'multiply_many' [/home/ccimogu/Downloads/fp/.Xil/Vivado-2488321-eecs-digital-34/realtime/multiply_many_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'multiply_many' (0#1) [/home/ccimogu/Downloads/fp/.Xil/Vivado-2488321-eecs-digital-34/realtime/multiply_many_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'float2fixed_many' [/home/ccimogu/Downloads/fp/.Xil/Vivado-2488321-eecs-digital-34/realtime/float2fixed_many_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'float2fixed_many' (0#1) [/home/ccimogu/Downloads/fp/.Xil/Vivado-2488321-eecs-digital-34/realtime/float2fixed_many_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'scale_vec' (0#1) [/home/ccimogu/Downloads/fp/hdl/make_triangle.sv:7]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/ccimogu/Downloads/fp/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 60 - type: integer 
	Parameter RAM_DEPTH bound to: 72 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/home/ccimogu/Downloads/fp/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ccimogu/Downloads/fp/hdl/display.sv:366]
INFO: [Synth 8-6157] synthesizing module 'triangle_color' [/home/ccimogu/Downloads/fp/hdl/display.sv:31]
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter HEIGHT bound to: 720 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'in_triangle_wrap' [/home/ccimogu/Downloads/fp/hdl/in_triangle.sv:242]
	Parameter SYS_BIT_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'in_triangle' [/home/ccimogu/Downloads/fp/hdl/in_triangle.sv:71]
	Parameter SYS_BIT_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'p2v_wrap' [/home/ccimogu/Downloads/fp/hdl/in_triangle.sv:7]
	Parameter SYS_BIT_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'p2v_wrap' (0#1) [/home/ccimogu/Downloads/fp/hdl/in_triangle.sv:7]
INFO: [Synth 8-6157] synthesizing module 'cp_helper_wrap' [/home/ccimogu/Downloads/fp/hdl/in_triangle.sv:27]
	Parameter SYS_BIT_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cp_helper_wrap' (0#1) [/home/ccimogu/Downloads/fp/hdl/in_triangle.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'in_triangle' (0#1) [/home/ccimogu/Downloads/fp/hdl/in_triangle.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'in_triangle_wrap' (0#1) [/home/ccimogu/Downloads/fp/hdl/in_triangle.sv:242]
INFO: [Synth 8-6157] synthesizing module 'min' [/home/ccimogu/Downloads/fp/hdl/display.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'min' (0#1) [/home/ccimogu/Downloads/fp/hdl/display.sv:17]
INFO: [Synth 8-6157] synthesizing module 'max' [/home/ccimogu/Downloads/fp/hdl/display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'max' (0#1) [/home/ccimogu/Downloads/fp/hdl/display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'triangle_color' (0#1) [/home/ccimogu/Downloads/fp/hdl/display.sv:31]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' [/home/ccimogu/Downloads/fp/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_DEPTH bound to: 737280 - type: integer 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/home/ccimogu/Downloads/fp/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:55]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/home/ccimogu/Downloads/fp/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:61]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' (0#1) [/home/ccimogu/Downloads/fp/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6155] done synthesizing module 'displaying' (0#1) [/home/ccimogu/Downloads/fp/hdl/display.sv:243]
INFO: [Synth 8-6157] synthesizing module 'manta' [/home/ccimogu/Downloads/fp/hdl/manta.sv:31]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/ccimogu/Downloads/fp/hdl/manta.sv:136]
	Parameter CLOCKS_PER_BAUD bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/ccimogu/Downloads/fp/hdl/manta.sv:136]
INFO: [Synth 8-6157] synthesizing module 'bridge_rx' [/home/ccimogu/Downloads/fp/hdl/manta.sv:190]
INFO: [Synth 8-6155] done synthesizing module 'bridge_rx' (0#1) [/home/ccimogu/Downloads/fp/hdl/manta.sv:190]
INFO: [Synth 8-6157] synthesizing module 'fproj_io_core' [/home/ccimogu/Downloads/fp/hdl/manta.sv:335]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ccimogu/Downloads/fp/hdl/manta.sv:422]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ccimogu/Downloads/fp/hdl/manta.sv:448]
INFO: [Synth 8-6155] done synthesizing module 'fproj_io_core' (0#1) [/home/ccimogu/Downloads/fp/hdl/manta.sv:335]
INFO: [Synth 8-6157] synthesizing module 'bridge_tx' [/home/ccimogu/Downloads/fp/hdl/manta.sv:474]
INFO: [Synth 8-6155] done synthesizing module 'bridge_tx' (0#1) [/home/ccimogu/Downloads/fp/hdl/manta.sv:474]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/ccimogu/Downloads/fp/hdl/manta.sv:540]
	Parameter CLOCKS_PER_BAUD bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/ccimogu/Downloads/fp/hdl/manta.sv:540]
INFO: [Synth 8-6155] done synthesizing module 'manta' (0#1) [/home/ccimogu/Downloads/fp/hdl/manta.sv:31]
WARNING: [Synth 8-689] width (21) of port connection 'val2_out' does not match port width (32) of module 'manta' [/home/ccimogu/Downloads/fp/hdl/top_level.sv:70]
WARNING: [Synth 8-689] width (21) of port connection 'val3_out' does not match port width (32) of module 'manta' [/home/ccimogu/Downloads/fp/hdl/top_level.sv:71]
WARNING: [Synth 8-689] width (21) of port connection 'val4_out' does not match port width (32) of module 'manta' [/home/ccimogu/Downloads/fp/hdl/top_level.sv:72]
WARNING: [Synth 8-689] width (21) of port connection 'val5_out' does not match port width (32) of module 'manta' [/home/ccimogu/Downloads/fp/hdl/top_level.sv:73]
WARNING: [Synth 8-689] width (21) of port connection 'val6_out' does not match port width (32) of module 'manta' [/home/ccimogu/Downloads/fp/hdl/top_level.sv:74]
WARNING: [Synth 8-689] width (21) of port connection 'val7_out' does not match port width (32) of module 'manta' [/home/ccimogu/Downloads/fp/hdl/top_level.sv:75]
WARNING: [Synth 8-689] width (10) of port connection 'val8_out' does not match port width (32) of module 'manta' [/home/ccimogu/Downloads/fp/hdl/top_level.sv:76]
WARNING: [Synth 8-689] width (10) of port connection 'val9_out' does not match port width (32) of module 'manta' [/home/ccimogu/Downloads/fp/hdl/top_level.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/ccimogu/Downloads/fp/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element complete_reg was removed.  [/home/ccimogu/Downloads/fp/hdl/in_triangle.sv:206]
WARNING: [Synth 8-6014] Unused sequential element c_check_valid_reg was removed.  [/home/ccimogu/Downloads/fp/hdl/in_triangle.sv:233]
WARNING: [Synth 8-6014] Unused sequential element write_done_reg was removed.  [/home/ccimogu/Downloads/fp/hdl/display.sv:351]
WARNING: [Synth 8-3848] Net smth in module/entity displaying does not have driver. [/home/ccimogu/Downloads/fp/hdl/display.sv:251]
WARNING: [Synth 8-3848] Net sr_add in module/entity displaying does not have driver. [/home/ccimogu/Downloads/fp/hdl/display.sv:408]
WARNING: [Synth 8-3848] Net led in module/entity top_level does not have driver. [/home/ccimogu/Downloads/fp/hdl/top_level.sv:7]
WARNING: [Synth 8-3848] Net smth_out in module/entity top_level does not have driver. [/home/ccimogu/Downloads/fp/hdl/top_level.sv:20]
WARNING: [Synth 8-3848] Net sys_rst in module/entity top_level does not have driver. [/home/ccimogu/Downloads/fp/hdl/top_level.sv:12]
WARNING: [Synth 8-7129] Port rst_in in module scale_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port smth in module displaying is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2597.148 ; gain = 941.930 ; free physical = 3685 ; free virtual = 24010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2597.148 ; gain = 941.930 ; free physical = 3685 ; free virtual = 24010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2597.148 ; gain = 941.930 ; free physical = 3685 ; free virtual = 24010
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2597.148 ; gain = 0.000 ; free physical = 3685 ; free virtual = 24010
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[0].convertx'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[0].convertx'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[0].converty'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[0].converty'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[1].convertx'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[1].convertx'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[1].converty'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[1].converty'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[2].convertx'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[2].convertx'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[2].converty'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[2].converty'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[3].convertx'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[3].convertx'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[3].converty'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[3].converty'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[4].convertx'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[4].convertx'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[4].converty'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[4].converty'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[5].convertx'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[5].convertx'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[5].converty'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[5].converty'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/adder_many/ip/adder_many/adder_many/adder_many_in_context.xdc] for cell 'to_screen/triangle_gen/tr_x'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/adder_many/ip/adder_many/adder_many/adder_many_in_context.xdc] for cell 'to_screen/triangle_gen/tr_x'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/adder_many/ip/adder_many/adder_many/adder_many_in_context.xdc] for cell 'to_screen/triangle_gen/tr_y'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/adder_many/ip/adder_many/adder_many/adder_many_in_context.xdc] for cell 'to_screen/triangle_gen/tr_y'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/divide_many/ip/divide_many/divide_many/divide_many_in_context.xdc] for cell 'to_screen/get2d/xfactor'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/divide_many/ip/divide_many/divide_many/divide_many_in_context.xdc] for cell 'to_screen/get2d/xfactor'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/divide_many/ip/divide_many/divide_many/divide_many_in_context.xdc] for cell 'to_screen/get2d/yfactor'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/divide_many/ip/divide_many/divide_many/divide_many_in_context.xdc] for cell 'to_screen/get2d/yfactor'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/multiply_many/ip/multiply_many/multiply_many/multiply_many_in_context.xdc] for cell 'to_screen/get2d/get_screenx'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/multiply_many/ip/multiply_many/multiply_many/multiply_many_in_context.xdc] for cell 'to_screen/get2d/get_screenx'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/multiply_many/ip/multiply_many/multiply_many/multiply_many_in_context.xdc] for cell 'to_screen/get2d/get_screeny'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/multiply_many/ip/multiply_many/multiply_many/multiply_many_in_context.xdc] for cell 'to_screen/get2d/get_screeny'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/float2fixed_many/ip/float2fixed_many/float2fixed_many/float2fixed_many_in_context.xdc] for cell 'to_screen/get2d/fixedx'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/float2fixed_many/ip/float2fixed_many/float2fixed_many/float2fixed_many_in_context.xdc] for cell 'to_screen/get2d/fixedx'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/float2fixed_many/ip/float2fixed_many/float2fixed_many/float2fixed_many_in_context.xdc] for cell 'to_screen/get2d/fixedy'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/float2fixed_many/ip/float2fixed_many/float2fixed_many/float2fixed_many_in_context.xdc] for cell 'to_screen/get2d/fixedy'
Parsing XDC File [/home/ccimogu/Downloads/fp/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'rgb1[0]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'rgb1[1]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'rgb1[2]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'rgb0[0]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'rgb0[1]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'rgb0[2]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'spkl'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'spkr'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'spk*'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'mic_clk'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'mic_data'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'mic*'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:131]
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/xdc/top_level.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/ccimogu/Downloads/fp/xdc/top_level.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_level_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ccimogu/Downloads/fp/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2637.168 ; gain = 0.000 ; free physical = 3684 ; free virtual = 24009
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2637.168 ; gain = 0.000 ; free physical = 3684 ; free virtual = 24009
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/get2d/fixedx' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/get2d/fixedy' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/get2d/get_screenx' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/get2d/get_screeny' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/get2d/xfactor' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/get2d/yfactor' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/tr_x' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/tr_y' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[0].convertx' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[0].converty' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[1].convertx' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[1].converty' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[2].convertx' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[2].converty' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[3].convertx' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[3].converty' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[4].convertx' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[4].converty' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[5].convertx' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[5].converty' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2637.168 ; gain = 981.949 ; free physical = 3688 ; free virtual = 24009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2637.168 ; gain = 981.949 ; free physical = 3688 ; free virtual = 24009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[0].convertx . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[0].converty . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[1].convertx . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[1].converty . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[2].convertx . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[2].converty . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[3].convertx . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[3].converty . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[4].convertx . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[4].converty . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[5].convertx . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[5].converty . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/tr_x. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/tr_y. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/get2d/xfactor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/get2d/yfactor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/get2d/get_screenx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/get2d/get_screeny. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/get2d/fixedx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/get2d/fixedy. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2637.168 ; gain = 981.949 ; free physical = 3684 ; free virtual = 24009
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'threegen'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'triangle_color'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bridge_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       A |                              000 | 00000000000000000000000000000000
                       D |                              001 | 00000000000000000000000000000001
                       B |                              010 | 00000000000000000000000000000010
                       C |                              011 | 00000000000000000000000000000011
                       E |                              100 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'threegen'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 | 00000000000000000000000000000000
                 iSTATE0 |                             0010 | 00000000000000000000000000000001
                 iSTATE1 |                             0100 | 00000000000000000000000000000010
                  iSTATE |                             1000 | 00000000000000000000000000000011
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'one-hot' in module 'triangle_color'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram__parameterized0:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0001 |                               00
                 iSTATE0 |                             0010 |                               10
                  iSTATE |                             0100 |                               01
*
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'bridge_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2637.168 ; gain = 981.949 ; free physical = 3683 ; free virtual = 24010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 5     
	   3 Input   23 Bit       Adders := 5     
	   2 Input   22 Bit       Adders := 10    
	   2 Input   21 Bit       Adders := 5     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 51    
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 8     
	   3 Input   10 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 12    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	              288 Bit    Registers := 4     
	               96 Bit    Registers := 3     
	               64 Bit    Registers := 9     
	               60 Bit    Registers := 4     
	               32 Bit    Registers := 22    
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 5     
	               22 Bit    Registers := 5     
	               21 Bit    Registers := 15    
	               20 Bit    Registers := 12    
	               16 Bit    Registers := 6     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 71    
+---RAMs : 
	           17280K Bit	(737280 X 24 bit)          RAMs := 1     
	               4K Bit	(72 X 60 bit)          RAMs := 1     
	               3K Bit	(12 X 288 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   5 Input   96 Bit        Muxes := 2     
	   2 Input   95 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 3     
	   5 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	  20 Input   32 Bit        Muxes := 8     
	   4 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 10    
	   2 Input   22 Bit        Muxes := 10    
	   2 Input   21 Bit        Muxes := 5     
	   2 Input   16 Bit        Muxes := 11    
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 29    
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 3     
	   6 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 3     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 19    
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 79    
	   5 Input    1 Bit        Muxes := 25    
	   3 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 2     
	  18 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP triangle/d/multiples_reg[0], operation Mode is: (A*B)'.
DSP Report: register triangle/d/multiples_reg[0] is absorbed into DSP triangle/d/multiples_reg[0].
DSP Report: operator p_0_out is absorbed into DSP triangle/d/multiples_reg[0].
DSP Report: Generating DSP triangle/d/value_out_reg, operation Mode is: (PCIN-(A*B)')'.
DSP Report: register triangle/d/value_out_reg is absorbed into DSP triangle/d/value_out_reg.
DSP Report: register triangle/d/multiples_reg[1] is absorbed into DSP triangle/d/value_out_reg.
DSP Report: operator triangle/d/value_out0 is absorbed into DSP triangle/d/value_out_reg.
DSP Report: operator p_0_out is absorbed into DSP triangle/d/value_out_reg.
DSP Report: Generating DSP triangle/kb/multiples_reg[0], operation Mode is: (A*B)'.
DSP Report: register triangle/kb/multiples_reg[0] is absorbed into DSP triangle/kb/multiples_reg[0].
DSP Report: operator p_0_out is absorbed into DSP triangle/kb/multiples_reg[0].
DSP Report: Generating DSP triangle/kb/value_out_reg, operation Mode is: (PCIN-(A*B)')'.
DSP Report: register triangle/kb/value_out_reg is absorbed into DSP triangle/kb/value_out_reg.
DSP Report: register triangle/kb/multiples_reg[1] is absorbed into DSP triangle/kb/value_out_reg.
DSP Report: operator triangle/kb/value_out0 is absorbed into DSP triangle/kb/value_out_reg.
DSP Report: operator p_0_out is absorbed into DSP triangle/kb/value_out_reg.
DSP Report: Generating DSP triangle/ka/multiples_reg[0], operation Mode is: (A*B)'.
DSP Report: register triangle/ka/multiples_reg[0] is absorbed into DSP triangle/ka/multiples_reg[0].
DSP Report: operator p_0_out is absorbed into DSP triangle/ka/multiples_reg[0].
DSP Report: Generating DSP triangle/ka/value_out_reg, operation Mode is: (PCIN-(A*B)')'.
DSP Report: register triangle/ka/value_out_reg is absorbed into DSP triangle/ka/value_out_reg.
DSP Report: register triangle/ka/multiples_reg[1] is absorbed into DSP triangle/ka/value_out_reg.
DSP Report: operator triangle/ka/value_out0 is absorbed into DSP triangle/ka/value_out_reg.
DSP Report: operator p_0_out is absorbed into DSP triangle/ka/value_out_reg.
DSP Report: Generating DSP triangle/d/multiples_reg[0], operation Mode is: (A*B)'.
DSP Report: register triangle/d/multiples_reg[0] is absorbed into DSP triangle/d/multiples_reg[0].
DSP Report: operator p_0_out is absorbed into DSP triangle/d/multiples_reg[0].
DSP Report: Generating DSP triangle/d/value_out_reg, operation Mode is: (PCIN-(A*B)')'.
DSP Report: register triangle/d/value_out_reg is absorbed into DSP triangle/d/value_out_reg.
DSP Report: register triangle/d/multiples_reg[1] is absorbed into DSP triangle/d/value_out_reg.
DSP Report: operator triangle/d/value_out0 is absorbed into DSP triangle/d/value_out_reg.
DSP Report: operator p_0_out is absorbed into DSP triangle/d/value_out_reg.
DSP Report: Generating DSP triangle/kb/multiples_reg[0], operation Mode is: (A*B)'.
DSP Report: register triangle/kb/multiples_reg[0] is absorbed into DSP triangle/kb/multiples_reg[0].
DSP Report: operator p_0_out is absorbed into DSP triangle/kb/multiples_reg[0].
DSP Report: Generating DSP triangle/kb/value_out_reg, operation Mode is: (PCIN-(A*B)')'.
DSP Report: register triangle/kb/value_out_reg is absorbed into DSP triangle/kb/value_out_reg.
DSP Report: register triangle/kb/multiples_reg[1] is absorbed into DSP triangle/kb/value_out_reg.
DSP Report: operator triangle/kb/value_out0 is absorbed into DSP triangle/kb/value_out_reg.
DSP Report: operator p_0_out is absorbed into DSP triangle/kb/value_out_reg.
DSP Report: Generating DSP triangle/ka/multiples_reg[0], operation Mode is: (A*B)'.
DSP Report: register triangle/ka/multiples_reg[0] is absorbed into DSP triangle/ka/multiples_reg[0].
DSP Report: operator p_0_out is absorbed into DSP triangle/ka/multiples_reg[0].
DSP Report: Generating DSP triangle/ka/value_out_reg, operation Mode is: (PCIN-(A*B)')'.
DSP Report: register triangle/ka/value_out_reg is absorbed into DSP triangle/ka/value_out_reg.
DSP Report: register triangle/ka/multiples_reg[1] is absorbed into DSP triangle/ka/value_out_reg.
DSP Report: operator triangle/ka/value_out0 is absorbed into DSP triangle/ka/value_out_reg.
DSP Report: operator p_0_out is absorbed into DSP triangle/ka/value_out_reg.
DSP Report: Generating DSP triangle/d/multiples_reg[0], operation Mode is: (A*B)'.
DSP Report: register triangle/d/multiples_reg[0] is absorbed into DSP triangle/d/multiples_reg[0].
DSP Report: operator p_0_out is absorbed into DSP triangle/d/multiples_reg[0].
DSP Report: Generating DSP triangle/d/value_out_reg, operation Mode is: (PCIN-(A*B)')'.
DSP Report: register triangle/d/value_out_reg is absorbed into DSP triangle/d/value_out_reg.
DSP Report: register triangle/d/multiples_reg[1] is absorbed into DSP triangle/d/value_out_reg.
DSP Report: operator triangle/d/value_out0 is absorbed into DSP triangle/d/value_out_reg.
DSP Report: operator p_0_out is absorbed into DSP triangle/d/value_out_reg.
DSP Report: Generating DSP triangle/kb/multiples_reg[0], operation Mode is: (A*B)'.
DSP Report: register triangle/kb/multiples_reg[0] is absorbed into DSP triangle/kb/multiples_reg[0].
DSP Report: operator p_0_out is absorbed into DSP triangle/kb/multiples_reg[0].
DSP Report: Generating DSP triangle/kb/value_out_reg, operation Mode is: (PCIN-(A*B)')'.
DSP Report: register triangle/kb/value_out_reg is absorbed into DSP triangle/kb/value_out_reg.
DSP Report: register triangle/kb/multiples_reg[1] is absorbed into DSP triangle/kb/value_out_reg.
DSP Report: operator triangle/kb/value_out0 is absorbed into DSP triangle/kb/value_out_reg.
DSP Report: operator p_0_out is absorbed into DSP triangle/kb/value_out_reg.
DSP Report: Generating DSP triangle/ka/multiples_reg[0], operation Mode is: (A*B)'.
DSP Report: register triangle/ka/multiples_reg[0] is absorbed into DSP triangle/ka/multiples_reg[0].
DSP Report: operator p_0_out is absorbed into DSP triangle/ka/multiples_reg[0].
DSP Report: Generating DSP triangle/ka/value_out_reg, operation Mode is: (PCIN-(A*B)')'.
DSP Report: register triangle/ka/value_out_reg is absorbed into DSP triangle/ka/value_out_reg.
DSP Report: register triangle/ka/multiples_reg[1] is absorbed into DSP triangle/ka/value_out_reg.
DSP Report: operator triangle/ka/value_out0 is absorbed into DSP triangle/ka/value_out_reg.
DSP Report: operator p_0_out is absorbed into DSP triangle/ka/value_out_reg.
DSP Report: Generating DSP triangle/d/multiples_reg[0], operation Mode is: (A*B)'.
DSP Report: register triangle/d/multiples_reg[0] is absorbed into DSP triangle/d/multiples_reg[0].
DSP Report: operator p_0_out is absorbed into DSP triangle/d/multiples_reg[0].
DSP Report: Generating DSP triangle/d/value_out_reg, operation Mode is: (PCIN-(A*B)')'.
DSP Report: register triangle/d/value_out_reg is absorbed into DSP triangle/d/value_out_reg.
DSP Report: register triangle/d/multiples_reg[1] is absorbed into DSP triangle/d/value_out_reg.
DSP Report: operator triangle/d/value_out0 is absorbed into DSP triangle/d/value_out_reg.
DSP Report: operator p_0_out is absorbed into DSP triangle/d/value_out_reg.
DSP Report: Generating DSP triangle/kb/multiples_reg[0], operation Mode is: (A*B)'.
DSP Report: register triangle/kb/multiples_reg[0] is absorbed into DSP triangle/kb/multiples_reg[0].
DSP Report: operator p_0_out is absorbed into DSP triangle/kb/multiples_reg[0].
DSP Report: Generating DSP triangle/kb/value_out_reg, operation Mode is: (PCIN-(A*B)')'.
DSP Report: register triangle/kb/value_out_reg is absorbed into DSP triangle/kb/value_out_reg.
DSP Report: register triangle/kb/multiples_reg[1] is absorbed into DSP triangle/kb/value_out_reg.
DSP Report: operator triangle/kb/value_out0 is absorbed into DSP triangle/kb/value_out_reg.
DSP Report: operator p_0_out is absorbed into DSP triangle/kb/value_out_reg.
DSP Report: Generating DSP triangle/ka/multiples_reg[0], operation Mode is: (A*B)'.
DSP Report: register triangle/ka/multiples_reg[0] is absorbed into DSP triangle/ka/multiples_reg[0].
DSP Report: operator p_0_out is absorbed into DSP triangle/ka/multiples_reg[0].
DSP Report: Generating DSP triangle/ka/value_out_reg, operation Mode is: (PCIN-(A*B)')'.
DSP Report: register triangle/ka/value_out_reg is absorbed into DSP triangle/ka/value_out_reg.
DSP Report: register triangle/ka/multiples_reg[1] is absorbed into DSP triangle/ka/value_out_reg.
DSP Report: operator triangle/ka/value_out0 is absorbed into DSP triangle/ka/value_out_reg.
DSP Report: operator p_0_out is absorbed into DSP triangle/ka/value_out_reg.
DSP Report: Generating DSP triangle/d/multiples_reg[0], operation Mode is: (A*B)'.
DSP Report: register triangle/d/multiples_reg[0] is absorbed into DSP triangle/d/multiples_reg[0].
DSP Report: operator p_0_out is absorbed into DSP triangle/d/multiples_reg[0].
DSP Report: Generating DSP triangle/d/value_out_reg, operation Mode is: (PCIN-(A*B)')'.
DSP Report: register triangle/d/value_out_reg is absorbed into DSP triangle/d/value_out_reg.
DSP Report: register triangle/d/multiples_reg[1] is absorbed into DSP triangle/d/value_out_reg.
DSP Report: operator triangle/d/value_out0 is absorbed into DSP triangle/d/value_out_reg.
DSP Report: operator p_0_out is absorbed into DSP triangle/d/value_out_reg.
DSP Report: Generating DSP triangle/kb/multiples_reg[0], operation Mode is: (A*B)'.
DSP Report: register triangle/kb/multiples_reg[0] is absorbed into DSP triangle/kb/multiples_reg[0].
DSP Report: operator p_0_out is absorbed into DSP triangle/kb/multiples_reg[0].
DSP Report: Generating DSP triangle/kb/value_out_reg, operation Mode is: (PCIN-(A*B)')'.
DSP Report: register triangle/kb/value_out_reg is absorbed into DSP triangle/kb/value_out_reg.
DSP Report: register triangle/kb/multiples_reg[1] is absorbed into DSP triangle/kb/value_out_reg.
DSP Report: operator triangle/kb/value_out0 is absorbed into DSP triangle/kb/value_out_reg.
DSP Report: operator p_0_out is absorbed into DSP triangle/kb/value_out_reg.
DSP Report: Generating DSP triangle/ka/multiples_reg[0], operation Mode is: (A*B)'.
DSP Report: register triangle/ka/multiples_reg[0] is absorbed into DSP triangle/ka/multiples_reg[0].
DSP Report: operator p_0_out is absorbed into DSP triangle/ka/multiples_reg[0].
DSP Report: Generating DSP triangle/ka/value_out_reg, operation Mode is: (PCIN-(A*B)')'.
DSP Report: register triangle/ka/value_out_reg is absorbed into DSP triangle/ka/value_out_reg.
DSP Report: register triangle/ka/multiples_reg[1] is absorbed into DSP triangle/ka/value_out_reg.
DSP Report: operator triangle/ka/value_out0 is absorbed into DSP triangle/ka/value_out_reg.
DSP Report: operator p_0_out is absorbed into DSP triangle/ka/value_out_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'my_manta/fproj_io_core_inst/val7_out_reg' and it is trimmed from '32' to '21' bits. [/home/ccimogu/Downloads/fp/hdl/manta.sv:404]
WARNING: [Synth 8-3936] Found unconnected internal register 'my_manta/fproj_io_core_inst/val6_out_reg' and it is trimmed from '32' to '21' bits. [/home/ccimogu/Downloads/fp/hdl/manta.sv:403]
WARNING: [Synth 8-3936] Found unconnected internal register 'my_manta/fproj_io_core_inst/val5_out_reg' and it is trimmed from '32' to '21' bits. [/home/ccimogu/Downloads/fp/hdl/manta.sv:402]
WARNING: [Synth 8-3936] Found unconnected internal register 'my_manta/fproj_io_core_inst/val4_out_reg' and it is trimmed from '32' to '21' bits. [/home/ccimogu/Downloads/fp/hdl/manta.sv:401]
WARNING: [Synth 8-3936] Found unconnected internal register 'my_manta/fproj_io_core_inst/val3_out_reg' and it is trimmed from '32' to '21' bits. [/home/ccimogu/Downloads/fp/hdl/manta.sv:400]
WARNING: [Synth 8-3936] Found unconnected internal register 'my_manta/fproj_io_core_inst/val2_out_reg' and it is trimmed from '32' to '21' bits. [/home/ccimogu/Downloads/fp/hdl/manta.sv:399]
WARNING: [Synth 8-7129] Port rst_in in module scale_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port smth in module displaying is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element to_screen/triangle_data/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element to_screen/screen_data/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 0 bits of RAM "to_screen/screen_data/BRAM_reg" due to constant propagation. Old ram width 24 bits, new ram width 24 bits.
INFO: [Synth 8-5784] Optimized 0 bits of RAM "to_screen/screen_data/BRAM_reg" due to constant propagation. Old ram width 24 bits, new ram width 24 bits.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_fsm_state_reg[3]) is unused and will be removed from module triangle_color.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_fsm_state_reg[2]) is unused and will be removed from module triangle_color.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_fsm_state_reg[1]) is unused and will be removed from module triangle_color.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_fsm_state_reg[0]) is unused and will be removed from module triangle_color.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_0__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_0__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__23) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__24) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__25) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__26) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__27) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__28) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__29) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__30) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__31) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__32) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__33) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__34) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__35) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__36) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__37) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__38) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__39) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__40) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__41) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__42) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__43) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__44) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__45) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__46) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__23) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__24) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__25) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__26) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__27) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__28) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__29) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__30) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__31) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__32) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__33) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__34) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__35) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__36) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__37) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__38) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__39) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__40) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__41) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__42) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__43) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__44) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__45) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__46) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__23) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__24) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__25) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__26) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__27) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__28) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__29) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__30) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__31) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__32) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__33) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__34) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__35) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__36) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__37) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__38) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__39) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__40) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__41) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__42) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__43) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__44) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__45) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__46) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__23) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__24) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__25) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__26) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__27) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__28) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__29) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__30) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__31) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__32) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__33) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__34) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__35) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__36) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__37) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__38) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__39) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__40) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__41) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__42) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__43) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__44) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__45) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__46) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__47) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__48) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__49) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__50) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__51) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__52) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__53) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__54) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__55) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__56) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__57) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__58) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__59) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__60) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__61) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__62) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__63) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__64) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__65) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__66) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__67) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__68) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__69) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__70) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__47) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__48) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__49) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__50) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__51) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__52) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__53) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__54) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__55) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__56) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__57) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__58) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__59) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__60) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__61) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__62) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__63) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__64) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__65) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__66) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__67) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__68) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__69) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__70) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__71) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__72) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__73) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__74) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__75) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__76) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__77) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__78) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__79) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__80) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__81) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__82) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__83) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__84) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__85) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__86) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__87) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__88) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__89) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__90) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__91) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__92) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__93) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__94) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__71) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__72) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__73) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__74) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__75) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__76) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__77) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__78) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__79) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__80) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__81) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__82) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__83) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__84) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__85) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__86) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__87) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__88) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__89) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__90) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__91) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__92) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__93) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__94) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__23) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__24) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__25) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__26) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__27) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__28) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__29) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__30) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__31) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__32) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__33) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__34) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__35) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__36) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__37) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__38) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__39) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__40) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__41) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__42) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__43) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__44) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__45) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_1__46) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__23) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__24) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__25) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__26) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__27) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__28) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__29) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__30) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__31) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__32) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__33) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__34) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__35) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__36) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__37) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__38) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__39) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__40) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__41) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__42) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__43) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__44) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__45) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_1__46) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__47) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__48) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__49) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__50) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__51) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__52) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__53) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__54) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__55) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__56) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__57) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__58) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__59) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__60) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__61) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__62) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__63) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__64) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__65) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__66) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__67) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__68) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__69) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_2__70) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__47) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__48) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__49) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__50) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__51) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__52) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__53) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__54) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__55) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__56) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__57) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__58) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__59) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__60) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__61) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__62) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__63) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__64) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__65) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__66) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__67) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__68) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__69) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_2__70) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__95) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__96) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__97) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__98) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__99) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__100) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__101) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__102) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__103) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__104) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__105) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__106) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__107) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__108) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__109) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__110) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__111) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__112) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__113) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__114) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__115) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__116) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__117) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__118) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__95) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__96) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__97) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__98) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__99) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__100) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__101) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__102) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__103) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__104) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__105) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__106) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__107) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__108) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__109) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__110) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__111) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__112) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__113) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__114) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__115) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__116) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__117) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__118) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__119) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__120) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__121) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__122) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__123) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__124) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__125) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__126) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__127) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__128) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__129) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__130) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__131) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__132) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__133) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__134) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__135) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__136) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__137) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__138) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__139) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__140) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__141) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_3__142) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__119) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__120) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__121) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__122) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__123) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__124) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__125) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__126) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__127) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__128) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__129) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__130) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__131) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__132) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__133) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__134) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__135) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__136) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__137) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__138) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__139) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__140) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__141) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_3__142) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_a_pos_4__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (to_screen/screen_data/BRAM_reg_mux_sel_b_pos_4__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (my_manta/brx/FSM_onehot_state_reg[3]) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2637.168 ; gain = 981.949 ; free physical = 3644 ; free virtual = 24009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first:                 | BRAM_reg   | 12 x 288(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 12 x 288(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cp_helper_wrap | (A*B)'         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cp_helper_wrap | (PCIN-(A*B)')' | 11     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|cp_helper_wrap | (A*B)'         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cp_helper_wrap | (PCIN-(A*B)')' | 11     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|cp_helper_wrap | (A*B)'         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cp_helper_wrap | (PCIN-(A*B)')' | 11     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|cp_helper_wrap | (A*B)'         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cp_helper_wrap | (PCIN-(A*B)')' | 11     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|cp_helper_wrap | (A*B)'         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cp_helper_wrap | (PCIN-(A*B)')' | 11     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|cp_helper_wrap | (A*B)'         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cp_helper_wrap | (PCIN-(A*B)')' | 11     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|cp_helper_wrap | (A*B)'         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cp_helper_wrap | (PCIN-(A*B)')' | 11     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|cp_helper_wrap | (A*B)'         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cp_helper_wrap | (PCIN-(A*B)')' | 11     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|cp_helper_wrap | (A*B)'         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cp_helper_wrap | (PCIN-(A*B)')' | 11     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|cp_helper_wrap | (A*B)'         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cp_helper_wrap | (PCIN-(A*B)')' | 11     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|cp_helper_wrap | (A*B)'         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cp_helper_wrap | (PCIN-(A*B)')' | 11     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|cp_helper_wrap | (A*B)'         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cp_helper_wrap | (PCIN-(A*B)')' | 11     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|cp_helper_wrap | (A*B)'         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cp_helper_wrap | (PCIN-(A*B)')' | 11     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|cp_helper_wrap | (A*B)'         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cp_helper_wrap | (PCIN-(A*B)')' | 11     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|cp_helper_wrap | (A*B)'         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cp_helper_wrap | (PCIN-(A*B)')' | 11     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2637.168 ; gain = 981.949 ; free physical = 3643 ; free virtual = 24009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2637.168 ; gain = 981.949 ; free physical = 3643 ; free virtual = 24009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first:                 | BRAM_reg   | 12 x 288(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 12 x 288(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5966] Removing register instance (\to_screen/triangle_gen/convert/all_done_reg[5] ) from module (top_level) as it has self-loop and (\to_screen/triangle_gen/convert/convert[5].all_done_reg[5] ) is actual driver [/home/ccimogu/Downloads/fp/hdl/threegen.sv:70]
INFO: [Synth 8-5966] Removing register instance (\to_screen/triangle_gen/convert/all_done_reg[4] ) from module (top_level) as it has self-loop and (\to_screen/triangle_gen/convert/convert[4].all_done_reg[4] ) is actual driver [/home/ccimogu/Downloads/fp/hdl/threegen.sv:70]
INFO: [Synth 8-5966] Removing register instance (\to_screen/triangle_gen/convert/all_done_reg[3] ) from module (top_level) as it has self-loop and (\to_screen/triangle_gen/convert/convert[3].all_done_reg[3] ) is actual driver [/home/ccimogu/Downloads/fp/hdl/threegen.sv:70]
INFO: [Synth 8-5966] Removing register instance (\to_screen/triangle_gen/convert/all_done_reg[2] ) from module (top_level) as it has self-loop and (\to_screen/triangle_gen/convert/convert[2].all_done_reg[2] ) is actual driver [/home/ccimogu/Downloads/fp/hdl/threegen.sv:70]
INFO: [Synth 8-5966] Removing register instance (\to_screen/triangle_gen/convert/all_done_reg[1] ) from module (top_level) as it has self-loop and (\to_screen/triangle_gen/convert/convert[1].all_done_reg[1] ) is actual driver [/home/ccimogu/Downloads/fp/hdl/threegen.sv:70]
INFO: [Synth 8-5966] Removing register instance (\to_screen/triangle_gen/convert/all_done_reg[0] ) from module (top_level) as it has self-loop and (\to_screen/triangle_gen/convert/convert[0].all_done_reg[0] ) is actual driver [/home/ccimogu/Downloads/fp/hdl/threegen.sv:70]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2637.168 ; gain = 981.949 ; free physical = 3643 ; free virtual = 24008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2637.168 ; gain = 981.949 ; free physical = 3643 ; free virtual = 24008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2637.168 ; gain = 981.949 ; free physical = 3643 ; free virtual = 24008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2637.168 ; gain = 981.949 ; free physical = 3642 ; free virtual = 24007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2637.168 ; gain = 981.949 ; free physical = 3642 ; free virtual = 24007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2637.168 ; gain = 981.949 ; free physical = 3642 ; free virtual = 24007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2637.168 ; gain = 981.949 ; free physical = 3642 ; free virtual = 24007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |divide_many      |         2|
|2     |multiply_many    |         2|
|3     |float2fixed_many |         2|
|4     |adder_many       |         2|
|5     |fixed2float      |        12|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |adder_many       |     2|
|3     |divide_many      |     2|
|5     |fixed2float      |    12|
|17    |float2fixed_many |     2|
|19    |multiply_many    |     2|
|21    |BUFG             |     1|
|22    |CARRY4           |     8|
|23    |LUT1             |    23|
|24    |LUT2             |    47|
|25    |LUT3             |   187|
|26    |LUT4             |    45|
|27    |LUT5             |   366|
|28    |LUT6             |   211|
|29    |MUXF7            |     4|
|30    |MUXF8            |     1|
|31    |RAMB36E1         |     8|
|39    |FDRE             |  1642|
|40    |FDSE             |     2|
|41    |IBUF             |     2|
|42    |OBUF             |     1|
|43    |OBUFT            |    16|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2637.168 ; gain = 981.949 ; free physical = 3642 ; free virtual = 24007
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 672 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2637.168 ; gain = 941.930 ; free physical = 3641 ; free virtual = 24006
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2637.168 ; gain = 981.949 ; free physical = 3641 ; free virtual = 24006
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/ccimogu/Downloads/fp/ip/divide_many/ip/divide_many/divide_many.dcp' for cell 'to_screen/get2d/xfactor'
INFO: [Project 1-454] Reading design checkpoint '/home/ccimogu/Downloads/fp/ip/multiply_many/ip/multiply_many/multiply_many.dcp' for cell 'to_screen/get2d/get_screenx'
INFO: [Project 1-454] Reading design checkpoint '/home/ccimogu/Downloads/fp/ip/float2fixed_many/ip/float2fixed_many/float2fixed_many.dcp' for cell 'to_screen/get2d/fixedx'
INFO: [Project 1-454] Reading design checkpoint '/home/ccimogu/Downloads/fp/ip/adder_many/ip/adder_many/adder_many.dcp' for cell 'to_screen/triangle_gen/tr_x'
INFO: [Project 1-454] Reading design checkpoint '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp' for cell 'to_screen/triangle_gen/convert/convert[0].convertx'
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2637.168 ; gain = 0.000 ; free physical = 3921 ; free virtual = 24286
INFO: [Netlist 29-17] Analyzing 753 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ccimogu/Downloads/fp/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'rgb1[0]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[1]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[2]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[0]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[1]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[2]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkl'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkr'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spk*'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mic_clk'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mic_data'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mic*'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/xdc/top_level.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/adder_many/ip/adder_many/adder_many.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/adder_many/ip/adder_many/adder_many.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/divide_many/ip/divide_many/divide_many.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/divide_many/ip/divide_many/divide_many.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/multiply_many/ip/multiply_many/multiply_many.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/multiply_many/ip/multiply_many/multiply_many.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/float2fixed_many/ip/float2fixed_many/float2fixed_many.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/float2fixed_many/ip/float2fixed_many/float2fixed_many.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2637.168 ; gain = 0.000 ; free physical = 3921 ; free virtual = 24286
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c0134204
INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 780 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2637.168 ; gain = 1292.996 ; free physical = 3908 ; free virtual = 24273
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2163.248; main = 1837.932; forked = 352.450
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3583.230; main = 2637.172; forked = 978.074
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2677.188 ; gain = 0.000 ; free physical = 3907 ; free virtual = 24274
INFO: [Common 17-1381] The checkpoint '/home/ccimogu/Downloads/fp/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2804.273 ; gain = 64.031 ; free physical = 3876 ; free virtual = 24277

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2259669f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.273 ; gain = 0.000 ; free physical = 3876 ; free virtual = 24277

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e217fcfd

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2804.273 ; gain = 0.000 ; free physical = 3870 ; free virtual = 24271
INFO: [Opt 31-389] Phase Retarget created 328 cells and removed 347 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 25147675b

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2804.273 ; gain = 0.000 ; free physical = 3870 ; free virtual = 24271
INFO: [Opt 31-389] Phase Constant propagation created 349 cells and removed 1996 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18f2f8410

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2804.273 ; gain = 0.000 ; free physical = 3870 ; free virtual = 24271
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 15995 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18f2f8410

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2804.273 ; gain = 0.000 ; free physical = 3870 ; free virtual = 24271
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e0bca752

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2804.273 ; gain = 0.000 ; free physical = 3870 ; free virtual = 24271
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e0bca752

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2804.273 ; gain = 0.000 ; free physical = 3870 ; free virtual = 24271
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             328  |             347  |                                              0  |
|  Constant propagation         |             349  |            1996  |                                              0  |
|  Sweep                        |               0  |           15995  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.273 ; gain = 0.000 ; free physical = 3870 ; free virtual = 24271
Ending Logic Optimization Task | Checksum: 1e0bca752

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2804.273 ; gain = 0.000 ; free physical = 3870 ; free virtual = 24271

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e0bca752

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.273 ; gain = 0.000 ; free physical = 3870 ; free virtual = 24271

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e0bca752

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.273 ; gain = 0.000 ; free physical = 3870 ; free virtual = 24271

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2804.273 ; gain = 0.000 ; free physical = 3870 ; free virtual = 24271
Ending Netlist Obfuscation Task | Checksum: 1e0bca752

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2804.273 ; gain = 0.000 ; free physical = 3870 ; free virtual = 24271
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.273 ; gain = 0.000 ; free physical = 3871 ; free virtual = 24272
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e750332e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.273 ; gain = 0.000 ; free physical = 3871 ; free virtual = 24272
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.273 ; gain = 0.000 ; free physical = 3871 ; free virtual = 24272

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a8100881

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2804.273 ; gain = 0.000 ; free physical = 3887 ; free virtual = 24272

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 134911159

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2804.273 ; gain = 0.000 ; free physical = 3887 ; free virtual = 24272

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 134911159

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2804.273 ; gain = 0.000 ; free physical = 3887 ; free virtual = 24272
Phase 1 Placer Initialization | Checksum: 134911159

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2804.273 ; gain = 0.000 ; free physical = 3887 ; free virtual = 24272

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12396685c

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3860 ; free virtual = 24245

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11476e15f

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3864 ; free virtual = 24248

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11476e15f

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3864 ; free virtual = 24248

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1545373c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3878 ; free virtual = 24262

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 5 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 0 LUT, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3895 ; free virtual = 24280

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 14ff00857

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3895 ; free virtual = 24280
Phase 2.4 Global Placement Core | Checksum: 12cb476fa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3895 ; free virtual = 24279
Phase 2 Global Placement | Checksum: 12cb476fa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3895 ; free virtual = 24279

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 9a8e7de0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3894 ; free virtual = 24279

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16077f34d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3894 ; free virtual = 24278

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 138c274bb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3894 ; free virtual = 24278

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e29c2bd2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3894 ; free virtual = 24278

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 9659cca7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3891 ; free virtual = 24276

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e1651177

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3891 ; free virtual = 24276

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 137c75a50

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3891 ; free virtual = 24276
Phase 3 Detail Placement | Checksum: 137c75a50

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3891 ; free virtual = 24276

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cbfd7a86

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.050 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2703e64f2

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3891 ; free virtual = 24276
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2703e64f2

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3891 ; free virtual = 24276
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cbfd7a86

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3891 ; free virtual = 24276

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.050. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f5810ef5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3891 ; free virtual = 24276

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3891 ; free virtual = 24276
Phase 4.1 Post Commit Optimization | Checksum: 1f5810ef5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3891 ; free virtual = 24276

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f5810ef5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3891 ; free virtual = 24276

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f5810ef5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3891 ; free virtual = 24276
Phase 4.3 Placer Reporting | Checksum: 1f5810ef5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3891 ; free virtual = 24276

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3891 ; free virtual = 24276

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3891 ; free virtual = 24276
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20021ea43

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3891 ; free virtual = 24276
Ending Placer Task | Checksum: 18172cc1c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2820.281 ; gain = 16.008 ; free physical = 3891 ; free virtual = 24276
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_clock_utilization -file $outputDir/clock_util.rpt
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3890 ; free virtual = 24276
INFO: [Common 17-1381] The checkpoint '/home/ccimogu/Downloads/fp/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 883f4d52 ConstDB: 0 ShapeSum: f9337eca RouteDB: 0
Post Restoration Checksum: NetGraph: 61171032 | NumContArr: bdd868b1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 137f9ce90

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3903 ; free virtual = 24282

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 137f9ce90

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3903 ; free virtual = 24282

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 137f9ce90

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3903 ; free virtual = 24282
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1279565e4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3898 ; free virtual = 24282
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.052  | TNS=0.000  | WHS=-0.124 | THS=-5.927 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 693
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 693
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 7ace76f4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3898 ; free virtual = 24282

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 7ace76f4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3898 ; free virtual = 24282
Phase 3 Initial Routing | Checksum: e34c6507

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3898 ; free virtual = 24282

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.738  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17db8bfc3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3898 ; free virtual = 24282

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.738  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12cbf3d9b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3898 ; free virtual = 24282
Phase 4 Rip-up And Reroute | Checksum: 12cbf3d9b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3898 ; free virtual = 24282

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12cbf3d9b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3898 ; free virtual = 24282

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12cbf3d9b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3898 ; free virtual = 24282
Phase 5 Delay and Skew Optimization | Checksum: 12cbf3d9b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3898 ; free virtual = 24282

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ea1f12b5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3898 ; free virtual = 24282
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.826  | TNS=0.000  | WHS=0.159  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d4508307

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3898 ; free virtual = 24282
Phase 6 Post Hold Fix | Checksum: d4508307

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3898 ; free virtual = 24282

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.11616 %
  Global Horizontal Routing Utilization  = 0.150052 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19ecc3387

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3898 ; free virtual = 24282

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19ecc3387

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3898 ; free virtual = 24282

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1838ff13b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3898 ; free virtual = 24282

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=4.824  | TNS=0.000  | WHS=0.159  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 1713c66c4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3898 ; free virtual = 24282
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 12f114ddd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3897 ; free virtual = 24282

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3897 ; free virtual = 24282

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3897 ; free virtual = 24282
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2820.281 ; gain = 0.000 ; free physical = 3896 ; free virtual = 24282
INFO: [Common 17-1381] The checkpoint '/home/ccimogu/Downloads/fp/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ccimogu/Downloads/fp/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14898944 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2961.633 ; gain = 138.340 ; free physical = 3728 ; free virtual = 24113
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 20:20:50 2023...
||||||| c064a01
=======
#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Dec 14 18:23:15 2023
# Process ID: 2426897
# Current directory: /home/ccimogu/Downloads/fp
# Command line: vivado -mode batch -source sim.tcl
# Log file: /home/ccimogu/Downloads/fp/vivado.log
# Journal file: /home/ccimogu/Downloads/fp/vivado.jou
# Running On: eecs-digital-34, OS: Linux, CPU Frequency: 2784.831 MHz, CPU Physical cores: 16, Host memory: 33318 MB
#-----------------------------------------------------------
source sim.tcl
# create_project -force -part  xc7s50csga324-1 ip_tb ip_tb
# read_verilog -sv [ glob ./hdl/*.sv ]
# read_verilog  [ glob ./hdl/*.v ]
# read_mem [ glob ./data/*.mem ]
# read_verilog -sv [ glob ./sim/*.sv ]
# read_ip ./ip/adder/adder.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/adder/adder.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/adder/ip/adder'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/adder_many/adder_many.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/adder_many/adder_many.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/adder_many/ip/adder_many'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/multiplier/multiplier.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/multiplier/multiplier.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/multiplier/ip/multiplier'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/sqrt/sqrt.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/sqrt/sqrt.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/sqrt/ip/sqrt'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/difference/difference.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/difference/difference.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/difference/ip/difference'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/fixed2float/fixed2float.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/fixed2float/fixed2float.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/adder/adder.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/adder_many/adder_many.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/difference/difference.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/fixed2float/fixed2float.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/multiplier/multiplier.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/sqrt/sqrt.xci
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# set_property top threegen_tb [get_fileset sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'threegen_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ccimogu/Downloads/fp/ip_tb/ip_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'/home/ccimogu/Downloads/fp/ip_tb/ip_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'threegen_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ccimogu/Downloads/fp/ip_tb/ip_tb.sim/sim_1/behav/xsim/model.mem'
INFO: [SIM-utils-43] Exported '/home/ccimogu/Downloads/fp/ip_tb/ip_tb.sim/sim_1/behav/xsim/bul_model.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ccimogu/Downloads/fp/ip_tb/ip_tb.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj threegen_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ccimogu/Downloads/fp/ip/adder_many/ip/adder_many/sim/adder_many.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_many
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/sim/fixed2float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed2float
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ccimogu/Downloads/fp/hdl/xilinx_single_port_ram_read_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_single_port_ram_read_first
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ccimogu/Downloads/fp/hdl/threegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert_player
INFO: [VRFC 10-311] analyzing module threegen
INFO: [VRFC 10-311] analyzing module threegen_wrap2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ccimogu/Downloads/fp/sim/threegen_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threegen_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ccimogu/Downloads/fp/ip_tb/ip_tb.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj threegen_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ccimogu/Downloads/fp/ip_tb/ip_tb.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot threegen_tb_behav xil_defaultlib.threegen_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot threegen_tb_behav xil_defaultlib.threegen_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 32 for port 'm_axis_result_tuser' [/home/ccimogu/Downloads/fp/hdl/threegen.sv:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package floating_point_v7_1_15.vt2mutils
Compiling package floating_point_v7_1_15.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.xilinx_single_port_ram_read_firs...
Compiling module xil_defaultlib.xilinx_single_port_ram_read_firs...
Compiling architecture xilinx of entity axi_utils_v2_0_6.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="sp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="spartan7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="spartan7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="sp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="sp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="sp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="sp...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_15.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="spa...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.fixed2float
Compiling module xil_defaultlib.convert_player(PLAYERS=4)
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=33,length=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="sp...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="sp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7s50c...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="sp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="sp...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="sp...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="spa...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="sparta...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="sp...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="sparta...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.adder_many
Compiling module xil_defaultlib.threegen(PLAYERS=2)
Compiling module xil_defaultlib.threegen_wrap2
Compiling module xil_defaultlib.threegen_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot threegen_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ccimogu/Downloads/fp/ip_tb/ip_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "threegen_tb_behav -key {Behavioral:sim_1:Functional:threegen_tb} -tclbatch {threegen_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source threegen_tb.tcl
## current_wave_config
Starting Sim
INFO: [USF-XSim-96] XSim completed. Design snapshot 'threegen_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1414.797 ; gain = 113.316 ; free physical = 5266 ; free virtual = 25500
# restart
INFO: [Wavedata 42-604] Simulation restarted
# open_vcd
# log_vcd *
# run all
ERROR: Could not open vcd file triangle.vcd. A VCD file by name dump.vcd has already been opened. Only one VCD file is allowed to be open.
Starting Sim
$finish called at time : 4040 ns : File "/home/ccimogu/Downloads/fp/sim/threegen_tb.sv" Line 62
# flush_vcd
# close_vcd
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 18:23:28 2023...
>>>>>>> bf0e13e4a5cf0222b03a0b6f164116cfa02bc6c7
