0.6
2018.3
Dec  7 2018
00:33:28
D:/8x1M/8x1M.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/8x1M/8x1M.srcs/sim_1/new/8x1mux_tb.sv,1697280891,systemVerilog,,,,test_mux,,,,,,,,
D:/8x1M/8x1M.srcs/sources_1/new/8x1mux.sv,1697284023,systemVerilog,,D:/8x1M/8x1M.srcs/sim_1/new/8x1mux_tb.sv,,mux2x1;mux4x1;mux8x1,,,,,,,,
