
*** Running vivado
    with args -log design_1_microblaze_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_microblaze_0_1.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_microblaze_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 377.867 ; gain = 84.141
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_1' [c:/Users/Jaimin/XilinxProjects/MicroBlazeServer/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/synth/design_1_microblaze_0_1.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_1' (63#1) [c:/Users/Jaimin/XilinxProjects/MicroBlazeServer/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/synth/design_1_microblaze_0_1.vhd:190]
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 699.746 ; gain = 406.020
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 699.746 ; gain = 406.020
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.296 . Memory (MB): peak = 994.215 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 994.215 ; gain = 700.488
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 994.215 ; gain = 700.488
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:11 . Memory (MB): peak = 994.215 ; gain = 700.488
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:20 . Memory (MB): peak = 994.215 ; gain = 700.488
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:02:01 . Memory (MB): peak = 994.215 ; gain = 700.488
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:08 ; elapsed = 00:02:18 . Memory (MB): peak = 994.215 ; gain = 700.488
Finished Timing Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:21 . Memory (MB): peak = 994.215 ; gain = 700.488
Finished Technology Mapping : Time (s): cpu = 00:02:17 ; elapsed = 00:02:27 . Memory (MB): peak = 994.215 ; gain = 700.488
Finished IO Insertion : Time (s): cpu = 00:02:18 ; elapsed = 00:02:28 . Memory (MB): peak = 994.215 ; gain = 700.488
Finished Renaming Generated Instances : Time (s): cpu = 00:02:18 ; elapsed = 00:02:28 . Memory (MB): peak = 994.215 ; gain = 700.488
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:20 ; elapsed = 00:02:30 . Memory (MB): peak = 994.215 ; gain = 700.488
Finished Renaming Generated Ports : Time (s): cpu = 00:02:20 ; elapsed = 00:02:30 . Memory (MB): peak = 994.215 ; gain = 700.488
Finished Handling Custom Attributes : Time (s): cpu = 00:02:20 ; elapsed = 00:02:30 . Memory (MB): peak = 994.215 ; gain = 700.488
Finished Renaming Generated Nets : Time (s): cpu = 00:02:20 ; elapsed = 00:02:30 . Memory (MB): peak = 994.215 ; gain = 700.488

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     4|
|2     |CARRY4     |     1|
|3     |LUT1       |    32|
|4     |LUT2       |   103|
|5     |LUT3       |   328|
|6     |LUT4       |   195|
|7     |LUT5       |   373|
|8     |LUT6       |   498|
|9     |LUT6_2     |    64|
|10    |MULT_AND   |     1|
|11    |MUXCY_L    |   172|
|12    |MUXF7      |   121|
|13    |RAM32M     |    16|
|14    |RAM32X1D   |    32|
|15    |RAMB36E1   |     4|
|16    |RAMB36E1_1 |    16|
|17    |SRL16E     |   162|
|18    |SRLC16E    |     8|
|19    |XORCY      |    94|
|20    |FDCE       |   143|
|21    |FDE        |    32|
|22    |FDR        |   125|
|23    |FDRE       |  1809|
|24    |FDS        |     1|
|25    |FDSE       |    60|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:20 ; elapsed = 00:02:30 . Memory (MB): peak = 994.215 ; gain = 700.488
synth_design: Time (s): cpu = 00:02:27 ; elapsed = 00:02:38 . Memory (MB): peak = 994.215 ; gain = 701.789
