[
    {
        "id": "32894032534",
        "type": "ForkEvent",
        "actor": {
            "id": 62644029,
            "login": "zifeng-yang",
            "display_login": "zifeng-yang",
            "gravatar_id": "",
            "url": "https://api.github.com/users/zifeng-yang",
            "avatar_url": "https://avatars.githubusercontent.com/u/62644029?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "forkee": {
                "id": 710713674,
                "node_id": "R_kgDOKlyhSg",
                "name": "Vitis-AI",
                "full_name": "zifeng-yang/Vitis-AI",
                "private": false,
                "owner": {
                    "login": "zifeng-yang",
                    "id": 62644029,
                    "node_id": "MDQ6VXNlcjYyNjQ0MDI5",
                    "avatar_url": "https://avatars.githubusercontent.com/u/62644029?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/zifeng-yang",
                    "html_url": "https://github.com/zifeng-yang",
                    "followers_url": "https://api.github.com/users/zifeng-yang/followers",
                    "following_url": "https://api.github.com/users/zifeng-yang/following{/other_user}",
                    "gists_url": "https://api.github.com/users/zifeng-yang/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/zifeng-yang/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/zifeng-yang/subscriptions",
                    "organizations_url": "https://api.github.com/users/zifeng-yang/orgs",
                    "repos_url": "https://api.github.com/users/zifeng-yang/repos",
                    "events_url": "https://api.github.com/users/zifeng-yang/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/zifeng-yang/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "html_url": "https://github.com/zifeng-yang/Vitis-AI",
                "description": "Vitis AI is Xilinx\u2019s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.",
                "fork": true,
                "url": "https://api.github.com/repos/zifeng-yang/Vitis-AI",
                "forks_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/forks",
                "keys_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/keys{/key_id}",
                "collaborators_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/collaborators{/collaborator}",
                "teams_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/teams",
                "hooks_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/hooks",
                "issue_events_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/issues/events{/number}",
                "events_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/events",
                "assignees_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/assignees{/user}",
                "branches_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/branches{/branch}",
                "tags_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/tags",
                "blobs_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/git/blobs{/sha}",
                "git_tags_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/git/tags{/sha}",
                "git_refs_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/git/refs{/sha}",
                "trees_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/git/trees{/sha}",
                "statuses_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/statuses/{sha}",
                "languages_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/languages",
                "stargazers_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/stargazers",
                "contributors_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/contributors",
                "subscribers_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/subscribers",
                "subscription_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/subscription",
                "commits_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/commits{/sha}",
                "git_commits_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/git/commits{/sha}",
                "comments_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/comments{/number}",
                "issue_comment_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/issues/comments{/number}",
                "contents_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/contents/{+path}",
                "compare_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/compare/{base}...{head}",
                "merges_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/merges",
                "archive_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/{archive_format}{/ref}",
                "downloads_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/downloads",
                "issues_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/issues{/number}",
                "pulls_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/pulls{/number}",
                "milestones_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/milestones{/number}",
                "notifications_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/notifications{?since,all,participating}",
                "labels_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/labels{/name}",
                "releases_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/releases{/id}",
                "deployments_url": "https://api.github.com/repos/zifeng-yang/Vitis-AI/deployments",
                "created_at": "2023-10-27T09:26:44Z",
                "updated_at": "2023-10-27T09:26:44Z",
                "pushed_at": "2023-10-14T15:14:54Z",
                "git_url": "git://github.com/zifeng-yang/Vitis-AI.git",
                "ssh_url": "git@github.com:zifeng-yang/Vitis-AI.git",
                "clone_url": "https://github.com/zifeng-yang/Vitis-AI.git",
                "svn_url": "https://github.com/zifeng-yang/Vitis-AI",
                "homepage": "https://www.xilinx.com/ai",
                "size": 2221675,
                "stargazers_count": 0,
                "watchers_count": 0,
                "language": null,
                "has_issues": false,
                "has_projects": true,
                "has_downloads": true,
                "has_wiki": true,
                "has_pages": false,
                "has_discussions": false,
                "forks_count": 0,
                "mirror_url": null,
                "archived": false,
                "disabled": false,
                "open_issues_count": 0,
                "license": null,
                "allow_forking": true,
                "is_template": false,
                "web_commit_signoff_required": false,
                "topics": [],
                "visibility": "public",
                "forks": 0,
                "open_issues": 0,
                "watchers": 0,
                "default_branch": "main",
                "public": true
            }
        },
        "public": true,
        "created_at": "2023-10-27T09:26:45Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32889651876",
        "type": "IssueCommentEvent",
        "actor": {
            "id": 85977135,
            "login": "zijian98",
            "display_login": "zijian98",
            "gravatar_id": "",
            "url": "https://api.github.com/users/zijian98",
            "avatar_url": "https://avatars.githubusercontent.com/u/85977135?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "created",
            "issue": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1355",
                "repository_url": "https://api.github.com/repos/Xilinx/Vitis-AI",
                "labels_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1355/labels{/name}",
                "comments_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1355/comments",
                "events_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1355/events",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1355",
                "id": 1951750282,
                "node_id": "I_kwDODNqNV850VViK",
                "number": 1355,
                "title": "Modify yolov5 post processing",
                "user": {
                    "login": "zijian98",
                    "id": 85977135,
                    "node_id": "MDQ6VXNlcjg1OTc3MTM1",
                    "avatar_url": "https://avatars.githubusercontent.com/u/85977135?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/zijian98",
                    "html_url": "https://github.com/zijian98",
                    "followers_url": "https://api.github.com/users/zijian98/followers",
                    "following_url": "https://api.github.com/users/zijian98/following{/other_user}",
                    "gists_url": "https://api.github.com/users/zijian98/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/zijian98/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/zijian98/subscriptions",
                    "organizations_url": "https://api.github.com/users/zijian98/orgs",
                    "repos_url": "https://api.github.com/users/zijian98/repos",
                    "events_url": "https://api.github.com/users/zijian98/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/zijian98/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "labels": [],
                "state": "open",
                "locked": false,
                "assignee": null,
                "assignees": [],
                "milestone": null,
                "comments": 2,
                "created_at": "2023-10-19T09:45:22Z",
                "updated_at": "2023-10-27T06:22:49Z",
                "closed_at": null,
                "author_association": "NONE",
                "active_lock_reason": null,
                "body": "Hi, may I know which file can I modify to change the post processing function in Vitis AI 3.0 as I have a modified yolov5 model with extra parameters. Thank You!",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1355/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "timeline_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1355/timeline",
                "performed_via_github_app": null,
                "state_reason": null
            },
            "comment": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1782363901",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1355#issuecomment-1782363901",
                "issue_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1355",
                "id": 1782363901,
                "node_id": "IC_kwDODNqNV85qPLb9",
                "user": {
                    "login": "zijian98",
                    "id": 85977135,
                    "node_id": "MDQ6VXNlcjg1OTc3MTM1",
                    "avatar_url": "https://avatars.githubusercontent.com/u/85977135?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/zijian98",
                    "html_url": "https://github.com/zijian98",
                    "followers_url": "https://api.github.com/users/zijian98/followers",
                    "following_url": "https://api.github.com/users/zijian98/following{/other_user}",
                    "gists_url": "https://api.github.com/users/zijian98/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/zijian98/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/zijian98/subscriptions",
                    "organizations_url": "https://api.github.com/users/zijian98/orgs",
                    "repos_url": "https://api.github.com/users/zijian98/repos",
                    "events_url": "https://api.github.com/users/zijian98/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/zijian98/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "created_at": "2023-10-27T06:22:49Z",
                "updated_at": "2023-10-27T06:22:49Z",
                "author_association": "NONE",
                "body": "> xnnpp/include/vitis/ai/nnpp/yolov5.hpp xnnpp/src/yolov5.cpp\r\n\r\nThanks for the reply, however may I know how to recompile these modified cpp files so that I can deploy onto zcu102?",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1782363901/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "performed_via_github_app": null
            }
        },
        "public": true,
        "created_at": "2023-10-27T06:22:49Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32861190567",
        "type": "IssueCommentEvent",
        "actor": {
            "id": 63944119,
            "login": "IkrameBeggar",
            "display_login": "IkrameBeggar",
            "gravatar_id": "",
            "url": "https://api.github.com/users/IkrameBeggar",
            "avatar_url": "https://avatars.githubusercontent.com/u/63944119?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "created",
            "issue": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/912",
                "repository_url": "https://api.github.com/repos/Xilinx/Vitis-AI",
                "labels_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/912/labels{/name}",
                "comments_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/912/comments",
                "events_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/912/events",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/912",
                "id": 1300254656,
                "node_id": "I_kwDODNqNV85NgE_A",
                "number": 912,
                "title": "quant_mode in pt_personreid-res50_market1501_256_128_5.3G_2.5?",
                "user": {
                    "login": "LorenzoSun-V",
                    "id": 42413198,
                    "node_id": "MDQ6VXNlcjQyNDEzMTk4",
                    "avatar_url": "https://avatars.githubusercontent.com/u/42413198?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/LorenzoSun-V",
                    "html_url": "https://github.com/LorenzoSun-V",
                    "followers_url": "https://api.github.com/users/LorenzoSun-V/followers",
                    "following_url": "https://api.github.com/users/LorenzoSun-V/following{/other_user}",
                    "gists_url": "https://api.github.com/users/LorenzoSun-V/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/LorenzoSun-V/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/LorenzoSun-V/subscriptions",
                    "organizations_url": "https://api.github.com/users/LorenzoSun-V/orgs",
                    "repos_url": "https://api.github.com/users/LorenzoSun-V/repos",
                    "events_url": "https://api.github.com/users/LorenzoSun-V/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/LorenzoSun-V/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "labels": [],
                "state": "closed",
                "locked": false,
                "assignee": null,
                "assignees": [],
                "milestone": null,
                "comments": 22,
                "created_at": "2022-07-11T06:12:55Z",
                "updated_at": "2023-10-26T08:40:31Z",
                "closed_at": "2022-08-25T07:04:10Z",
                "author_association": "NONE",
                "active_lock_reason": null,
                "body": "In Vitis-AI2.0, we first used mode='calib' to export quant config and then used mode='test' to dump xmodel. But in Vitis-AI2.5, the released quantizing code is quite far away from that in 2.0, the quantizing modes are 'train', 'deploy' and  'test' respectively. So what's the order of exporting xmodel? \r\n\r\nThe released script is used to test quantizing mode:\r\n![image](https://user-images.githubusercontent.com/42413198/178199403-a5d3737d-c25e-4008-b8d0-34c73076cb30.png)\r\nShould I change mode to 'train' first and then change mode to 'deploy' to get xmodel if I want to acquire a quantizing model?\r\n\r\nLooking forward to hearing from you.\r\n",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/912/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "timeline_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/912/timeline",
                "performed_via_github_app": null,
                "state_reason": "completed"
            },
            "comment": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1780669020",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/912#issuecomment-1780669020",
                "issue_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/912",
                "id": 1780669020,
                "node_id": "IC_kwDODNqNV85qItpc",
                "user": {
                    "login": "IkrameBeggar",
                    "id": 63944119,
                    "node_id": "MDQ6VXNlcjYzOTQ0MTE5",
                    "avatar_url": "https://avatars.githubusercontent.com/u/63944119?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/IkrameBeggar",
                    "html_url": "https://github.com/IkrameBeggar",
                    "followers_url": "https://api.github.com/users/IkrameBeggar/followers",
                    "following_url": "https://api.github.com/users/IkrameBeggar/following{/other_user}",
                    "gists_url": "https://api.github.com/users/IkrameBeggar/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/IkrameBeggar/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/IkrameBeggar/subscriptions",
                    "organizations_url": "https://api.github.com/users/IkrameBeggar/orgs",
                    "repos_url": "https://api.github.com/users/IkrameBeggar/repos",
                    "events_url": "https://api.github.com/users/IkrameBeggar/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/IkrameBeggar/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "created_at": "2023-10-26T08:40:30Z",
                "updated_at": "2023-10-26T08:40:30Z",
                "author_association": "NONE",
                "body": "> Hi, @IkrameBeggar I just commit the repo, you can refer this [script](https://github.com/LorenzoSun-V/lorenzo-reid-baseline/blob/main/applications/xilinx/quantize.py). But it's based on a former version of VitisAI. Hope it's helpful.\r\n\r\nThank you very much. I really appreciate it",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1780669020/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "performed_via_github_app": null
            }
        },
        "public": true,
        "created_at": "2023-10-26T08:40:31Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32860636893",
        "type": "IssueCommentEvent",
        "actor": {
            "id": 42413198,
            "login": "LorenzoSun-V",
            "display_login": "LorenzoSun-V",
            "gravatar_id": "",
            "url": "https://api.github.com/users/LorenzoSun-V",
            "avatar_url": "https://avatars.githubusercontent.com/u/42413198?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "created",
            "issue": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/912",
                "repository_url": "https://api.github.com/repos/Xilinx/Vitis-AI",
                "labels_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/912/labels{/name}",
                "comments_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/912/comments",
                "events_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/912/events",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/912",
                "id": 1300254656,
                "node_id": "I_kwDODNqNV85NgE_A",
                "number": 912,
                "title": "quant_mode in pt_personreid-res50_market1501_256_128_5.3G_2.5?",
                "user": {
                    "login": "LorenzoSun-V",
                    "id": 42413198,
                    "node_id": "MDQ6VXNlcjQyNDEzMTk4",
                    "avatar_url": "https://avatars.githubusercontent.com/u/42413198?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/LorenzoSun-V",
                    "html_url": "https://github.com/LorenzoSun-V",
                    "followers_url": "https://api.github.com/users/LorenzoSun-V/followers",
                    "following_url": "https://api.github.com/users/LorenzoSun-V/following{/other_user}",
                    "gists_url": "https://api.github.com/users/LorenzoSun-V/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/LorenzoSun-V/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/LorenzoSun-V/subscriptions",
                    "organizations_url": "https://api.github.com/users/LorenzoSun-V/orgs",
                    "repos_url": "https://api.github.com/users/LorenzoSun-V/repos",
                    "events_url": "https://api.github.com/users/LorenzoSun-V/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/LorenzoSun-V/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "labels": [],
                "state": "closed",
                "locked": false,
                "assignee": null,
                "assignees": [],
                "milestone": null,
                "comments": 21,
                "created_at": "2022-07-11T06:12:55Z",
                "updated_at": "2023-10-26T08:21:10Z",
                "closed_at": "2022-08-25T07:04:10Z",
                "author_association": "NONE",
                "active_lock_reason": null,
                "body": "In Vitis-AI2.0, we first used mode='calib' to export quant config and then used mode='test' to dump xmodel. But in Vitis-AI2.5, the released quantizing code is quite far away from that in 2.0, the quantizing modes are 'train', 'deploy' and  'test' respectively. So what's the order of exporting xmodel? \r\n\r\nThe released script is used to test quantizing mode:\r\n![image](https://user-images.githubusercontent.com/42413198/178199403-a5d3737d-c25e-4008-b8d0-34c73076cb30.png)\r\nShould I change mode to 'train' first and then change mode to 'deploy' to get xmodel if I want to acquire a quantizing model?\r\n\r\nLooking forward to hearing from you.\r\n",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/912/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "timeline_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/912/timeline",
                "performed_via_github_app": null,
                "state_reason": "completed"
            },
            "comment": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1780638796",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/912#issuecomment-1780638796",
                "issue_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/912",
                "id": 1780638796,
                "node_id": "IC_kwDODNqNV85qImRM",
                "user": {
                    "login": "LorenzoSun-V",
                    "id": 42413198,
                    "node_id": "MDQ6VXNlcjQyNDEzMTk4",
                    "avatar_url": "https://avatars.githubusercontent.com/u/42413198?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/LorenzoSun-V",
                    "html_url": "https://github.com/LorenzoSun-V",
                    "followers_url": "https://api.github.com/users/LorenzoSun-V/followers",
                    "following_url": "https://api.github.com/users/LorenzoSun-V/following{/other_user}",
                    "gists_url": "https://api.github.com/users/LorenzoSun-V/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/LorenzoSun-V/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/LorenzoSun-V/subscriptions",
                    "organizations_url": "https://api.github.com/users/LorenzoSun-V/orgs",
                    "repos_url": "https://api.github.com/users/LorenzoSun-V/repos",
                    "events_url": "https://api.github.com/users/LorenzoSun-V/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/LorenzoSun-V/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "created_at": "2023-10-26T08:21:09Z",
                "updated_at": "2023-10-26T08:21:09Z",
                "author_association": "NONE",
                "body": "Hi, @IkrameBeggar \r\nI just commit the repo, you can refer this [script](https://github.com/LorenzoSun-V/lorenzo-reid-baseline/blob/main/applications/xilinx/quantize.py). But it's based on a former version of VitisAI. Hope it's helpful.  ",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1780638796/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "performed_via_github_app": null
            }
        },
        "public": true,
        "created_at": "2023-10-26T08:21:10Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32859053253",
        "type": "IssueCommentEvent",
        "actor": {
            "id": 79431584,
            "login": "lishixlnx",
            "display_login": "lishixlnx",
            "gravatar_id": "",
            "url": "https://api.github.com/users/lishixlnx",
            "avatar_url": "https://avatars.githubusercontent.com/u/79431584?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "created",
            "issue": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1353",
                "repository_url": "https://api.github.com/repos/Xilinx/Vitis-AI",
                "labels_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1353/labels{/name}",
                "comments_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1353/comments",
                "events_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1353/events",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1353",
                "id": 1945118256,
                "node_id": "I_kwDODNqNV85z8CYw",
                "number": 1353,
                "title": "zcu102 burning image startup failed",
                "user": {
                    "login": "zhangapeng",
                    "id": 47970752,
                    "node_id": "MDQ6VXNlcjQ3OTcwNzUy",
                    "avatar_url": "https://avatars.githubusercontent.com/u/47970752?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/zhangapeng",
                    "html_url": "https://github.com/zhangapeng",
                    "followers_url": "https://api.github.com/users/zhangapeng/followers",
                    "following_url": "https://api.github.com/users/zhangapeng/following{/other_user}",
                    "gists_url": "https://api.github.com/users/zhangapeng/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/zhangapeng/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/zhangapeng/subscriptions",
                    "organizations_url": "https://api.github.com/users/zhangapeng/orgs",
                    "repos_url": "https://api.github.com/users/zhangapeng/repos",
                    "events_url": "https://api.github.com/users/zhangapeng/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/zhangapeng/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "labels": [],
                "state": "open",
                "locked": false,
                "assignee": null,
                "assignees": [],
                "milestone": null,
                "comments": 1,
                "created_at": "2023-10-16T12:37:42Z",
                "updated_at": "2023-10-26T07:22:10Z",
                "closed_at": null,
                "author_association": "NONE",
                "active_lock_reason": null,
                "body": "The SD card cannot start after burning the zcu102 onboard image given in vitis-ai. I confirmed that I have set the SD card startup mode, and I tried the 2023.1 image burning given by the wiki official website and it was successful. This shows that There is no problem with my board. I also tried different versions of the images provided by the vitis-ai library, but they couldn\u2019t be started after burning them.",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1353/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "timeline_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1353/timeline",
                "performed_via_github_app": null,
                "state_reason": null
            },
            "comment": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1780553433",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1353#issuecomment-1780553433",
                "issue_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1353",
                "id": 1780553433,
                "node_id": "IC_kwDODNqNV85qIRbZ",
                "user": {
                    "login": "lishixlnx",
                    "id": 79431584,
                    "node_id": "MDQ6VXNlcjc5NDMxNTg0",
                    "avatar_url": "https://avatars.githubusercontent.com/u/79431584?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/lishixlnx",
                    "html_url": "https://github.com/lishixlnx",
                    "followers_url": "https://api.github.com/users/lishixlnx/followers",
                    "following_url": "https://api.github.com/users/lishixlnx/following{/other_user}",
                    "gists_url": "https://api.github.com/users/lishixlnx/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/lishixlnx/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/lishixlnx/subscriptions",
                    "organizations_url": "https://api.github.com/users/lishixlnx/orgs",
                    "repos_url": "https://api.github.com/users/lishixlnx/repos",
                    "events_url": "https://api.github.com/users/lishixlnx/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/lishixlnx/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "created_at": "2023-10-26T07:22:10Z",
                "updated_at": "2023-10-26T07:22:10Z",
                "author_association": "NONE",
                "body": "If all images from vitis-ai-library fails, then maybe something is wrong with the board. \r\nOtherwise, all customer will complain.",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1780553433/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "performed_via_github_app": null
            }
        },
        "public": true,
        "created_at": "2023-10-26T07:22:11Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32853279777",
        "type": "WatchEvent",
        "actor": {
            "id": 29189560,
            "login": "yw19e14",
            "display_login": "yw19e14",
            "gravatar_id": "",
            "url": "https://api.github.com/users/yw19e14",
            "avatar_url": "https://avatars.githubusercontent.com/u/29189560?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "started"
        },
        "public": true,
        "created_at": "2023-10-26T01:09:46Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32847836790",
        "type": "WatchEvent",
        "actor": {
            "id": 61214388,
            "login": "jrpwit",
            "display_login": "jrpwit",
            "gravatar_id": "",
            "url": "https://api.github.com/users/jrpwit",
            "avatar_url": "https://avatars.githubusercontent.com/u/61214388?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "started"
        },
        "public": true,
        "created_at": "2023-10-25T19:56:45Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32837918599",
        "type": "IssueCommentEvent",
        "actor": {
            "id": 58767580,
            "login": "janifer112x",
            "display_login": "janifer112x",
            "gravatar_id": "",
            "url": "https://api.github.com/users/janifer112x",
            "avatar_url": "https://avatars.githubusercontent.com/u/58767580?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "created",
            "issue": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357",
                "repository_url": "https://api.github.com/repos/Xilinx/Vitis-AI",
                "labels_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/labels{/name}",
                "comments_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/comments",
                "events_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/events",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1357",
                "id": 1957396673,
                "node_id": "I_kwDODNqNV850q4DB",
                "number": 1357,
                "title": "Module tf_nndct not found in vitis-ai-tensorflow2-cpu",
                "user": {
                    "login": "dguenzel",
                    "id": 104899560,
                    "node_id": "U_kgDOBkCj6A",
                    "avatar_url": "https://avatars.githubusercontent.com/u/104899560?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/dguenzel",
                    "html_url": "https://github.com/dguenzel",
                    "followers_url": "https://api.github.com/users/dguenzel/followers",
                    "following_url": "https://api.github.com/users/dguenzel/following{/other_user}",
                    "gists_url": "https://api.github.com/users/dguenzel/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/dguenzel/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/dguenzel/subscriptions",
                    "organizations_url": "https://api.github.com/users/dguenzel/orgs",
                    "repos_url": "https://api.github.com/users/dguenzel/repos",
                    "events_url": "https://api.github.com/users/dguenzel/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/dguenzel/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "labels": [],
                "state": "closed",
                "locked": false,
                "assignee": null,
                "assignees": [],
                "milestone": null,
                "comments": 5,
                "created_at": "2023-10-23T15:06:16Z",
                "updated_at": "2023-10-25T14:03:18Z",
                "closed_at": "2023-10-25T14:00:19Z",
                "author_association": "NONE",
                "active_lock_reason": null,
                "body": "Hello,\r\n\r\nI am trying to follow the tutorial TF2-Vitis-AI-Optimizer for Vitis AI 3.5. My current development machine does not have a GPU, so I use the CPU-only Docker image. I have tried with the image I built myself according to the tutorial and with the one on Docker Hub.\r\n\r\nIn step 4 (section 3.4) Pruning and Fine-Tuning I get an error:\r\n```\r\n(vitis-ai-tensorflow2) vitis-ai-user@fpgadev:/workspace/tutorials/TF2-Vitis-AI-Optimizer/files/dogs-vs-cats_mobilenetv2$ python -u implement.py --mode prune --build_dir ${BUILD} 2>&1 | tee ${LOG}/prune.log\r\ntf_nndct               not found\r\n\r\n-----------------------------------------\r\nKeras version      :  2.12.0\r\nTensorFlow version :  2.12.0\r\n3.8.6 | packaged by conda-forge | (default, Oct  7 2020, 19:08:05) \r\n[GCC 7.5.0]\r\n-----------------------------------------\r\nPlease install GPU version of TF2\r\n\r\n[DB INFO] IMPLEMENT PRUNING ...\r\n\r\nLoading weights from ./build_pr/float_model/f_model.h5\r\n\r\n[DB INFO] Original model accuracy: 93.4200 %\r\n-----------------------------------------\r\nPruning iteration  1  of 6  Pruning ratio:  0.1\r\nTarget accuracy for this iteration:  0.9061739891767502\r\nTraceback (most recent call last):\r\n  File \"implement.py\", line 342, in <module>\r\n    run_main()\r\n  File \"implement.py\", line 339, in run_main\r\n    implement(args.build_dir, args.mode, args.target)\r\n  File \"implement.py\", line 219, in implement\r\n    pruned_model = prune(model,prune_ratio,test_dataset)\r\n  File \"implement.py\", line 151, in prune\r\n    runner = IterativePruningRunner(model, input_spec)\r\nNameError: name 'IterativePruningRunner' is not defined\r\n```\r\n\r\nIndeed, there is no Python module \"tf_nndct\" installed anywhere in the Docker image. If I look inside the image for ROCm it is in:\r\n`/opt/vitis_ai/conda/envs/vitis-ai-tensorflow2/lib/python3.8/site-packages/tf_nndct`\r\n\r\nIt appears that there has been a similar issue #1283 with this module in the past, but the offered solution does not change anything for me.\r\n\r\nI could not find any indication that the iterative pruning is a GPU-only feature, so is this a bug during creation of the CPU-only Docker image?\r\n\r\nThank you and best regards!",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "timeline_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/timeline",
                "performed_via_github_app": null,
                "state_reason": "completed"
            },
            "comment": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1779352949",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1357#issuecomment-1779352949",
                "issue_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357",
                "id": 1779352949,
                "node_id": "IC_kwDODNqNV85qDsV1",
                "user": {
                    "login": "janifer112x",
                    "id": 58767580,
                    "node_id": "MDQ6VXNlcjU4NzY3NTgw",
                    "avatar_url": "https://avatars.githubusercontent.com/u/58767580?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/janifer112x",
                    "html_url": "https://github.com/janifer112x",
                    "followers_url": "https://api.github.com/users/janifer112x/followers",
                    "following_url": "https://api.github.com/users/janifer112x/following{/other_user}",
                    "gists_url": "https://api.github.com/users/janifer112x/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/janifer112x/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/janifer112x/subscriptions",
                    "organizations_url": "https://api.github.com/users/janifer112x/orgs",
                    "repos_url": "https://api.github.com/users/janifer112x/repos",
                    "events_url": "https://api.github.com/users/janifer112x/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/janifer112x/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "created_at": "2023-10-25T14:03:18Z",
                "updated_at": "2023-10-25T14:03:18Z",
                "author_association": "COLLABORATOR",
                "body": "Thanks @dguenzel , I will inform our Document team to update accordingly in the github.io",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1779352949/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "performed_via_github_app": null
            }
        },
        "public": true,
        "created_at": "2023-10-25T14:03:19Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32837811147",
        "type": "IssuesEvent",
        "actor": {
            "id": 104899560,
            "login": "dguenzel",
            "display_login": "dguenzel",
            "gravatar_id": "",
            "url": "https://api.github.com/users/dguenzel",
            "avatar_url": "https://avatars.githubusercontent.com/u/104899560?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "closed",
            "issue": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357",
                "repository_url": "https://api.github.com/repos/Xilinx/Vitis-AI",
                "labels_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/labels{/name}",
                "comments_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/comments",
                "events_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/events",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1357",
                "id": 1957396673,
                "node_id": "I_kwDODNqNV850q4DB",
                "number": 1357,
                "title": "Module tf_nndct not found in vitis-ai-tensorflow2-cpu",
                "user": {
                    "login": "dguenzel",
                    "id": 104899560,
                    "node_id": "U_kgDOBkCj6A",
                    "avatar_url": "https://avatars.githubusercontent.com/u/104899560?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/dguenzel",
                    "html_url": "https://github.com/dguenzel",
                    "followers_url": "https://api.github.com/users/dguenzel/followers",
                    "following_url": "https://api.github.com/users/dguenzel/following{/other_user}",
                    "gists_url": "https://api.github.com/users/dguenzel/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/dguenzel/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/dguenzel/subscriptions",
                    "organizations_url": "https://api.github.com/users/dguenzel/orgs",
                    "repos_url": "https://api.github.com/users/dguenzel/repos",
                    "events_url": "https://api.github.com/users/dguenzel/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/dguenzel/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "labels": [],
                "state": "closed",
                "locked": false,
                "assignee": null,
                "assignees": [],
                "milestone": null,
                "comments": 4,
                "created_at": "2023-10-23T15:06:16Z",
                "updated_at": "2023-10-25T14:00:20Z",
                "closed_at": "2023-10-25T14:00:19Z",
                "author_association": "NONE",
                "active_lock_reason": null,
                "body": "Hello,\r\n\r\nI am trying to follow the tutorial TF2-Vitis-AI-Optimizer for Vitis AI 3.5. My current development machine does not have a GPU, so I use the CPU-only Docker image. I have tried with the image I built myself according to the tutorial and with the one on Docker Hub.\r\n\r\nIn step 4 (section 3.4) Pruning and Fine-Tuning I get an error:\r\n```\r\n(vitis-ai-tensorflow2) vitis-ai-user@fpgadev:/workspace/tutorials/TF2-Vitis-AI-Optimizer/files/dogs-vs-cats_mobilenetv2$ python -u implement.py --mode prune --build_dir ${BUILD} 2>&1 | tee ${LOG}/prune.log\r\ntf_nndct               not found\r\n\r\n-----------------------------------------\r\nKeras version      :  2.12.0\r\nTensorFlow version :  2.12.0\r\n3.8.6 | packaged by conda-forge | (default, Oct  7 2020, 19:08:05) \r\n[GCC 7.5.0]\r\n-----------------------------------------\r\nPlease install GPU version of TF2\r\n\r\n[DB INFO] IMPLEMENT PRUNING ...\r\n\r\nLoading weights from ./build_pr/float_model/f_model.h5\r\n\r\n[DB INFO] Original model accuracy: 93.4200 %\r\n-----------------------------------------\r\nPruning iteration  1  of 6  Pruning ratio:  0.1\r\nTarget accuracy for this iteration:  0.9061739891767502\r\nTraceback (most recent call last):\r\n  File \"implement.py\", line 342, in <module>\r\n    run_main()\r\n  File \"implement.py\", line 339, in run_main\r\n    implement(args.build_dir, args.mode, args.target)\r\n  File \"implement.py\", line 219, in implement\r\n    pruned_model = prune(model,prune_ratio,test_dataset)\r\n  File \"implement.py\", line 151, in prune\r\n    runner = IterativePruningRunner(model, input_spec)\r\nNameError: name 'IterativePruningRunner' is not defined\r\n```\r\n\r\nIndeed, there is no Python module \"tf_nndct\" installed anywhere in the Docker image. If I look inside the image for ROCm it is in:\r\n`/opt/vitis_ai/conda/envs/vitis-ai-tensorflow2/lib/python3.8/site-packages/tf_nndct`\r\n\r\nIt appears that there has been a similar issue #1283 with this module in the past, but the offered solution does not change anything for me.\r\n\r\nI could not find any indication that the iterative pruning is a GPU-only feature, so is this a bug during creation of the CPU-only Docker image?\r\n\r\nThank you and best regards!",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "timeline_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/timeline",
                "performed_via_github_app": null,
                "state_reason": "completed"
            }
        },
        "public": true,
        "created_at": "2023-10-25T14:00:20Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32837810906",
        "type": "IssueCommentEvent",
        "actor": {
            "id": 104899560,
            "login": "dguenzel",
            "display_login": "dguenzel",
            "gravatar_id": "",
            "url": "https://api.github.com/users/dguenzel",
            "avatar_url": "https://avatars.githubusercontent.com/u/104899560?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "created",
            "issue": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357",
                "repository_url": "https://api.github.com/repos/Xilinx/Vitis-AI",
                "labels_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/labels{/name}",
                "comments_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/comments",
                "events_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/events",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1357",
                "id": 1957396673,
                "node_id": "I_kwDODNqNV850q4DB",
                "number": 1357,
                "title": "Module tf_nndct not found in vitis-ai-tensorflow2-cpu",
                "user": {
                    "login": "dguenzel",
                    "id": 104899560,
                    "node_id": "U_kgDOBkCj6A",
                    "avatar_url": "https://avatars.githubusercontent.com/u/104899560?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/dguenzel",
                    "html_url": "https://github.com/dguenzel",
                    "followers_url": "https://api.github.com/users/dguenzel/followers",
                    "following_url": "https://api.github.com/users/dguenzel/following{/other_user}",
                    "gists_url": "https://api.github.com/users/dguenzel/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/dguenzel/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/dguenzel/subscriptions",
                    "organizations_url": "https://api.github.com/users/dguenzel/orgs",
                    "repos_url": "https://api.github.com/users/dguenzel/repos",
                    "events_url": "https://api.github.com/users/dguenzel/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/dguenzel/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "labels": [],
                "state": "closed",
                "locked": false,
                "assignee": null,
                "assignees": [],
                "milestone": null,
                "comments": 4,
                "created_at": "2023-10-23T15:06:16Z",
                "updated_at": "2023-10-25T14:00:20Z",
                "closed_at": "2023-10-25T14:00:19Z",
                "author_association": "NONE",
                "active_lock_reason": null,
                "body": "Hello,\r\n\r\nI am trying to follow the tutorial TF2-Vitis-AI-Optimizer for Vitis AI 3.5. My current development machine does not have a GPU, so I use the CPU-only Docker image. I have tried with the image I built myself according to the tutorial and with the one on Docker Hub.\r\n\r\nIn step 4 (section 3.4) Pruning and Fine-Tuning I get an error:\r\n```\r\n(vitis-ai-tensorflow2) vitis-ai-user@fpgadev:/workspace/tutorials/TF2-Vitis-AI-Optimizer/files/dogs-vs-cats_mobilenetv2$ python -u implement.py --mode prune --build_dir ${BUILD} 2>&1 | tee ${LOG}/prune.log\r\ntf_nndct               not found\r\n\r\n-----------------------------------------\r\nKeras version      :  2.12.0\r\nTensorFlow version :  2.12.0\r\n3.8.6 | packaged by conda-forge | (default, Oct  7 2020, 19:08:05) \r\n[GCC 7.5.0]\r\n-----------------------------------------\r\nPlease install GPU version of TF2\r\n\r\n[DB INFO] IMPLEMENT PRUNING ...\r\n\r\nLoading weights from ./build_pr/float_model/f_model.h5\r\n\r\n[DB INFO] Original model accuracy: 93.4200 %\r\n-----------------------------------------\r\nPruning iteration  1  of 6  Pruning ratio:  0.1\r\nTarget accuracy for this iteration:  0.9061739891767502\r\nTraceback (most recent call last):\r\n  File \"implement.py\", line 342, in <module>\r\n    run_main()\r\n  File \"implement.py\", line 339, in run_main\r\n    implement(args.build_dir, args.mode, args.target)\r\n  File \"implement.py\", line 219, in implement\r\n    pruned_model = prune(model,prune_ratio,test_dataset)\r\n  File \"implement.py\", line 151, in prune\r\n    runner = IterativePruningRunner(model, input_spec)\r\nNameError: name 'IterativePruningRunner' is not defined\r\n```\r\n\r\nIndeed, there is no Python module \"tf_nndct\" installed anywhere in the Docker image. If I look inside the image for ROCm it is in:\r\n`/opt/vitis_ai/conda/envs/vitis-ai-tensorflow2/lib/python3.8/site-packages/tf_nndct`\r\n\r\nIt appears that there has been a similar issue #1283 with this module in the past, but the offered solution does not change anything for me.\r\n\r\nI could not find any indication that the iterative pruning is a GPU-only feature, so is this a bug during creation of the CPU-only Docker image?\r\n\r\nThank you and best regards!",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "timeline_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/timeline",
                "performed_via_github_app": null,
                "state_reason": "completed"
            },
            "comment": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1779342302",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1357#issuecomment-1779342302",
                "issue_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357",
                "id": 1779342302,
                "node_id": "IC_kwDODNqNV85qDpve",
                "user": {
                    "login": "dguenzel",
                    "id": 104899560,
                    "node_id": "U_kgDOBkCj6A",
                    "avatar_url": "https://avatars.githubusercontent.com/u/104899560?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/dguenzel",
                    "html_url": "https://github.com/dguenzel",
                    "followers_url": "https://api.github.com/users/dguenzel/followers",
                    "following_url": "https://api.github.com/users/dguenzel/following{/other_user}",
                    "gists_url": "https://api.github.com/users/dguenzel/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/dguenzel/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/dguenzel/subscriptions",
                    "organizations_url": "https://api.github.com/users/dguenzel/orgs",
                    "repos_url": "https://api.github.com/users/dguenzel/repos",
                    "events_url": "https://api.github.com/users/dguenzel/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/dguenzel/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "created_at": "2023-10-25T14:00:19Z",
                "updated_at": "2023-10-25T14:00:19Z",
                "author_association": "NONE",
                "body": "Thanks for the clarification. I am a bit surprised as I don't recall this being mentioned on either [github.io](https://xilinx.github.io/Vitis-AI/3.5/html/index.html) or in [UG1414](https://docs.xilinx.com/r/en-US/ug1414-vitis-ai/Vitis-AI-Overview).\r\n\r\nI used the ROCm TF2 Docker image now and was able to proceed with the tutorial even without a GPU. I will close this issue, perhaps the documentation can be updated to mention that the GPU containers have to be used if optimization is desired.",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1779342302/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "performed_via_github_app": null
            }
        },
        "public": true,
        "created_at": "2023-10-25T14:00:20Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32836322215",
        "type": "IssueCommentEvent",
        "actor": {
            "id": 59326288,
            "login": "zhihaofan",
            "display_login": "zhihaofan",
            "gravatar_id": "",
            "url": "https://api.github.com/users/zhihaofan",
            "avatar_url": "https://avatars.githubusercontent.com/u/59326288?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "created",
            "issue": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1359",
                "repository_url": "https://api.github.com/repos/Xilinx/Vitis-AI",
                "labels_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1359/labels{/name}",
                "comments_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1359/comments",
                "events_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1359/events",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1359",
                "id": 1961381292,
                "node_id": "I_kwDODNqNV8506E2s",
                "number": 1359,
                "title": "There are large differences between qat_processor.deployable_model and qat_processor.trainable_model",
                "user": {
                    "login": "zhihaofan",
                    "id": 59326288,
                    "node_id": "MDQ6VXNlcjU5MzI2Mjg4",
                    "avatar_url": "https://avatars.githubusercontent.com/u/59326288?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/zhihaofan",
                    "html_url": "https://github.com/zhihaofan",
                    "followers_url": "https://api.github.com/users/zhihaofan/followers",
                    "following_url": "https://api.github.com/users/zhihaofan/following{/other_user}",
                    "gists_url": "https://api.github.com/users/zhihaofan/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/zhihaofan/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/zhihaofan/subscriptions",
                    "organizations_url": "https://api.github.com/users/zhihaofan/orgs",
                    "repos_url": "https://api.github.com/users/zhihaofan/repos",
                    "events_url": "https://api.github.com/users/zhihaofan/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/zhihaofan/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "labels": [],
                "state": "open",
                "locked": false,
                "assignee": null,
                "assignees": [],
                "milestone": null,
                "comments": 1,
                "created_at": "2023-10-25T13:05:16Z",
                "updated_at": "2023-10-25T13:16:41Z",
                "closed_at": null,
                "author_association": "NONE",
                "active_lock_reason": null,
                "body": "After I did the quantization training, I found that the test results of the model transformed by qat_processor.trainable_model(allow_reused_module=True) were normal, but when I deployed it with qat_processor.deployable_model(args. output_dir, used_for_xmodel=True) the converted model has very serious error.\r\nBelow is my code for quant and deploy:\r\n```\r\nif args.quant:\r\n        input1 = torch.randn(1, 3, 352, 480).to(args.device)\r\n        input2 = torch.randn(1, 3, 352, 480).to(args.device)\r\n        input3 = torch.randn(1, 3, 352, 480).to(args.device)\r\n        inputs = (input1, input2, input3)\r\n        qat_processor = QatProcessor(net, inputs=inputs, bitwidth=8)\r\n        \r\n        quantized_model = qat_processor.trainable_model(allow_reused_module=True)\r\n        deployable_net = qat_processor.to_deployable(quantized_model.cpu(), output_dir=args.output_dir)\r\n        val(valid_loader, quantized_model , args.batch_size, dtype, device, -1, args.output_dir)\r\nelif args.deploy:\r\n        input1 = torch.randn(1, 3, 352, 480).to(args.device)\r\n        input2 = torch.randn(1, 3, 352, 480).to(args.device)\r\n        input3 = torch.randn(1, 3, 352, 480).to(args.device)\r\n        inputs = (input1, input2, input3)\r\n\r\n        qat_processor = QatProcessor(net, inputs=inputs, bitwidth=8)\r\n        deployable_model = qat_processor.deployable_model(args.output_dir, used_for_xmodel=True)\r\n        deployable_model(inputs)\r\n        qat_processor.export_xmodel(args.output_dir, deploy_check=True)\r\n        \r\n        val(valid_loader, deployable_model, args.batch_size, dtype, device, -1, args.output_dir)\r\n        exit(f'====================================== deploy completed! ==============================================')\r\n\r\n```\r\nWhen I run the quant branch, the VAL results are shown in Figure 1, and when I run the deploy branch, the VAL results are shown in Figure 2. The inputs and mods are the same for both branches, but the results are much worse.\r\n![image](https://github.com/Xilinx/Vitis-AI/assets/59326288/b60812e2-b0ee-4db1-acf6-91f0e7555ef5)\r\nFigure1\r\n\r\n![image](https://github.com/Xilinx/Vitis-AI/assets/59326288/e355c928-23fd-4d7c-992b-263d0cd239e1)\r\nFigure2\r\n\r\nAny help would be great. Thanks!",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1359/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "timeline_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1359/timeline",
                "performed_via_github_app": null,
                "state_reason": null
            },
            "comment": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1779255270",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1359#issuecomment-1779255270",
                "issue_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1359",
                "id": 1779255270,
                "node_id": "IC_kwDODNqNV85qDUfm",
                "user": {
                    "login": "zhihaofan",
                    "id": 59326288,
                    "node_id": "MDQ6VXNlcjU5MzI2Mjg4",
                    "avatar_url": "https://avatars.githubusercontent.com/u/59326288?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/zhihaofan",
                    "html_url": "https://github.com/zhihaofan",
                    "followers_url": "https://api.github.com/users/zhihaofan/followers",
                    "following_url": "https://api.github.com/users/zhihaofan/following{/other_user}",
                    "gists_url": "https://api.github.com/users/zhihaofan/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/zhihaofan/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/zhihaofan/subscriptions",
                    "organizations_url": "https://api.github.com/users/zhihaofan/orgs",
                    "repos_url": "https://api.github.com/users/zhihaofan/repos",
                    "events_url": "https://api.github.com/users/zhihaofan/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/zhihaofan/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "created_at": "2023-10-25T13:16:40Z",
                "updated_at": "2023-10-25T13:16:40Z",
                "author_association": "NONE",
                "body": "Regarding the input, because to minimize the error after pytorch network training and quantization, I mapped the input to the range of (-1, 1), i.e., the original input image was (0, 255) Then the `input /127 - 1` was used as the input to the network.\r\nCan this step cause this problem? Because previous attempts `input/255` were not encountering this problem.",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1779255270/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "performed_via_github_app": null
            }
        },
        "public": true,
        "created_at": "2023-10-25T13:16:41Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32835937665",
        "type": "IssuesEvent",
        "actor": {
            "id": 59326288,
            "login": "zhihaofan",
            "display_login": "zhihaofan",
            "gravatar_id": "",
            "url": "https://api.github.com/users/zhihaofan",
            "avatar_url": "https://avatars.githubusercontent.com/u/59326288?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "opened",
            "issue": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1359",
                "repository_url": "https://api.github.com/repos/Xilinx/Vitis-AI",
                "labels_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1359/labels{/name}",
                "comments_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1359/comments",
                "events_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1359/events",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1359",
                "id": 1961381292,
                "node_id": "I_kwDODNqNV8506E2s",
                "number": 1359,
                "title": "There are large differences between qat_processor.deployable_model and qat_processor.trainable_model",
                "user": {
                    "login": "zhihaofan",
                    "id": 59326288,
                    "node_id": "MDQ6VXNlcjU5MzI2Mjg4",
                    "avatar_url": "https://avatars.githubusercontent.com/u/59326288?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/zhihaofan",
                    "html_url": "https://github.com/zhihaofan",
                    "followers_url": "https://api.github.com/users/zhihaofan/followers",
                    "following_url": "https://api.github.com/users/zhihaofan/following{/other_user}",
                    "gists_url": "https://api.github.com/users/zhihaofan/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/zhihaofan/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/zhihaofan/subscriptions",
                    "organizations_url": "https://api.github.com/users/zhihaofan/orgs",
                    "repos_url": "https://api.github.com/users/zhihaofan/repos",
                    "events_url": "https://api.github.com/users/zhihaofan/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/zhihaofan/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "labels": [],
                "state": "open",
                "locked": false,
                "assignee": null,
                "assignees": [],
                "milestone": null,
                "comments": 0,
                "created_at": "2023-10-25T13:05:16Z",
                "updated_at": "2023-10-25T13:05:16Z",
                "closed_at": null,
                "author_association": "NONE",
                "active_lock_reason": null,
                "body": "After I did the quantization training, I found that the test results of the model transformed by qat_processor.trainable_model(allow_reused_module=True) were normal, but when I deployed it with qat_processor.deployable_model(args. output_dir, used_for_xmodel=True) the converted model has very serious error.\r\nBelow is my code for quant and deploy:\r\n```\r\nif args.quant:\r\n        input1 = torch.randn(1, 3, 352, 480).to(args.device)\r\n        input2 = torch.randn(1, 3, 352, 480).to(args.device)\r\n        input3 = torch.randn(1, 3, 352, 480).to(args.device)\r\n        inputs = (input1, input2, input3)\r\n        qat_processor = QatProcessor(net, inputs=inputs, bitwidth=8)\r\n        \r\n        quantized_model = qat_processor.trainable_model(allow_reused_module=True)\r\n        deployable_net = qat_processor.to_deployable(quantized_model.cpu(), output_dir=args.output_dir)\r\n        val(valid_loader, quantized_model , args.batch_size, dtype, device, -1, args.output_dir)\r\nelif args.deploy:\r\n        input1 = torch.randn(1, 3, 352, 480).to(args.device)\r\n        input2 = torch.randn(1, 3, 352, 480).to(args.device)\r\n        input3 = torch.randn(1, 3, 352, 480).to(args.device)\r\n        inputs = (input1, input2, input3)\r\n\r\n        qat_processor = QatProcessor(net, inputs=inputs, bitwidth=8)\r\n        deployable_model = qat_processor.deployable_model(args.output_dir, used_for_xmodel=True)\r\n        deployable_model(inputs)\r\n        qat_processor.export_xmodel(args.output_dir, deploy_check=True)\r\n        \r\n        val(valid_loader, deployable_model, args.batch_size, dtype, device, -1, args.output_dir)\r\n        exit(f'====================================== deploy completed! ==============================================')\r\n\r\n```\r\nWhen I run the quant branch, the VAL results are shown in Figure 1, and when I run the deploy branch, the VAL results are shown in Figure 2. The inputs and mods are the same for both branches, but the results are much worse.\r\n![image](https://github.com/Xilinx/Vitis-AI/assets/59326288/b60812e2-b0ee-4db1-acf6-91f0e7555ef5)\r\nFigure1\r\n\r\n![image](https://github.com/Xilinx/Vitis-AI/assets/59326288/e355c928-23fd-4d7c-992b-263d0cd239e1)\r\nFigure2\r\n\r\nAny help would be great. Thanks!",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1359/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "timeline_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1359/timeline",
                "performed_via_github_app": null,
                "state_reason": null
            }
        },
        "public": true,
        "created_at": "2023-10-25T13:05:18Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32833837571",
        "type": "WatchEvent",
        "actor": {
            "id": 9624706,
            "login": "t-kuha",
            "display_login": "t-kuha",
            "gravatar_id": "",
            "url": "https://api.github.com/users/t-kuha",
            "avatar_url": "https://avatars.githubusercontent.com/u/9624706?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "started"
        },
        "public": true,
        "created_at": "2023-10-25T11:58:42Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32828149248",
        "type": "IssueCommentEvent",
        "actor": {
            "id": 79431584,
            "login": "lishixlnx",
            "display_login": "lishixlnx",
            "gravatar_id": "",
            "url": "https://api.github.com/users/lishixlnx",
            "avatar_url": "https://avatars.githubusercontent.com/u/79431584?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "created",
            "issue": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1355",
                "repository_url": "https://api.github.com/repos/Xilinx/Vitis-AI",
                "labels_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1355/labels{/name}",
                "comments_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1355/comments",
                "events_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1355/events",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1355",
                "id": 1951750282,
                "node_id": "I_kwDODNqNV850VViK",
                "number": 1355,
                "title": "Modify yolov5 post processing",
                "user": {
                    "login": "zijian98",
                    "id": 85977135,
                    "node_id": "MDQ6VXNlcjg1OTc3MTM1",
                    "avatar_url": "https://avatars.githubusercontent.com/u/85977135?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/zijian98",
                    "html_url": "https://github.com/zijian98",
                    "followers_url": "https://api.github.com/users/zijian98/followers",
                    "following_url": "https://api.github.com/users/zijian98/following{/other_user}",
                    "gists_url": "https://api.github.com/users/zijian98/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/zijian98/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/zijian98/subscriptions",
                    "organizations_url": "https://api.github.com/users/zijian98/orgs",
                    "repos_url": "https://api.github.com/users/zijian98/repos",
                    "events_url": "https://api.github.com/users/zijian98/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/zijian98/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "labels": [],
                "state": "open",
                "locked": false,
                "assignee": null,
                "assignees": [],
                "milestone": null,
                "comments": 1,
                "created_at": "2023-10-19T09:45:22Z",
                "updated_at": "2023-10-25T08:39:28Z",
                "closed_at": null,
                "author_association": "NONE",
                "active_lock_reason": null,
                "body": "Hi, may I know which file can I modify to change the post processing function in Vitis AI 3.0 as I have a modified yolov5 model with extra parameters. Thank You!",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1355/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "timeline_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1355/timeline",
                "performed_via_github_app": null,
                "state_reason": null
            },
            "comment": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1778787375",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1355#issuecomment-1778787375",
                "issue_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1355",
                "id": 1778787375,
                "node_id": "IC_kwDODNqNV85qBiQv",
                "user": {
                    "login": "lishixlnx",
                    "id": 79431584,
                    "node_id": "MDQ6VXNlcjc5NDMxNTg0",
                    "avatar_url": "https://avatars.githubusercontent.com/u/79431584?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/lishixlnx",
                    "html_url": "https://github.com/lishixlnx",
                    "followers_url": "https://api.github.com/users/lishixlnx/followers",
                    "following_url": "https://api.github.com/users/lishixlnx/following{/other_user}",
                    "gists_url": "https://api.github.com/users/lishixlnx/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/lishixlnx/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/lishixlnx/subscriptions",
                    "organizations_url": "https://api.github.com/users/lishixlnx/orgs",
                    "repos_url": "https://api.github.com/users/lishixlnx/repos",
                    "events_url": "https://api.github.com/users/lishixlnx/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/lishixlnx/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "created_at": "2023-10-25T08:39:28Z",
                "updated_at": "2023-10-25T08:39:28Z",
                "author_association": "NONE",
                "body": "xnnpp/include/vitis/ai/nnpp/yolov5.hpp\r\nxnnpp/src/yolov5.cpp\r\n",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1778787375/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "performed_via_github_app": null
            }
        },
        "public": true,
        "created_at": "2023-10-25T08:39:29Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32828098507",
        "type": "IssueCommentEvent",
        "actor": {
            "id": 79431584,
            "login": "lishixlnx",
            "display_login": "lishixlnx",
            "gravatar_id": "",
            "url": "https://api.github.com/users/lishixlnx",
            "avatar_url": "https://avatars.githubusercontent.com/u/79431584?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "created",
            "issue": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1356",
                "repository_url": "https://api.github.com/repos/Xilinx/Vitis-AI",
                "labels_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1356/labels{/name}",
                "comments_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1356/comments",
                "events_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1356/events",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1356",
                "id": 1957118215,
                "node_id": "I_kwDODNqNV850p0EH",
                "number": 1356,
                "title": " generate xmodel but get error",
                "user": {
                    "login": "holastq",
                    "id": 97514160,
                    "node_id": "U_kgDOBc_ysA",
                    "avatar_url": "https://avatars.githubusercontent.com/u/97514160?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/holastq",
                    "html_url": "https://github.com/holastq",
                    "followers_url": "https://api.github.com/users/holastq/followers",
                    "following_url": "https://api.github.com/users/holastq/following{/other_user}",
                    "gists_url": "https://api.github.com/users/holastq/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/holastq/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/holastq/subscriptions",
                    "organizations_url": "https://api.github.com/users/holastq/orgs",
                    "repos_url": "https://api.github.com/users/holastq/repos",
                    "events_url": "https://api.github.com/users/holastq/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/holastq/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "labels": [],
                "state": "open",
                "locked": false,
                "assignee": null,
                "assignees": [],
                "milestone": null,
                "comments": 1,
                "created_at": "2023-10-23T13:03:41Z",
                "updated_at": "2023-10-25T08:37:46Z",
                "closed_at": null,
                "author_association": "NONE",
                "active_lock_reason": null,
                "body": "WARNING: Logging before InitGoogleLogging() is written to STDERR\r\nW20231023 02:02:13.699882   590 tool_function.cpp:171] [UNILOG][WARNING] The operator named Transweather__Transweather_Tenc_Tenc__OverlapPatchEmbed_patch_embed1__LayerNorm_norm__ret_9, type: nndct_layer_norm, is not defined in XIR. XIR creates the definition of this operator automatically. You should specify the shape and the data_type of the output tensor of this operation by set_attr(\"shape\", std::vector<int>) and set_attr(\"data_type\", std::string)\r\nW20231023 02:02:13.731287   590 tool_function.cpp:171] [UNILOG][WARNING] The operator named Transweather__Transweather_Tenc_Tenc__Block_block1__ModuleList_0__Attention_attn__ret_53, type: nndct_select, is not defined in XIR. XIR creates the definition of this operator automatically. You should specify the shape and the data_type of the output tensor of this operation by set_attr(\"shape\", std::vector<int>) and set_attr(\"data_type\", std::string)\r\nW20231023 02:02:14.587817   590 tool_function.cpp:171] [UNILOG][WARNING] The operator named Transweather__Transweather_Tdec_Tdec__Block_dec_block1__ModuleList_0__Attention_dec_attn__29225, type: nndct_repeat, is not defined in XIR. XIR creates the definition of this operator automatically. You should specify the shape and the data_type of the output tensor of this operation by set_attr(\"shape\", std::vector<int>) and set_attr(\"data_type\", std::string)\r\nF20231023 02:02:14.627684   590 shape_inference.cpp:1760] [UNILOG][FATAL][XIR_INVALID_ARG_OCCUR][Invalid arg occurence!] xir::Op{name = Transweather__Transweather_Tdec_Tdec__Block_dec_block1__ModuleList_0__Attention_dec_attn__ret_943, type = matmul}'s two inputs shape unmatch, the multiplier's shape is {1, 64, 64, 64}, but the multiplicand's shape is {1, 64, 8, 64}, according to the definetion of xir::matmul, their shape are unmatching.\r\n*** Check failure stack trace: ***\r\n[1]+  Killed                  python tw_quant.py -quant_mode test -subset_len 1 -batch_size=1 -deploy\r\nAborted\r\n```\r\n\r\nclass Attention_dec(nn.Module):\r\n    def __init__(self, dim, num_heads=8, qkv_bias=False, qk_scale=None, attn_drop=0., proj_drop=0., sr_ratio=1):\r\n        super().__init__()\r\n        assert dim % num_heads == 0, f\"dim {dim} should be divided by num_heads {num_heads}.\"\r\n        self.dim = dim\r\n        self.num_heads = num_heads\r\n        head_dim = dim // num_heads\r\n        self.scale = qk_scale or head_dim ** -0.5\r\n        self.q = nn.Linear(dim, dim, bias=qkv_bias)\r\n        self.kv = nn.Linear(dim, dim * 2, bias=qkv_bias)\r\n        self.attn_drop = nn.Dropout(attn_drop)\r\n        self.proj = nn.Linear(dim, dim)\r\n        self.proj_drop = nn.Dropout(proj_drop)\r\n        self.task_query = nn.Parameter(torch.randn(1,48,dim))\r\n        self.sr_ratio = sr_ratio\r\n        if sr_ratio > 1:\r\n            self.sr = nn.Conv2d(dim, dim, kernel_size=sr_ratio, stride=sr_ratio)\r\n            self.norm = nn.LayerNorm(dim)\r\n\r\n    def forward(self, x, H, W):\r\n        \r\n        B, N, C = x.shape\r\n        task_q = self.task_query\r\n        task_q = task_q.unsqueeze(0).repeat(B,1,1,1)\r\n        task_q = task_q.squeeze(1)#\r\n\r\n        q = self.q(task_q).reshape(B, task_q.shape[1], self.num_heads, C // self.num_heads).permute(0, 2, 1, 3)\r\n        kv = self.kv(x).reshape(B, -1, 2, self.num_heads, C // self.num_heads).permute(2, 0, 3, 1, 4)\r\n        k, v = kv[0], kv[1]\r\n        q = torch.nn.functional.interpolate(q, size=(v.shape[2],v.shape[3]))\r\n        attn = (q @ k.transpose(-2, -1)) * self.scale\r\n        attn = attn.softmax(dim=-1)\r\n        attn = self.attn_drop(attn)\r\n        print(\"attn:{}\".format(attn.shape))\r\n        print(\"v:{}\".format(v.shape))\r\n        x = (attn @ v).transpose(1, 2)#1 64 8 64\r\n        x = x.reshape(B, N, C)\r\n        x = self.proj(x)\r\n        x = self.proj_drop(x)\r\n\r\n        return x\r\n```\r\nIt shows that  two inputs shape does not match when matmul, but I have no problem running and quantizing when just testing without deploy. The above problem only occurs when generating xmodel. I'm confused about that.",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1356/reactions",
                    "total_count": 1,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 1
                },
                "timeline_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1356/timeline",
                "performed_via_github_app": null,
                "state_reason": null
            },
            "comment": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1778784732",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1356#issuecomment-1778784732",
                "issue_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1356",
                "id": 1778784732,
                "node_id": "IC_kwDODNqNV85qBhnc",
                "user": {
                    "login": "lishixlnx",
                    "id": 79431584,
                    "node_id": "MDQ6VXNlcjc5NDMxNTg0",
                    "avatar_url": "https://avatars.githubusercontent.com/u/79431584?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/lishixlnx",
                    "html_url": "https://github.com/lishixlnx",
                    "followers_url": "https://api.github.com/users/lishixlnx/followers",
                    "following_url": "https://api.github.com/users/lishixlnx/following{/other_user}",
                    "gists_url": "https://api.github.com/users/lishixlnx/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/lishixlnx/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/lishixlnx/subscriptions",
                    "organizations_url": "https://api.github.com/users/lishixlnx/orgs",
                    "repos_url": "https://api.github.com/users/lishixlnx/repos",
                    "events_url": "https://api.github.com/users/lishixlnx/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/lishixlnx/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "created_at": "2023-10-25T08:37:46Z",
                "updated_at": "2023-10-25T08:37:46Z",
                "author_association": "NONE",
                "body": "this op is not supported for this special input format.\r\nUser need provide their own implementation for customer_op.\r\nplease refer to https://docs.xilinx.com/r/en-US/ug1354-xilinx-ai-sdk/Implementing-and-Registering-Custom-Operators",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1778784732/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "performed_via_github_app": null
            }
        },
        "public": true,
        "created_at": "2023-10-25T08:37:47Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32826733755",
        "type": "IssueCommentEvent",
        "actor": {
            "id": 26610087,
            "login": "wilfredkisku",
            "display_login": "wilfredkisku",
            "gravatar_id": "",
            "url": "https://api.github.com/users/wilfredkisku",
            "avatar_url": "https://avatars.githubusercontent.com/u/26610087?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "created",
            "issue": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1358",
                "repository_url": "https://api.github.com/repos/Xilinx/Vitis-AI",
                "labels_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1358/labels{/name}",
                "comments_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1358/comments",
                "events_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1358/events",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1358",
                "id": 1957869513,
                "node_id": "I_kwDODNqNV850srfJ",
                "number": 1358,
                "title": "Vitis-AI Assertion Error (pytorch)",
                "user": {
                    "login": "wilfredkisku",
                    "id": 26610087,
                    "node_id": "MDQ6VXNlcjI2NjEwMDg3",
                    "avatar_url": "https://avatars.githubusercontent.com/u/26610087?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/wilfredkisku",
                    "html_url": "https://github.com/wilfredkisku",
                    "followers_url": "https://api.github.com/users/wilfredkisku/followers",
                    "following_url": "https://api.github.com/users/wilfredkisku/following{/other_user}",
                    "gists_url": "https://api.github.com/users/wilfredkisku/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/wilfredkisku/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/wilfredkisku/subscriptions",
                    "organizations_url": "https://api.github.com/users/wilfredkisku/orgs",
                    "repos_url": "https://api.github.com/users/wilfredkisku/repos",
                    "events_url": "https://api.github.com/users/wilfredkisku/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/wilfredkisku/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "labels": [],
                "state": "open",
                "locked": false,
                "assignee": null,
                "assignees": [],
                "milestone": null,
                "comments": 2,
                "created_at": "2023-10-23T19:20:34Z",
                "updated_at": "2023-10-25T07:49:33Z",
                "closed_at": null,
                "author_association": "NONE",
                "active_lock_reason": null,
                "body": "I am training and compiling the Resnet50 model using ```pytorch 1.13.1```. I am able to obtain the ```xmodel``` after quantization and compilation but while running the model on the hardware I get the resultant error of AssertionError.\r\n\r\n```\r\nI20231023 11:48:41.588702   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:41.588901   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:41.589030   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:41.589396   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_VLxS1y2CcsMpr5dJ, with op num: 9\r\nI20231023 11:48:41.589457   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:41.786698   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:41.786796   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:41.805989   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:41.806100   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:41.806129   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:41.806367   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_43I6OX57yrbj9Ynl, with op num: 9\r\nI20231023 11:48:41.806412   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:41.881876   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:41.881914   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:41.886736   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:41.886767   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:41.886780   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:41.886844   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_cKxi3t8kWa74dnms, with op num: 9\r\nI20231023 11:48:41.886852   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:41.895570   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:41.895675   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:41.902637   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:41.902671   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:41.902679   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:41.902751   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_IHPg2Qk561yv4OKf, with op num: 9\r\nI20231023 11:48:41.902760   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:41.927364   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:41.927435   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:41.932706   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:41.932730   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:41.932736   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:41.932793   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_BpSwtqRoWxXz1vdL, with op num: 9\r\nI20231023 11:48:41.932801   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:41.937515   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:41.937546   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:41.942870   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:41.942906   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:41.942921   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:41.943043   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_Upt5HjRGdCFkXiLx, with op num: 9\r\nI20231023 11:48:41.943059   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:41.952984   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:41.953132   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:41.972256   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:41.972330   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:41.972337   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:41.972397   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_iVtHb582EQwFRmDW, with op num: 9\r\nI20231023 11:48:41.972404   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.104565   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.104604   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.116638   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.116672   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.116684   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.116768   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_bwSCk8tHGsZMqcuP, with op num: 9\r\nI20231023 11:48:42.116779   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.135566   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.135604   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.147694   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.147728   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.147739   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.147819   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_0TcliqtnuGQ1fWF3, with op num: 9\r\nI20231023 11:48:42.147833   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.164856   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.164909   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.170341   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.170374   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.170388   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.170464   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_3VQPTvf1BrAKZi7Y, with op num: 9\r\nI20231023 11:48:42.170471   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.185770   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.185806   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.195351   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.195398   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.195407   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.195525   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_DaptxAGMbSvEsq9h, with op num: 9\r\nI20231023 11:48:42.195537   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.207228   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.207394   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.228682   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.228713   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.228726   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.228825   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_QfK8kMv9CaLwRdPz, with op num: 9\r\nI20231023 11:48:42.228833   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.289140   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.289175   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.294970   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.294998   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.295009   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.295090   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_Fu6M3IYeXWaqjp9v, with op num: 9\r\nI20231023 11:48:42.295101   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.302253   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.302294   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.310004   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.310041   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.310050   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.310127   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_xaAml9XC1NoHTueD, with op num: 9\r\nI20231023 11:48:42.310138   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.321647   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.321714   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.331753   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.331792   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.331804   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.331874   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_52yLrWjhIk80bipO, with op num: 9\r\nI20231023 11:48:42.331882   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.345355   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.345427   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.351855   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.351888   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.351899   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.351977   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_ktiaRzmT9ydbosUX, with op num: 9\r\nI20231023 11:48:42.351989   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.358800   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.358835   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.374123   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.374151   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.374164   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.374245   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_pAwEHj78r29QvKi3, with op num: 9\r\nI20231023 11:48:42.374256   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.489056   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.489092   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.496484   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.496512   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.496526   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.496591   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_rTe8p3nP70YVXks1, with op num: 9\r\nI20231023 11:48:42.496598   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.541469   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.541507   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.555656   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.555683   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.555689   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.555749   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_MA2pQhzj8ZWR6t0X, with op num: 9\r\nI20231023 11:48:42.555755   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.590857   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.590893   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.596505   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.596534   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.596544   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.596619   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_pYjKaWotzvhXU1mS, with op num: 9\r\nI20231023 11:48:42.596630   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.609104   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.609226   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.617033   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.617058   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.617063   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.617120   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_OHpS7Rfj4DLQlWx2, with op num: 9\r\nI20231023 11:48:42.617126   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.636931   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.637020   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.648918   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.648955   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.648964   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.649049   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_gZOGj9efiyAvb7Ps, with op num: 9\r\nI20231023 11:48:42.649060   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.670418   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.670464   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.679901   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.679929   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.679942   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.680004   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_9X83xyQH4FCrcPhI, with op num: 9\r\nI20231023 11:48:42.680011   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.694797   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.694890   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.701822   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.701865   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.701879   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.701967   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_P36VeJUAD24lSMQE, with op num: 9\r\nI20231023 11:48:42.701979   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.719341   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.719395   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.728633   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.728663   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.728677   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.728773   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_yM6OqmXUazPNEw2I, with op num: 9\r\nI20231023 11:48:42.728780   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.766711   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.766747   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.775254   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.775282   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.775293   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.775400   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_YuWp43FBxM5lZaXO, with op num: 9\r\nI20231023 11:48:42.775411   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.817631   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.817667   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.827736   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.827771   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.827786   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.827867   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_UoHa6BcSkMEZxTju, with op num: 9\r\nI20231023 11:48:42.827883   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.867051   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.867087   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.873515   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.873541   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.873551   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.873627   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_Lgeo31WHPyxk0Rs2, with op num: 9\r\nI20231023 11:48:42.873637   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.889269   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.889307   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.907343   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.907367   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.907377   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.907454   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_F0BvbXLIzePDmZdE, with op num: 9\r\nI20231023 11:48:42.907465   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.031304   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.031339   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.042095   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.042169   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.042177   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.042306   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_QpfPg9IdxnyLO0lX, with op num: 9\r\nI20231023 11:48:43.042320   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.061691   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.061733   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.069414   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.069437   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.069443   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.069501   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_L1rV78RjnisKzw5U, with op num: 9\r\nI20231023 11:48:43.069509   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.109721   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.109849   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.119098   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.119200   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.119225   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.119395   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_QN64dilhZsybSTP5, with op num: 9\r\nI20231023 11:48:43.119422   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.146499   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.146550   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.164407   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.164561   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.164582   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.164805   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_x9t8n7ekw36z5rAW, with op num: 9\r\nI20231023 11:48:43.164842   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.225860   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.225908   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.243223   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.243254   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.243264   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.243348   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_cgM9wNoLB2J7z0hO, with op num: 7\r\nI20231023 11:48:43.243360   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.249629   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.249665   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.256650   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.256742   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.256754   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.256860   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_Do0HbtBF4UhjdKzV, with op num: 7\r\nI20231023 11:48:43.256875   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.265231   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.265283   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.272639   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.272665   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.272677   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.272737   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_svCB9NnYi1UwISdo, with op num: 7\r\nI20231023 11:48:43.272744   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.284123   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.284184   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.297248   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.297283   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.297292   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.297365   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_Y0sCjovqwJkZ4yDP, with op num: 7\r\nI20231023 11:48:43.297374   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.302415   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.302455   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.309427   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.309551   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.309571   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.309753   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_oRmxFwgTznIVGq2y, with op num: 7\r\nI20231023 11:48:43.309769   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.318441   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.318507   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.323974   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.324007   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.324018   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.324098   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_Mp7kXbF8VnLsm4fi, with op num: 7\r\nI20231023 11:48:43.324110   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.335346   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.335446   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.343658   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.343760   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.343797   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.344116   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_6zyvsUV8mFkiB0ql, with op num: 7\r\nI20231023 11:48:43.344193   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.351086   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.351150   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.359465   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.359493   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.359499   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.359558   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_97zo6WjgM8TRK3vD, with op num: 7\r\nI20231023 11:48:43.359565   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.363860   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.363899   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.368402   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.368425   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.368431   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.368490   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_cd2VZQ9luzgrbWth, with op num: 7\r\nI20231023 11:48:43.368496   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.371794   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.371825   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.376019   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.376042   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.376049   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.376137   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_3tvJKLUfHo0IBGek, with op num: 7\r\nI20231023 11:48:43.376144   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.379565   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.379601   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.385270   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.385304   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.385324   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.385390   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_DJurPGs6HZemW5yc, with op num: 7\r\nI20231023 11:48:43.385397   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.388785   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.388816   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.393028   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.393060   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.393074   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.393143   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_NamFybDCo3QKB2fG, with op num: 7\r\nI20231023 11:48:43.393150   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.397401   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.397440   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.403213   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.403236   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.403250   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.403311   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_XLD37wf6JrSAYPeI, with op num: 7\r\nI20231023 11:48:43.403317   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.406697   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.406740   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.414135   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.414165   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.414175   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.414248   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_8QxevhqTBOMc49if, with op num: 7\r\nI20231023 11:48:43.414259   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.418246   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.418284   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.423141   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.423166   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.423177   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.423252   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_u2DUsjAOPnhI5M0a, with op num: 7\r\nI20231023 11:48:43.423264   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.428144   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.428206   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.432854   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.432879   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.432889   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.432965   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_Y9KwPphoBl8CfQm1, with op num: 7\r\nI20231023 11:48:43.432976   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.436563   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.436594   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.446602   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.446633   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.446643   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.446724   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_FcwIvrikz7RgX3jM, with op num: 7\r\nI20231023 11:48:43.446735   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.450908   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.450999   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.462368   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.462407   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.462415   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.462502   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_avgpool_qOp7hcdQBu1tfH6z, with op num: 6\r\nI20231023 11:48:43.462513   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nW20231023 11:48:43.465863   116 RedundantOpReductionPass.cpp:663] [UNILOG][WARNING] xir::Op{name = ResNet__ResNet_AdaptiveAvgPool2d_avgpool__10714_fix, type = pool-fix}'s input and output is unchanged, so it will be removed.\r\nI20231023 11:48:43.466033   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\r\nI20231023 11:48:43.466056   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.473188   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.473217   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.473227   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.473322   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_ymHSW2EcAiVvDGIZ, with op num: 4\r\nI20231023 11:48:43.473345   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.478021   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.478066   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.507692   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.507791   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.507812   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.508060   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_3XPgLCU7BaD9dz2J, with op num: 8\r\nI20231023 11:48:43.508117   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.548360   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.548398   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.554064   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.554095   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.554105   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.554185   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_7AMNpvWZueVxaEQR, with op num: 8\r\nI20231023 11:48:43.554196   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.565871   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.565910   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.571573   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.571609   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.571617   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.571695   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_zVYUr5aNjBdCo6XP, with op num: 8\r\nI20231023 11:48:43.571705   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.588176   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.588213   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.596892   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.596918   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.596925   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.597011   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_M5sjhDGeVpcEIdi3, with op num: 8\r\nI20231023 11:48:43.597018   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.604521   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.604558   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.614528   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.614567   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.614579   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.614655   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_LPhY45Xv1ifDZR7z, with op num: 8\r\nI20231023 11:48:43.614663   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.633589   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.633626   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.638620   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.638657   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.638667   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.638744   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_dense_8rd61qYJt5VXDj2O, with op num: 8\r\nI20231023 11:48:43.638753   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.652699   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.652740   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.661659   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.661736   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.661753   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.661906   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_PF7AdBVfevt04TYn, with op num: 8\r\nI20231023 11:48:43.661952   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.684952   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.684988   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.695480   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.695503   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.695510   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.695569   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_SuTZ1AlQnhc6CLtr, with op num: 8\r\nI20231023 11:48:43.695575   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.751102   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.751137   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.756666   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.756692   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.756705   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.756783   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_2xim6pPtnVyhBFWg, with op num: 8\r\nI20231023 11:48:43.756793   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.766975   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.767012   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.774281   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.774375   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.774394   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.774633   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_dIXJK62Q1Ajf5cak, with op num: 8\r\nI20231023 11:48:43.774677   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.797073   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.797111   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.803189   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.803221   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.803231   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.803311   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_tIpPodYyrn871FDK, with op num: 8\r\nI20231023 11:48:43.803323   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.816011   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.816095   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.821354   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.821388   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.821393   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.821475   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_XfKCZVrdagBDMHWF, with op num: 8\r\nI20231023 11:48:43.821487   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.829840   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.829878   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.844655   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.844740   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.844763   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.844939   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_S8OxuyPQ9mRznLfG, with op num: 8\r\nI20231023 11:48:43.844959   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.944259   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.944312   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.954612   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.954641   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.954650   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.954742   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_yaj2Vg67dKNil0H5, with op num: 8\r\nI20231023 11:48:43.954758   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.017506   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.017542   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:44.023041   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:44.023066   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:44.023079   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:44.023164   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_ycDCLzUf7ti9jsWm, with op num: 8\r\nI20231023 11:48:44.023175   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.032301   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.032337   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:44.037953   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:44.037976   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:44.037981   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:44.038039   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_ku51VK78GpE4xilQ, with op num: 8\r\nI20231023 11:48:44.038046   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.046656   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.046720   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:44.065193   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:44.065249   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:44.065258   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:44.065320   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_5pJ6xi4WEsm9w2V8, with op num: 8\r\nI20231023 11:48:44.065327   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.122391   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.122426   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:44.128155   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:44.128190   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:44.128199   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:44.128273   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_IyxKE9zDGtpUhO6R, with op num: 8\r\nI20231023 11:48:44.128304   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.137281   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.137320   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:44.147807   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:44.147848   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:44.147857   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:44.147944   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_fe8BNhSWjw1qLO2D, with op num: 8\r\nI20231023 11:48:44.147956   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.167348   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.167387   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:44.175048   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:44.175081   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:44.175091   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:44.175191   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_7dYzH4WyEuxJcTFa, with op num: 8\r\nI20231023 11:48:44.175202   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.197777   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.197818   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:44.203788   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:44.203816   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:44.203822   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:44.203879   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_iTGMctlVNvja2Qh3, with op num: 8\r\nI20231023 11:48:44.203886   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.220065   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.220105   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\n```\r\nThe error on while loading it onto the hardware (using python APIs).\r\n\r\n```\r\n---------------------------------------------------------------------------\r\nAssertionError                            Traceback (most recent call last)\r\n<ipython-input-4-d01a35e490ee> in <module>\r\n----> 1 overlay.load_model(\"ResNet_int.xmodel\")\r\n\r\n/usr/local/share/pynq-venv/lib/python3.8/site-packages/pynq_dpu/dpu.py in load_model(self, model)\r\n    169             self.graph = xir.Graph.deserialize(abs_model)\r\n    170             subgraphs = get_child_subgraph_dpu(self.graph)\r\n--> 171             assert len(subgraphs) == 1\r\n    172             self.runner = vart.Runner.create_runner(subgraphs[0], \"run\")\r\n\r\nAssertionError: \r\n```\r\n\r\nIs there anything wrong that I am doing according to the logs, I was unable to figure out any. Any help would be great. Thanks!",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1358/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "timeline_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1358/timeline",
                "performed_via_github_app": null,
                "state_reason": null
            },
            "comment": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1778705036",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1358#issuecomment-1778705036",
                "issue_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1358",
                "id": 1778705036,
                "node_id": "IC_kwDODNqNV85qBOKM",
                "user": {
                    "login": "wilfredkisku",
                    "id": 26610087,
                    "node_id": "MDQ6VXNlcjI2NjEwMDg3",
                    "avatar_url": "https://avatars.githubusercontent.com/u/26610087?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/wilfredkisku",
                    "html_url": "https://github.com/wilfredkisku",
                    "followers_url": "https://api.github.com/users/wilfredkisku/followers",
                    "following_url": "https://api.github.com/users/wilfredkisku/following{/other_user}",
                    "gists_url": "https://api.github.com/users/wilfredkisku/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/wilfredkisku/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/wilfredkisku/subscriptions",
                    "organizations_url": "https://api.github.com/users/wilfredkisku/orgs",
                    "repos_url": "https://api.github.com/users/wilfredkisku/repos",
                    "events_url": "https://api.github.com/users/wilfredkisku/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/wilfredkisku/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "created_at": "2023-10-25T07:49:33Z",
                "updated_at": "2023-10-25T07:49:33Z",
                "author_association": "NONE",
                "body": "This is the snippet of the netron generated graph. You are right (about the subgraphs generated). But I tried to create a single subgraph for a ResNet Model. I think I will have to simplify the network code for the model.\r\n\r\nI am not sure how multiple subgraphs are getting generated.\r\n\r\n![Screenshot from 2023-10-25 12-39-13](https://github.com/Xilinx/Vitis-AI/assets/26610087/c6c7f4f5-ecc8-41e9-b2c9-c84fcfd88adc)\r\n\r\nThank you for the help.",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1778705036/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "performed_via_github_app": null
            }
        },
        "public": true,
        "created_at": "2023-10-25T07:49:34Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32825500928",
        "type": "IssueCommentEvent",
        "actor": {
            "id": 79431584,
            "login": "lishixlnx",
            "display_login": "lishixlnx",
            "gravatar_id": "",
            "url": "https://api.github.com/users/lishixlnx",
            "avatar_url": "https://avatars.githubusercontent.com/u/79431584?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "created",
            "issue": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1358",
                "repository_url": "https://api.github.com/repos/Xilinx/Vitis-AI",
                "labels_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1358/labels{/name}",
                "comments_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1358/comments",
                "events_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1358/events",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1358",
                "id": 1957869513,
                "node_id": "I_kwDODNqNV850srfJ",
                "number": 1358,
                "title": "Vitis-AI Assertion Error (pytorch)",
                "user": {
                    "login": "wilfredkisku",
                    "id": 26610087,
                    "node_id": "MDQ6VXNlcjI2NjEwMDg3",
                    "avatar_url": "https://avatars.githubusercontent.com/u/26610087?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/wilfredkisku",
                    "html_url": "https://github.com/wilfredkisku",
                    "followers_url": "https://api.github.com/users/wilfredkisku/followers",
                    "following_url": "https://api.github.com/users/wilfredkisku/following{/other_user}",
                    "gists_url": "https://api.github.com/users/wilfredkisku/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/wilfredkisku/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/wilfredkisku/subscriptions",
                    "organizations_url": "https://api.github.com/users/wilfredkisku/orgs",
                    "repos_url": "https://api.github.com/users/wilfredkisku/repos",
                    "events_url": "https://api.github.com/users/wilfredkisku/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/wilfredkisku/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "labels": [],
                "state": "open",
                "locked": false,
                "assignee": null,
                "assignees": [],
                "milestone": null,
                "comments": 1,
                "created_at": "2023-10-23T19:20:34Z",
                "updated_at": "2023-10-25T07:01:49Z",
                "closed_at": null,
                "author_association": "NONE",
                "active_lock_reason": null,
                "body": "I am training and compiling the Resnet50 model using ```pytorch 1.13.1```. I am able to obtain the ```xmodel``` after quantization and compilation but while running the model on the hardware I get the resultant error of AssertionError.\r\n\r\n```\r\nI20231023 11:48:41.588702   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:41.588901   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:41.589030   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:41.589396   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_VLxS1y2CcsMpr5dJ, with op num: 9\r\nI20231023 11:48:41.589457   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:41.786698   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:41.786796   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:41.805989   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:41.806100   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:41.806129   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:41.806367   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_43I6OX57yrbj9Ynl, with op num: 9\r\nI20231023 11:48:41.806412   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:41.881876   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:41.881914   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:41.886736   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:41.886767   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:41.886780   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:41.886844   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_cKxi3t8kWa74dnms, with op num: 9\r\nI20231023 11:48:41.886852   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:41.895570   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:41.895675   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:41.902637   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:41.902671   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:41.902679   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:41.902751   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_IHPg2Qk561yv4OKf, with op num: 9\r\nI20231023 11:48:41.902760   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:41.927364   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:41.927435   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:41.932706   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:41.932730   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:41.932736   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:41.932793   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_BpSwtqRoWxXz1vdL, with op num: 9\r\nI20231023 11:48:41.932801   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:41.937515   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:41.937546   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:41.942870   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:41.942906   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:41.942921   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:41.943043   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_Upt5HjRGdCFkXiLx, with op num: 9\r\nI20231023 11:48:41.943059   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:41.952984   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:41.953132   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:41.972256   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:41.972330   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:41.972337   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:41.972397   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_iVtHb582EQwFRmDW, with op num: 9\r\nI20231023 11:48:41.972404   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.104565   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.104604   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.116638   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.116672   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.116684   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.116768   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_bwSCk8tHGsZMqcuP, with op num: 9\r\nI20231023 11:48:42.116779   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.135566   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.135604   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.147694   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.147728   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.147739   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.147819   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_0TcliqtnuGQ1fWF3, with op num: 9\r\nI20231023 11:48:42.147833   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.164856   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.164909   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.170341   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.170374   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.170388   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.170464   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_3VQPTvf1BrAKZi7Y, with op num: 9\r\nI20231023 11:48:42.170471   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.185770   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.185806   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.195351   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.195398   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.195407   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.195525   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_DaptxAGMbSvEsq9h, with op num: 9\r\nI20231023 11:48:42.195537   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.207228   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.207394   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.228682   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.228713   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.228726   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.228825   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_QfK8kMv9CaLwRdPz, with op num: 9\r\nI20231023 11:48:42.228833   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.289140   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.289175   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.294970   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.294998   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.295009   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.295090   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_Fu6M3IYeXWaqjp9v, with op num: 9\r\nI20231023 11:48:42.295101   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.302253   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.302294   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.310004   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.310041   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.310050   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.310127   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_xaAml9XC1NoHTueD, with op num: 9\r\nI20231023 11:48:42.310138   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.321647   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.321714   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.331753   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.331792   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.331804   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.331874   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_52yLrWjhIk80bipO, with op num: 9\r\nI20231023 11:48:42.331882   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.345355   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.345427   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.351855   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.351888   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.351899   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.351977   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_ktiaRzmT9ydbosUX, with op num: 9\r\nI20231023 11:48:42.351989   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.358800   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.358835   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.374123   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.374151   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.374164   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.374245   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_pAwEHj78r29QvKi3, with op num: 9\r\nI20231023 11:48:42.374256   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.489056   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.489092   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.496484   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.496512   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.496526   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.496591   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_rTe8p3nP70YVXks1, with op num: 9\r\nI20231023 11:48:42.496598   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.541469   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.541507   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.555656   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.555683   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.555689   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.555749   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_MA2pQhzj8ZWR6t0X, with op num: 9\r\nI20231023 11:48:42.555755   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.590857   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.590893   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.596505   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.596534   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.596544   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.596619   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_pYjKaWotzvhXU1mS, with op num: 9\r\nI20231023 11:48:42.596630   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.609104   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.609226   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.617033   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.617058   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.617063   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.617120   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_OHpS7Rfj4DLQlWx2, with op num: 9\r\nI20231023 11:48:42.617126   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.636931   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.637020   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.648918   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.648955   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.648964   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.649049   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_gZOGj9efiyAvb7Ps, with op num: 9\r\nI20231023 11:48:42.649060   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.670418   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.670464   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.679901   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.679929   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.679942   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.680004   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_9X83xyQH4FCrcPhI, with op num: 9\r\nI20231023 11:48:42.680011   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.694797   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.694890   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.701822   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.701865   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.701879   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.701967   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_P36VeJUAD24lSMQE, with op num: 9\r\nI20231023 11:48:42.701979   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.719341   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.719395   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.728633   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.728663   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.728677   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.728773   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_yM6OqmXUazPNEw2I, with op num: 9\r\nI20231023 11:48:42.728780   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.766711   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.766747   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.775254   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.775282   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.775293   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.775400   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_YuWp43FBxM5lZaXO, with op num: 9\r\nI20231023 11:48:42.775411   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.817631   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.817667   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.827736   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.827771   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.827786   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.827867   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_UoHa6BcSkMEZxTju, with op num: 9\r\nI20231023 11:48:42.827883   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.867051   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.867087   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.873515   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.873541   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.873551   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.873627   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_Lgeo31WHPyxk0Rs2, with op num: 9\r\nI20231023 11:48:42.873637   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.889269   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.889307   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.907343   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.907367   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.907377   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.907454   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_F0BvbXLIzePDmZdE, with op num: 9\r\nI20231023 11:48:42.907465   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.031304   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.031339   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.042095   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.042169   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.042177   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.042306   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_QpfPg9IdxnyLO0lX, with op num: 9\r\nI20231023 11:48:43.042320   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.061691   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.061733   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.069414   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.069437   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.069443   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.069501   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_L1rV78RjnisKzw5U, with op num: 9\r\nI20231023 11:48:43.069509   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.109721   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.109849   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.119098   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.119200   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.119225   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.119395   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_QN64dilhZsybSTP5, with op num: 9\r\nI20231023 11:48:43.119422   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.146499   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.146550   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.164407   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.164561   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.164582   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.164805   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_x9t8n7ekw36z5rAW, with op num: 9\r\nI20231023 11:48:43.164842   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.225860   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.225908   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.243223   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.243254   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.243264   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.243348   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_cgM9wNoLB2J7z0hO, with op num: 7\r\nI20231023 11:48:43.243360   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.249629   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.249665   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.256650   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.256742   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.256754   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.256860   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_Do0HbtBF4UhjdKzV, with op num: 7\r\nI20231023 11:48:43.256875   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.265231   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.265283   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.272639   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.272665   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.272677   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.272737   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_svCB9NnYi1UwISdo, with op num: 7\r\nI20231023 11:48:43.272744   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.284123   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.284184   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.297248   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.297283   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.297292   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.297365   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_Y0sCjovqwJkZ4yDP, with op num: 7\r\nI20231023 11:48:43.297374   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.302415   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.302455   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.309427   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.309551   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.309571   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.309753   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_oRmxFwgTznIVGq2y, with op num: 7\r\nI20231023 11:48:43.309769   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.318441   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.318507   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.323974   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.324007   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.324018   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.324098   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_Mp7kXbF8VnLsm4fi, with op num: 7\r\nI20231023 11:48:43.324110   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.335346   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.335446   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.343658   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.343760   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.343797   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.344116   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_6zyvsUV8mFkiB0ql, with op num: 7\r\nI20231023 11:48:43.344193   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.351086   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.351150   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.359465   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.359493   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.359499   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.359558   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_97zo6WjgM8TRK3vD, with op num: 7\r\nI20231023 11:48:43.359565   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.363860   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.363899   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.368402   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.368425   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.368431   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.368490   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_cd2VZQ9luzgrbWth, with op num: 7\r\nI20231023 11:48:43.368496   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.371794   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.371825   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.376019   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.376042   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.376049   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.376137   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_3tvJKLUfHo0IBGek, with op num: 7\r\nI20231023 11:48:43.376144   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.379565   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.379601   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.385270   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.385304   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.385324   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.385390   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_DJurPGs6HZemW5yc, with op num: 7\r\nI20231023 11:48:43.385397   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.388785   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.388816   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.393028   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.393060   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.393074   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.393143   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_NamFybDCo3QKB2fG, with op num: 7\r\nI20231023 11:48:43.393150   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.397401   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.397440   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.403213   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.403236   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.403250   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.403311   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_XLD37wf6JrSAYPeI, with op num: 7\r\nI20231023 11:48:43.403317   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.406697   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.406740   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.414135   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.414165   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.414175   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.414248   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_8QxevhqTBOMc49if, with op num: 7\r\nI20231023 11:48:43.414259   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.418246   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.418284   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.423141   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.423166   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.423177   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.423252   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_u2DUsjAOPnhI5M0a, with op num: 7\r\nI20231023 11:48:43.423264   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.428144   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.428206   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.432854   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.432879   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.432889   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.432965   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_Y9KwPphoBl8CfQm1, with op num: 7\r\nI20231023 11:48:43.432976   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.436563   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.436594   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.446602   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.446633   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.446643   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.446724   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_FcwIvrikz7RgX3jM, with op num: 7\r\nI20231023 11:48:43.446735   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.450908   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.450999   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.462368   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.462407   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.462415   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.462502   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_avgpool_qOp7hcdQBu1tfH6z, with op num: 6\r\nI20231023 11:48:43.462513   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nW20231023 11:48:43.465863   116 RedundantOpReductionPass.cpp:663] [UNILOG][WARNING] xir::Op{name = ResNet__ResNet_AdaptiveAvgPool2d_avgpool__10714_fix, type = pool-fix}'s input and output is unchanged, so it will be removed.\r\nI20231023 11:48:43.466033   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\r\nI20231023 11:48:43.466056   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.473188   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.473217   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.473227   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.473322   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_ymHSW2EcAiVvDGIZ, with op num: 4\r\nI20231023 11:48:43.473345   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.478021   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.478066   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.507692   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.507791   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.507812   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.508060   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_3XPgLCU7BaD9dz2J, with op num: 8\r\nI20231023 11:48:43.508117   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.548360   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.548398   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.554064   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.554095   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.554105   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.554185   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_7AMNpvWZueVxaEQR, with op num: 8\r\nI20231023 11:48:43.554196   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.565871   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.565910   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.571573   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.571609   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.571617   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.571695   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_zVYUr5aNjBdCo6XP, with op num: 8\r\nI20231023 11:48:43.571705   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.588176   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.588213   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.596892   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.596918   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.596925   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.597011   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_M5sjhDGeVpcEIdi3, with op num: 8\r\nI20231023 11:48:43.597018   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.604521   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.604558   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.614528   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.614567   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.614579   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.614655   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_LPhY45Xv1ifDZR7z, with op num: 8\r\nI20231023 11:48:43.614663   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.633589   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.633626   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.638620   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.638657   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.638667   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.638744   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_dense_8rd61qYJt5VXDj2O, with op num: 8\r\nI20231023 11:48:43.638753   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.652699   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.652740   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.661659   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.661736   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.661753   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.661906   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_PF7AdBVfevt04TYn, with op num: 8\r\nI20231023 11:48:43.661952   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.684952   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.684988   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.695480   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.695503   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.695510   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.695569   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_SuTZ1AlQnhc6CLtr, with op num: 8\r\nI20231023 11:48:43.695575   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.751102   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.751137   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.756666   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.756692   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.756705   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.756783   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_2xim6pPtnVyhBFWg, with op num: 8\r\nI20231023 11:48:43.756793   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.766975   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.767012   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.774281   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.774375   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.774394   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.774633   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_dIXJK62Q1Ajf5cak, with op num: 8\r\nI20231023 11:48:43.774677   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.797073   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.797111   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.803189   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.803221   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.803231   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.803311   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_tIpPodYyrn871FDK, with op num: 8\r\nI20231023 11:48:43.803323   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.816011   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.816095   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.821354   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.821388   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.821393   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.821475   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_XfKCZVrdagBDMHWF, with op num: 8\r\nI20231023 11:48:43.821487   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.829840   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.829878   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.844655   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.844740   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.844763   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.844939   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_S8OxuyPQ9mRznLfG, with op num: 8\r\nI20231023 11:48:43.844959   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.944259   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.944312   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.954612   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.954641   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.954650   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.954742   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_yaj2Vg67dKNil0H5, with op num: 8\r\nI20231023 11:48:43.954758   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.017506   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.017542   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:44.023041   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:44.023066   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:44.023079   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:44.023164   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_ycDCLzUf7ti9jsWm, with op num: 8\r\nI20231023 11:48:44.023175   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.032301   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.032337   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:44.037953   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:44.037976   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:44.037981   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:44.038039   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_ku51VK78GpE4xilQ, with op num: 8\r\nI20231023 11:48:44.038046   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.046656   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.046720   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:44.065193   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:44.065249   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:44.065258   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:44.065320   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_5pJ6xi4WEsm9w2V8, with op num: 8\r\nI20231023 11:48:44.065327   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.122391   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.122426   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:44.128155   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:44.128190   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:44.128199   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:44.128273   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_IyxKE9zDGtpUhO6R, with op num: 8\r\nI20231023 11:48:44.128304   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.137281   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.137320   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:44.147807   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:44.147848   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:44.147857   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:44.147944   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_fe8BNhSWjw1qLO2D, with op num: 8\r\nI20231023 11:48:44.147956   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.167348   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.167387   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:44.175048   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:44.175081   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:44.175091   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:44.175191   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_7dYzH4WyEuxJcTFa, with op num: 8\r\nI20231023 11:48:44.175202   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.197777   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.197818   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:44.203788   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:44.203816   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:44.203822   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:44.203879   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_iTGMctlVNvja2Qh3, with op num: 8\r\nI20231023 11:48:44.203886   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.220065   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.220105   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\n```\r\nThe error on while loading it onto the hardware (using python APIs).\r\n\r\n```\r\n---------------------------------------------------------------------------\r\nAssertionError                            Traceback (most recent call last)\r\n<ipython-input-4-d01a35e490ee> in <module>\r\n----> 1 overlay.load_model(\"ResNet_int.xmodel\")\r\n\r\n/usr/local/share/pynq-venv/lib/python3.8/site-packages/pynq_dpu/dpu.py in load_model(self, model)\r\n    169             self.graph = xir.Graph.deserialize(abs_model)\r\n    170             subgraphs = get_child_subgraph_dpu(self.graph)\r\n--> 171             assert len(subgraphs) == 1\r\n    172             self.runner = vart.Runner.create_runner(subgraphs[0], \"run\")\r\n\r\nAssertionError: \r\n```\r\n\r\nIs there anything wrong that I am doing according to the logs, I was unable to figure out any. Any help would be great. Thanks!",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1358/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "timeline_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1358/timeline",
                "performed_via_github_app": null,
                "state_reason": null
            },
            "comment": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1778637813",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1358#issuecomment-1778637813",
                "issue_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1358",
                "id": 1778637813,
                "node_id": "IC_kwDODNqNV85qA9v1",
                "user": {
                    "login": "lishixlnx",
                    "id": 79431584,
                    "node_id": "MDQ6VXNlcjc5NDMxNTg0",
                    "avatar_url": "https://avatars.githubusercontent.com/u/79431584?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/lishixlnx",
                    "html_url": "https://github.com/lishixlnx",
                    "followers_url": "https://api.github.com/users/lishixlnx/followers",
                    "following_url": "https://api.github.com/users/lishixlnx/following{/other_user}",
                    "gists_url": "https://api.github.com/users/lishixlnx/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/lishixlnx/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/lishixlnx/subscriptions",
                    "organizations_url": "https://api.github.com/users/lishixlnx/orgs",
                    "repos_url": "https://api.github.com/users/lishixlnx/repos",
                    "events_url": "https://api.github.com/users/lishixlnx/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/lishixlnx/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "created_at": "2023-10-25T07:01:49Z",
                "updated_at": "2023-10-25T07:01:49Z",
                "author_association": "NONE",
                "body": "from the above log info, you can see you get a lot of dpu subgraphs. \r\nBut this sample code need meet the condition that dpu subgraph number is 1.  \r\nSo error occurs.  Please open the compiled xmodel with netron to check the cpu subgraph and find what op is not supported by dpu.  then try to replace these ops by the supported ops.",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1778637813/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "performed_via_github_app": null
            }
        },
        "public": true,
        "created_at": "2023-10-25T07:01:49Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32821167895",
        "type": "ForkEvent",
        "actor": {
            "id": 29189560,
            "login": "yw19e14",
            "display_login": "yw19e14",
            "gravatar_id": "",
            "url": "https://api.github.com/users/yw19e14",
            "avatar_url": "https://avatars.githubusercontent.com/u/29189560?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "forkee": {
                "id": 709596731,
                "node_id": "R_kgDOKkuWOw",
                "name": "Vitis-AI",
                "full_name": "yw19e14/Vitis-AI",
                "private": false,
                "owner": {
                    "login": "yw19e14",
                    "id": 29189560,
                    "node_id": "MDQ6VXNlcjI5MTg5NTYw",
                    "avatar_url": "https://avatars.githubusercontent.com/u/29189560?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/yw19e14",
                    "html_url": "https://github.com/yw19e14",
                    "followers_url": "https://api.github.com/users/yw19e14/followers",
                    "following_url": "https://api.github.com/users/yw19e14/following{/other_user}",
                    "gists_url": "https://api.github.com/users/yw19e14/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/yw19e14/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/yw19e14/subscriptions",
                    "organizations_url": "https://api.github.com/users/yw19e14/orgs",
                    "repos_url": "https://api.github.com/users/yw19e14/repos",
                    "events_url": "https://api.github.com/users/yw19e14/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/yw19e14/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "html_url": "https://github.com/yw19e14/Vitis-AI",
                "description": "Vitis AI is Xilinx\u2019s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.",
                "fork": true,
                "url": "https://api.github.com/repos/yw19e14/Vitis-AI",
                "forks_url": "https://api.github.com/repos/yw19e14/Vitis-AI/forks",
                "keys_url": "https://api.github.com/repos/yw19e14/Vitis-AI/keys{/key_id}",
                "collaborators_url": "https://api.github.com/repos/yw19e14/Vitis-AI/collaborators{/collaborator}",
                "teams_url": "https://api.github.com/repos/yw19e14/Vitis-AI/teams",
                "hooks_url": "https://api.github.com/repos/yw19e14/Vitis-AI/hooks",
                "issue_events_url": "https://api.github.com/repos/yw19e14/Vitis-AI/issues/events{/number}",
                "events_url": "https://api.github.com/repos/yw19e14/Vitis-AI/events",
                "assignees_url": "https://api.github.com/repos/yw19e14/Vitis-AI/assignees{/user}",
                "branches_url": "https://api.github.com/repos/yw19e14/Vitis-AI/branches{/branch}",
                "tags_url": "https://api.github.com/repos/yw19e14/Vitis-AI/tags",
                "blobs_url": "https://api.github.com/repos/yw19e14/Vitis-AI/git/blobs{/sha}",
                "git_tags_url": "https://api.github.com/repos/yw19e14/Vitis-AI/git/tags{/sha}",
                "git_refs_url": "https://api.github.com/repos/yw19e14/Vitis-AI/git/refs{/sha}",
                "trees_url": "https://api.github.com/repos/yw19e14/Vitis-AI/git/trees{/sha}",
                "statuses_url": "https://api.github.com/repos/yw19e14/Vitis-AI/statuses/{sha}",
                "languages_url": "https://api.github.com/repos/yw19e14/Vitis-AI/languages",
                "stargazers_url": "https://api.github.com/repos/yw19e14/Vitis-AI/stargazers",
                "contributors_url": "https://api.github.com/repos/yw19e14/Vitis-AI/contributors",
                "subscribers_url": "https://api.github.com/repos/yw19e14/Vitis-AI/subscribers",
                "subscription_url": "https://api.github.com/repos/yw19e14/Vitis-AI/subscription",
                "commits_url": "https://api.github.com/repos/yw19e14/Vitis-AI/commits{/sha}",
                "git_commits_url": "https://api.github.com/repos/yw19e14/Vitis-AI/git/commits{/sha}",
                "comments_url": "https://api.github.com/repos/yw19e14/Vitis-AI/comments{/number}",
                "issue_comment_url": "https://api.github.com/repos/yw19e14/Vitis-AI/issues/comments{/number}",
                "contents_url": "https://api.github.com/repos/yw19e14/Vitis-AI/contents/{+path}",
                "compare_url": "https://api.github.com/repos/yw19e14/Vitis-AI/compare/{base}...{head}",
                "merges_url": "https://api.github.com/repos/yw19e14/Vitis-AI/merges",
                "archive_url": "https://api.github.com/repos/yw19e14/Vitis-AI/{archive_format}{/ref}",
                "downloads_url": "https://api.github.com/repos/yw19e14/Vitis-AI/downloads",
                "issues_url": "https://api.github.com/repos/yw19e14/Vitis-AI/issues{/number}",
                "pulls_url": "https://api.github.com/repos/yw19e14/Vitis-AI/pulls{/number}",
                "milestones_url": "https://api.github.com/repos/yw19e14/Vitis-AI/milestones{/number}",
                "notifications_url": "https://api.github.com/repos/yw19e14/Vitis-AI/notifications{?since,all,participating}",
                "labels_url": "https://api.github.com/repos/yw19e14/Vitis-AI/labels{/name}",
                "releases_url": "https://api.github.com/repos/yw19e14/Vitis-AI/releases{/id}",
                "deployments_url": "https://api.github.com/repos/yw19e14/Vitis-AI/deployments",
                "created_at": "2023-10-25T02:20:12Z",
                "updated_at": "2023-10-25T02:20:12Z",
                "pushed_at": "2023-10-14T15:14:54Z",
                "git_url": "git://github.com/yw19e14/Vitis-AI.git",
                "ssh_url": "git@github.com:yw19e14/Vitis-AI.git",
                "clone_url": "https://github.com/yw19e14/Vitis-AI.git",
                "svn_url": "https://github.com/yw19e14/Vitis-AI",
                "homepage": "https://www.xilinx.com/ai",
                "size": 2221675,
                "stargazers_count": 0,
                "watchers_count": 0,
                "language": null,
                "has_issues": false,
                "has_projects": true,
                "has_downloads": true,
                "has_wiki": true,
                "has_pages": false,
                "has_discussions": false,
                "forks_count": 0,
                "mirror_url": null,
                "archived": false,
                "disabled": false,
                "open_issues_count": 0,
                "license": {
                    "key": "apache-2.0",
                    "name": "Apache License 2.0",
                    "spdx_id": "Apache-2.0",
                    "url": "https://api.github.com/licenses/apache-2.0",
                    "node_id": "MDc6TGljZW5zZTI="
                },
                "allow_forking": true,
                "is_template": false,
                "web_commit_signoff_required": false,
                "topics": [],
                "visibility": "public",
                "forks": 0,
                "open_issues": 0,
                "watchers": 0,
                "default_branch": "master",
                "public": true
            }
        },
        "public": true,
        "created_at": "2023-10-25T02:20:13Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32795731768",
        "type": "IssueCommentEvent",
        "actor": {
            "id": 58767580,
            "login": "janifer112x",
            "display_login": "janifer112x",
            "gravatar_id": "",
            "url": "https://api.github.com/users/janifer112x",
            "avatar_url": "https://avatars.githubusercontent.com/u/58767580?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "created",
            "issue": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357",
                "repository_url": "https://api.github.com/repos/Xilinx/Vitis-AI",
                "labels_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/labels{/name}",
                "comments_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/comments",
                "events_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/events",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1357",
                "id": 1957396673,
                "node_id": "I_kwDODNqNV850q4DB",
                "number": 1357,
                "title": "Module tf_nndct not found in vitis-ai-tensorflow2-cpu",
                "user": {
                    "login": "dguenzel",
                    "id": 104899560,
                    "node_id": "U_kgDOBkCj6A",
                    "avatar_url": "https://avatars.githubusercontent.com/u/104899560?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/dguenzel",
                    "html_url": "https://github.com/dguenzel",
                    "followers_url": "https://api.github.com/users/dguenzel/followers",
                    "following_url": "https://api.github.com/users/dguenzel/following{/other_user}",
                    "gists_url": "https://api.github.com/users/dguenzel/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/dguenzel/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/dguenzel/subscriptions",
                    "organizations_url": "https://api.github.com/users/dguenzel/orgs",
                    "repos_url": "https://api.github.com/users/dguenzel/repos",
                    "events_url": "https://api.github.com/users/dguenzel/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/dguenzel/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "labels": [],
                "state": "open",
                "locked": false,
                "assignee": null,
                "assignees": [],
                "milestone": null,
                "comments": 3,
                "created_at": "2023-10-23T15:06:16Z",
                "updated_at": "2023-10-24T08:13:03Z",
                "closed_at": null,
                "author_association": "NONE",
                "active_lock_reason": null,
                "body": "Hello,\r\n\r\nI am trying to follow the tutorial TF2-Vitis-AI-Optimizer for Vitis AI 3.5. My current development machine does not have a GPU, so I use the CPU-only Docker image. I have tried with the image I built myself according to the tutorial and with the one on Docker Hub.\r\n\r\nIn step 4 (section 3.4) Pruning and Fine-Tuning I get an error:\r\n```\r\n(vitis-ai-tensorflow2) vitis-ai-user@fpgadev:/workspace/tutorials/TF2-Vitis-AI-Optimizer/files/dogs-vs-cats_mobilenetv2$ python -u implement.py --mode prune --build_dir ${BUILD} 2>&1 | tee ${LOG}/prune.log\r\ntf_nndct               not found\r\n\r\n-----------------------------------------\r\nKeras version      :  2.12.0\r\nTensorFlow version :  2.12.0\r\n3.8.6 | packaged by conda-forge | (default, Oct  7 2020, 19:08:05) \r\n[GCC 7.5.0]\r\n-----------------------------------------\r\nPlease install GPU version of TF2\r\n\r\n[DB INFO] IMPLEMENT PRUNING ...\r\n\r\nLoading weights from ./build_pr/float_model/f_model.h5\r\n\r\n[DB INFO] Original model accuracy: 93.4200 %\r\n-----------------------------------------\r\nPruning iteration  1  of 6  Pruning ratio:  0.1\r\nTarget accuracy for this iteration:  0.9061739891767502\r\nTraceback (most recent call last):\r\n  File \"implement.py\", line 342, in <module>\r\n    run_main()\r\n  File \"implement.py\", line 339, in run_main\r\n    implement(args.build_dir, args.mode, args.target)\r\n  File \"implement.py\", line 219, in implement\r\n    pruned_model = prune(model,prune_ratio,test_dataset)\r\n  File \"implement.py\", line 151, in prune\r\n    runner = IterativePruningRunner(model, input_spec)\r\nNameError: name 'IterativePruningRunner' is not defined\r\n```\r\n\r\nIndeed, there is no Python module \"tf_nndct\" installed anywhere in the Docker image. If I look inside the image for ROCm it is in:\r\n`/opt/vitis_ai/conda/envs/vitis-ai-tensorflow2/lib/python3.8/site-packages/tf_nndct`\r\n\r\nIt appears that there has been a similar issue #1283 with this module in the past, but the offered solution does not change anything for me.\r\n\r\nI could not find any indication that the iterative pruning is a GPU-only feature, so is this a bug during creation of the CPU-only Docker image?\r\n\r\nThank you and best regards!",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "timeline_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/timeline",
                "performed_via_github_app": null,
                "state_reason": null
            },
            "comment": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1776732670",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1357#issuecomment-1776732670",
                "issue_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357",
                "id": 1776732670,
                "node_id": "IC_kwDODNqNV85p5sn-",
                "user": {
                    "login": "janifer112x",
                    "id": 58767580,
                    "node_id": "MDQ6VXNlcjU4NzY3NTgw",
                    "avatar_url": "https://avatars.githubusercontent.com/u/58767580?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/janifer112x",
                    "html_url": "https://github.com/janifer112x",
                    "followers_url": "https://api.github.com/users/janifer112x/followers",
                    "following_url": "https://api.github.com/users/janifer112x/following{/other_user}",
                    "gists_url": "https://api.github.com/users/janifer112x/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/janifer112x/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/janifer112x/subscriptions",
                    "organizations_url": "https://api.github.com/users/janifer112x/orgs",
                    "repos_url": "https://api.github.com/users/janifer112x/repos",
                    "events_url": "https://api.github.com/users/janifer112x/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/janifer112x/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "created_at": "2023-10-24T08:13:03Z",
                "updated_at": "2023-10-24T08:13:03Z",
                "author_association": "COLLABORATOR",
                "body": "Hi @dguenzel , it is general requirement. if you want to use optimizer, have to use GPU docker instead.:)",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1776732670/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "performed_via_github_app": null
            }
        },
        "public": true,
        "created_at": "2023-10-24T08:13:04Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32795401209",
        "type": "IssueCommentEvent",
        "actor": {
            "id": 104899560,
            "login": "dguenzel",
            "display_login": "dguenzel",
            "gravatar_id": "",
            "url": "https://api.github.com/users/dguenzel",
            "avatar_url": "https://avatars.githubusercontent.com/u/104899560?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "created",
            "issue": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357",
                "repository_url": "https://api.github.com/repos/Xilinx/Vitis-AI",
                "labels_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/labels{/name}",
                "comments_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/comments",
                "events_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/events",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1357",
                "id": 1957396673,
                "node_id": "I_kwDODNqNV850q4DB",
                "number": 1357,
                "title": "Module tf_nndct not found in vitis-ai-tensorflow2-cpu",
                "user": {
                    "login": "dguenzel",
                    "id": 104899560,
                    "node_id": "U_kgDOBkCj6A",
                    "avatar_url": "https://avatars.githubusercontent.com/u/104899560?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/dguenzel",
                    "html_url": "https://github.com/dguenzel",
                    "followers_url": "https://api.github.com/users/dguenzel/followers",
                    "following_url": "https://api.github.com/users/dguenzel/following{/other_user}",
                    "gists_url": "https://api.github.com/users/dguenzel/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/dguenzel/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/dguenzel/subscriptions",
                    "organizations_url": "https://api.github.com/users/dguenzel/orgs",
                    "repos_url": "https://api.github.com/users/dguenzel/repos",
                    "events_url": "https://api.github.com/users/dguenzel/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/dguenzel/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "labels": [],
                "state": "open",
                "locked": false,
                "assignee": null,
                "assignees": [],
                "milestone": null,
                "comments": 2,
                "created_at": "2023-10-23T15:06:16Z",
                "updated_at": "2023-10-24T08:00:26Z",
                "closed_at": null,
                "author_association": "NONE",
                "active_lock_reason": null,
                "body": "Hello,\r\n\r\nI am trying to follow the tutorial TF2-Vitis-AI-Optimizer for Vitis AI 3.5. My current development machine does not have a GPU, so I use the CPU-only Docker image. I have tried with the image I built myself according to the tutorial and with the one on Docker Hub.\r\n\r\nIn step 4 (section 3.4) Pruning and Fine-Tuning I get an error:\r\n```\r\n(vitis-ai-tensorflow2) vitis-ai-user@fpgadev:/workspace/tutorials/TF2-Vitis-AI-Optimizer/files/dogs-vs-cats_mobilenetv2$ python -u implement.py --mode prune --build_dir ${BUILD} 2>&1 | tee ${LOG}/prune.log\r\ntf_nndct               not found\r\n\r\n-----------------------------------------\r\nKeras version      :  2.12.0\r\nTensorFlow version :  2.12.0\r\n3.8.6 | packaged by conda-forge | (default, Oct  7 2020, 19:08:05) \r\n[GCC 7.5.0]\r\n-----------------------------------------\r\nPlease install GPU version of TF2\r\n\r\n[DB INFO] IMPLEMENT PRUNING ...\r\n\r\nLoading weights from ./build_pr/float_model/f_model.h5\r\n\r\n[DB INFO] Original model accuracy: 93.4200 %\r\n-----------------------------------------\r\nPruning iteration  1  of 6  Pruning ratio:  0.1\r\nTarget accuracy for this iteration:  0.9061739891767502\r\nTraceback (most recent call last):\r\n  File \"implement.py\", line 342, in <module>\r\n    run_main()\r\n  File \"implement.py\", line 339, in run_main\r\n    implement(args.build_dir, args.mode, args.target)\r\n  File \"implement.py\", line 219, in implement\r\n    pruned_model = prune(model,prune_ratio,test_dataset)\r\n  File \"implement.py\", line 151, in prune\r\n    runner = IterativePruningRunner(model, input_spec)\r\nNameError: name 'IterativePruningRunner' is not defined\r\n```\r\n\r\nIndeed, there is no Python module \"tf_nndct\" installed anywhere in the Docker image. If I look inside the image for ROCm it is in:\r\n`/opt/vitis_ai/conda/envs/vitis-ai-tensorflow2/lib/python3.8/site-packages/tf_nndct`\r\n\r\nIt appears that there has been a similar issue #1283 with this module in the past, but the offered solution does not change anything for me.\r\n\r\nI could not find any indication that the iterative pruning is a GPU-only feature, so is this a bug during creation of the CPU-only Docker image?\r\n\r\nThank you and best regards!",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "timeline_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/timeline",
                "performed_via_github_app": null,
                "state_reason": null
            },
            "comment": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1776714711",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1357#issuecomment-1776714711",
                "issue_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357",
                "id": 1776714711,
                "node_id": "IC_kwDODNqNV85p5oPX",
                "user": {
                    "login": "dguenzel",
                    "id": 104899560,
                    "node_id": "U_kgDOBkCj6A",
                    "avatar_url": "https://avatars.githubusercontent.com/u/104899560?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/dguenzel",
                    "html_url": "https://github.com/dguenzel",
                    "followers_url": "https://api.github.com/users/dguenzel/followers",
                    "following_url": "https://api.github.com/users/dguenzel/following{/other_user}",
                    "gists_url": "https://api.github.com/users/dguenzel/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/dguenzel/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/dguenzel/subscriptions",
                    "organizations_url": "https://api.github.com/users/dguenzel/orgs",
                    "repos_url": "https://api.github.com/users/dguenzel/repos",
                    "events_url": "https://api.github.com/users/dguenzel/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/dguenzel/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "created_at": "2023-10-24T08:00:26Z",
                "updated_at": "2023-10-24T08:00:26Z",
                "author_association": "NONE",
                "body": "Thank you for the quick reply. Is a GPU a general requirement for the optimizer or just a limitation of the specific tutorial?",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1776714711/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "performed_via_github_app": null
            }
        },
        "public": true,
        "created_at": "2023-10-24T08:00:26Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32789641252",
        "type": "IssueCommentEvent",
        "actor": {
            "id": 58767580,
            "login": "janifer112x",
            "display_login": "janifer112x",
            "gravatar_id": "",
            "url": "https://api.github.com/users/janifer112x",
            "avatar_url": "https://avatars.githubusercontent.com/u/58767580?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "created",
            "issue": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357",
                "repository_url": "https://api.github.com/repos/Xilinx/Vitis-AI",
                "labels_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/labels{/name}",
                "comments_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/comments",
                "events_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/events",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1357",
                "id": 1957396673,
                "node_id": "I_kwDODNqNV850q4DB",
                "number": 1357,
                "title": "Module tf_nndct not found in vitis-ai-tensorflow2-cpu",
                "user": {
                    "login": "dguenzel",
                    "id": 104899560,
                    "node_id": "U_kgDOBkCj6A",
                    "avatar_url": "https://avatars.githubusercontent.com/u/104899560?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/dguenzel",
                    "html_url": "https://github.com/dguenzel",
                    "followers_url": "https://api.github.com/users/dguenzel/followers",
                    "following_url": "https://api.github.com/users/dguenzel/following{/other_user}",
                    "gists_url": "https://api.github.com/users/dguenzel/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/dguenzel/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/dguenzel/subscriptions",
                    "organizations_url": "https://api.github.com/users/dguenzel/orgs",
                    "repos_url": "https://api.github.com/users/dguenzel/repos",
                    "events_url": "https://api.github.com/users/dguenzel/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/dguenzel/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "labels": [],
                "state": "open",
                "locked": false,
                "assignee": null,
                "assignees": [],
                "milestone": null,
                "comments": 1,
                "created_at": "2023-10-23T15:06:16Z",
                "updated_at": "2023-10-24T01:57:43Z",
                "closed_at": null,
                "author_association": "NONE",
                "active_lock_reason": null,
                "body": "Hello,\r\n\r\nI am trying to follow the tutorial TF2-Vitis-AI-Optimizer for Vitis AI 3.5. My current development machine does not have a GPU, so I use the CPU-only Docker image. I have tried with the image I built myself according to the tutorial and with the one on Docker Hub.\r\n\r\nIn step 4 (section 3.4) Pruning and Fine-Tuning I get an error:\r\n```\r\n(vitis-ai-tensorflow2) vitis-ai-user@fpgadev:/workspace/tutorials/TF2-Vitis-AI-Optimizer/files/dogs-vs-cats_mobilenetv2$ python -u implement.py --mode prune --build_dir ${BUILD} 2>&1 | tee ${LOG}/prune.log\r\ntf_nndct               not found\r\n\r\n-----------------------------------------\r\nKeras version      :  2.12.0\r\nTensorFlow version :  2.12.0\r\n3.8.6 | packaged by conda-forge | (default, Oct  7 2020, 19:08:05) \r\n[GCC 7.5.0]\r\n-----------------------------------------\r\nPlease install GPU version of TF2\r\n\r\n[DB INFO] IMPLEMENT PRUNING ...\r\n\r\nLoading weights from ./build_pr/float_model/f_model.h5\r\n\r\n[DB INFO] Original model accuracy: 93.4200 %\r\n-----------------------------------------\r\nPruning iteration  1  of 6  Pruning ratio:  0.1\r\nTarget accuracy for this iteration:  0.9061739891767502\r\nTraceback (most recent call last):\r\n  File \"implement.py\", line 342, in <module>\r\n    run_main()\r\n  File \"implement.py\", line 339, in run_main\r\n    implement(args.build_dir, args.mode, args.target)\r\n  File \"implement.py\", line 219, in implement\r\n    pruned_model = prune(model,prune_ratio,test_dataset)\r\n  File \"implement.py\", line 151, in prune\r\n    runner = IterativePruningRunner(model, input_spec)\r\nNameError: name 'IterativePruningRunner' is not defined\r\n```\r\n\r\nIndeed, there is no Python module \"tf_nndct\" installed anywhere in the Docker image. If I look inside the image for ROCm it is in:\r\n`/opt/vitis_ai/conda/envs/vitis-ai-tensorflow2/lib/python3.8/site-packages/tf_nndct`\r\n\r\nIt appears that there has been a similar issue #1283 with this module in the past, but the offered solution does not change anything for me.\r\n\r\nI could not find any indication that the iterative pruning is a GPU-only feature, so is this a bug during creation of the CPU-only Docker image?\r\n\r\nThank you and best regards!",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "timeline_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/timeline",
                "performed_via_github_app": null,
                "state_reason": null
            },
            "comment": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1776363362",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1357#issuecomment-1776363362",
                "issue_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357",
                "id": 1776363362,
                "node_id": "IC_kwDODNqNV85p4Sdi",
                "user": {
                    "login": "janifer112x",
                    "id": 58767580,
                    "node_id": "MDQ6VXNlcjU4NzY3NTgw",
                    "avatar_url": "https://avatars.githubusercontent.com/u/58767580?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/janifer112x",
                    "html_url": "https://github.com/janifer112x",
                    "followers_url": "https://api.github.com/users/janifer112x/followers",
                    "following_url": "https://api.github.com/users/janifer112x/following{/other_user}",
                    "gists_url": "https://api.github.com/users/janifer112x/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/janifer112x/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/janifer112x/subscriptions",
                    "organizations_url": "https://api.github.com/users/janifer112x/orgs",
                    "repos_url": "https://api.github.com/users/janifer112x/repos",
                    "events_url": "https://api.github.com/users/janifer112x/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/janifer112x/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "created_at": "2023-10-24T01:57:43Z",
                "updated_at": "2023-10-24T01:57:43Z",
                "author_association": "COLLABORATOR",
                "body": "Hi @dguenzel,\r\nThanks for trying with VitisAI. this maybe some mis-leading information in the documentation.\r\noptimizer is only a feature in GPU docker(ROCM and Nivida GPU), for CPU, the feature is not supported. ",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1776363362/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "performed_via_github_app": null
            }
        },
        "public": true,
        "created_at": "2023-10-24T01:57:44Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32789469748",
        "type": "WatchEvent",
        "actor": {
            "id": 30167688,
            "login": "Stanley-Cho",
            "display_login": "Stanley-Cho",
            "gravatar_id": "",
            "url": "https://api.github.com/users/Stanley-Cho",
            "avatar_url": "https://avatars.githubusercontent.com/u/30167688?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "started"
        },
        "public": true,
        "created_at": "2023-10-24T01:47:01Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32784022810",
        "type": "WatchEvent",
        "actor": {
            "id": 87983167,
            "login": "vk1214",
            "display_login": "vk1214",
            "gravatar_id": "",
            "url": "https://api.github.com/users/vk1214",
            "avatar_url": "https://avatars.githubusercontent.com/u/87983167?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "started"
        },
        "public": true,
        "created_at": "2023-10-23T20:19:58Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32783820882",
        "type": "IssueCommentEvent",
        "actor": {
            "id": 56117150,
            "login": "manudwd",
            "display_login": "manudwd",
            "gravatar_id": "",
            "url": "https://api.github.com/users/manudwd",
            "avatar_url": "https://avatars.githubusercontent.com/u/56117150?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "created",
            "issue": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1347",
                "repository_url": "https://api.github.com/repos/Xilinx/Vitis-AI",
                "labels_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1347/labels{/name}",
                "comments_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1347/comments",
                "events_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1347/events",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1347",
                "id": 1922497208,
                "node_id": "I_kwDODNqNV85ylvq4",
                "number": 1347,
                "title": "MaxPool2d Unsupported on DPUCZDX8G_ISA1_B4096",
                "user": {
                    "login": "manudwd",
                    "id": 56117150,
                    "node_id": "MDQ6VXNlcjU2MTE3MTUw",
                    "avatar_url": "https://avatars.githubusercontent.com/u/56117150?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/manudwd",
                    "html_url": "https://github.com/manudwd",
                    "followers_url": "https://api.github.com/users/manudwd/followers",
                    "following_url": "https://api.github.com/users/manudwd/following{/other_user}",
                    "gists_url": "https://api.github.com/users/manudwd/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/manudwd/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/manudwd/subscriptions",
                    "organizations_url": "https://api.github.com/users/manudwd/orgs",
                    "repos_url": "https://api.github.com/users/manudwd/repos",
                    "events_url": "https://api.github.com/users/manudwd/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/manudwd/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "labels": [],
                "state": "open",
                "locked": false,
                "assignee": null,
                "assignees": [],
                "milestone": null,
                "comments": 8,
                "created_at": "2023-10-02T19:11:46Z",
                "updated_at": "2023-10-23T20:11:27Z",
                "closed_at": null,
                "author_association": "NONE",
                "active_lock_reason": null,
                "body": "Hi I was running the model inspected on a simplistic tensorflow model on Vitis 2.5.0,\r\n\r\n```\r\n[VAI INFO] Update include_bias_corr: False\r\n[VAI INFO] Update include_fast_ft: False\r\n[VAI INFO] Update include_cle: False\r\n[VAI WARNING] Layer max_pooling2d_46(MaxPooling2D)'s `MaxPooling2D` is not supported by target\r\n[VAI WARNING] Layer max_pooling2d_47(MaxPooling2D)'s `MaxPooling2D` is not supported by target\r\n[VAI WARNING] Layer max_pooling2d_48(MaxPooling2D)'s `MaxPooling2D` is not supported by target\r\n[VAI INFO] Inspect Results:\r\n[MODEL INFO]:\r\n________________________________________________________________________________________________________________________\r\nModel Name: model_3\r\n________________________________________________________________________________________________________________________\r\nID          Name                    Type                    Device      Notes                                           \r\n========================================================================================================================\r\n0/9         input_4                 InputLayer              INPUT                                                       \r\n------------------------------------------------------------------------------------------------------------------------\r\n1/9         conv2d_629              Conv2D<relu>            DPU                                                         \r\n------------------------------------------------------------------------------------------------------------------------\r\n2/9         max_pooling2d_46        MaxPooling2D            CPU         `MaxPooling2D` is not supported by target       \r\n------------------------------------------------------------------------------------------------------------------------\r\n3/9         conv2d_630              Conv2D<relu>            DPU                                                         \r\n------------------------------------------------------------------------------------------------------------------------\r\n4/9         max_pooling2d_47        MaxPooling2D            CPU         `MaxPooling2D` is not supported by target       \r\n------------------------------------------------------------------------------------------------------------------------\r\n5/9         conv2d_631              Conv2D<relu>            DPU                                                         \r\n------------------------------------------------------------------------------------------------------------------------\r\n6/9         max_pooling2d_48        MaxPooling2D            CPU         `MaxPooling2D` is not supported by target       \r\n------------------------------------------------------------------------------------------------------------------------\r\n7/9         flatten_8               Flatten                 DPU                                                         \r\n------------------------------------------------------------------------------------------------------------------------\r\n8/9         dense_27                Dense<relu>             DPU                                                         \r\n------------------------------------------------------------------------------------------------------------------------\r\n9/9         dense_28                Dense<linear>           DPU                                                         \r\n------------------------------------------------------------------------------------------------------------------------\r\n========================================================================================================================\r\n[SUMMARY INFO]:\r\n- [Target Name]: DPUCZDX8G_ISA1_B4096\r\n- [Target Type]: DPUCZDX8G\r\n- [Total Layers]: 10\r\n- [Layer Types]: InputLayer(1) Conv2D<relu>(3) MaxPooling2D(3) Flatten(1) Dense<relu>(1) Dense<linear>(1) \r\n- [Partition Results]: INPUT(1) DPU(6) CPU(3) \r\n========================================================================================================================\r\n[NOTES INFO]:\r\n- [2/9] Layer max_pooling2d_46 (Type:MaxPooling2D, Device:CPU):\r\n    * `MaxPooling2D` is not supported by target\r\n- [4/9] Layer max_pooling2d_47 (Type:MaxPooling2D, Device:CPU):\r\n    * `MaxPooling2D` is not supported by target\r\n- [6/9] Layer max_pooling2d_48 (Type:MaxPooling2D, Device:CPU):\r\n    * `MaxPooling2D` is not supported by target\r\n========================================================================================================================\r\n[VAI INFO] Start plotting model to model.svg\r\n[VAI INFO] Inspected model has been plotted in: model.svg.\r\n[VAI INFO] Start dumping inspected results to inspect_results.txt\r\n[VAI INFO] Inspected results has been dumped in: inspect_results.txt.\r\n[VAI INFO] Inspect Finished.\r\n\r\n\r\n```\r\n\r\nWhen I realized that MaxPooling2D is unsupported, upon checking the https://docs.xilinx.com/r/en-US/ug1414-vitis-ai/Currently-Supported-Operators max-pool is mentioned but I will presume its only for 1D, I'd really appreciate either someone correcting me on MaxPool2D existence and usage for vitis-ai, or creating a pull-request to implement it.",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1347/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "timeline_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1347/timeline",
                "performed_via_github_app": null,
                "state_reason": null
            },
            "comment": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1775945112",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1347#issuecomment-1775945112",
                "issue_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1347",
                "id": 1775945112,
                "node_id": "IC_kwDODNqNV85p2sWY",
                "user": {
                    "login": "manudwd",
                    "id": 56117150,
                    "node_id": "MDQ6VXNlcjU2MTE3MTUw",
                    "avatar_url": "https://avatars.githubusercontent.com/u/56117150?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/manudwd",
                    "html_url": "https://github.com/manudwd",
                    "followers_url": "https://api.github.com/users/manudwd/followers",
                    "following_url": "https://api.github.com/users/manudwd/following{/other_user}",
                    "gists_url": "https://api.github.com/users/manudwd/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/manudwd/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/manudwd/subscriptions",
                    "organizations_url": "https://api.github.com/users/manudwd/orgs",
                    "repos_url": "https://api.github.com/users/manudwd/repos",
                    "events_url": "https://api.github.com/users/manudwd/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/manudwd/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "created_at": "2023-10-23T20:11:27Z",
                "updated_at": "2023-10-23T20:11:27Z",
                "author_association": "NONE",
                "body": "@quentonh Yeah took me a second but I got that! I guess my only question now is whether there is a way where I can check whether all my layers have indeed been moved to the DPU since inspector won't help me with that on VAI v2.5.",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/comments/1775945112/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "performed_via_github_app": null
            }
        },
        "public": true,
        "created_at": "2023-10-23T20:11:28Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32782615344",
        "type": "IssuesEvent",
        "actor": {
            "id": 26610087,
            "login": "wilfredkisku",
            "display_login": "wilfredkisku",
            "gravatar_id": "",
            "url": "https://api.github.com/users/wilfredkisku",
            "avatar_url": "https://avatars.githubusercontent.com/u/26610087?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "opened",
            "issue": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1358",
                "repository_url": "https://api.github.com/repos/Xilinx/Vitis-AI",
                "labels_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1358/labels{/name}",
                "comments_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1358/comments",
                "events_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1358/events",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1358",
                "id": 1957869513,
                "node_id": "I_kwDODNqNV850srfJ",
                "number": 1358,
                "title": "Vitis-AI Assertion Error (pytorch)",
                "user": {
                    "login": "wilfredkisku",
                    "id": 26610087,
                    "node_id": "MDQ6VXNlcjI2NjEwMDg3",
                    "avatar_url": "https://avatars.githubusercontent.com/u/26610087?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/wilfredkisku",
                    "html_url": "https://github.com/wilfredkisku",
                    "followers_url": "https://api.github.com/users/wilfredkisku/followers",
                    "following_url": "https://api.github.com/users/wilfredkisku/following{/other_user}",
                    "gists_url": "https://api.github.com/users/wilfredkisku/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/wilfredkisku/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/wilfredkisku/subscriptions",
                    "organizations_url": "https://api.github.com/users/wilfredkisku/orgs",
                    "repos_url": "https://api.github.com/users/wilfredkisku/repos",
                    "events_url": "https://api.github.com/users/wilfredkisku/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/wilfredkisku/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "labels": [],
                "state": "open",
                "locked": false,
                "assignee": null,
                "assignees": [],
                "milestone": null,
                "comments": 0,
                "created_at": "2023-10-23T19:20:34Z",
                "updated_at": "2023-10-23T19:20:34Z",
                "closed_at": null,
                "author_association": "NONE",
                "active_lock_reason": null,
                "body": "I am training and compiling the Resnet50 model using ```pytorch 1.13.1```. I am able to obtain the ```xmodel``` after quantization and compilation but while running the model on the hardware I get the resultant error of AssertionError.\r\n\r\n```\r\nI20231023 11:48:41.588702   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:41.588901   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:41.589030   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:41.589396   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_VLxS1y2CcsMpr5dJ, with op num: 9\r\nI20231023 11:48:41.589457   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:41.786698   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:41.786796   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:41.805989   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:41.806100   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:41.806129   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:41.806367   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_43I6OX57yrbj9Ynl, with op num: 9\r\nI20231023 11:48:41.806412   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:41.881876   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:41.881914   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:41.886736   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:41.886767   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:41.886780   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:41.886844   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_cKxi3t8kWa74dnms, with op num: 9\r\nI20231023 11:48:41.886852   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:41.895570   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:41.895675   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:41.902637   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:41.902671   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:41.902679   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:41.902751   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_IHPg2Qk561yv4OKf, with op num: 9\r\nI20231023 11:48:41.902760   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:41.927364   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:41.927435   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:41.932706   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:41.932730   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:41.932736   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:41.932793   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_BpSwtqRoWxXz1vdL, with op num: 9\r\nI20231023 11:48:41.932801   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:41.937515   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:41.937546   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:41.942870   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:41.942906   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:41.942921   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:41.943043   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_Upt5HjRGdCFkXiLx, with op num: 9\r\nI20231023 11:48:41.943059   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:41.952984   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:41.953132   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:41.972256   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:41.972330   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:41.972337   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:41.972397   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_iVtHb582EQwFRmDW, with op num: 9\r\nI20231023 11:48:41.972404   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.104565   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.104604   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.116638   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.116672   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.116684   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.116768   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_bwSCk8tHGsZMqcuP, with op num: 9\r\nI20231023 11:48:42.116779   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.135566   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.135604   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.147694   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.147728   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.147739   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.147819   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_0TcliqtnuGQ1fWF3, with op num: 9\r\nI20231023 11:48:42.147833   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.164856   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.164909   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.170341   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.170374   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.170388   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.170464   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_3VQPTvf1BrAKZi7Y, with op num: 9\r\nI20231023 11:48:42.170471   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.185770   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.185806   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.195351   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.195398   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.195407   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.195525   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_DaptxAGMbSvEsq9h, with op num: 9\r\nI20231023 11:48:42.195537   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.207228   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.207394   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.228682   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.228713   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.228726   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.228825   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_QfK8kMv9CaLwRdPz, with op num: 9\r\nI20231023 11:48:42.228833   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.289140   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.289175   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.294970   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.294998   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.295009   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.295090   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_Fu6M3IYeXWaqjp9v, with op num: 9\r\nI20231023 11:48:42.295101   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.302253   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.302294   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.310004   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.310041   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.310050   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.310127   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_xaAml9XC1NoHTueD, with op num: 9\r\nI20231023 11:48:42.310138   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.321647   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.321714   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.331753   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.331792   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.331804   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.331874   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_52yLrWjhIk80bipO, with op num: 9\r\nI20231023 11:48:42.331882   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.345355   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.345427   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.351855   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.351888   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.351899   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.351977   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_ktiaRzmT9ydbosUX, with op num: 9\r\nI20231023 11:48:42.351989   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.358800   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.358835   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.374123   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.374151   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.374164   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.374245   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_pAwEHj78r29QvKi3, with op num: 9\r\nI20231023 11:48:42.374256   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.489056   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.489092   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.496484   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.496512   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.496526   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.496591   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_rTe8p3nP70YVXks1, with op num: 9\r\nI20231023 11:48:42.496598   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.541469   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.541507   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.555656   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.555683   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.555689   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.555749   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_MA2pQhzj8ZWR6t0X, with op num: 9\r\nI20231023 11:48:42.555755   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.590857   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.590893   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.596505   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.596534   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.596544   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.596619   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_pYjKaWotzvhXU1mS, with op num: 9\r\nI20231023 11:48:42.596630   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.609104   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.609226   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.617033   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.617058   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.617063   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.617120   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_OHpS7Rfj4DLQlWx2, with op num: 9\r\nI20231023 11:48:42.617126   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.636931   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.637020   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.648918   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.648955   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.648964   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.649049   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_gZOGj9efiyAvb7Ps, with op num: 9\r\nI20231023 11:48:42.649060   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.670418   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.670464   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.679901   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.679929   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.679942   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.680004   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_9X83xyQH4FCrcPhI, with op num: 9\r\nI20231023 11:48:42.680011   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.694797   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.694890   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.701822   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.701865   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.701879   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.701967   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_P36VeJUAD24lSMQE, with op num: 9\r\nI20231023 11:48:42.701979   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.719341   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.719395   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.728633   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.728663   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.728677   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.728773   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_yM6OqmXUazPNEw2I, with op num: 9\r\nI20231023 11:48:42.728780   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.766711   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.766747   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.775254   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.775282   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.775293   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.775400   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_YuWp43FBxM5lZaXO, with op num: 9\r\nI20231023 11:48:42.775411   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.817631   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.817667   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.827736   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.827771   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.827786   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.827867   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_UoHa6BcSkMEZxTju, with op num: 9\r\nI20231023 11:48:42.827883   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.867051   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.867087   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.873515   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.873541   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.873551   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.873627   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_Lgeo31WHPyxk0Rs2, with op num: 9\r\nI20231023 11:48:42.873637   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:42.889269   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:42.889307   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:42.907343   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:42.907367   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:42.907377   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:42.907454   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_F0BvbXLIzePDmZdE, with op num: 9\r\nI20231023 11:48:42.907465   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.031304   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.031339   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.042095   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.042169   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.042177   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.042306   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_QpfPg9IdxnyLO0lX, with op num: 9\r\nI20231023 11:48:43.042320   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.061691   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.061733   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.069414   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.069437   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.069443   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.069501   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_L1rV78RjnisKzw5U, with op num: 9\r\nI20231023 11:48:43.069509   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.109721   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.109849   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.119098   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.119200   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.119225   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.119395   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_QN64dilhZsybSTP5, with op num: 9\r\nI20231023 11:48:43.119422   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.146499   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.146550   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.164407   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.164561   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.164582   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.164805   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_x9t8n7ekw36z5rAW, with op num: 9\r\nI20231023 11:48:43.164842   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.225860   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.225908   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.243223   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.243254   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.243264   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.243348   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_cgM9wNoLB2J7z0hO, with op num: 7\r\nI20231023 11:48:43.243360   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.249629   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.249665   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.256650   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.256742   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.256754   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.256860   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_Do0HbtBF4UhjdKzV, with op num: 7\r\nI20231023 11:48:43.256875   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.265231   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.265283   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.272639   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.272665   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.272677   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.272737   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_svCB9NnYi1UwISdo, with op num: 7\r\nI20231023 11:48:43.272744   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.284123   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.284184   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.297248   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.297283   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.297292   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.297365   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_Y0sCjovqwJkZ4yDP, with op num: 7\r\nI20231023 11:48:43.297374   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.302415   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.302455   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.309427   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.309551   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.309571   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.309753   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_oRmxFwgTznIVGq2y, with op num: 7\r\nI20231023 11:48:43.309769   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.318441   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.318507   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.323974   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.324007   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.324018   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.324098   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_Mp7kXbF8VnLsm4fi, with op num: 7\r\nI20231023 11:48:43.324110   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.335346   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.335446   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.343658   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.343760   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.343797   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.344116   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_6zyvsUV8mFkiB0ql, with op num: 7\r\nI20231023 11:48:43.344193   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.351086   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.351150   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.359465   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.359493   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.359499   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.359558   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_97zo6WjgM8TRK3vD, with op num: 7\r\nI20231023 11:48:43.359565   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.363860   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.363899   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.368402   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.368425   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.368431   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.368490   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_cd2VZQ9luzgrbWth, with op num: 7\r\nI20231023 11:48:43.368496   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.371794   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.371825   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.376019   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.376042   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.376049   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.376137   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_3tvJKLUfHo0IBGek, with op num: 7\r\nI20231023 11:48:43.376144   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.379565   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.379601   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.385270   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.385304   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.385324   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.385390   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_DJurPGs6HZemW5yc, with op num: 7\r\nI20231023 11:48:43.385397   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.388785   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.388816   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.393028   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.393060   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.393074   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.393143   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_NamFybDCo3QKB2fG, with op num: 7\r\nI20231023 11:48:43.393150   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.397401   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.397440   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.403213   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.403236   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.403250   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.403311   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_XLD37wf6JrSAYPeI, with op num: 7\r\nI20231023 11:48:43.403317   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.406697   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.406740   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.414135   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.414165   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.414175   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.414248   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_8QxevhqTBOMc49if, with op num: 7\r\nI20231023 11:48:43.414259   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.418246   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.418284   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.423141   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.423166   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.423177   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.423252   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_u2DUsjAOPnhI5M0a, with op num: 7\r\nI20231023 11:48:43.423264   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.428144   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.428206   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.432854   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.432879   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.432889   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.432965   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_Y9KwPphoBl8CfQm1, with op num: 7\r\nI20231023 11:48:43.432976   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.436563   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\r\nI20231023 11:48:43.436594   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.446602   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.446633   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.446643   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.446724   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_FcwIvrikz7RgX3jM, with op num: 7\r\nI20231023 11:48:43.446735   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.450908   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.450999   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.462368   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.462407   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.462415   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.462502   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_avgpool_qOp7hcdQBu1tfH6z, with op num: 6\r\nI20231023 11:48:43.462513   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nW20231023 11:48:43.465863   116 RedundantOpReductionPass.cpp:663] [UNILOG][WARNING] xir::Op{name = ResNet__ResNet_AdaptiveAvgPool2d_avgpool__10714_fix, type = pool-fix}'s input and output is unchanged, so it will be removed.\r\nI20231023 11:48:43.466033   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\r\nI20231023 11:48:43.466056   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.473188   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.473217   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.473227   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.473322   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_ymHSW2EcAiVvDGIZ, with op num: 4\r\nI20231023 11:48:43.473345   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.478021   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.478066   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.507692   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.507791   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.507812   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.508060   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_3XPgLCU7BaD9dz2J, with op num: 8\r\nI20231023 11:48:43.508117   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.548360   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.548398   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.554064   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.554095   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.554105   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.554185   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_7AMNpvWZueVxaEQR, with op num: 8\r\nI20231023 11:48:43.554196   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.565871   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.565910   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.571573   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.571609   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.571617   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.571695   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_zVYUr5aNjBdCo6XP, with op num: 8\r\nI20231023 11:48:43.571705   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.588176   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.588213   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.596892   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.596918   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.596925   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.597011   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_M5sjhDGeVpcEIdi3, with op num: 8\r\nI20231023 11:48:43.597018   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.604521   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.604558   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.614528   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.614567   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.614579   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.614655   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_LPhY45Xv1ifDZR7z, with op num: 8\r\nI20231023 11:48:43.614663   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.633589   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.633626   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.638620   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.638657   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.638667   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.638744   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_dense_8rd61qYJt5VXDj2O, with op num: 8\r\nI20231023 11:48:43.638753   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.652699   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.652740   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.661659   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.661736   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.661753   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.661906   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_PF7AdBVfevt04TYn, with op num: 8\r\nI20231023 11:48:43.661952   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.684952   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.684988   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.695480   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.695503   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.695510   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.695569   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_SuTZ1AlQnhc6CLtr, with op num: 8\r\nI20231023 11:48:43.695575   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.751102   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.751137   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.756666   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.756692   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.756705   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.756783   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_2xim6pPtnVyhBFWg, with op num: 8\r\nI20231023 11:48:43.756793   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.766975   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.767012   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.774281   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.774375   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.774394   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.774633   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_dIXJK62Q1Ajf5cak, with op num: 8\r\nI20231023 11:48:43.774677   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.797073   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.797111   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.803189   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.803221   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.803231   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.803311   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_tIpPodYyrn871FDK, with op num: 8\r\nI20231023 11:48:43.803323   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.816011   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.816095   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.821354   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.821388   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.821393   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.821475   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_XfKCZVrdagBDMHWF, with op num: 8\r\nI20231023 11:48:43.821487   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.829840   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.829878   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.844655   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.844740   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.844763   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.844939   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_S8OxuyPQ9mRznLfG, with op num: 8\r\nI20231023 11:48:43.844959   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:43.944259   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:43.944312   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:43.954612   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:43.954641   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:43.954650   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:43.954742   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_yaj2Vg67dKNil0H5, with op num: 8\r\nI20231023 11:48:43.954758   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.017506   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.017542   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:44.023041   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:44.023066   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:44.023079   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:44.023164   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_ycDCLzUf7ti9jsWm, with op num: 8\r\nI20231023 11:48:44.023175   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.032301   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.032337   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:44.037953   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:44.037976   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:44.037981   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:44.038039   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_ku51VK78GpE4xilQ, with op num: 8\r\nI20231023 11:48:44.038046   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.046656   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.046720   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:44.065193   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:44.065249   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:44.065258   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:44.065320   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_5pJ6xi4WEsm9w2V8, with op num: 8\r\nI20231023 11:48:44.065327   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.122391   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.122426   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:44.128155   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:44.128190   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:44.128199   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:44.128273   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_IyxKE9zDGtpUhO6R, with op num: 8\r\nI20231023 11:48:44.128304   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.137281   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.137320   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:44.147807   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:44.147848   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:44.147857   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:44.147944   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_fe8BNhSWjw1qLO2D, with op num: 8\r\nI20231023 11:48:44.147956   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.167348   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.167387   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:44.175048   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:44.175081   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:44.175091   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:44.175191   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_7dYzH4WyEuxJcTFa, with op num: 8\r\nI20231023 11:48:44.175202   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.197777   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.197818   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\nI20231023 11:48:44.203788   116 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\r\nI20231023 11:48:44.203816   116 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\r\nI20231023 11:48:44.203822   116 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\r\nI20231023 11:48:44.203879   116 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_iTGMctlVNvja2Qh3, with op num: 8\r\nI20231023 11:48:44.203886   116 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\r\nI20231023 11:48:44.220065   116 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\r\nI20231023 11:48:44.220105   116 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\r\n```\r\nThe error on while loading it onto the hardware (using python APIs).\r\n\r\n```\r\n---------------------------------------------------------------------------\r\nAssertionError                            Traceback (most recent call last)\r\n<ipython-input-4-d01a35e490ee> in <module>\r\n----> 1 overlay.load_model(\"ResNet_int.xmodel\")\r\n\r\n/usr/local/share/pynq-venv/lib/python3.8/site-packages/pynq_dpu/dpu.py in load_model(self, model)\r\n    169             self.graph = xir.Graph.deserialize(abs_model)\r\n    170             subgraphs = get_child_subgraph_dpu(self.graph)\r\n--> 171             assert len(subgraphs) == 1\r\n    172             self.runner = vart.Runner.create_runner(subgraphs[0], \"run\")\r\n\r\nAssertionError: \r\n```\r\n\r\nIs there anything wrong that I am doing according to the logs, I was unable to figure out any. Any help would be great. Thanks!",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1358/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "timeline_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1358/timeline",
                "performed_via_github_app": null,
                "state_reason": null
            }
        },
        "public": true,
        "created_at": "2023-10-23T19:20:36Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32775821621",
        "type": "IssuesEvent",
        "actor": {
            "id": 104899560,
            "login": "dguenzel",
            "display_login": "dguenzel",
            "gravatar_id": "",
            "url": "https://api.github.com/users/dguenzel",
            "avatar_url": "https://avatars.githubusercontent.com/u/104899560?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "opened",
            "issue": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357",
                "repository_url": "https://api.github.com/repos/Xilinx/Vitis-AI",
                "labels_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/labels{/name}",
                "comments_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/comments",
                "events_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/events",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1357",
                "id": 1957396673,
                "node_id": "I_kwDODNqNV850q4DB",
                "number": 1357,
                "title": "Module tf_nndct not found in vitis-ai-tensorflow2-cpu",
                "user": {
                    "login": "dguenzel",
                    "id": 104899560,
                    "node_id": "U_kgDOBkCj6A",
                    "avatar_url": "https://avatars.githubusercontent.com/u/104899560?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/dguenzel",
                    "html_url": "https://github.com/dguenzel",
                    "followers_url": "https://api.github.com/users/dguenzel/followers",
                    "following_url": "https://api.github.com/users/dguenzel/following{/other_user}",
                    "gists_url": "https://api.github.com/users/dguenzel/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/dguenzel/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/dguenzel/subscriptions",
                    "organizations_url": "https://api.github.com/users/dguenzel/orgs",
                    "repos_url": "https://api.github.com/users/dguenzel/repos",
                    "events_url": "https://api.github.com/users/dguenzel/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/dguenzel/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "labels": [],
                "state": "open",
                "locked": false,
                "assignee": null,
                "assignees": [],
                "milestone": null,
                "comments": 0,
                "created_at": "2023-10-23T15:06:16Z",
                "updated_at": "2023-10-23T15:06:16Z",
                "closed_at": null,
                "author_association": "NONE",
                "active_lock_reason": null,
                "body": "Hello,\r\n\r\nI am trying to follow the tutorial TF2-Vitis-AI-Optimizer for Vitis AI 3.5. My current development machine does not have a GPU, so I use the CPU-only Docker image. I have tried with the image I built myself according to the tutorial and with the one on Docker Hub.\r\n\r\nIn step 4 (section 3.4) Pruning and Fine-Tuning I get an error:\r\n```\r\n(vitis-ai-tensorflow2) vitis-ai-user@fpgadev:/workspace/tutorials/TF2-Vitis-AI-Optimizer/files/dogs-vs-cats_mobilenetv2$ python -u implement.py --mode prune --build_dir ${BUILD} 2>&1 | tee ${LOG}/prune.log\r\ntf_nndct               not found\r\n\r\n-----------------------------------------\r\nKeras version      :  2.12.0\r\nTensorFlow version :  2.12.0\r\n3.8.6 | packaged by conda-forge | (default, Oct  7 2020, 19:08:05) \r\n[GCC 7.5.0]\r\n-----------------------------------------\r\nPlease install GPU version of TF2\r\n\r\n[DB INFO] IMPLEMENT PRUNING ...\r\n\r\nLoading weights from ./build_pr/float_model/f_model.h5\r\n\r\n[DB INFO] Original model accuracy: 93.4200 %\r\n-----------------------------------------\r\nPruning iteration  1  of 6  Pruning ratio:  0.1\r\nTarget accuracy for this iteration:  0.9061739891767502\r\nTraceback (most recent call last):\r\n  File \"implement.py\", line 342, in <module>\r\n    run_main()\r\n  File \"implement.py\", line 339, in run_main\r\n    implement(args.build_dir, args.mode, args.target)\r\n  File \"implement.py\", line 219, in implement\r\n    pruned_model = prune(model,prune_ratio,test_dataset)\r\n  File \"implement.py\", line 151, in prune\r\n    runner = IterativePruningRunner(model, input_spec)\r\nNameError: name 'IterativePruningRunner' is not defined\r\n```\r\n\r\nIndeed, there is no Python module \"tf_nndct\" installed anywhere in the Docker image. If I look inside the image for ROCm it is in:\r\n`/opt/vitis_ai/conda/envs/vitis-ai-tensorflow2/lib/python3.8/site-packages/tf_nndct`\r\n\r\nIt appears that there has been a similar issue #1283 with this module in the past, but the offered solution does not change anything for me.\r\n\r\nI could not find any indication that the iterative pruning is a GPU-only feature, so is this a bug during creation of the CPU-only Docker image?\r\n\r\nThank you and best regards!",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "timeline_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1357/timeline",
                "performed_via_github_app": null,
                "state_reason": null
            }
        },
        "public": true,
        "created_at": "2023-10-23T15:06:18Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32771716017",
        "type": "IssuesEvent",
        "actor": {
            "id": 97514160,
            "login": "holastq",
            "display_login": "holastq",
            "gravatar_id": "",
            "url": "https://api.github.com/users/holastq",
            "avatar_url": "https://avatars.githubusercontent.com/u/97514160?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "opened",
            "issue": {
                "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1356",
                "repository_url": "https://api.github.com/repos/Xilinx/Vitis-AI",
                "labels_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1356/labels{/name}",
                "comments_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1356/comments",
                "events_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1356/events",
                "html_url": "https://github.com/Xilinx/Vitis-AI/issues/1356",
                "id": 1957118215,
                "node_id": "I_kwDODNqNV850p0EH",
                "number": 1356,
                "title": " generate xmodel but get error",
                "user": {
                    "login": "holastq",
                    "id": 97514160,
                    "node_id": "U_kgDOBc_ysA",
                    "avatar_url": "https://avatars.githubusercontent.com/u/97514160?v=4",
                    "gravatar_id": "",
                    "url": "https://api.github.com/users/holastq",
                    "html_url": "https://github.com/holastq",
                    "followers_url": "https://api.github.com/users/holastq/followers",
                    "following_url": "https://api.github.com/users/holastq/following{/other_user}",
                    "gists_url": "https://api.github.com/users/holastq/gists{/gist_id}",
                    "starred_url": "https://api.github.com/users/holastq/starred{/owner}{/repo}",
                    "subscriptions_url": "https://api.github.com/users/holastq/subscriptions",
                    "organizations_url": "https://api.github.com/users/holastq/orgs",
                    "repos_url": "https://api.github.com/users/holastq/repos",
                    "events_url": "https://api.github.com/users/holastq/events{/privacy}",
                    "received_events_url": "https://api.github.com/users/holastq/received_events",
                    "type": "User",
                    "site_admin": false
                },
                "labels": [],
                "state": "open",
                "locked": false,
                "assignee": null,
                "assignees": [],
                "milestone": null,
                "comments": 0,
                "created_at": "2023-10-23T13:03:41Z",
                "updated_at": "2023-10-23T13:03:41Z",
                "closed_at": null,
                "author_association": "NONE",
                "active_lock_reason": null,
                "body": "WARNING: Logging before InitGoogleLogging() is written to STDERR\r\nW20231023 02:02:13.699882   590 tool_function.cpp:171] [UNILOG][WARNING] The operator named Transweather__Transweather_Tenc_Tenc__OverlapPatchEmbed_patch_embed1__LayerNorm_norm__ret_9, type: nndct_layer_norm, is not defined in XIR. XIR creates the definition of this operator automatically. You should specify the shape and the data_type of the output tensor of this operation by set_attr(\"shape\", std::vector<int>) and set_attr(\"data_type\", std::string)\r\nW20231023 02:02:13.731287   590 tool_function.cpp:171] [UNILOG][WARNING] The operator named Transweather__Transweather_Tenc_Tenc__Block_block1__ModuleList_0__Attention_attn__ret_53, type: nndct_select, is not defined in XIR. XIR creates the definition of this operator automatically. You should specify the shape and the data_type of the output tensor of this operation by set_attr(\"shape\", std::vector<int>) and set_attr(\"data_type\", std::string)\r\nW20231023 02:02:14.587817   590 tool_function.cpp:171] [UNILOG][WARNING] The operator named Transweather__Transweather_Tdec_Tdec__Block_dec_block1__ModuleList_0__Attention_dec_attn__29225, type: nndct_repeat, is not defined in XIR. XIR creates the definition of this operator automatically. You should specify the shape and the data_type of the output tensor of this operation by set_attr(\"shape\", std::vector<int>) and set_attr(\"data_type\", std::string)\r\nF20231023 02:02:14.627684   590 shape_inference.cpp:1760] [UNILOG][FATAL][XIR_INVALID_ARG_OCCUR][Invalid arg occurence!] xir::Op{name = Transweather__Transweather_Tdec_Tdec__Block_dec_block1__ModuleList_0__Attention_dec_attn__ret_943, type = matmul}'s two inputs shape unmatch, the multiplier's shape is {1, 64, 64, 64}, but the multiplicand's shape is {1, 64, 8, 64}, according to the definetion of xir::matmul, their shape are unmatching.\r\n*** Check failure stack trace: ***\r\n[1]+  Killed                  python tw_quant.py -quant_mode test -subset_len 1 -batch_size=1 -deploy\r\nAborted\r\n```\r\n\r\nclass Attention_dec(nn.Module):\r\n    def __init__(self, dim, num_heads=8, qkv_bias=False, qk_scale=None, attn_drop=0., proj_drop=0., sr_ratio=1):\r\n        super().__init__()\r\n        assert dim % num_heads == 0, f\"dim {dim} should be divided by num_heads {num_heads}.\"\r\n        self.dim = dim\r\n        self.num_heads = num_heads\r\n        head_dim = dim // num_heads\r\n        self.scale = qk_scale or head_dim ** -0.5\r\n        self.q = nn.Linear(dim, dim, bias=qkv_bias)\r\n        self.kv = nn.Linear(dim, dim * 2, bias=qkv_bias)\r\n        self.attn_drop = nn.Dropout(attn_drop)\r\n        self.proj = nn.Linear(dim, dim)\r\n        self.proj_drop = nn.Dropout(proj_drop)\r\n        self.task_query = nn.Parameter(torch.randn(1,48,dim))\r\n        self.sr_ratio = sr_ratio\r\n        if sr_ratio > 1:\r\n            self.sr = nn.Conv2d(dim, dim, kernel_size=sr_ratio, stride=sr_ratio)\r\n            self.norm = nn.LayerNorm(dim)\r\n\r\n    def forward(self, x, H, W):\r\n        \r\n        B, N, C = x.shape\r\n        task_q = self.task_query\r\n        task_q = task_q.unsqueeze(0).repeat(B,1,1,1)\r\n        task_q = task_q.squeeze(1)#\r\n\r\n        q = self.q(task_q).reshape(B, task_q.shape[1], self.num_heads, C // self.num_heads).permute(0, 2, 1, 3)\r\n        kv = self.kv(x).reshape(B, -1, 2, self.num_heads, C // self.num_heads).permute(2, 0, 3, 1, 4)\r\n        k, v = kv[0], kv[1]\r\n        q = torch.nn.functional.interpolate(q, size=(v.shape[2],v.shape[3]))\r\n        attn = (q @ k.transpose(-2, -1)) * self.scale\r\n        attn = attn.softmax(dim=-1)\r\n        attn = self.attn_drop(attn)\r\n        print(\"attn:{}\".format(attn.shape))\r\n        print(\"v:{}\".format(v.shape))\r\n        x = (attn @ v).transpose(1, 2)#1 64 8 64\r\n        x = x.reshape(B, N, C)\r\n        x = self.proj(x)\r\n        x = self.proj_drop(x)\r\n\r\n        return x\r\n```\r\nIt shows that  two inputs shape does not match when matmul, but I have no problem running and quantizing when just testing without deploy. The above problem only occurs when generating xmodel. I'm confused about that.",
                "reactions": {
                    "url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1356/reactions",
                    "total_count": 0,
                    "+1": 0,
                    "-1": 0,
                    "laugh": 0,
                    "hooray": 0,
                    "confused": 0,
                    "heart": 0,
                    "rocket": 0,
                    "eyes": 0
                },
                "timeline_url": "https://api.github.com/repos/Xilinx/Vitis-AI/issues/1356/timeline",
                "performed_via_github_app": null,
                "state_reason": null
            }
        },
        "public": true,
        "created_at": "2023-10-23T13:03:42Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32746749935",
        "type": "WatchEvent",
        "actor": {
            "id": 37201190,
            "login": "sweetwenwen",
            "display_login": "sweetwenwen",
            "gravatar_id": "",
            "url": "https://api.github.com/users/sweetwenwen",
            "avatar_url": "https://avatars.githubusercontent.com/u/37201190?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "started"
        },
        "public": true,
        "created_at": "2023-10-22T01:13:17Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32740600861",
        "type": "WatchEvent",
        "actor": {
            "id": 138655139,
            "login": "salehpx",
            "display_login": "salehpx",
            "gravatar_id": "",
            "url": "https://api.github.com/users/salehpx",
            "avatar_url": "https://avatars.githubusercontent.com/u/138655139?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "started"
        },
        "public": true,
        "created_at": "2023-10-21T10:32:50Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    },
    {
        "id": "32721874902",
        "type": "WatchEvent",
        "actor": {
            "id": 148552906,
            "login": "peterkgreene",
            "display_login": "peterkgreene",
            "gravatar_id": "",
            "url": "https://api.github.com/users/peterkgreene",
            "avatar_url": "https://avatars.githubusercontent.com/u/148552906?"
        },
        "repo": {
            "id": 215649623,
            "name": "Xilinx/Vitis-AI",
            "url": "https://api.github.com/repos/Xilinx/Vitis-AI"
        },
        "payload": {
            "action": "started"
        },
        "public": true,
        "created_at": "2023-10-20T12:33:39Z",
        "org": {
            "id": 3189299,
            "login": "Xilinx",
            "gravatar_id": "",
            "url": "https://api.github.com/orgs/Xilinx",
            "avatar_url": "https://avatars.githubusercontent.com/u/3189299?"
        }
    }
]