<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="addsub.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="adder1bitV1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="adder1bitV1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="adder1bitV1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="adder1bitV1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder1bitV1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder1bitV1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="adder1bitV1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="adder1bitV1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adder1bitV1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder1bitV1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="adderBNMversion1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="adderBNMversion1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="adderBNMversion1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="adderBNMversion1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adderBNMversion1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="adderBNMversion1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="adderBNMversion1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="adderBNMversion1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adderBNMversion1_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adderBNMversion1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adderBNMversion1_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="adderBNMversion2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="adderBNMversion2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="adderBNMversion2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adderBNMversion2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="adderBNMversion2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="adderBNMversion2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="adderBNMversion2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="adderBNMversion2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="adderBNMversion2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="adderBNMversion2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adderBNMversion2.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="adderBNMversion2.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="adderBNMversion2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="adderBNMversion2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="adderBNMversion2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="adderBNMversion2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="adderBNMversion2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adderBNMversion2.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="adderBNMversion2.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="adderBNMversion2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adderBNMversion2_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="adderBNMversion2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adderBNMversion2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adderBNMversion2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adderBNMversion2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="adderBNMversion2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adderBNMversion2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adderBNMversion2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="adderBNMversion2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="adderBNMversion2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adderBNMversion2_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adderBNMversion2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="adderBNMversion2_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="adderBNMversion2_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adderBNMversion2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adderSubtractorTB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adderSubtractorTB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="adderSubtractorTB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adderSubtractorTB_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adderbnmversion2.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="adderbnmversion2.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="adderbnmversion2.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mux3bits.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mux3bits.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mux3bits.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mux3bits.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux3bits.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux3bits.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mux3bits.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mux3bits.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mux3bits_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mux3bits_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mux3bits_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mux4bits.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mux4bits.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mux4bits.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mux4bits.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux4bits.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux4bits.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mux4bits.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mux4bits.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mux4bits_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mux4bits_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mux4bits_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_5"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1568599018" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1568599018">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1568599018" xil_pn:in_ck="3976782213509099866" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1568599018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="added4bitV1.v"/>
      <outfile xil_pn:name="adder1bitV1.v"/>
      <outfile xil_pn:name="adderBNMversion1.v"/>
      <outfile xil_pn:name="adderBNMversion2.v"/>
      <outfile xil_pn:name="adderSubtractorTB.v"/>
      <outfile xil_pn:name="inverter3bits.v"/>
      <outfile xil_pn:name="mux3bits.v"/>
    </transform>
    <transform xil_pn:end_ts="1568599023" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8511878296429781482" xil_pn:start_ts="1568599023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568599023" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6250747744443325996" xil_pn:start_ts="1568599023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568599023" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4380079429883468519" xil_pn:start_ts="1568599023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568599023" xil_pn:in_ck="3976782213509099866" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1568599023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="added4bitV1.v"/>
      <outfile xil_pn:name="adder1bitV1.v"/>
      <outfile xil_pn:name="adderBNMversion1.v"/>
      <outfile xil_pn:name="adderBNMversion2.v"/>
      <outfile xil_pn:name="adderSubtractorTB.v"/>
      <outfile xil_pn:name="inverter3bits.v"/>
      <outfile xil_pn:name="mux3bits.v"/>
    </transform>
    <transform xil_pn:end_ts="1568599027" xil_pn:in_ck="3976782213509099866" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1338664774285094805" xil_pn:start_ts="1568599023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="adderSubtractorTB_beh.prj"/>
      <outfile xil_pn:name="adderSubtractorTB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1568599028" xil_pn:in_ck="-2345378664361741202" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1204840821085789870" xil_pn:start_ts="1568599027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adderSubtractorTB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1568596326" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1568596326">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1568600203" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6376484135354408554" xil_pn:start_ts="1568600203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568600203" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4380079429883468519" xil_pn:start_ts="1568600203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568600203" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1568600203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568600203" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5342754624104981100" xil_pn:start_ts="1568600203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568600399" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1568600399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568600399" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4870722416780274723" xil_pn:start_ts="1568600399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568600411" xil_pn:in_ck="-323279046134035113" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-542366231704618808" xil_pn:start_ts="1568600399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="adderBNMversion2.lso"/>
      <outfile xil_pn:name="adderBNMversion2.ngc"/>
      <outfile xil_pn:name="adderBNMversion2.ngr"/>
      <outfile xil_pn:name="adderBNMversion2.prj"/>
      <outfile xil_pn:name="adderBNMversion2.stx"/>
      <outfile xil_pn:name="adderBNMversion2.syr"/>
      <outfile xil_pn:name="adderBNMversion2.xst"/>
      <outfile xil_pn:name="adderBNMversion2_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1568600411" xil_pn:in_ck="6830157798308220896" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4623845737570887959" xil_pn:start_ts="1568600411">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568600418" xil_pn:in_ck="8572514655914221117" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6661693176766125318" xil_pn:start_ts="1568600411">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="adderBNMversion2.bld"/>
      <outfile xil_pn:name="adderBNMversion2.ngd"/>
      <outfile xil_pn:name="adderBNMversion2_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1568600433" xil_pn:in_ck="-4701043758275769604" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1568600418">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="adderBNMversion2.pcf"/>
      <outfile xil_pn:name="adderBNMversion2_map.map"/>
      <outfile xil_pn:name="adderBNMversion2_map.mrp"/>
      <outfile xil_pn:name="adderBNMversion2_map.ncd"/>
      <outfile xil_pn:name="adderBNMversion2_map.ngm"/>
      <outfile xil_pn:name="adderBNMversion2_map.xrpt"/>
      <outfile xil_pn:name="adderBNMversion2_summary.xml"/>
      <outfile xil_pn:name="adderBNMversion2_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1568600453" xil_pn:in_ck="712820797066033173" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1568600433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="adderBNMversion2.ncd"/>
      <outfile xil_pn:name="adderBNMversion2.pad"/>
      <outfile xil_pn:name="adderBNMversion2.par"/>
      <outfile xil_pn:name="adderBNMversion2.ptwx"/>
      <outfile xil_pn:name="adderBNMversion2.unroutes"/>
      <outfile xil_pn:name="adderBNMversion2.xpi"/>
      <outfile xil_pn:name="adderBNMversion2_pad.csv"/>
      <outfile xil_pn:name="adderBNMversion2_pad.txt"/>
      <outfile xil_pn:name="adderBNMversion2_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1568600470" xil_pn:in_ck="6830157798309399192" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1568600453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="adderBNMversion2.ut"/>
      <outfile xil_pn:name="adderbnmversion2.bgn"/>
      <outfile xil_pn:name="adderbnmversion2.bit"/>
      <outfile xil_pn:name="adderbnmversion2.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1568600453" xil_pn:in_ck="-4701043758275769736" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1568600447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="adderBNMversion2.twr"/>
      <outfile xil_pn:name="adderBNMversion2.twx"/>
    </transform>
  </transforms>

</generated_project>
