# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_lab6.srcs/sources_1/ip/imem_fpga/sim/imem_fpga.v" \
"../../../../../alupart.v" \
"../../../../../bcd2bin.v" \
"../../../../../bin2bcd.v" \
"../../../../../display_7seg.v" \
"../../../../../dmem_io.v" \
"../../../../../riscvparts.v" \
"../../../../../singleriscv.v" \
"../../../../../singleriscv_fpga.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
