("IO_CELLS_JIC3V" "GNDORPADPC" "verilogams") "GNDORPADPC"
("COUNTER_JI3" "counter_stimulus" "verilogams") "counter_stimulus"
("IO_CELLS_JIC3V" "PSUBPADPC" "verilogams") "PSUBPADPC"
("IO_CELLS_JIC3V" "VDDPADPC" "verilogams") "VDDPADPC"
("PRIMLIB" "ne3" "spectre") "ne3"
("HV_CELLS" "ioh_pmbsabhv_2000" "schematic") "ioh_pmbsabhv_2000"
("PRIMLIB" "rdp3" "spectre") "rdp3"
("PRIMLIB" "rpp1s" "spectre") "rpp1s"
("HV_CELLS" "ioh_iscrd2_4x100" "schematic") "ioh_iscrd2_4x100"
("PRIMLIB" "dhpw" "spectre") "dhpw"
("HV_CELLS" "ioh_pmbsabhv_750" "schematic") "ioh_pmbsabhv_750"
("PRIMLIB" "dnw3" "spectre") "dnw3"
("PRIMLIB" "rdp_io" "spectre") "rdp_io"
("HV_CELLS" "ioh_pmbsab_40_10" "schematic") "ioh_pmbsab_40_10"
("PRIMLIB" "rpp1k1_3" "spectre") "rpp1k1_3"
("HV_CELLS" "HVDD4DJ5PKFs" "schematic") "HVDD4DJ5PKFs"
("HV_CELLS" "ioh_pe3isab_15_04" "schematic") "ioh_pe3isab_15_04"
("VLG_PRIMITIVES" "resistor_ams" "verilogams") "resistor_ams"
("IO_CELLS_JIC3V" "PWRCUTDCPC" "verilogams") "PWRCUTDCPC"
("HV_CELLS" "ioh_dnw3_16x60" "schematic") "ioh_dnw3_16x60"
("analogLib" "vpulse" "spectre") "vsource"
("INV_LP" "inv" "schematic") "inv"
("PRIMLIB" "pmb" "spectre") "pmb"
("INV_HV" "inv_hv" "schematic") "inv_hv"
("HV_CELLS" "ioh_pe3isab_40_04" "schematic") "ioh_pe3isab_40_04"
("PRIMLIB" "nedia" "spectre") "nedia"
("PRIMLIB" "pe3" "spectre") "pe3"
("HV_CELLS" "ioh_pe3isabhv_2800gcr" "schematic") "ioh_pe3isabhv_2800gcr"
("PRIMLIB" "dnpdd_scr" "spectre") "dnpdd_scr"
("HV_CELLS" "EHVSSJI220FS" "schematic") "EHVSSJI220FS"
("IO_CELLS_JIC3V" "APR00DPC" "verilogams") "APR00DPC"
("PRIMLIB" "dphnw" "spectre") "dphnw"
("HV_CELLS" "ioh_dhpw_2x100_stack3" "schematic") "ioh_dhpw_2x100_stack3"
("IO_CELLS_JIC3V" "BT4PC" "verilogams") "BT4PC"
("IO_CELLS_JIC3V" "GNDPADPC" "verilogams") "GNDPADPC"
("PRIMLIB" "rnp1" "spectre") "rnp1"
("PRIMLIB" "ddnw" "spectre") "ddnw"
("PRIMLIB" "pe3i" "spectre") "pe3i"
("analogLib" "vdc" "spectre") "vsource"
("PRIMLIB" "dpdd_scr" "spectre") "dpdd_scr"
("PRIMLIB" "dp3" "spectre") "dp3"
("PRIMLIB" "dpdnw" "spectre") "dpdnw"
("HV_CELLS" "ioh_c5pk" "schematic") "ioh_c5pk"
("analogLib" "res" "spectre") "resistor"
("HV_CELLS" "HVD4SJD1R5PKFs" "schematic") "HVD4SJD1R5PKFs"
("IO_CELLS_JIC3V" "ICPC" "verilogams") "ICPC"
("HV_CELLS" "ioh_pe3isabhv_1050gcr" "schematic") "ioh_pe3isabhv_1050gcr"
("VLG_PRIMITIVES" "check_vdd" "verilogams") "check_vdd"
("HV_CELLS" "ioh_dp3_16x70" "schematic") "ioh_dp3_16x70"
("TOP" "top" "schematic") "top"
("IO_CELLS_JIC3V" "VDDORPADPC" "verilogams") "VDDORPADPC"
("HV_CELLS" "ioh_dhpw_2x100" "schematic") "ioh_dhpw_2x100"
("HV_CELLS" "ioh_d5pk" "schematic") "ioh_d5pk"
("IO_CELLS_JIC3V" "APR04DPC" "verilogams") "APR04DPC"
("IORING" "ioring" "schematic") "ioring"
("HV_CELLS" "ioh_pmbsab_15_10" "schematic") "ioh_pmbsab_15_10"
("VLG_PRIMITIVES" "check_gnd" "verilogams") "check_gnd"
("COUNTER_JI3" "counter" "functional") "counter"
("VLG_PRIMITIVES" "check_buf" "functional") "check_buf"
