Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 15 15:14:06 2021
| Host         : 612-09 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file division_control_sets_placed.rpt
| Design       : division
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|      6 |            1 |
|      9 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              24 |            8 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              56 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------+-----------------------+------------------+----------------+
|      Clock Signal      |         Enable Signal         |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------------+-------------------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG         |                               |                       |                1 |              1 |
|  clk_IBUF_BUFG         | top_U/u_div_rr/cnt[3]_i_1_n_0 | top_U/u_div_as/rst_n  |                1 |              4 |
|  clk_IBUF_BUFG         |                               | top_U/u_div_as/rst_n  |                5 |              6 |
|  clk_IBUF_BUFG         | start_IBUF                    | top_U/u_div_as/rst_n  |                5 |              9 |
|  display_U/U_clk/clk_o |                               | top_U/u_div_as/rst_n  |                3 |             18 |
|  clk_IBUF_BUFG         | top_U/u_div_rr/quotient       | top_U/u_div_as/rst_n  |                5 |             21 |
|  clk_IBUF_BUFG         | top_U/u_div_as/quotient       | top_U/u_div_as/rst_n  |                6 |             22 |
|  clk_IBUF_BUFG         |                               | display_U/U_clk/clear |                7 |             27 |
+------------------------+-------------------------------+-----------------------+------------------+----------------+


