{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607985347977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607985347977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 17:35:47 2020 " "Processing started: Mon Dec 14 17:35:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607985347977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607985347977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Riego -c Riego " "Command: quartus_map --read_settings_files=on --write_settings_files=off Riego -c Riego" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607985347977 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607985348627 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607985348627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wob19/documents/lab digital/proyecto/top/lcd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wob19/documents/lab digital/proyecto/top/lcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Top " "Found entity 1: LCD_Top" {  } { { "../TOP/LCD_Top.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/TOP/LCD_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607985357222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607985357222 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Riego.v(80) " "Verilog HDL information at Riego.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607985357222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riego.v 1 1 " "Found 1 design units, including 1 entities, in source file riego.v" { { "Info" "ISGN_ENTITY_NAME" "1 Riego " "Found entity 1: Riego" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607985357222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607985357222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Riego " "Elaborating entity \"Riego\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607985357270 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "status Riego.v(66) " "Verilog HDL Always Construct warning at Riego.v(66): inferring latch(es) for variable \"status\", which holds its previous value in one or more paths through the always construct" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607985357271 "|Riego"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 Riego.v(92) " "Verilog HDL assignment warning at Riego.v(92): truncated value with size 32 to match size of target (31)" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607985357272 "|Riego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status.END Riego.v(66) " "Inferred latch for \"status.END\" at Riego.v(66)" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607985357272 "|Riego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status.INIT Riego.v(66) " "Inferred latch for \"status.INIT\" at Riego.v(66)" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607985357272 "|Riego"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Top LCD_Top:lcd " "Elaborating entity \"LCD_Top\" for hierarchy \"LCD_Top:lcd\"" {  } { { "Riego.v" "lcd" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607985357273 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "r0 Reset_Delay " "Node instance \"r0\" instantiates undefined entity \"Reset_Delay\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../TOP/LCD_Top.v" "r0" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/TOP/LCD_Top.v" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1607985357365 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u5 LCD_TEST " "Node instance \"u5\" instantiates undefined entity \"LCD_TEST\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../TOP/LCD_Top.v" "u5" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/TOP/LCD_Top.v" 177 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1607985357365 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/output_files/Riego.map.smsg " "Generated suppressed messages file C:/Users/wob19/Documents/Lab Digital/Proyecto/General/output_files/Riego.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607985357392 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607985357442 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 14 17:35:57 2020 " "Processing ended: Mon Dec 14 17:35:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607985357442 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607985357442 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607985357442 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607985357442 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607985358124 ""}
