<stg><name>makeThirdPatch</name>


<trans_list>

<trans id="861" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln687" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="6" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln687" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln692" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="22" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln692" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln697" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="38" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln697" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln702" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="54" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln702" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="1"/>
<literal name="and_ln754_1" val="1"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp><and_exp><literal name="or_ln754_1" val="0"/>
<literal name="and_ln754_2" val="1"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="81" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="1"/>
<literal name="and_ln754_1" val="1"/>
<literal name="makeHorizontallyShiftedPatch" val="0"/>
</and_exp><and_exp><literal name="or_ln754_1" val="0"/>
<literal name="and_ln754_2" val="1"/>
<literal name="makeHorizontallyShiftedPatch" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="81" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="1"/>
<literal name="and_ln754_1" val="0"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp><and_exp><literal name="or_ln754_1" val="0"/>
<literal name="and_ln754_2" val="0"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="81" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="1"/>
<literal name="and_ln754_1" val="0"/>
<literal name="makeHorizontallyShiftedPatch" val="0"/>
</and_exp><and_exp><literal name="or_ln754_1" val="0"/>
<literal name="and_ln754_2" val="0"/>
<literal name="makeHorizontallyShiftedPatch" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="90" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="90" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="101" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="113" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln820" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="113" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln820" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %GDarray, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_0, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_1, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_2, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_3, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_4, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_5, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_6, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_7, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_8, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_9, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_10, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_11, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_12, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_13, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_14, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_15, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_16, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_17, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_18, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_19, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_20, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_21, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_22, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_23, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_24, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_25, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_26, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_27, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_28, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_29, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_30, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_31, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_0, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_1, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_2, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_3, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_4, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39 %ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl

]]></Node>
<StgValue><ssdm name="ppl_read"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40 %apexZ0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %apexZ0

]]></Node>
<StgValue><ssdm name="apexZ0_read"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41 %complementary_apexZ0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %complementary_apexZ0

]]></Node>
<StgValue><ssdm name="complementary_apexZ0_read"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42 %z_top_max_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_top_max

]]></Node>
<StgValue><ssdm name="z_top_max_read"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:43 %z_top_min_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_top_min

]]></Node>
<StgValue><ssdm name="z_top_min_read"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44 %lastPatchIndex_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lastPatchIndex

]]></Node>
<StgValue><ssdm name="lastPatchIndex_read"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45 %secondLastPatchIndex = add i32 %lastPatchIndex_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="secondLastPatchIndex"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
:46 %tmp = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %lastPatchIndex_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:47 %or_ln695 = or i34 %tmp, i34 3

]]></Node>
<StgValue><ssdm name="or_ln695"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="34">
<![CDATA[
:48 %trunc_ln695 = trunc i34 %or_ln695

]]></Node>
<StgValue><ssdm name="trunc_ln695"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
:49 %p_shl7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln695, i3 0

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="34">
<![CDATA[
:50 %trunc_ln695_1 = trunc i34 %or_ln695

]]></Node>
<StgValue><ssdm name="trunc_ln695_1"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
:51 %p_shl8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln695_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:52 %sub_ln695 = sub i10 %p_shl7_cast, i10 %p_shl8_cast

]]></Node>
<StgValue><ssdm name="sub_ln695"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="10">
<![CDATA[
:53 %zext_ln695 = zext i10 %sub_ln695

]]></Node>
<StgValue><ssdm name="zext_ln695"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54 %patches_parameters_1_addr_2 = getelementptr i64 %patches_parameters_1, i64 0, i64 %zext_ln695

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_2"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:55 %or_ln700 = or i34 %tmp, i34 1

]]></Node>
<StgValue><ssdm name="or_ln700"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="34">
<![CDATA[
:56 %trunc_ln700 = trunc i34 %or_ln700

]]></Node>
<StgValue><ssdm name="trunc_ln700"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
:57 %p_shl5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln700, i3 0

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="34">
<![CDATA[
:58 %trunc_ln700_1 = trunc i34 %or_ln700

]]></Node>
<StgValue><ssdm name="trunc_ln700_1"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
:59 %p_shl6_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln700_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:60 %sub_ln700 = sub i10 %p_shl5_cast, i10 %p_shl6_cast

]]></Node>
<StgValue><ssdm name="sub_ln700"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="10">
<![CDATA[
:61 %zext_ln700 = zext i10 %sub_ln700

]]></Node>
<StgValue><ssdm name="zext_ln700"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62 %patches_parameters_1_addr_3 = getelementptr i64 %patches_parameters_1, i64 0, i64 %zext_ln700

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_3"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:63 %or_ln708 = or i34 %tmp, i34 2

]]></Node>
<StgValue><ssdm name="or_ln708"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="34">
<![CDATA[
:64 %trunc_ln708 = trunc i34 %or_ln708

]]></Node>
<StgValue><ssdm name="trunc_ln708"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
:65 %p_shl3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln708, i3 0

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="34">
<![CDATA[
:66 %trunc_ln708_1 = trunc i34 %or_ln708

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
:67 %p_shl4_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln708_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:68 %sub_ln708 = sub i10 %p_shl3_cast, i10 %p_shl4_cast

]]></Node>
<StgValue><ssdm name="sub_ln708"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="10">
<![CDATA[
:69 %zext_ln708 = zext i10 %sub_ln708

]]></Node>
<StgValue><ssdm name="zext_ln708"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70 %patches_parameters_1_addr_4 = getelementptr i64 %patches_parameters_1, i64 0, i64 %zext_ln708

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_4"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="32">
<![CDATA[
:71 %trunc_ln709 = trunc i32 %lastPatchIndex_read

]]></Node>
<StgValue><ssdm name="trunc_ln709"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:72 %tmp_115_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln709, i5 0

]]></Node>
<StgValue><ssdm name="tmp_115_cast"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="32">
<![CDATA[
:73 %trunc_ln709_1 = trunc i32 %lastPatchIndex_read

]]></Node>
<StgValue><ssdm name="trunc_ln709_1"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
:74 %tmp_116_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln709_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_116_cast"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:75 %sub_ln709 = sub i10 %tmp_115_cast, i10 %tmp_116_cast

]]></Node>
<StgValue><ssdm name="sub_ln709"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="10">
<![CDATA[
:76 %zext_ln709 = zext i10 %sub_ln709

]]></Node>
<StgValue><ssdm name="zext_ln709"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77 %patches_parameters_1_addr_5 = getelementptr i64 %patches_parameters_1, i64 0, i64 %zext_ln709

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_5"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
:78 %switch_ln683 = switch i32 %lastPatchIndex_read, void %arrayidx.case.0, i32 31, void %arrayidx.case.31, i32 1, void %arrayidx.case.1, i32 2, void %arrayidx.case.2, i32 3, void %arrayidx.case.3, i32 4, void %arrayidx.case.4, i32 5, void %arrayidx.case.5, i32 6, void %arrayidx.case.6, i32 7, void %arrayidx.case.7, i32 8, void %arrayidx.case.8, i32 9, void %arrayidx.case.9, i32 10, void %arrayidx.case.10, i32 11, void %arrayidx.case.11, i32 12, void %arrayidx.case.12, i32 13, void %arrayidx.case.13, i32 14, void %arrayidx.case.14, i32 15, void %arrayidx.case.15, i32 16, void %arrayidx.case.16, i32 17, void %arrayidx.case.17, i32 18, void %arrayidx.case.18, i32 19, void %arrayidx.case.19, i32 20, void %arrayidx.case.20, i32 21, void %arrayidx.case.21, i32 22, void %arrayidx.case.22, i32 23, void %arrayidx.case.23, i32 24, void %arrayidx.case.24, i32 25, void %arrayidx.case.25, i32 26, void %arrayidx.case.26, i32 27, void %arrayidx.case.27, i32 28, void %arrayidx.case.28, i32 29, void %arrayidx.case.29, i32 30, void %arrayidx.case.30

]]></Node>
<StgValue><ssdm name="switch_ln683"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.30:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_30, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 30, i5 30, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.29:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_29, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 29, i5 29, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.28:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_28, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 28, i5 28, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.27:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_27, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 27, i5 27, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.26:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_26, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 26, i5 26, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.25:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_25, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 25, i5 25, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.24:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_24, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 24, i5 24, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.23:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_23, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 23, i5 23, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.22:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_22, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 22, i5 22, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.21:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_21, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 21, i5 21, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.20:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_20, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 20, i5 20, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.19:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_19, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 19, i5 19, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.18:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_18, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 18, i5 18, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.17:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_17, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 17, i5 17, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.16:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_16, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 16, i5 16, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.15:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_15, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 15, i5 15, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.14:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_14, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 14, i5 14, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.13:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_13, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 13, i5 13, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.12:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_12, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 12, i5 12, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.11:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_11, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 11, i5 11, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.10:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_10, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 10, i5 10, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.9:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_9, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 9, i5 9, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.8:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_8, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 8, i5 8, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.7:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_7, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 7, i5 7, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.6:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_6, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 6, i5 6, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.5:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_5, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 5, i5 5, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.4:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_4, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 4, i5 4, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.3:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_3, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 3, i5 3, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.2:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_2, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 2, i5 2, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.1:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_1, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 1, i5 1, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.31:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_31, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 31, i5 31, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!1"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.0:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_0, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 0, i5 0, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="227" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.30:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_30, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 30, i5 30, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.30:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.29:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_29, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 29, i5 29, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.29:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.28:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_28, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 28, i5 28, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.28:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.27:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_27, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 27, i5 27, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.27:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.26:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_26, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 26, i5 26, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.26:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.25:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_25, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 25, i5 25, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.25:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.24:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_24, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 24, i5 24, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.24:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.23:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_23, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 23, i5 23, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.23:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.22:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_22, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 22, i5 22, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.22:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.21:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_21, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 21, i5 21, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.21:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.20:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_20, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 20, i5 20, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.20:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.19:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_19, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 19, i5 19, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.19:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.18:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_18, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 18, i5 18, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.18:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.17:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_17, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 17, i5 17, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.17:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.16:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_16, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 16, i5 16, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.16:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.15:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_15, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 15, i5 15, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.15:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.14:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_14, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 14, i5 14, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.14:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.13:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_13, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 13, i5 13, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.13:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.12:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_12, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 12, i5 12, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.12:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.11:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_11, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 11, i5 11, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.11:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.10:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_10, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 10, i5 10, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.10:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.9:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_9, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 9, i5 9, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.9:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.8:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_8, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 8, i5 8, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.8:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.7:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_7, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 7, i5 7, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.7:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.6:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_6, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 6, i5 6, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.6:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.5:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_5, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 5, i5 5, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.5:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.4:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_4, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 4, i5 4, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.4:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.3:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_3, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 3, i5 3, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.3:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.2:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_2, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 2, i5 2, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.2:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.1:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_1, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 1, i5 1, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.1:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.31:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_31, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 31, i5 31, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.31:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!1"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25">
<![CDATA[
arrayidx.case.0:0 %call_ln683 = call void @getShadows, i64 %patches_superpoints_0, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 0, i5 0, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln683"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!1"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.0:1 %br_ln683 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
arrayidx.exit:0 %tmp_104 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %secondLastPatchIndex, i2 0

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
arrayidx.exit:1 %or_ln686 = or i34 %tmp_104, i34 2

]]></Node>
<StgValue><ssdm name="or_ln686"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="34">
<![CDATA[
arrayidx.exit:2 %trunc_ln686 = trunc i34 %or_ln686

]]></Node>
<StgValue><ssdm name="trunc_ln686"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
arrayidx.exit:3 %p_shl_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln686, i3 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="34">
<![CDATA[
arrayidx.exit:4 %trunc_ln686_1 = trunc i34 %or_ln686

]]></Node>
<StgValue><ssdm name="trunc_ln686_1"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
arrayidx.exit:5 %p_shl15_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln686_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx.exit:6 %sub_ln686 = sub i10 %p_shl_cast, i10 %p_shl15_cast

]]></Node>
<StgValue><ssdm name="sub_ln686"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="10">
<![CDATA[
arrayidx.exit:7 %zext_ln686 = zext i10 %sub_ln686

]]></Node>
<StgValue><ssdm name="zext_ln686"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.exit:8 %patches_parameters_1_addr = getelementptr i64 %patches_parameters_1, i64 0, i64 %zext_ln686

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="32">
<![CDATA[
arrayidx.exit:9 %trunc_ln690 = trunc i32 %secondLastPatchIndex

]]></Node>
<StgValue><ssdm name="trunc_ln690"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
arrayidx.exit:10 %tmp_118_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln690, i5 0

]]></Node>
<StgValue><ssdm name="tmp_118_cast"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="32">
<![CDATA[
arrayidx.exit:11 %trunc_ln690_1 = trunc i32 %secondLastPatchIndex

]]></Node>
<StgValue><ssdm name="trunc_ln690_1"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
arrayidx.exit:12 %tmp_119_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln690_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_119_cast"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx.exit:13 %sub_ln690 = sub i10 %tmp_118_cast, i10 %tmp_119_cast

]]></Node>
<StgValue><ssdm name="sub_ln690"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="10">
<![CDATA[
arrayidx.exit:14 %zext_ln690 = zext i10 %sub_ln690

]]></Node>
<StgValue><ssdm name="zext_ln690"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.exit:15 %patches_parameters_1_addr_1 = getelementptr i64 %patches_parameters_1, i64 0, i64 %zext_ln690

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_1"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
arrayidx.exit:16 %or_ln710 = or i34 %tmp_104, i34 3

]]></Node>
<StgValue><ssdm name="or_ln710"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="34">
<![CDATA[
arrayidx.exit:17 %trunc_ln710 = trunc i34 %or_ln710

]]></Node>
<StgValue><ssdm name="trunc_ln710"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
arrayidx.exit:18 %p_shl11_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln710, i3 0

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="34">
<![CDATA[
arrayidx.exit:19 %trunc_ln710_1 = trunc i34 %or_ln710

]]></Node>
<StgValue><ssdm name="trunc_ln710_1"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
arrayidx.exit:20 %p_shl12_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln710_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx.exit:21 %sub_ln710 = sub i10 %p_shl11_cast, i10 %p_shl12_cast

]]></Node>
<StgValue><ssdm name="sub_ln710"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="10">
<![CDATA[
arrayidx.exit:22 %zext_ln710 = zext i10 %sub_ln710

]]></Node>
<StgValue><ssdm name="zext_ln710"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.exit:23 %patches_parameters_1_addr_6 = getelementptr i64 %patches_parameters_1, i64 0, i64 %zext_ln710

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_6"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
arrayidx.exit:24 %or_ln711 = or i34 %tmp_104, i34 1

]]></Node>
<StgValue><ssdm name="or_ln711"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="34">
<![CDATA[
arrayidx.exit:25 %trunc_ln711 = trunc i34 %or_ln711

]]></Node>
<StgValue><ssdm name="trunc_ln711"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
arrayidx.exit:26 %p_shl9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln711, i3 0

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="34">
<![CDATA[
arrayidx.exit:27 %trunc_ln711_1 = trunc i34 %or_ln711

]]></Node>
<StgValue><ssdm name="trunc_ln711_1"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
arrayidx.exit:28 %p_shl10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln711_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx.exit:29 %sub_ln711 = sub i10 %p_shl9_cast, i10 %p_shl10_cast

]]></Node>
<StgValue><ssdm name="sub_ln711"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="10">
<![CDATA[
arrayidx.exit:30 %zext_ln711 = zext i10 %sub_ln711

]]></Node>
<StgValue><ssdm name="zext_ln711"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.exit:31 %patches_parameters_1_addr_7 = getelementptr i64 %patches_parameters_1, i64 0, i64 %zext_ln711

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_7"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
arrayidx.exit:32 %switch_ln684 = switch i32 %lastPatchIndex_read, void %arrayidx4.case.0, i32 32, void %arrayidx4.case.31, i32 2, void %arrayidx4.case.1, i32 3, void %arrayidx4.case.2, i32 4, void %arrayidx4.case.3, i32 5, void %arrayidx4.case.4, i32 6, void %arrayidx4.case.5, i32 7, void %arrayidx4.case.6, i32 8, void %arrayidx4.case.7, i32 9, void %arrayidx4.case.8, i32 10, void %arrayidx4.case.9, i32 11, void %arrayidx4.case.10, i32 12, void %arrayidx4.case.11, i32 13, void %arrayidx4.case.12, i32 14, void %arrayidx4.case.13, i32 15, void %arrayidx4.case.14, i32 16, void %arrayidx4.case.15, i32 17, void %arrayidx4.case.16, i32 18, void %arrayidx4.case.17, i32 19, void %arrayidx4.case.18, i32 20, void %arrayidx4.case.19, i32 21, void %arrayidx4.case.20, i32 22, void %arrayidx4.case.21, i32 23, void %arrayidx4.case.22, i32 24, void %arrayidx4.case.23, i32 25, void %arrayidx4.case.24, i32 26, void %arrayidx4.case.25, i32 27, void %arrayidx4.case.26, i32 28, void %arrayidx4.case.27, i32 29, void %arrayidx4.case.28, i32 30, void %arrayidx4.case.29, i32 31, void %arrayidx4.case.30

]]></Node>
<StgValue><ssdm name="switch_ln684"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="324" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.30:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_30, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 30, i5 30, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.29:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_29, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 29, i5 29, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.28:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_28, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 28, i5 28, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.27:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_27, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 27, i5 27, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.26:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_26, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 26, i5 26, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.25:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_25, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 25, i5 25, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.24:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_24, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 24, i5 24, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.23:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_23, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 23, i5 23, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.22:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_22, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 22, i5 22, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.21:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_21, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 21, i5 21, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.20:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_20, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 20, i5 20, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.19:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_19, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 19, i5 19, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.18:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_18, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 18, i5 18, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.17:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_17, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 17, i5 17, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.16:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_16, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 16, i5 16, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.15:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_15, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 15, i5 15, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.14:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_14, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 14, i5 14, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.13:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_13, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 13, i5 13, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.12:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_12, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 12, i5 12, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.11:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_11, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 11, i5 11, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.10:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_10, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 10, i5 10, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.9:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_9, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 9, i5 9, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.8:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_8, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 8, i5 8, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.7:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_7, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 7, i5 7, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.6:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_6, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 6, i5 6, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.5:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_5, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 5, i5 5, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.4:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_4, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 4, i5 4, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.3:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_3, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 3, i5 3, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.2:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_2, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 2, i5 2, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.1:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_1, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 1, i5 1, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0">
<![CDATA[
arrayidx4.case.31:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_31, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 31, i5 31, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
<literal name="lastPatchIndex_read" val="!32"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0">
<![CDATA[
arrayidx4.case.0:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_0, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 0, i5 0, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="356" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.30:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_30, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 30, i5 30, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.30:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.29:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_29, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 29, i5 29, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.29:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.28:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_28, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 28, i5 28, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.28:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.27:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_27, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 27, i5 27, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.27:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.26:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_26, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 26, i5 26, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.26:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.25:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_25, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 25, i5 25, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.25:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.24:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_24, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 24, i5 24, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.24:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.23:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_23, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 23, i5 23, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.23:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.22:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_22, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 22, i5 22, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.22:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.21:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_21, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 21, i5 21, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.21:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.20:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_20, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 20, i5 20, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.20:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.19:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_19, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 19, i5 19, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.19:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.18:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_18, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 18, i5 18, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.18:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.17:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_17, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 17, i5 17, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.17:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.16:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_16, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 16, i5 16, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.16:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.15:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_15, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 15, i5 15, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.15:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.14:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_14, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 14, i5 14, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.14:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.13:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_13, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 13, i5 13, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.13:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.12:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_12, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 12, i5 12, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.12:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.11:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_11, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 11, i5 11, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.11:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.10:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_10, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 10, i5 10, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.10:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.9:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_9, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 9, i5 9, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.9:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.8:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_8, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 8, i5 8, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.8:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.7:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_7, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 7, i5 7, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.7:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.6:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_6, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 6, i5 6, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.6:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.5:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_5, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 5, i5 5, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.5:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.4:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_4, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 4, i5 4, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.4:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.3:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_3, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 3, i5 3, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.3:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.2:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_2, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 2, i5 2, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.2:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
arrayidx4.case.1:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_1, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 1, i5 1, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.1:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0">
<![CDATA[
arrayidx4.case.31:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_31, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 31, i5 31, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.31:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
<literal name="lastPatchIndex_read" val="!32"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0">
<![CDATA[
arrayidx4.case.0:0 %call_ln684 = call void @getShadows, i64 %patches_superpoints_0, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 0, i5 0, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln684"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
<literal name="lastPatchIndex_read" val="!32"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.0:1 %br_ln684 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="420" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
arrayidx4.exit:0 %original_topR_jL = load i10 %patches_parameters_1_addr

]]></Node>
<StgValue><ssdm name="original_topR_jL"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="421" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
arrayidx4.exit:0 %original_topR_jL = load i10 %patches_parameters_1_addr

]]></Node>
<StgValue><ssdm name="original_topR_jL"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx4.exit:1 %icmp_ln687 = icmp_sgt  i64 %original_topR_jL, i64 %complementary_apexZ0_read

]]></Node>
<StgValue><ssdm name="icmp_ln687"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx4.exit:2 %icmp_ln687_1 = icmp_slt  i64 %original_topR_jL, i64 %apexZ0_read

]]></Node>
<StgValue><ssdm name="icmp_ln687_1"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx4.exit:3 %and_ln687 = and i1 %icmp_ln687, i1 %icmp_ln687_1

]]></Node>
<StgValue><ssdm name="and_ln687"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx4.exit:4 %br_ln687 = br i1 %and_ln687, void %arrayidx1910.case.1, void

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="426" st_id="7" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="427" st_id="8" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="428" st_id="9" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="429" st_id="10" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="430" st_id="11" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="431" st_id="12" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="432" st_id="13" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="433" st_id="14" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="434" st_id="15" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="435" st_id="16" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="436" st_id="17" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="437" st_id="18" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="438" st_id="19" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64">
<![CDATA[
:1 %dc = sitodp i64 %p_x_assign

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="439" st_id="20" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64">
<![CDATA[
:1 %dc = sitodp i64 %p_x_assign

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64">
<![CDATA[
:2 %data_V = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="63" op_0_bw="64">
<![CDATA[
:3 %p_Result_s = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="63">
<![CDATA[
:4 %zext_ln368 = zext i63 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64">
<![CDATA[
:5 %bitcast_ln521 = bitcast i64 %zext_ln368

]]></Node>
<StgValue><ssdm name="bitcast_ln521"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %tmp_92 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="52" op_0_bw="64">
<![CDATA[
:7 %empty = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8 %notlhs10 = icmp_ne  i11 %tmp_92, i11 2047

]]></Node>
<StgValue><ssdm name="notlhs10"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:9 %notrhs11 = icmp_eq  i52 %empty, i52 0

]]></Node>
<StgValue><ssdm name="notrhs11"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_94 = fcmp_olt  i64 %bitcast_ln521, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="449" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln687" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %empty_75 = or i1 %notrhs11, i1 %notlhs10

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="450" st_id="21" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln687" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_94 = fcmp_olt  i64 %bitcast_ln521, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="451" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln687" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %empty_76 = and i1 %empty_75, i1 %tmp_94

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="452" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln687" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %empty_77 = xor i1 %empty_76, i1 1

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="453" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln687" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln0 = br void %arrayidx1910.case.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="454" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
arrayidx1910.case.1:1 %original_topL_jL = load i10 %patches_parameters_1_addr_1

]]></Node>
<StgValue><ssdm name="original_topL_jL"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="455" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
arrayidx1910.case.1:0 %empty_78 = phi i1 %empty_77, void, i1 1, void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="456" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
arrayidx1910.case.1:1 %original_topL_jL = load i10 %patches_parameters_1_addr_1

]]></Node>
<StgValue><ssdm name="original_topL_jL"/></StgValue>
</operation>

<operation id="457" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx1910.case.1:2 %icmp_ln692 = icmp_sgt  i64 %original_topL_jL, i64 %complementary_apexZ0_read

]]></Node>
<StgValue><ssdm name="icmp_ln692"/></StgValue>
</operation>

<operation id="458" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx1910.case.1:3 %sub_ln692 = sub i64 %original_topL_jL, i64 %apexZ0_read

]]></Node>
<StgValue><ssdm name="sub_ln692"/></StgValue>
</operation>

<operation id="459" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx1910.case.1:4 %icmp_ln692_1 = icmp_slt  i64 %sub_ln692, i64 18446744073709551516

]]></Node>
<StgValue><ssdm name="icmp_ln692_1"/></StgValue>
</operation>

<operation id="460" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx1910.case.1:5 %and_ln692 = and i1 %icmp_ln692, i1 %icmp_ln692_1

]]></Node>
<StgValue><ssdm name="and_ln692"/></StgValue>
</operation>

<operation id="461" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1910.case.1:6 %br_ln692 = br i1 %and_ln692, void %arrayidx3013.case.1, void

]]></Node>
<StgValue><ssdm name="br_ln692"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="462" st_id="23" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="463" st_id="24" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="464" st_id="25" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="465" st_id="26" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="466" st_id="27" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="467" st_id="28" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="468" st_id="29" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="469" st_id="30" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="470" st_id="31" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="471" st_id="32" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="472" st_id="33" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="473" st_id="34" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="474" st_id="35" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64">
<![CDATA[
:1 %dc_6 = sitodp i64 %p_x_assign_4

]]></Node>
<StgValue><ssdm name="dc_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="475" st_id="36" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64">
<![CDATA[
:1 %dc_6 = sitodp i64 %p_x_assign_4

]]></Node>
<StgValue><ssdm name="dc_6"/></StgValue>
</operation>

<operation id="476" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64">
<![CDATA[
:2 %data_V_7 = bitcast i64 %dc_6

]]></Node>
<StgValue><ssdm name="data_V_7"/></StgValue>
</operation>

<operation id="477" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="63" op_0_bw="64">
<![CDATA[
:3 %p_Result_6 = trunc i64 %data_V_7

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="478" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="63">
<![CDATA[
:4 %zext_ln368_3 = zext i63 %p_Result_6

]]></Node>
<StgValue><ssdm name="zext_ln368_3"/></StgValue>
</operation>

<operation id="479" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64">
<![CDATA[
:5 %bitcast_ln521_3 = bitcast i64 %zext_ln368_3

]]></Node>
<StgValue><ssdm name="bitcast_ln521_3"/></StgValue>
</operation>

<operation id="480" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %tmp_95 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="481" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="52" op_0_bw="64">
<![CDATA[
:7 %empty_79 = trunc i64 %data_V_7

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="482" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8 %notlhs8 = icmp_ne  i11 %tmp_95, i11 2047

]]></Node>
<StgValue><ssdm name="notlhs8"/></StgValue>
</operation>

<operation id="483" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:9 %notrhs9 = icmp_eq  i52 %empty_79, i52 0

]]></Node>
<StgValue><ssdm name="notrhs9"/></StgValue>
</operation>

<operation id="484" st_id="36" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_97 = fcmp_olt  i64 %bitcast_ln521_3, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="485" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln692" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %empty_80 = or i1 %notrhs9, i1 %notlhs8

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="486" st_id="37" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln692" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_97 = fcmp_olt  i64 %bitcast_ln521_3, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="487" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln692" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %empty_81 = and i1 %empty_80, i1 %tmp_97

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="488" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln692" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %empty_82 = xor i1 %empty_81, i1 1

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="489" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln692" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln0 = br void %arrayidx3013.case.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="490" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
arrayidx3013.case.1:1 %complementary_topR_jR = load i10 %patches_parameters_1_addr_2

]]></Node>
<StgValue><ssdm name="complementary_topR_jR"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="491" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
arrayidx3013.case.1:0 %empty_83 = phi i1 %empty_82, void, i1 1, void %arrayidx1910.case.1

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="492" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
arrayidx3013.case.1:1 %complementary_topR_jR = load i10 %patches_parameters_1_addr_2

]]></Node>
<StgValue><ssdm name="complementary_topR_jR"/></StgValue>
</operation>

<operation id="493" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx3013.case.1:2 %sub_ln697 = sub i64 %complementary_topR_jR, i64 %complementary_apexZ0_read

]]></Node>
<StgValue><ssdm name="sub_ln697"/></StgValue>
</operation>

<operation id="494" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx3013.case.1:3 %icmp_ln697 = icmp_sgt  i64 %sub_ln697, i64 50

]]></Node>
<StgValue><ssdm name="icmp_ln697"/></StgValue>
</operation>

<operation id="495" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx3013.case.1:4 %icmp_ln697_1 = icmp_slt  i64 %complementary_topR_jR, i64 %apexZ0_read

]]></Node>
<StgValue><ssdm name="icmp_ln697_1"/></StgValue>
</operation>

<operation id="496" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx3013.case.1:5 %and_ln697 = and i1 %icmp_ln697, i1 %icmp_ln697_1

]]></Node>
<StgValue><ssdm name="and_ln697"/></StgValue>
</operation>

<operation id="497" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx3013.case.1:6 %br_ln697 = br i1 %and_ln697, void %arrayidx4116.case.1, void

]]></Node>
<StgValue><ssdm name="br_ln697"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="498" st_id="39" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="499" st_id="40" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="500" st_id="41" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="501" st_id="42" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="502" st_id="43" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="503" st_id="44" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="504" st_id="45" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="505" st_id="46" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="506" st_id="47" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="507" st_id="48" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="508" st_id="49" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="509" st_id="50" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="510" st_id="51" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64">
<![CDATA[
:1 %dc_7 = sitodp i64 %p_x_assign_5

]]></Node>
<StgValue><ssdm name="dc_7"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="511" st_id="52" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64">
<![CDATA[
:1 %dc_7 = sitodp i64 %p_x_assign_5

]]></Node>
<StgValue><ssdm name="dc_7"/></StgValue>
</operation>

<operation id="512" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64">
<![CDATA[
:2 %data_V_8 = bitcast i64 %dc_7

]]></Node>
<StgValue><ssdm name="data_V_8"/></StgValue>
</operation>

<operation id="513" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="63" op_0_bw="64">
<![CDATA[
:3 %p_Result_7 = trunc i64 %data_V_8

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="514" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="63">
<![CDATA[
:4 %zext_ln368_4 = zext i63 %p_Result_7

]]></Node>
<StgValue><ssdm name="zext_ln368_4"/></StgValue>
</operation>

<operation id="515" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64">
<![CDATA[
:5 %bitcast_ln521_4 = bitcast i64 %zext_ln368_4

]]></Node>
<StgValue><ssdm name="bitcast_ln521_4"/></StgValue>
</operation>

<operation id="516" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %tmp_98 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_8, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="517" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="52" op_0_bw="64">
<![CDATA[
:7 %empty_84 = trunc i64 %data_V_8

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="518" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8 %notlhs6 = icmp_ne  i11 %tmp_98, i11 2047

]]></Node>
<StgValue><ssdm name="notlhs6"/></StgValue>
</operation>

<operation id="519" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:9 %notrhs7 = icmp_eq  i52 %empty_84, i52 0

]]></Node>
<StgValue><ssdm name="notrhs7"/></StgValue>
</operation>

<operation id="520" st_id="52" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_100 = fcmp_olt  i64 %bitcast_ln521_4, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="521" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln697" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %empty_85 = or i1 %notrhs7, i1 %notlhs6

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="522" st_id="53" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln697" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_100 = fcmp_olt  i64 %bitcast_ln521_4, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="523" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln697" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %empty_86 = and i1 %empty_85, i1 %tmp_100

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="524" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln697" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %empty_87 = xor i1 %empty_86, i1 1

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="525" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln697" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln0 = br void %arrayidx4116.case.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="526" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
arrayidx4116.case.1:1 %complementary_topL_jR = load i10 %patches_parameters_1_addr_3

]]></Node>
<StgValue><ssdm name="complementary_topL_jR"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="527" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
arrayidx4116.case.1:0 %empty_88 = phi i1 %empty_87, void, i1 1, void %arrayidx3013.case.1

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="528" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
arrayidx4116.case.1:1 %complementary_topL_jR = load i10 %patches_parameters_1_addr_3

]]></Node>
<StgValue><ssdm name="complementary_topL_jR"/></StgValue>
</operation>

<operation id="529" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx4116.case.1:2 %icmp_ln702 = icmp_sgt  i64 %complementary_topL_jR, i64 %complementary_apexZ0_read

]]></Node>
<StgValue><ssdm name="icmp_ln702"/></StgValue>
</operation>

<operation id="530" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx4116.case.1:3 %sub_ln702 = sub i64 %complementary_topL_jR, i64 %apexZ0_read

]]></Node>
<StgValue><ssdm name="sub_ln702"/></StgValue>
</operation>

<operation id="531" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx4116.case.1:4 %icmp_ln702_1 = icmp_slt  i64 %sub_ln702, i64 18446744073709551516

]]></Node>
<StgValue><ssdm name="icmp_ln702_1"/></StgValue>
</operation>

<operation id="532" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx4116.case.1:5 %and_ln702 = and i1 %icmp_ln702, i1 %icmp_ln702_1

]]></Node>
<StgValue><ssdm name="and_ln702"/></StgValue>
</operation>

<operation id="533" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx4116.case.1:6 %br_ln702 = br i1 %and_ln702, void %arrayidx5419.case.1, void

]]></Node>
<StgValue><ssdm name="br_ln702"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="534" st_id="55" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="535" st_id="56" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="536" st_id="57" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="537" st_id="58" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="538" st_id="59" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="539" st_id="60" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="540" st_id="61" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="541" st_id="62" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="542" st_id="63" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="543" st_id="64" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="544" st_id="65" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="545" st_id="66" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="546" st_id="67" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64">
<![CDATA[
:1 %dc_8 = sitodp i64 %p_x_assign_6

]]></Node>
<StgValue><ssdm name="dc_8"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="547" st_id="68" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64">
<![CDATA[
:1 %dc_8 = sitodp i64 %p_x_assign_6

]]></Node>
<StgValue><ssdm name="dc_8"/></StgValue>
</operation>

<operation id="548" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64">
<![CDATA[
:2 %data_V_9 = bitcast i64 %dc_8

]]></Node>
<StgValue><ssdm name="data_V_9"/></StgValue>
</operation>

<operation id="549" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="63" op_0_bw="64">
<![CDATA[
:3 %p_Result_8 = trunc i64 %data_V_9

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="550" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="63">
<![CDATA[
:4 %zext_ln368_5 = zext i63 %p_Result_8

]]></Node>
<StgValue><ssdm name="zext_ln368_5"/></StgValue>
</operation>

<operation id="551" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64">
<![CDATA[
:5 %bitcast_ln521_5 = bitcast i64 %zext_ln368_5

]]></Node>
<StgValue><ssdm name="bitcast_ln521_5"/></StgValue>
</operation>

<operation id="552" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %tmp_101 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_9, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="553" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="52" op_0_bw="64">
<![CDATA[
:7 %empty_89 = trunc i64 %data_V_9

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="554" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8 %notlhs = icmp_ne  i11 %tmp_101, i11 2047

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="555" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:9 %notrhs = icmp_eq  i52 %empty_89, i52 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="556" st_id="68" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_103 = fcmp_olt  i64 %bitcast_ln521_5, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="557" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln702" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %empty_90 = or i1 %notrhs, i1 %notlhs

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="558" st_id="69" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln702" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_103 = fcmp_olt  i64 %bitcast_ln521_5, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="559" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln702" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %empty_91 = and i1 %empty_90, i1 %tmp_103

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="560" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln702" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %empty_92 = xor i1 %empty_91, i1 1

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="561" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln702" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln0 = br void %arrayidx5419.case.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="562" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="32">
<![CDATA[
arrayidx5419.case.1:1 %horizontalOverlapBottom = alloca i32 1

]]></Node>
<StgValue><ssdm name="horizontalOverlapBottom"/></StgValue>
</operation>

<operation id="563" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="32">
<![CDATA[
arrayidx5419.case.1:2 %horizontalOverlapTop = alloca i32 1

]]></Node>
<StgValue><ssdm name="horizontalOverlapTop"/></StgValue>
</operation>

<operation id="564" st_id="69" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:9 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="565" st_id="69" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:10 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>

<operation id="566" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx5419.case.1:20 %or_ln754 = or i1 %empty_78, i1 %empty_88

]]></Node>
<StgValue><ssdm name="or_ln754"/></StgValue>
</operation>

<operation id="567" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx5419.case.1:22 %store_ln754 = store i64 18446744073708551616, i64 %horizontalOverlapTop

]]></Node>
<StgValue><ssdm name="store_ln754"/></StgValue>
</operation>

<operation id="568" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx5419.case.1:23 %store_ln754 = store i64 18446744073708551616, i64 %horizontalOverlapBottom

]]></Node>
<StgValue><ssdm name="store_ln754"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="569" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
arrayidx5419.case.1:0 %empty_93 = phi i1 %empty_92, void, i1 1, void %arrayidx4116.case.1

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="570" st_id="70" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:9 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="571" st_id="70" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:10 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>

<operation id="572" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx5419.case.1:21 %or_ln754_2 = or i1 %empty_83, i1 %empty_93

]]></Node>
<StgValue><ssdm name="or_ln754_2"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="573" st_id="71" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:9 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="574" st_id="71" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:10 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="575" st_id="72" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:9 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="576" st_id="72" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:10 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="577" st_id="73" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:9 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="578" st_id="73" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:10 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="579" st_id="74" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:9 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="580" st_id="74" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:10 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="581" st_id="75" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:9 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="582" st_id="75" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:10 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="583" st_id="76" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:9 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="584" st_id="76" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:10 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="585" st_id="77" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:9 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="586" st_id="77" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:10 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="587" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
arrayidx5419.case.1:5 %complementary_topR_jL = load i10 %patches_parameters_1_addr_4

]]></Node>
<StgValue><ssdm name="complementary_topR_jL"/></StgValue>
</operation>

<operation id="588" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
arrayidx5419.case.1:6 %complementary_topL_jL = load i10 %patches_parameters_1_addr_5

]]></Node>
<StgValue><ssdm name="complementary_topL_jL"/></StgValue>
</operation>

<operation id="589" st_id="78" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:9 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="590" st_id="78" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:10 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="591" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
arrayidx5419.case.1:5 %complementary_topR_jL = load i10 %patches_parameters_1_addr_4

]]></Node>
<StgValue><ssdm name="complementary_topR_jL"/></StgValue>
</operation>

<operation id="592" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
arrayidx5419.case.1:6 %complementary_topL_jL = load i10 %patches_parameters_1_addr_5

]]></Node>
<StgValue><ssdm name="complementary_topL_jL"/></StgValue>
</operation>

<operation id="593" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
arrayidx5419.case.1:7 %original_topR_jR = load i10 %patches_parameters_1_addr_6

]]></Node>
<StgValue><ssdm name="original_topR_jR"/></StgValue>
</operation>

<operation id="594" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
arrayidx5419.case.1:8 %original_topL_jR = load i10 %patches_parameters_1_addr_7

]]></Node>
<StgValue><ssdm name="original_topL_jR"/></StgValue>
</operation>

<operation id="595" st_id="79" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:9 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="596" st_id="79" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:10 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="597" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx5419.case.1:3 %horizontalShiftTop = sub i64 %original_topR_jL, i64 %complementary_topR_jR

]]></Node>
<StgValue><ssdm name="horizontalShiftTop"/></StgValue>
</operation>

<operation id="598" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx5419.case.1:4 %horizontalShiftBottom = sub i64 %original_topL_jL, i64 %complementary_topL_jR

]]></Node>
<StgValue><ssdm name="horizontalShiftBottom"/></StgValue>
</operation>

<operation id="599" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
arrayidx5419.case.1:7 %original_topR_jR = load i10 %patches_parameters_1_addr_6

]]></Node>
<StgValue><ssdm name="original_topR_jR"/></StgValue>
</operation>

<operation id="600" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
arrayidx5419.case.1:8 %original_topL_jR = load i10 %patches_parameters_1_addr_7

]]></Node>
<StgValue><ssdm name="original_topL_jR"/></StgValue>
</operation>

<operation id="601" st_id="80" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:9 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="602" st_id="80" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx5419.case.1:10 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>

<operation id="603" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayidx5419.case.1:11 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %z0_original_bCorner, i32 63

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="604" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx5419.case.1:12 %shifted_Align = select i1 %tmp_110, i64 %complementary_apexZ0_read, i64 %apexZ0_read

]]></Node>
<StgValue><ssdm name="shifted_Align"/></StgValue>
</operation>

<operation id="605" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx5419.case.1:13 %shiftOriginal = xor i1 %tmp_110, i1 1

]]></Node>
<StgValue><ssdm name="shiftOriginal"/></StgValue>
</operation>

<operation id="606" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx5419.case.1:14 %icmp_ln737 = icmp_sgt  i64 %z0_complementary_cCorner, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln737"/></StgValue>
</operation>

<operation id="607" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx5419.case.1:15 %shifted_Align_1 = select i1 %icmp_ln737, i64 %apexZ0_read, i64 %shifted_Align

]]></Node>
<StgValue><ssdm name="shifted_Align_1"/></StgValue>
</operation>

<operation id="608" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx5419.case.1:16 %shiftOriginal_1 = or i1 %icmp_ln737, i1 %shiftOriginal

]]></Node>
<StgValue><ssdm name="shiftOriginal_1"/></StgValue>
</operation>

<operation id="609" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx5419.case.1:17 %cmp84_not = xor i1 %icmp_ln737, i1 1

]]></Node>
<StgValue><ssdm name="cmp84_not"/></StgValue>
</operation>

<operation id="610" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx5419.case.1:18 %lnot = and i1 %tmp_110, i1 %cmp84_not

]]></Node>
<StgValue><ssdm name="lnot"/></StgValue>
</operation>

<operation id="611" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx5419.case.1:19 %newZtop_1 = select i1 %shiftOriginal_1, i64 %z_top_max_read, i64 %z_top_min_read

]]></Node>
<StgValue><ssdm name="newZtop_1"/></StgValue>
</operation>

<operation id="612" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5419.case.1:24 %br_ln754 = br void

]]></Node>
<StgValue><ssdm name="br_ln754"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="613" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %ppl_assign_0 = phi i32 %ppl_read, void %arrayidx5419.case.1, i32 %ppl_assign1, void %arrayidx101.exit._crit_edge

]]></Node>
<StgValue><ssdm name="ppl_assign_0"/></StgValue>
</operation>

<operation id="614" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %complementary_topR_jR_1 = phi i64 %complementary_topR_jR, void %arrayidx5419.case.1, i64 %complementary_topR_jR_2, void %arrayidx101.exit._crit_edge

]]></Node>
<StgValue><ssdm name="complementary_topR_jR_1"/></StgValue>
</operation>

<operation id="615" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %complementary_topL_jR_1 = phi i64 %complementary_topL_jR, void %arrayidx5419.case.1, i64 %complementary_topL_jR_2, void %arrayidx101.exit._crit_edge

]]></Node>
<StgValue><ssdm name="complementary_topL_jR_1"/></StgValue>
</operation>

<operation id="616" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %original_topL_jL_1 = phi i64 %original_topL_jL, void %arrayidx5419.case.1, i64 %original_topL_jL_2, void %arrayidx101.exit._crit_edge

]]></Node>
<StgValue><ssdm name="original_topL_jL_1"/></StgValue>
</operation>

<operation id="617" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:4 %horizontalShiftTop_1 = phi i64 %horizontalShiftTop, void %arrayidx5419.case.1, i64 %horizontalShiftTop_2, void %arrayidx101.exit._crit_edge

]]></Node>
<StgValue><ssdm name="horizontalShiftTop_1"/></StgValue>
</operation>

<operation id="618" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:5 %original_topR_jL_1 = phi i64 %original_topR_jL, void %arrayidx5419.case.1, i64 %original_topR_jL_2, void %arrayidx101.exit._crit_edge

]]></Node>
<StgValue><ssdm name="original_topR_jL_1"/></StgValue>
</operation>

<operation id="619" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:6 %horizontalShiftBottom_1 = phi i64 %horizontalShiftBottom, void %arrayidx5419.case.1, i64 %horizontalShiftBottom_2, void %arrayidx101.exit._crit_edge

]]></Node>
<StgValue><ssdm name="horizontalShiftBottom_1"/></StgValue>
</operation>

<operation id="620" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:7 %complementary_topR_jL_1 = phi i64 %complementary_topR_jL, void %arrayidx5419.case.1, i64 %complementary_topR_jL_2, void %arrayidx101.exit._crit_edge

]]></Node>
<StgValue><ssdm name="complementary_topR_jL_1"/></StgValue>
</operation>

<operation id="621" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:8 %complementary_topL_jL_1 = phi i64 %complementary_topL_jL, void %arrayidx5419.case.1, i64 %complementary_topL_jL_2, void %arrayidx101.exit._crit_edge

]]></Node>
<StgValue><ssdm name="complementary_topL_jL_1"/></StgValue>
</operation>

<operation id="622" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:9 %original_topR_jR_1 = phi i64 %original_topR_jR, void %arrayidx5419.case.1, i64 %original_topR_jR_2, void %arrayidx101.exit._crit_edge

]]></Node>
<StgValue><ssdm name="original_topR_jR_1"/></StgValue>
</operation>

<operation id="623" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:10 %original_topL_jR_1 = phi i64 %original_topL_jR, void %arrayidx5419.case.1, i64 %original_topL_jR_2, void %arrayidx101.exit._crit_edge

]]></Node>
<StgValue><ssdm name="original_topL_jR_1"/></StgValue>
</operation>

<operation id="624" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:11 %makeHorizontallyShiftedPatch = phi i1 0, void %arrayidx5419.case.1, i1 1, void %arrayidx101.exit._crit_edge

]]></Node>
<StgValue><ssdm name="makeHorizontallyShiftedPatch"/></StgValue>
</operation>

<operation id="625" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:12 %shifted_Align_2 = phi i64 %shifted_Align_1, void %arrayidx5419.case.1, i64 %shifted_Align_5, void %arrayidx101.exit._crit_edge

]]></Node>
<StgValue><ssdm name="shifted_Align_2"/></StgValue>
</operation>

<operation id="626" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:13 %newZtop = phi i64 0, void %arrayidx5419.case.1, i64 %newZtop_1, void %arrayidx101.exit._crit_edge

]]></Node>
<StgValue><ssdm name="newZtop"/></StgValue>
</operation>

<operation id="627" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:14 %specloopname_ln725 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln725"/></StgValue>
</operation>

<operation id="628" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15 %tmp_111 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %horizontalShiftTop_1, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="629" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:16 %icmp_ln754 = icmp_slt  i63 %tmp_111, i63 1

]]></Node>
<StgValue><ssdm name="icmp_ln754"/></StgValue>
</operation>

<operation id="630" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17 %or_ln754_1 = or i1 %or_ln754, i1 %icmp_ln754

]]></Node>
<StgValue><ssdm name="or_ln754_1"/></StgValue>
</operation>

<operation id="631" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:18 %horizontalOverlapBottom_load = load i64 %horizontalOverlapBottom

]]></Node>
<StgValue><ssdm name="horizontalOverlapBottom_load"/></StgValue>
</operation>

<operation id="632" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:19 %horizontalOverlapTop_load = load i64 %horizontalOverlapTop

]]></Node>
<StgValue><ssdm name="horizontalOverlapTop_load"/></StgValue>
</operation>

<operation id="633" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:20 %br_ln754 = br i1 %or_ln754_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln754"/></StgValue>
</operation>

<operation id="634" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %icmp_ln754_4 = icmp_slt  i64 %horizontalOverlapTop_load, i64 1

]]></Node>
<StgValue><ssdm name="icmp_ln754_4"/></StgValue>
</operation>

<operation id="635" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %icmp_ln754_5 = icmp_slt  i64 %horizontalOverlapBottom_load, i64 1

]]></Node>
<StgValue><ssdm name="icmp_ln754_5"/></StgValue>
</operation>

<operation id="636" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %and_ln754_2 = and i1 %icmp_ln754_4, i1 %icmp_ln754_5

]]></Node>
<StgValue><ssdm name="and_ln754_2"/></StgValue>
</operation>

<operation id="637" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln754 = br i1 %and_ln754_2, void %.critedge, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln754"/></StgValue>
</operation>

<operation id="638" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp_112 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %horizontalShiftBottom_1, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="639" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:1 %icmp_ln754_1 = icmp_slt  i63 %tmp_112, i63 1

]]></Node>
<StgValue><ssdm name="icmp_ln754_1"/></StgValue>
</operation>

<operation id="640" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %or_ln754_3 = or i1 %or_ln754_2, i1 %icmp_ln754_1

]]></Node>
<StgValue><ssdm name="or_ln754_3"/></StgValue>
</operation>

<operation id="641" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %xor_ln754 = xor i1 %or_ln754_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln754"/></StgValue>
</operation>

<operation id="642" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %icmp_ln754_2 = icmp_slt  i64 %horizontalOverlapBottom_load, i64 1

]]></Node>
<StgValue><ssdm name="icmp_ln754_2"/></StgValue>
</operation>

<operation id="643" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %and_ln754 = and i1 %icmp_ln754_2, i1 %xor_ln754

]]></Node>
<StgValue><ssdm name="and_ln754"/></StgValue>
</operation>

<operation id="644" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %icmp_ln754_3 = icmp_slt  i64 %horizontalOverlapTop_load, i64 1

]]></Node>
<StgValue><ssdm name="icmp_ln754_3"/></StgValue>
</operation>

<operation id="645" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %and_ln754_1 = and i1 %and_ln754, i1 %icmp_ln754_3

]]></Node>
<StgValue><ssdm name="and_ln754_1"/></StgValue>
</operation>

<operation id="646" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln754 = br i1 %and_ln754_1, void %.critedge, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln754"/></StgValue>
</operation>

<operation id="647" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="1"/>
<literal name="and_ln754_1" val="1"/>
</and_exp><and_exp><literal name="or_ln754_1" val="0"/>
<literal name="and_ln754_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:0 %cmp93 = icmp_slt  i64 %horizontalShiftTop_1, i64 %horizontalShiftBottom_1

]]></Node>
<StgValue><ssdm name="cmp93"/></StgValue>
</operation>

<operation id="648" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="1"/>
<literal name="and_ln754_1" val="1"/>
</and_exp><and_exp><literal name="or_ln754_1" val="0"/>
<literal name="and_ln754_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1 %horizontalShiftBottom_0_horizontalShiftTop_0 = select i1 %cmp93, i64 %horizontalShiftBottom_1, i64 %horizontalShiftTop_1

]]></Node>
<StgValue><ssdm name="horizontalShiftBottom_0_horizontalShiftTop_0"/></StgValue>
</operation>

<operation id="649" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="1"/>
<literal name="and_ln754_1" val="1"/>
<literal name="shiftOriginal_1" val="1"/>
</and_exp><and_exp><literal name="or_ln754_1" val="0"/>
<literal name="and_ln754_2" val="1"/>
<literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:2 %shifted_Align_3 = sub i64 %shifted_Align_2, i64 %horizontalShiftBottom_0_horizontalShiftTop_0

]]></Node>
<StgValue><ssdm name="shifted_Align_3"/></StgValue>
</operation>

<operation id="650" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="1"/>
<literal name="and_ln754_1" val="1"/>
<literal name="shiftOriginal_1" val="0"/>
</and_exp><and_exp><literal name="or_ln754_1" val="0"/>
<literal name="and_ln754_2" val="1"/>
<literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3 %shifted_Align_4 = add i64 %shifted_Align_2, i64 %horizontalShiftBottom_0_horizontalShiftTop_0

]]></Node>
<StgValue><ssdm name="shifted_Align_4"/></StgValue>
</operation>

<operation id="651" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="1"/>
<literal name="and_ln754_1" val="1"/>
</and_exp><and_exp><literal name="or_ln754_1" val="0"/>
<literal name="and_ln754_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:4 %shifted_Align_5 = select i1 %shiftOriginal_1, i64 %shifted_Align_3, i64 %shifted_Align_4

]]></Node>
<StgValue><ssdm name="shifted_Align_5"/></StgValue>
</operation>

<operation id="652" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="1"/>
<literal name="and_ln754_1" val="1"/>
</and_exp><and_exp><literal name="or_ln754_1" val="0"/>
<literal name="and_ln754_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:5 %br_ln772 = br i1 %makeHorizontallyShiftedPatch, void %._crit_edge3, void

]]></Node>
<StgValue><ssdm name="br_ln772"/></StgValue>
</operation>

<operation id="653" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="1"/>
<literal name="and_ln754_1" val="1"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp><and_exp><literal name="or_ln754_1" val="0"/>
<literal name="and_ln754_2" val="1"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %n_patches_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</operation>

<operation id="654" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln754_1" val="1"/>
<literal name="and_ln754_1" val="0"/>
</and_exp><and_exp><literal name="or_ln754_1" val="0"/>
<literal name="and_ln754_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:0 %br_ln818 = br i1 %makeHorizontallyShiftedPatch, void %.critedge._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln818"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="655" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln774 = add i32 %n_patches_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln774"/></StgValue>
</operation>

<operation id="656" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0">
<![CDATA[
:2 %call_ln774 = call void @delete_patch.1, i32 %n_patches, i32 %n_patches_read, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i32 %add_ln774

]]></Node>
<StgValue><ssdm name="call_ln774"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="657" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0">
<![CDATA[
:2 %call_ln774 = call void @delete_patch.1, i32 %n_patches, i32 %n_patches_read, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i32 %add_ln774

]]></Node>
<StgValue><ssdm name="call_ln774"/></StgValue>
</operation>

<operation id="658" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln776 = br void %._crit_edge3

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="659" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="32" op_44_bw="1" op_45_bw="25" op_46_bw="26" op_47_bw="64" op_48_bw="64" op_49_bw="1" op_50_bw="1" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0">
<![CDATA[
._crit_edge3:0 %ppl_assign1 = call i32 @makePatch_alignedToLine.1, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %shifted_Align_5, i64 %newZtop_1, i32 %ppl_assign_0, i1 %lnot, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_229, i1 %NPpatches_parameters_330, i1 %NPpatches_parameters_128

]]></Node>
<StgValue><ssdm name="ppl_assign1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="660" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="32" op_44_bw="1" op_45_bw="25" op_46_bw="26" op_47_bw="64" op_48_bw="64" op_49_bw="1" op_50_bw="1" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0">
<![CDATA[
._crit_edge3:0 %ppl_assign1 = call i32 @makePatch_alignedToLine.1, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %shifted_Align_5, i64 %newZtop_1, i32 %ppl_assign_0, i1 %lnot, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_229, i1 %NPpatches_parameters_330, i1 %NPpatches_parameters_128

]]></Node>
<StgValue><ssdm name="ppl_assign1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="661" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge3:1 %n_patches_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read_2"/></StgValue>
</operation>

<operation id="662" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:2 %add_ln780 = add i32 %n_patches_read_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln780"/></StgValue>
</operation>

<operation id="663" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
._crit_edge3:3 %tmp_105 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln780, i2 0

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="664" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge3:4 %or_ln784 = or i34 %tmp_105, i34 2

]]></Node>
<StgValue><ssdm name="or_ln784"/></StgValue>
</operation>

<operation id="665" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="7" op_0_bw="34">
<![CDATA[
._crit_edge3:5 %trunc_ln784 = trunc i34 %or_ln784

]]></Node>
<StgValue><ssdm name="trunc_ln784"/></StgValue>
</operation>

<operation id="666" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
._crit_edge3:6 %p_shl16_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln784, i3 0

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="667" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="9" op_0_bw="34">
<![CDATA[
._crit_edge3:7 %trunc_ln784_1 = trunc i34 %or_ln784

]]></Node>
<StgValue><ssdm name="trunc_ln784_1"/></StgValue>
</operation>

<operation id="668" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
._crit_edge3:8 %p_shl23_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln784_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="669" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge3:9 %sub_ln784 = sub i10 %p_shl16_cast, i10 %p_shl23_cast

]]></Node>
<StgValue><ssdm name="sub_ln784"/></StgValue>
</operation>

<operation id="670" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge3:10 %zext_ln784 = zext i10 %sub_ln784

]]></Node>
<StgValue><ssdm name="zext_ln784"/></StgValue>
</operation>

<operation id="671" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3:11 %patches_parameters_1_addr_8 = getelementptr i64 %patches_parameters_1, i64 0, i64 %zext_ln784

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_8"/></StgValue>
</operation>

<operation id="672" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="5" op_0_bw="32">
<![CDATA[
._crit_edge3:12 %trunc_ln785 = trunc i32 %add_ln780

]]></Node>
<StgValue><ssdm name="trunc_ln785"/></StgValue>
</operation>

<operation id="673" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge3:13 %tmp_121_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln785, i5 0

]]></Node>
<StgValue><ssdm name="tmp_121_cast"/></StgValue>
</operation>

<operation id="674" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="7" op_0_bw="32">
<![CDATA[
._crit_edge3:14 %trunc_ln785_1 = trunc i32 %add_ln780

]]></Node>
<StgValue><ssdm name="trunc_ln785_1"/></StgValue>
</operation>

<operation id="675" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
._crit_edge3:15 %tmp_122_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln785_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_122_cast"/></StgValue>
</operation>

<operation id="676" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge3:16 %sub_ln785 = sub i10 %tmp_121_cast, i10 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="sub_ln785"/></StgValue>
</operation>

<operation id="677" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge3:17 %zext_ln785 = zext i10 %sub_ln785

]]></Node>
<StgValue><ssdm name="zext_ln785"/></StgValue>
</operation>

<operation id="678" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3:18 %patches_parameters_1_addr_9 = getelementptr i64 %patches_parameters_1, i64 0, i64 %zext_ln785

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_9"/></StgValue>
</operation>

<operation id="679" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge3:19 %or_ln786 = or i34 %tmp_105, i34 3

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="680" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="7" op_0_bw="34">
<![CDATA[
._crit_edge3:20 %trunc_ln786 = trunc i34 %or_ln786

]]></Node>
<StgValue><ssdm name="trunc_ln786"/></StgValue>
</operation>

<operation id="681" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
._crit_edge3:21 %p_shl19_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln786, i3 0

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="682" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="9" op_0_bw="34">
<![CDATA[
._crit_edge3:22 %trunc_ln786_1 = trunc i34 %or_ln786

]]></Node>
<StgValue><ssdm name="trunc_ln786_1"/></StgValue>
</operation>

<operation id="683" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
._crit_edge3:23 %p_shl20_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln786_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl20_cast"/></StgValue>
</operation>

<operation id="684" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge3:24 %sub_ln786 = sub i10 %p_shl19_cast, i10 %p_shl20_cast

]]></Node>
<StgValue><ssdm name="sub_ln786"/></StgValue>
</operation>

<operation id="685" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge3:25 %zext_ln786 = zext i10 %sub_ln786

]]></Node>
<StgValue><ssdm name="zext_ln786"/></StgValue>
</operation>

<operation id="686" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3:26 %patches_parameters_1_addr_10 = getelementptr i64 %patches_parameters_1, i64 0, i64 %zext_ln786

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_10"/></StgValue>
</operation>

<operation id="687" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge3:27 %or_ln787 = or i34 %tmp_105, i34 1

]]></Node>
<StgValue><ssdm name="or_ln787"/></StgValue>
</operation>

<operation id="688" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="7" op_0_bw="34">
<![CDATA[
._crit_edge3:28 %trunc_ln787 = trunc i34 %or_ln787

]]></Node>
<StgValue><ssdm name="trunc_ln787"/></StgValue>
</operation>

<operation id="689" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
._crit_edge3:29 %p_shl17_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln787, i3 0

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="690" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="9" op_0_bw="34">
<![CDATA[
._crit_edge3:30 %trunc_ln787_1 = trunc i34 %or_ln787

]]></Node>
<StgValue><ssdm name="trunc_ln787_1"/></StgValue>
</operation>

<operation id="691" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
._crit_edge3:31 %p_shl18_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln787_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="692" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge3:32 %sub_ln787 = sub i10 %p_shl17_cast, i10 %p_shl18_cast

]]></Node>
<StgValue><ssdm name="sub_ln787"/></StgValue>
</operation>

<operation id="693" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge3:33 %zext_ln787 = zext i10 %sub_ln787

]]></Node>
<StgValue><ssdm name="zext_ln787"/></StgValue>
</operation>

<operation id="694" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3:34 %patches_parameters_1_addr_11 = getelementptr i64 %patches_parameters_1, i64 0, i64 %zext_ln787

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_11"/></StgValue>
</operation>

<operation id="695" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
._crit_edge3:35 %switch_ln780 = switch i32 %n_patches_read_2, void %arrayidx101.case.0, i32 32, void %arrayidx101.case.31, i32 2, void %arrayidx101.case.1, i32 3, void %arrayidx101.case.2, i32 4, void %arrayidx101.case.3, i32 5, void %arrayidx101.case.4, i32 6, void %arrayidx101.case.5, i32 7, void %arrayidx101.case.6, i32 8, void %arrayidx101.case.7, i32 9, void %arrayidx101.case.8, i32 10, void %arrayidx101.case.9, i32 11, void %arrayidx101.case.10, i32 12, void %arrayidx101.case.11, i32 13, void %arrayidx101.case.12, i32 14, void %arrayidx101.case.13, i32 15, void %arrayidx101.case.14, i32 16, void %arrayidx101.case.15, i32 17, void %arrayidx101.case.16, i32 18, void %arrayidx101.case.17, i32 19, void %arrayidx101.case.18, i32 20, void %arrayidx101.case.19, i32 21, void %arrayidx101.case.20, i32 22, void %arrayidx101.case.21, i32 23, void %arrayidx101.case.22, i32 24, void %arrayidx101.case.23, i32 25, void %arrayidx101.case.24, i32 26, void %arrayidx101.case.25, i32 27, void %arrayidx101.case.26, i32 28, void %arrayidx101.case.27, i32 29, void %arrayidx101.case.28, i32 30, void %arrayidx101.case.29, i32 31, void %arrayidx101.case.30

]]></Node>
<StgValue><ssdm name="switch_ln780"/></StgValue>
</operation>

<operation id="696" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.30:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_30, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 30, i5 30, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="697" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.29:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_29, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 29, i5 29, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="698" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.28:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_28, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 28, i5 28, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="699" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.27:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_27, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 27, i5 27, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="700" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.26:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_26, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 26, i5 26, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="701" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.25:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_25, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 25, i5 25, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="702" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.24:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_24, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 24, i5 24, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="703" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.23:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_23, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 23, i5 23, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="704" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.22:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_22, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 22, i5 22, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="705" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.21:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_21, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 21, i5 21, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="706" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.20:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_20, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 20, i5 20, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="707" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.19:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_19, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 19, i5 19, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="708" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.18:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_18, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 18, i5 18, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="709" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.17:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_17, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 17, i5 17, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="710" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.16:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_16, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 16, i5 16, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="711" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.15:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_15, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 15, i5 15, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="712" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.14:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_14, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 14, i5 14, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="713" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.13:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_13, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 13, i5 13, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="714" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.12:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_12, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 12, i5 12, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="715" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.11:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_11, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 11, i5 11, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="716" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.10:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_10, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 10, i5 10, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="717" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.9:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_9, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 9, i5 9, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="718" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.8:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_8, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 8, i5 8, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="719" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.7:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_7, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 7, i5 7, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="720" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.6:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_6, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 6, i5 6, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="721" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.5:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_5, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 5, i5 5, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="722" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.4:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_4, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 4, i5 4, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="723" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.3:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_3, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 3, i5 3, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="724" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.2:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_2, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 2, i5 2, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="725" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.1:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_1, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 1, i5 1, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="726" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.31:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_31, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 31, i5 31, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="727" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="!32"/>
<literal name="n_patches_read_2" val="!2"/>
<literal name="n_patches_read_2" val="!3"/>
<literal name="n_patches_read_2" val="!4"/>
<literal name="n_patches_read_2" val="!5"/>
<literal name="n_patches_read_2" val="!6"/>
<literal name="n_patches_read_2" val="!7"/>
<literal name="n_patches_read_2" val="!8"/>
<literal name="n_patches_read_2" val="!9"/>
<literal name="n_patches_read_2" val="!10"/>
<literal name="n_patches_read_2" val="!11"/>
<literal name="n_patches_read_2" val="!12"/>
<literal name="n_patches_read_2" val="!13"/>
<literal name="n_patches_read_2" val="!14"/>
<literal name="n_patches_read_2" val="!15"/>
<literal name="n_patches_read_2" val="!16"/>
<literal name="n_patches_read_2" val="!17"/>
<literal name="n_patches_read_2" val="!18"/>
<literal name="n_patches_read_2" val="!19"/>
<literal name="n_patches_read_2" val="!20"/>
<literal name="n_patches_read_2" val="!21"/>
<literal name="n_patches_read_2" val="!22"/>
<literal name="n_patches_read_2" val="!23"/>
<literal name="n_patches_read_2" val="!24"/>
<literal name="n_patches_read_2" val="!25"/>
<literal name="n_patches_read_2" val="!26"/>
<literal name="n_patches_read_2" val="!27"/>
<literal name="n_patches_read_2" val="!28"/>
<literal name="n_patches_read_2" val="!29"/>
<literal name="n_patches_read_2" val="!30"/>
<literal name="n_patches_read_2" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.0:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_0, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 0, i5 0, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="728" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.30:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_30, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 30, i5 30, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="729" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.30:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="730" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.29:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_29, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 29, i5 29, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="731" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.29:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="732" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.28:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_28, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 28, i5 28, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="733" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.28:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="734" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.27:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_27, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 27, i5 27, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="735" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.27:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="736" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.26:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_26, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 26, i5 26, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="737" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.26:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="738" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.25:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_25, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 25, i5 25, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="739" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.25:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="740" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.24:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_24, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 24, i5 24, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="741" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.24:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="742" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.23:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_23, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 23, i5 23, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="743" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.23:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="744" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.22:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_22, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 22, i5 22, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="745" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.22:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="746" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.21:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_21, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 21, i5 21, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="747" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.21:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="748" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.20:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_20, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 20, i5 20, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="749" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.20:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="750" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.19:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_19, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 19, i5 19, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="751" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.19:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="752" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.18:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_18, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 18, i5 18, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="753" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.18:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="754" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.17:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_17, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 17, i5 17, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="755" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.17:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="756" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.16:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_16, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 16, i5 16, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="757" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.16:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="758" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.15:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_15, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 15, i5 15, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="759" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.15:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="760" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.14:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_14, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 14, i5 14, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="761" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.14:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="762" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.13:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_13, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 13, i5 13, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="763" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.13:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="764" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.12:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_12, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 12, i5 12, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="765" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.12:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="766" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.11:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_11, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 11, i5 11, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="767" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.11:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="768" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.10:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_10, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 10, i5 10, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="769" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.10:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="770" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.9:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_9, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 9, i5 9, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="771" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.9:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="772" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.8:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_8, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 8, i5 8, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="773" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.8:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="774" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.7:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_7, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 7, i5 7, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="775" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.7:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="776" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.6:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_6, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 6, i5 6, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="777" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.6:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="778" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.5:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_5, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 5, i5 5, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="779" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.5:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="780" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.4:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_4, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 4, i5 4, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="781" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.4:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="782" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.3:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_3, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 3, i5 3, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="783" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.3:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="784" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.2:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_2, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 2, i5 2, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="785" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.2:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="786" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.1:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_1, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 1, i5 1, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="787" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.1:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="788" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.31:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_31, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 31, i5 31, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="789" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.31:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="790" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="!32"/>
<literal name="n_patches_read_2" val="!2"/>
<literal name="n_patches_read_2" val="!3"/>
<literal name="n_patches_read_2" val="!4"/>
<literal name="n_patches_read_2" val="!5"/>
<literal name="n_patches_read_2" val="!6"/>
<literal name="n_patches_read_2" val="!7"/>
<literal name="n_patches_read_2" val="!8"/>
<literal name="n_patches_read_2" val="!9"/>
<literal name="n_patches_read_2" val="!10"/>
<literal name="n_patches_read_2" val="!11"/>
<literal name="n_patches_read_2" val="!12"/>
<literal name="n_patches_read_2" val="!13"/>
<literal name="n_patches_read_2" val="!14"/>
<literal name="n_patches_read_2" val="!15"/>
<literal name="n_patches_read_2" val="!16"/>
<literal name="n_patches_read_2" val="!17"/>
<literal name="n_patches_read_2" val="!18"/>
<literal name="n_patches_read_2" val="!19"/>
<literal name="n_patches_read_2" val="!20"/>
<literal name="n_patches_read_2" val="!21"/>
<literal name="n_patches_read_2" val="!22"/>
<literal name="n_patches_read_2" val="!23"/>
<literal name="n_patches_read_2" val="!24"/>
<literal name="n_patches_read_2" val="!25"/>
<literal name="n_patches_read_2" val="!26"/>
<literal name="n_patches_read_2" val="!27"/>
<literal name="n_patches_read_2" val="!28"/>
<literal name="n_patches_read_2" val="!29"/>
<literal name="n_patches_read_2" val="!30"/>
<literal name="n_patches_read_2" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="5" op_5_bw="5" op_6_bw="64" op_7_bw="64" op_8_bw="25" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
arrayidx101.case.0:0 %call_ln780 = call void @getShadows, i64 %patches_superpoints_0, i64 %patches_parameters_1, i64 %patches_parameters_4, i5 0, i5 0, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln780"/></StgValue>
</operation>

<operation id="791" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="!32"/>
<literal name="n_patches_read_2" val="!2"/>
<literal name="n_patches_read_2" val="!3"/>
<literal name="n_patches_read_2" val="!4"/>
<literal name="n_patches_read_2" val="!5"/>
<literal name="n_patches_read_2" val="!6"/>
<literal name="n_patches_read_2" val="!7"/>
<literal name="n_patches_read_2" val="!8"/>
<literal name="n_patches_read_2" val="!9"/>
<literal name="n_patches_read_2" val="!10"/>
<literal name="n_patches_read_2" val="!11"/>
<literal name="n_patches_read_2" val="!12"/>
<literal name="n_patches_read_2" val="!13"/>
<literal name="n_patches_read_2" val="!14"/>
<literal name="n_patches_read_2" val="!15"/>
<literal name="n_patches_read_2" val="!16"/>
<literal name="n_patches_read_2" val="!17"/>
<literal name="n_patches_read_2" val="!18"/>
<literal name="n_patches_read_2" val="!19"/>
<literal name="n_patches_read_2" val="!20"/>
<literal name="n_patches_read_2" val="!21"/>
<literal name="n_patches_read_2" val="!22"/>
<literal name="n_patches_read_2" val="!23"/>
<literal name="n_patches_read_2" val="!24"/>
<literal name="n_patches_read_2" val="!25"/>
<literal name="n_patches_read_2" val="!26"/>
<literal name="n_patches_read_2" val="!27"/>
<literal name="n_patches_read_2" val="!28"/>
<literal name="n_patches_read_2" val="!29"/>
<literal name="n_patches_read_2" val="!30"/>
<literal name="n_patches_read_2" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.case.0:1 %br_ln780 = br void %arrayidx101.exit

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="792" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
arrayidx101.exit:0 %patches_parameters_1_load = load i10 %patches_parameters_1_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load"/></StgValue>
</operation>

<operation id="793" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
arrayidx101.exit:1 %patches_parameters_1_load_1 = load i10 %patches_parameters_1_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="794" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
arrayidx101.exit:0 %patches_parameters_1_load = load i10 %patches_parameters_1_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load"/></StgValue>
</operation>

<operation id="795" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
arrayidx101.exit:1 %patches_parameters_1_load_1 = load i10 %patches_parameters_1_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_1"/></StgValue>
</operation>

<operation id="796" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
arrayidx101.exit:2 %patches_parameters_1_load_2 = load i10 %patches_parameters_1_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_2"/></StgValue>
</operation>

<operation id="797" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
arrayidx101.exit:3 %patches_parameters_1_load_3 = load i10 %patches_parameters_1_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_3"/></StgValue>
</operation>

<operation id="798" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx101.exit:6 %original_topL_jL_2 = select i1 %shiftOriginal_1, i64 %patches_parameters_1_load_1, i64 %original_topL_jL_1

]]></Node>
<StgValue><ssdm name="original_topL_jL_2"/></StgValue>
</operation>

<operation id="799" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx101.exit:7 %original_topR_jL_2 = select i1 %shiftOriginal_1, i64 %patches_parameters_1_load, i64 %original_topR_jL_1

]]></Node>
<StgValue><ssdm name="original_topR_jL_2"/></StgValue>
</operation>

<operation id="800" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx101.exit:8 %complementary_topR_jL_2 = select i1 %shiftOriginal_1, i64 %complementary_topR_jL_1, i64 %patches_parameters_1_load

]]></Node>
<StgValue><ssdm name="complementary_topR_jL_2"/></StgValue>
</operation>

<operation id="801" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx101.exit:9 %complementary_topL_jL_2 = select i1 %shiftOriginal_1, i64 %complementary_topL_jL_1, i64 %patches_parameters_1_load_1

]]></Node>
<StgValue><ssdm name="complementary_topL_jL_2"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="802" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
arrayidx101.exit:2 %patches_parameters_1_load_2 = load i10 %patches_parameters_1_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_2"/></StgValue>
</operation>

<operation id="803" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
arrayidx101.exit:3 %patches_parameters_1_load_3 = load i10 %patches_parameters_1_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_3"/></StgValue>
</operation>

<operation id="804" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx101.exit:4 %complementary_topR_jR_2 = select i1 %shiftOriginal_1, i64 %complementary_topR_jR_1, i64 %patches_parameters_1_load_2

]]></Node>
<StgValue><ssdm name="complementary_topR_jR_2"/></StgValue>
</operation>

<operation id="805" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx101.exit:5 %complementary_topL_jR_2 = select i1 %shiftOriginal_1, i64 %complementary_topL_jR_1, i64 %patches_parameters_1_load_3

]]></Node>
<StgValue><ssdm name="complementary_topL_jR_2"/></StgValue>
</operation>

<operation id="806" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx101.exit:10 %original_topR_jR_2 = select i1 %shiftOriginal_1, i64 %patches_parameters_1_load_2, i64 %original_topR_jR_1

]]></Node>
<StgValue><ssdm name="original_topR_jR_2"/></StgValue>
</operation>

<operation id="807" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx101.exit:11 %original_topL_jR_2 = select i1 %shiftOriginal_1, i64 %patches_parameters_1_load_3, i64 %original_topL_jR_1

]]></Node>
<StgValue><ssdm name="original_topL_jR_2"/></StgValue>
</operation>

<operation id="808" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx101.exit:12 %horizontalShiftTop_2 = sub i64 %original_topR_jL_2, i64 %complementary_topR_jR_2

]]></Node>
<StgValue><ssdm name="horizontalShiftTop_2"/></StgValue>
</operation>

<operation id="809" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx101.exit:13 %horizontalShiftBottom_2 = sub i64 %original_topL_jL_2, i64 %complementary_topL_jR_2

]]></Node>
<StgValue><ssdm name="horizontalShiftBottom_2"/></StgValue>
</operation>

<operation id="810" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx101.exit:14 %br_ln800 = br i1 %shiftOriginal_1, void %arrayidx101.exit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln800"/></StgValue>
</operation>

<operation id="811" st_id="90" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_86 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="812" st_id="91" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_86 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="813" st_id="92" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_86 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="814" st_id="93" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_86 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="815" st_id="94" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_86 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="816" st_id="95" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_86 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="817" st_id="96" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_86 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="818" st_id="97" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_86 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="819" st_id="98" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_86 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="820" st_id="99" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_86 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="821" st_id="100" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_86 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="822" st_id="101" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_86 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="823" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %icmp_ln800 = icmp_slt  i64 %tmp_86, i64 15000000

]]></Node>
<StgValue><ssdm name="icmp_ln800"/></StgValue>
</operation>

<operation id="824" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln800 = br i1 %icmp_ln800, void %arrayidx101.exit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln800"/></StgValue>
</operation>

<operation id="825" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln800" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %sub_ln802 = sub i64 %complementary_topR_jL_2, i64 %original_topR_jL_2

]]></Node>
<StgValue><ssdm name="sub_ln802"/></StgValue>
</operation>

<operation id="826" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln800" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %sub_ln802_1 = sub i64 %complementary_topR_jR_2, i64 %original_topR_jR_2

]]></Node>
<StgValue><ssdm name="sub_ln802_1"/></StgValue>
</operation>

<operation id="827" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln800" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %icmp_ln802 = icmp_slt  i64 %sub_ln802, i64 %sub_ln802_1

]]></Node>
<StgValue><ssdm name="icmp_ln802"/></StgValue>
</operation>

<operation id="828" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln800" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %horizontalOverlapTop_1 = select i1 %icmp_ln802, i64 %sub_ln802_1, i64 %sub_ln802

]]></Node>
<StgValue><ssdm name="horizontalOverlapTop_1"/></StgValue>
</operation>

<operation id="829" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln800" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %sub_ln803 = sub i64 %complementary_topL_jL_2, i64 %original_topL_jL_2

]]></Node>
<StgValue><ssdm name="sub_ln803"/></StgValue>
</operation>

<operation id="830" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln800" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %sub_ln803_1 = sub i64 %complementary_topL_jR_2, i64 %original_topL_jR_2

]]></Node>
<StgValue><ssdm name="sub_ln803_1"/></StgValue>
</operation>

<operation id="831" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln800" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %icmp_ln803 = icmp_slt  i64 %sub_ln803, i64 %sub_ln803_1

]]></Node>
<StgValue><ssdm name="icmp_ln803"/></StgValue>
</operation>

<operation id="832" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln800" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %select_ln803 = select i1 %icmp_ln803, i64 %sub_ln803_1, i64 %sub_ln803

]]></Node>
<StgValue><ssdm name="select_ln803"/></StgValue>
</operation>

<operation id="833" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln800" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:8 %store_ln803 = store i64 %horizontalOverlapTop_1, i64 %horizontalOverlapTop

]]></Node>
<StgValue><ssdm name="store_ln803"/></StgValue>
</operation>

<operation id="834" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln800" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:9 %store_ln803 = store i64 %select_ln803, i64 %horizontalOverlapBottom

]]></Node>
<StgValue><ssdm name="store_ln803"/></StgValue>
</operation>

<operation id="835" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln800" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln803 = br void %arrayidx101.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln803"/></StgValue>
</operation>

<operation id="836" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
arrayidx101.exit._crit_edge:0 %br_ln754 = br void

]]></Node>
<StgValue><ssdm name="br_ln754"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="837" st_id="102" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="838" st_id="103" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="839" st_id="104" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="840" st_id="105" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="841" st_id="106" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="842" st_id="107" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="843" st_id="108" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="844" st_id="109" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="845" st_id="110" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="846" st_id="111" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="847" st_id="112" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="848" st_id="113" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="849" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %icmp_ln820 = icmp_slt  i64 %tmp_s, i64 15000001

]]></Node>
<StgValue><ssdm name="icmp_ln820"/></StgValue>
</operation>

<operation id="850" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %or_ln820 = or i1 %icmp_ln820, i1 %lnot

]]></Node>
<StgValue><ssdm name="or_ln820"/></StgValue>
</operation>

<operation id="851" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %xor_ln820 = xor i1 %or_ln820, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln820"/></StgValue>
</operation>

<operation id="852" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %n_patches_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read_3"/></StgValue>
</operation>

<operation id="853" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %icmp_ln822 = icmp_sgt  i32 %n_patches_read_3, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln822"/></StgValue>
</operation>

<operation id="854" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %and_ln820 = and i1 %icmp_ln822, i1 %xor_ln820

]]></Node>
<StgValue><ssdm name="and_ln820"/></StgValue>
</operation>

<operation id="855" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln820 = br i1 %and_ln820, void %.critedge._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln820"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="856" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln824 = add i32 %n_patches_read_3, i32 4294967293

]]></Node>
<StgValue><ssdm name="add_ln824"/></StgValue>
</operation>

<operation id="857" st_id="114" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0">
<![CDATA[
:1 %call_ln824 = call void @delete_patch.1, i32 %n_patches, i32 %n_patches_read_3, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i32 %add_ln824

]]></Node>
<StgValue><ssdm name="call_ln824"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="858" st_id="115" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="makeHorizontallyShiftedPatch" val="1"/>
<literal name="and_ln820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0">
<![CDATA[
:1 %call_ln824 = call void @delete_patch.1, i32 %n_patches, i32 %n_patches_read_3, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i32 %add_ln824

]]></Node>
<StgValue><ssdm name="call_ln824"/></StgValue>
</operation>

<operation id="859" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="makeHorizontallyShiftedPatch" val="1"/>
<literal name="and_ln820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln825 = br void %.critedge._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln825"/></StgValue>
</operation>

<operation id="860" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0">
<![CDATA[
.critedge._crit_edge:0 %ret_ln828 = ret

]]></Node>
<StgValue><ssdm name="ret_ln828"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
