INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Jul 20 04:56:40 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : fir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 oehb2/validArray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mux2/tehb1/data_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 0.670ns (14.606%)  route 3.917ns (85.394%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 7.139 - 6.000 ) 
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=532, unset)          1.265     1.265    oehb2/clk
    SLICE_X17Y125        FDCE                                         r  oehb2/validArray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDCE (Prop_fdce_C_Q)         0.223     1.488 f  oehb2/validArray_reg[0]/Q
                         net (fo=9, routed)           0.536     2.024    control_merge2/oehb1/oehb2_validArray_0
    SLICE_X17Y125        LUT6 (Prop_lut6_I2_O)        0.043     2.067 r  control_merge2/oehb1/Memory_reg[2][0]_srl3_i_1/O
                         net (fo=9, routed)           0.450     2.517    control_merge2/oehb1/data_reg_reg[0]_0
    SLICE_X16Y121        LUT6 (Prop_lut6_I1_O)        0.043     2.560 r  control_merge2/oehb1/idx_address1[10]_INST_0_i_6/O
                         net (fo=22, routed)          0.495     3.055    mux2/tehb1/data_reg_reg[5]_2
    SLICE_X21Y122        LUT6 (Prop_lut6_I4_O)        0.043     3.098 f  mux2/tehb1/idx_address1[5]_INST_0_i_1/O
                         net (fo=15, routed)          0.470     3.568    mux2/tehb1/data_reg_reg[5]_0
    SLICE_X21Y119        LUT2 (Prop_lut2_I1_O)        0.043     3.611 r  mux2/tehb1/validArray[0]_i_4/O
                         net (fo=1, routed)           0.633     4.245    mux2/tehb1/validArray[0]_i_4_n_0
    SLICE_X19Y120        LUT6 (Prop_lut6_I2_O)        0.043     4.288 r  mux2/tehb1/validArray[0]_i_2/O
                         net (fo=10, routed)          0.392     4.680    oehb1/reg_value_reg_2
    SLICE_X18Y122        LUT5 (Prop_lut5_I2_O)        0.051     4.731 f  oehb1/reg_value_i_2__1/O
                         net (fo=5, routed)           0.321     5.052    fork4/generateBlocks[0].regblock/reg_value_reg_4
    SLICE_X17Y122        LUT6 (Prop_lut6_I4_O)        0.138     5.190 r  fork4/generateBlocks[0].regblock/full_reg_i_2__1/O
                         net (fo=5, routed)           0.189     5.379    fork2/generateBlocks[1].regblock/full_reg_reg_0
    SLICE_X17Y121        LUT6 (Prop_lut6_I5_O)        0.043     5.422 r  fork2/generateBlocks[1].regblock/data_reg[10]_i_1__1/O
                         net (fo=11, routed)          0.430     5.852    mux2/tehb1/data_reg_reg[0]_1[0]
    SLICE_X22Y122        FDCE                                         r  mux2/tehb1/data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=532, unset)          1.139     7.139    mux2/tehb1/clk
    SLICE_X22Y122        FDCE                                         r  mux2/tehb1/data_reg_reg[2]/C
                         clock pessimism              0.085     7.224    
                         clock uncertainty           -0.035     7.189    
    SLICE_X22Y122        FDCE (Setup_fdce_C_CE)      -0.178     7.011    mux2/tehb1/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.011    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  1.159    




