Classic Timing Analyzer report for My_struct_count
Sun Apr 28 20:10:05 2024
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From               ; To                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 7.047 ns                                       ; My_DFF:C1|Q_out[7] ; Q[7]               ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[0] ; My_DFF:C1|Q_out[7] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                    ;                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[0] ; My_DFF:C1|Q_out[7] ; clk        ; clk      ; None                        ; None                      ; 0.956 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[0] ; My_DFF:C1|Q_out[6] ; clk        ; clk      ; None                        ; None                      ; 0.921 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[0] ; My_DFF:C1|Q_out[5] ; clk        ; clk      ; None                        ; None                      ; 0.886 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[1] ; My_DFF:C1|Q_out[7] ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[0] ; My_DFF:C1|Q_out[4] ; clk        ; clk      ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[1] ; My_DFF:C1|Q_out[6] ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[2] ; My_DFF:C1|Q_out[7] ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[0] ; My_DFF:C1|Q_out[3] ; clk        ; clk      ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[1] ; My_DFF:C1|Q_out[5] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[2] ; My_DFF:C1|Q_out[6] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[3] ; My_DFF:C1|Q_out[7] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[0] ; My_DFF:C1|Q_out[2] ; clk        ; clk      ; None                        ; None                      ; 0.781 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[1] ; My_DFF:C1|Q_out[4] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[2] ; My_DFF:C1|Q_out[5] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[3] ; My_DFF:C1|Q_out[6] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[4] ; My_DFF:C1|Q_out[7] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[0] ; My_DFF:C1|Q_out[1] ; clk        ; clk      ; None                        ; None                      ; 0.746 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[1] ; My_DFF:C1|Q_out[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[2] ; My_DFF:C1|Q_out[4] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[3] ; My_DFF:C1|Q_out[5] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[4] ; My_DFF:C1|Q_out[6] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[5] ; My_DFF:C1|Q_out[7] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[1] ; My_DFF:C1|Q_out[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[2] ; My_DFF:C1|Q_out[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[3] ; My_DFF:C1|Q_out[4] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[4] ; My_DFF:C1|Q_out[5] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[5] ; My_DFF:C1|Q_out[6] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[6] ; My_DFF:C1|Q_out[7] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[1] ; My_DFF:C1|Q_out[1] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[2] ; My_DFF:C1|Q_out[2] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[3] ; My_DFF:C1|Q_out[3] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[4] ; My_DFF:C1|Q_out[4] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[5] ; My_DFF:C1|Q_out[5] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[6] ; My_DFF:C1|Q_out[6] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[7] ; My_DFF:C1|Q_out[7] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; My_DFF:C1|Q_out[0] ; My_DFF:C1|Q_out[0] ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------+
; tco                                                                        ;
+-------+--------------+------------+--------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From               ; To   ; From Clock ;
+-------+--------------+------------+--------------------+------+------------+
; N/A   ; None         ; 7.047 ns   ; My_DFF:C1|Q_out[7] ; Q[7] ; clk        ;
; N/A   ; None         ; 6.746 ns   ; My_DFF:C1|Q_out[1] ; Q[1] ; clk        ;
; N/A   ; None         ; 6.565 ns   ; My_DFF:C1|Q_out[0] ; Q[0] ; clk        ;
; N/A   ; None         ; 5.335 ns   ; My_DFF:C1|Q_out[5] ; Q[5] ; clk        ;
; N/A   ; None         ; 5.118 ns   ; My_DFF:C1|Q_out[6] ; Q[6] ; clk        ;
; N/A   ; None         ; 5.089 ns   ; My_DFF:C1|Q_out[2] ; Q[2] ; clk        ;
; N/A   ; None         ; 5.073 ns   ; My_DFF:C1|Q_out[3] ; Q[3] ; clk        ;
; N/A   ; None         ; 5.042 ns   ; My_DFF:C1|Q_out[4] ; Q[4] ; clk        ;
+-------+--------------+------------+--------------------+------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 28 20:10:05 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off My_struct_count -c My_struct_count --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "My_DFF:C1|Q_out[0]" and destination register "My_DFF:C1|Q_out[7]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.956 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y24_N17; Fanout = 3; REG Node = 'My_DFF:C1|Q_out[0]'
            Info: 2: + IC(0.215 ns) + CELL(0.309 ns) = 0.524 ns; Loc. = LCCOMB_X39_Y24_N0; Fanout = 2; COMB Node = 'counter:C2|Add0~2'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.559 ns; Loc. = LCCOMB_X39_Y24_N2; Fanout = 2; COMB Node = 'counter:C2|Add0~6'
            Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.594 ns; Loc. = LCCOMB_X39_Y24_N4; Fanout = 2; COMB Node = 'counter:C2|Add0~10'
            Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.629 ns; Loc. = LCCOMB_X39_Y24_N6; Fanout = 2; COMB Node = 'counter:C2|Add0~14'
            Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.664 ns; Loc. = LCCOMB_X39_Y24_N8; Fanout = 2; COMB Node = 'counter:C2|Add0~18'
            Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.699 ns; Loc. = LCCOMB_X39_Y24_N10; Fanout = 2; COMB Node = 'counter:C2|Add0~22'
            Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.734 ns; Loc. = LCCOMB_X39_Y24_N12; Fanout = 1; COMB Node = 'counter:C2|Add0~26'
            Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 0.859 ns; Loc. = LCCOMB_X39_Y24_N14; Fanout = 1; COMB Node = 'counter:C2|Add0~29'
            Info: 10: + IC(0.000 ns) + CELL(0.097 ns) = 0.956 ns; Loc. = LCFF_X39_Y24_N15; Fanout = 2; REG Node = 'My_DFF:C1|Q_out[7]'
            Info: Total cell delay = 0.741 ns ( 77.51 % )
            Info: Total interconnect delay = 0.215 ns ( 22.49 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.501 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.686 ns) + CELL(0.618 ns) = 2.501 ns; Loc. = LCFF_X39_Y24_N15; Fanout = 2; REG Node = 'My_DFF:C1|Q_out[7]'
                Info: Total cell delay = 1.472 ns ( 58.86 % )
                Info: Total interconnect delay = 1.029 ns ( 41.14 % )
            Info: - Longest clock path from clock "clk" to source register is 2.501 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.686 ns) + CELL(0.618 ns) = 2.501 ns; Loc. = LCFF_X39_Y24_N17; Fanout = 3; REG Node = 'My_DFF:C1|Q_out[0]'
                Info: Total cell delay = 1.472 ns ( 58.86 % )
                Info: Total interconnect delay = 1.029 ns ( 41.14 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk" to destination pin "Q[7]" through register "My_DFF:C1|Q_out[7]" is 7.047 ns
    Info: + Longest clock path from clock "clk" to source register is 2.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.686 ns) + CELL(0.618 ns) = 2.501 ns; Loc. = LCFF_X39_Y24_N15; Fanout = 2; REG Node = 'My_DFF:C1|Q_out[7]'
        Info: Total cell delay = 1.472 ns ( 58.86 % )
        Info: Total interconnect delay = 1.029 ns ( 41.14 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.452 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y24_N15; Fanout = 2; REG Node = 'My_DFF:C1|Q_out[7]'
        Info: 2: + IC(2.308 ns) + CELL(2.144 ns) = 4.452 ns; Loc. = PIN_F20; Fanout = 0; PIN Node = 'Q[7]'
        Info: Total cell delay = 2.144 ns ( 48.16 % )
        Info: Total interconnect delay = 2.308 ns ( 51.84 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Sun Apr 28 20:10:05 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


