Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 19 15:48:50 2024
| Host         : PC running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file standard_clock_generator_timing_summary_routed.rpt -pb standard_clock_generator_timing_summary_routed.pb -rpx standard_clock_generator_timing_summary_routed.rpx -warn_on_violation
| Design       : standard_clock_generator
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: clk_in (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   51          inf        0.000                      0                   51           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 standard_clock_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            standard_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.770ns  (logic 3.088ns (64.751%)  route 1.681ns (35.249%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  standard_clock_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  standard_clock_reg/Q
                         net (fo=2, routed)           1.681     2.137    standard_clock_OBUF
    T10                  OBUF (Prop_obuf_I_O)         2.632     4.770 r  standard_clock_OBUF_inst/O
                         net (fo=0)                   0.000     4.770    standard_clock
    T10                                                               r  standard_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accumulator_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.004ns  (logic 0.996ns (24.878%)  route 3.008ns (75.122%))
  Logic Levels:           4  (FDCE=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  accumulator_reg[1]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  accumulator_reg[1]/Q
                         net (fo=2, routed)           1.118     1.537    accumulator_reg_n_0_[1]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.299     1.836 r  accumulator[23]_i_5/O
                         net (fo=1, routed)           0.643     2.479    accumulator[23]_i_5_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I1_O)        0.124     2.603 r  accumulator[23]_i_2/O
                         net (fo=25, routed)          1.247     3.850    accumulator[23]_i_2_n_0
    SLICE_X0Y0           LUT3 (Prop_lut3_I1_O)        0.154     4.004 r  accumulator[5]_i_1/O
                         net (fo=1, routed)           0.000     4.004    accumulator[5]
    SLICE_X0Y0           FDCE                                         r  accumulator_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accumulator_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.974ns  (logic 0.966ns (24.311%)  route 3.008ns (75.689%))
  Logic Levels:           4  (FDCE=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  accumulator_reg[1]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  accumulator_reg[1]/Q
                         net (fo=2, routed)           1.118     1.537    accumulator_reg_n_0_[1]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.299     1.836 r  accumulator[23]_i_5/O
                         net (fo=1, routed)           0.643     2.479    accumulator[23]_i_5_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I1_O)        0.124     2.603 r  accumulator[23]_i_2/O
                         net (fo=25, routed)          1.247     3.850    accumulator[23]_i_2_n_0
    SLICE_X0Y0           LUT3 (Prop_lut3_I1_O)        0.124     3.974 r  accumulator[4]_i_1/O
                         net (fo=1, routed)           0.000     3.974    accumulator[4]
    SLICE_X0Y0           FDCE                                         r  accumulator_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            standard_clock_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.824ns  (logic 0.966ns (25.258%)  route 2.858ns (74.742%))
  Logic Levels:           4  (FDCE=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  accumulator_reg[1]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  accumulator_reg[1]/Q
                         net (fo=2, routed)           1.118     1.537    accumulator_reg_n_0_[1]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.299     1.836 r  accumulator[23]_i_5/O
                         net (fo=1, routed)           0.643     2.479    accumulator[23]_i_5_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I1_O)        0.124     2.603 r  accumulator[23]_i_2/O
                         net (fo=25, routed)          1.098     3.700    accumulator[23]_i_2_n_0
    SLICE_X0Y1           LUT3 (Prop_lut3_I1_O)        0.124     3.824 r  standard_clock_i_1/O
                         net (fo=1, routed)           0.000     3.824    standard_clock_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  standard_clock_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accumulator_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.765ns  (logic 0.995ns (26.427%)  route 2.770ns (73.573%))
  Logic Levels:           4  (FDCE=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  accumulator_reg[1]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  accumulator_reg[1]/Q
                         net (fo=2, routed)           1.118     1.537    accumulator_reg_n_0_[1]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.299     1.836 r  accumulator[23]_i_5/O
                         net (fo=1, routed)           0.643     2.479    accumulator[23]_i_5_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I1_O)        0.124     2.603 r  accumulator[23]_i_2/O
                         net (fo=25, routed)          1.009     3.612    accumulator[23]_i_2_n_0
    SLICE_X0Y4           LUT3 (Prop_lut3_I1_O)        0.153     3.765 r  accumulator[23]_i_1/O
                         net (fo=1, routed)           0.000     3.765    accumulator[23]
    SLICE_X0Y4           FDCE                                         r  accumulator_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accumulator_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.755ns  (logic 0.992ns (26.420%)  route 2.763ns (73.580%))
  Logic Levels:           4  (FDCE=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  accumulator_reg[1]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  accumulator_reg[1]/Q
                         net (fo=2, routed)           1.118     1.537    accumulator_reg_n_0_[1]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.299     1.836 r  accumulator[23]_i_5/O
                         net (fo=1, routed)           0.643     2.479    accumulator[23]_i_5_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I1_O)        0.124     2.603 r  accumulator[23]_i_2/O
                         net (fo=25, routed)          1.002     3.605    accumulator[23]_i_2_n_0
    SLICE_X0Y0           LUT3 (Prop_lut3_I1_O)        0.150     3.755 r  accumulator[3]_i_1/O
                         net (fo=1, routed)           0.000     3.755    accumulator[3]
    SLICE_X0Y0           FDCE                                         r  accumulator_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accumulator_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.736ns  (logic 0.966ns (25.856%)  route 2.770ns (74.144%))
  Logic Levels:           4  (FDCE=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  accumulator_reg[1]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  accumulator_reg[1]/Q
                         net (fo=2, routed)           1.118     1.537    accumulator_reg_n_0_[1]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.299     1.836 r  accumulator[23]_i_5/O
                         net (fo=1, routed)           0.643     2.479    accumulator[23]_i_5_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I1_O)        0.124     2.603 r  accumulator[23]_i_2/O
                         net (fo=25, routed)          1.009     3.612    accumulator[23]_i_2_n_0
    SLICE_X0Y4           LUT3 (Prop_lut3_I1_O)        0.124     3.736 r  accumulator[22]_i_1/O
                         net (fo=1, routed)           0.000     3.736    accumulator[22]
    SLICE_X0Y4           FDCE                                         r  accumulator_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accumulator_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.732ns  (logic 2.255ns (60.416%)  route 1.477ns (39.584%))
  Logic Levels:           8  (CARRY4=6 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  accumulator_reg[1]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  accumulator_reg[1]/Q
                         net (fo=2, routed)           0.657     1.076    accumulator_reg_n_0_[1]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     1.907 r  accumulator_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.907    accumulator_reg[4]_i_2_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.021 r  accumulator_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.021    accumulator_reg[8]_i_2_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.135 r  accumulator_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.135    accumulator_reg[12]_i_2_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.249 r  accumulator_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.249    accumulator_reg[16]_i_2_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.363 r  accumulator_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.363    accumulator_reg[20]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.585 r  accumulator_reg[23]_i_3/O[0]
                         net (fo=1, routed)           0.821     3.405    data0[21]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.327     3.732 r  accumulator[21]_i_1/O
                         net (fo=1, routed)           0.000     3.732    accumulator[21]
    SLICE_X0Y4           FDCE                                         r  accumulator_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accumulator_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.729ns  (logic 0.966ns (25.907%)  route 2.763ns (74.093%))
  Logic Levels:           4  (FDCE=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  accumulator_reg[1]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  accumulator_reg[1]/Q
                         net (fo=2, routed)           1.118     1.537    accumulator_reg_n_0_[1]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.299     1.836 r  accumulator[23]_i_5/O
                         net (fo=1, routed)           0.643     2.479    accumulator[23]_i_5_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I1_O)        0.124     2.603 r  accumulator[23]_i_2/O
                         net (fo=25, routed)          1.002     3.605    accumulator[23]_i_2_n_0
    SLICE_X0Y0           LUT3 (Prop_lut3_I1_O)        0.124     3.729 r  accumulator[2]_i_1/O
                         net (fo=1, routed)           0.000     3.729    accumulator[2]
    SLICE_X0Y0           FDCE                                         r  accumulator_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accumulator_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.688ns  (logic 2.229ns (60.446%)  route 1.459ns (39.554%))
  Logic Levels:           7  (CARRY4=5 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  accumulator_reg[1]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  accumulator_reg[1]/Q
                         net (fo=2, routed)           0.657     1.076    accumulator_reg_n_0_[1]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     1.907 r  accumulator_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.907    accumulator_reg[4]_i_2_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.021 r  accumulator_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.021    accumulator_reg[8]_i_2_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.135 r  accumulator_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.135    accumulator_reg[12]_i_2_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.249 r  accumulator_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.249    accumulator_reg[16]_i_2_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.583 r  accumulator_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.802     3.385    data0[18]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.303     3.688 r  accumulator[18]_i_1/O
                         net (fo=1, routed)           0.000     3.688    accumulator[18]
    SLICE_X0Y4           FDCE                                         r  accumulator_reg[18]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 accumulator_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accumulator_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.183ns (45.275%)  route 0.221ns (54.725%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  accumulator_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accumulator_reg[0]/Q
                         net (fo=26, routed)          0.221     0.362    accumulator_reg_n_0_[0]
    SLICE_X0Y0           LUT3 (Prop_lut3_I0_O)        0.042     0.404 r  accumulator[1]_i_1/O
                         net (fo=1, routed)           0.000     0.404    accumulator[1]
    SLICE_X0Y0           FDCE                                         r  accumulator_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accumulator_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.678%)  route 0.221ns (54.322%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  accumulator_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 f  accumulator_reg[0]/Q
                         net (fo=26, routed)          0.221     0.362    accumulator_reg_n_0_[0]
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.045     0.407 r  accumulator[0]_i_1/O
                         net (fo=1, routed)           0.000     0.407    accumulator[0]
    SLICE_X0Y0           FDCE                                         r  accumulator_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            standard_clock_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.186ns (43.712%)  route 0.240ns (56.288%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  accumulator_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accumulator_reg[0]/Q
                         net (fo=26, routed)          0.240     0.381    accumulator_reg_n_0_[0]
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.045     0.426 r  standard_clock_i_1/O
                         net (fo=1, routed)           0.000     0.426    standard_clock_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  standard_clock_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accumulator_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.183ns (39.110%)  route 0.285ns (60.890%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  accumulator_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accumulator_reg[0]/Q
                         net (fo=26, routed)          0.285     0.426    accumulator_reg_n_0_[0]
    SLICE_X0Y0           LUT3 (Prop_lut3_I0_O)        0.042     0.468 r  accumulator[5]_i_1/O
                         net (fo=1, routed)           0.000     0.468    accumulator[5]
    SLICE_X0Y0           FDCE                                         r  accumulator_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accumulator_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.186ns (39.717%)  route 0.282ns (60.283%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  accumulator_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accumulator_reg[0]/Q
                         net (fo=26, routed)          0.282     0.423    accumulator_reg_n_0_[0]
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.045     0.468 r  accumulator[8]_i_1/O
                         net (fo=1, routed)           0.000     0.468    accumulator[8]
    SLICE_X0Y1           FDCE                                         r  accumulator_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accumulator_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.186ns (39.498%)  route 0.285ns (60.502%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  accumulator_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accumulator_reg[0]/Q
                         net (fo=26, routed)          0.285     0.426    accumulator_reg_n_0_[0]
    SLICE_X0Y0           LUT3 (Prop_lut3_I0_O)        0.045     0.471 r  accumulator[4]_i_1/O
                         net (fo=1, routed)           0.000     0.471    accumulator[4]
    SLICE_X0Y0           FDCE                                         r  accumulator_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accumulator_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.190ns (40.228%)  route 0.282ns (59.772%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  accumulator_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accumulator_reg[0]/Q
                         net (fo=26, routed)          0.282     0.423    accumulator_reg_n_0_[0]
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.049     0.472 r  accumulator[9]_i_1/O
                         net (fo=1, routed)           0.000     0.472    accumulator[9]
    SLICE_X0Y1           FDCE                                         r  accumulator_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accumulator_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.184ns (38.102%)  route 0.299ns (61.898%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  accumulator_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accumulator_reg[0]/Q
                         net (fo=26, routed)          0.299     0.440    accumulator_reg_n_0_[0]
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.043     0.483 r  accumulator[13]_i_1/O
                         net (fo=1, routed)           0.000     0.483    accumulator[13]
    SLICE_X0Y2           FDCE                                         r  accumulator_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accumulator_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.186ns (38.358%)  route 0.299ns (61.642%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  accumulator_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accumulator_reg[0]/Q
                         net (fo=26, routed)          0.299     0.440    accumulator_reg_n_0_[0]
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.045     0.485 r  accumulator[12]_i_1/O
                         net (fo=1, routed)           0.000     0.485    accumulator[12]
    SLICE_X0Y2           FDCE                                         r  accumulator_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accumulator_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.186ns (38.135%)  route 0.302ns (61.865%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  accumulator_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accumulator_reg[0]/Q
                         net (fo=26, routed)          0.302     0.443    accumulator_reg_n_0_[0]
    SLICE_X0Y3           LUT3 (Prop_lut3_I0_O)        0.045     0.488 r  accumulator[14]_i_1/O
                         net (fo=1, routed)           0.000     0.488    accumulator[14]
    SLICE_X0Y3           FDCE                                         r  accumulator_reg[14]/D
  -------------------------------------------------------------------    -------------------





