<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SystemZMCTargetDesc.h source code [llvm/llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCTargetDesc.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCTargetDesc.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>SystemZ</a>/<a href='./'>MCTargetDesc</a>/<a href='SystemZMCTargetDesc.h.html'>SystemZMCTargetDesc.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SystemZMCTargetDesc.h - SystemZ target descriptions -----*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_SYSTEMZ_MCTARGETDESC_SYSTEMZMCTARGETDESC_H">LLVM_LIB_TARGET_SYSTEMZ_MCTARGETDESC_SYSTEMZMCTARGETDESC_H</span></u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_SYSTEMZ_MCTARGETDESC_SYSTEMZMCTARGETDESC_H" data-ref="_M/LLVM_LIB_TARGET_SYSTEMZ_MCTARGETDESC_SYSTEMZMCTARGETDESC_H">LLVM_LIB_TARGET_SYSTEMZ_MCTARGETDESC_SYSTEMZMCTARGETDESC_H</dfn></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../../include/llvm/Support/DataTypes.h.html">"llvm/Support/DataTypes.h"</a></u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>class</b> <dfn class="type" id="llvm::MCAsmBackend" title='llvm::MCAsmBackend' data-ref="llvm::MCAsmBackend">MCAsmBackend</dfn>;</td></tr>
<tr><th id="19">19</th><td><b>class</b> <dfn class="type" id="llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</dfn>;</td></tr>
<tr><th id="20">20</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" id="llvm::MCContext">MCContext</a>;</td></tr>
<tr><th id="21">21</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" id="llvm::MCInstrInfo">MCInstrInfo</a>;</td></tr>
<tr><th id="22">22</th><td><b>class</b> <dfn class="type" id="llvm::MCObjectTargetWriter" title='llvm::MCObjectTargetWriter' data-ref="llvm::MCObjectTargetWriter">MCObjectTargetWriter</dfn>;</td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" id="llvm::MCRegisterInfo">MCRegisterInfo</a>;</td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" id="llvm::MCSubtargetInfo">MCSubtargetInfo</a>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCTargetOptions.h.html#llvm::MCTargetOptions" title='llvm::MCTargetOptions' data-ref="llvm::MCTargetOptions" id="llvm::MCTargetOptions">MCTargetOptions</a>;</td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" id="llvm::StringRef">StringRef</a>;</td></tr>
<tr><th id="27">27</th><td><b>class</b> <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target" id="llvm::Target">Target</a>;</td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" id="llvm::Triple">Triple</a>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_pwrite_stream" title='llvm::raw_pwrite_stream' data-ref="llvm::raw_pwrite_stream" id="llvm::raw_pwrite_stream">raw_pwrite_stream</a>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" id="llvm::raw_ostream">raw_ostream</a>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>namespace</b> <span class="namespace">SystemZMC</span> {</td></tr>
<tr><th id="33">33</th><td><i>// How many bytes are in the ABI-defined, caller-allocated part of</i></td></tr>
<tr><th id="34">34</th><td><i>// a stack frame.</i></td></tr>
<tr><th id="35">35</th><td><em>const</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl def" id="llvm::SystemZMC::CallFrameSize" title='llvm::SystemZMC::CallFrameSize' data-ref="llvm::SystemZMC::CallFrameSize">CallFrameSize</dfn> = <var>160</var>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>// The offset of the DWARF CFA from the incoming stack pointer.</i></td></tr>
<tr><th id="38">38</th><td><em>const</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl def" id="llvm::SystemZMC::CFAOffsetFromInitialSP" title='llvm::SystemZMC::CFAOffsetFromInitialSP' data-ref="llvm::SystemZMC::CFAOffsetFromInitialSP">CFAOffsetFromInitialSP</dfn> = <a class="ref" href="#llvm::SystemZMC::CallFrameSize" title='llvm::SystemZMC::CallFrameSize' data-ref="llvm::SystemZMC::CallFrameSize">CallFrameSize</a>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i>// Maps of asm register numbers to LLVM register numbers, with 0 indicating</i></td></tr>
<tr><th id="41">41</th><td><i>// an invalid register.  In principle we could use 32-bit and 64-bit register</i></td></tr>
<tr><th id="42">42</th><td><i>// classes directly, provided that we relegated the GPR allocation order</i></td></tr>
<tr><th id="43">43</th><td><i>// in SystemZRegisterInfo.td to an AltOrder and left the default order</i></td></tr>
<tr><th id="44">44</th><td><i>// as %r0-%r15.  It seems better to provide the same interface for</i></td></tr>
<tr><th id="45">45</th><td><i>// all classes though.</i></td></tr>
<tr><th id="46">46</th><td><b>extern</b> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::SystemZMC::GR32Regs" title='llvm::SystemZMC::GR32Regs' data-ref="llvm::SystemZMC::GR32Regs">GR32Regs</dfn>[<var>16</var>];</td></tr>
<tr><th id="47">47</th><td><b>extern</b> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::SystemZMC::GRH32Regs" title='llvm::SystemZMC::GRH32Regs' data-ref="llvm::SystemZMC::GRH32Regs">GRH32Regs</dfn>[<var>16</var>];</td></tr>
<tr><th id="48">48</th><td><b>extern</b> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::SystemZMC::GR64Regs" title='llvm::SystemZMC::GR64Regs' data-ref="llvm::SystemZMC::GR64Regs">GR64Regs</dfn>[<var>16</var>];</td></tr>
<tr><th id="49">49</th><td><b>extern</b> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::SystemZMC::GR128Regs" title='llvm::SystemZMC::GR128Regs' data-ref="llvm::SystemZMC::GR128Regs">GR128Regs</dfn>[<var>16</var>];</td></tr>
<tr><th id="50">50</th><td><b>extern</b> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::SystemZMC::FP32Regs" title='llvm::SystemZMC::FP32Regs' data-ref="llvm::SystemZMC::FP32Regs">FP32Regs</dfn>[<var>16</var>];</td></tr>
<tr><th id="51">51</th><td><b>extern</b> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::SystemZMC::FP64Regs" title='llvm::SystemZMC::FP64Regs' data-ref="llvm::SystemZMC::FP64Regs">FP64Regs</dfn>[<var>16</var>];</td></tr>
<tr><th id="52">52</th><td><b>extern</b> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::SystemZMC::FP128Regs" title='llvm::SystemZMC::FP128Regs' data-ref="llvm::SystemZMC::FP128Regs">FP128Regs</dfn>[<var>16</var>];</td></tr>
<tr><th id="53">53</th><td><b>extern</b> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::SystemZMC::VR32Regs" title='llvm::SystemZMC::VR32Regs' data-ref="llvm::SystemZMC::VR32Regs">VR32Regs</dfn>[<var>32</var>];</td></tr>
<tr><th id="54">54</th><td><b>extern</b> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::SystemZMC::VR64Regs" title='llvm::SystemZMC::VR64Regs' data-ref="llvm::SystemZMC::VR64Regs">VR64Regs</dfn>[<var>32</var>];</td></tr>
<tr><th id="55">55</th><td><b>extern</b> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::SystemZMC::VR128Regs" title='llvm::SystemZMC::VR128Regs' data-ref="llvm::SystemZMC::VR128Regs">VR128Regs</dfn>[<var>32</var>];</td></tr>
<tr><th id="56">56</th><td><b>extern</b> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::SystemZMC::AR32Regs" title='llvm::SystemZMC::AR32Regs' data-ref="llvm::SystemZMC::AR32Regs">AR32Regs</dfn>[<var>16</var>];</td></tr>
<tr><th id="57">57</th><td><b>extern</b> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::SystemZMC::CR64Regs" title='llvm::SystemZMC::CR64Regs' data-ref="llvm::SystemZMC::CR64Regs">CR64Regs</dfn>[<var>16</var>];</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i>// Return the 0-based number of the first architectural register that</i></td></tr>
<tr><th id="60">60</th><td><i>// contains the given LLVM register.   E.g. R1D -&gt; 1.</i></td></tr>
<tr><th id="61">61</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm9SystemZMC11getFirstRegEj" title='llvm::SystemZMC::getFirstReg' data-ref="_ZN4llvm9SystemZMC11getFirstRegEj">getFirstReg</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="86Reg" title='Reg' data-type='unsigned int' data-ref="86Reg">Reg</dfn>);</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><i>// Return the given register as a GR64.</i></td></tr>
<tr><th id="64">64</th><td><b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm9SystemZMC12getRegAsGR64Ej" title='llvm::SystemZMC::getRegAsGR64' data-ref="_ZN4llvm9SystemZMC12getRegAsGR64Ej">getRegAsGR64</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="87Reg" title='Reg' data-type='unsigned int' data-ref="87Reg">Reg</dfn>) {</td></tr>
<tr><th id="65">65</th><td>  <b>return</b> <a class="ref" href="#llvm::SystemZMC::GR64Regs" title='llvm::SystemZMC::GR64Regs' data-ref="llvm::SystemZMC::GR64Regs">GR64Regs</a>[<a class="ref" href="#_ZN4llvm9SystemZMC11getFirstRegEj" title='llvm::SystemZMC::getFirstReg' data-ref="_ZN4llvm9SystemZMC11getFirstRegEj">getFirstReg</a>(<a class="local col7 ref" href="#87Reg" title='Reg' data-ref="87Reg">Reg</a>)];</td></tr>
<tr><th id="66">66</th><td>}</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><i>// Return the given register as a low GR32.</i></td></tr>
<tr><th id="69">69</th><td><b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm9SystemZMC12getRegAsGR32Ej" title='llvm::SystemZMC::getRegAsGR32' data-ref="_ZN4llvm9SystemZMC12getRegAsGR32Ej">getRegAsGR32</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="88Reg" title='Reg' data-type='unsigned int' data-ref="88Reg">Reg</dfn>) {</td></tr>
<tr><th id="70">70</th><td>  <b>return</b> <a class="ref" href="#llvm::SystemZMC::GR32Regs" title='llvm::SystemZMC::GR32Regs' data-ref="llvm::SystemZMC::GR32Regs">GR32Regs</a>[<a class="ref" href="#_ZN4llvm9SystemZMC11getFirstRegEj" title='llvm::SystemZMC::getFirstReg' data-ref="_ZN4llvm9SystemZMC11getFirstRegEj">getFirstReg</a>(<a class="local col8 ref" href="#88Reg" title='Reg' data-ref="88Reg">Reg</a>)];</td></tr>
<tr><th id="71">71</th><td>}</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i>// Return the given register as a high GR32.</i></td></tr>
<tr><th id="74">74</th><td><b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm9SystemZMC13getRegAsGRH32Ej" title='llvm::SystemZMC::getRegAsGRH32' data-ref="_ZN4llvm9SystemZMC13getRegAsGRH32Ej">getRegAsGRH32</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="89Reg" title='Reg' data-type='unsigned int' data-ref="89Reg">Reg</dfn>) {</td></tr>
<tr><th id="75">75</th><td>  <b>return</b> <a class="ref" href="#llvm::SystemZMC::GRH32Regs" title='llvm::SystemZMC::GRH32Regs' data-ref="llvm::SystemZMC::GRH32Regs">GRH32Regs</a>[<a class="ref" href="#_ZN4llvm9SystemZMC11getFirstRegEj" title='llvm::SystemZMC::getFirstReg' data-ref="_ZN4llvm9SystemZMC11getFirstRegEj">getFirstReg</a>(<a class="local col9 ref" href="#89Reg" title='Reg' data-ref="89Reg">Reg</a>)];</td></tr>
<tr><th id="76">76</th><td>}</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i>// Return the given register as a VR128.</i></td></tr>
<tr><th id="79">79</th><td><b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm9SystemZMC13getRegAsVR128Ej" title='llvm::SystemZMC::getRegAsVR128' data-ref="_ZN4llvm9SystemZMC13getRegAsVR128Ej">getRegAsVR128</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="90Reg" title='Reg' data-type='unsigned int' data-ref="90Reg">Reg</dfn>) {</td></tr>
<tr><th id="80">80</th><td>  <b>return</b> <a class="ref" href="#llvm::SystemZMC::VR128Regs" title='llvm::SystemZMC::VR128Regs' data-ref="llvm::SystemZMC::VR128Regs">VR128Regs</a>[<a class="ref" href="#_ZN4llvm9SystemZMC11getFirstRegEj" title='llvm::SystemZMC::getFirstReg' data-ref="_ZN4llvm9SystemZMC11getFirstRegEj">getFirstReg</a>(<a class="local col0 ref" href="#90Reg" title='Reg' data-ref="90Reg">Reg</a>)];</td></tr>
<tr><th id="81">81</th><td>}</td></tr>
<tr><th id="82">82</th><td>} <i>// end namespace SystemZMC</i></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><a class="type" href="#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</a> *<dfn class="decl" id="_ZN4llvm26createSystemZMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" title='llvm::createSystemZMCCodeEmitter' data-ref="_ZN4llvm26createSystemZMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE">createSystemZMCCodeEmitter</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col1 decl" id="91MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="91MCII">MCII</dfn>,</td></tr>
<tr><th id="85">85</th><td>                                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col2 decl" id="92MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="92MRI">MRI</dfn>,</td></tr>
<tr><th id="86">86</th><td>                                          <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col3 decl" id="93Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="93Ctx">Ctx</dfn>);</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><a class="type" href="#llvm::MCAsmBackend" title='llvm::MCAsmBackend' data-ref="llvm::MCAsmBackend">MCAsmBackend</a> *<dfn class="decl" id="_ZN4llvm25createSystemZMCAsmBackendERKNS_6TargetERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsE" title='llvm::createSystemZMCAsmBackend' data-ref="_ZN4llvm25createSystemZMCAsmBackendERKNS_6TargetERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsE">createSystemZMCAsmBackend</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a> &amp;<dfn class="local col4 decl" id="94T" title='T' data-type='const llvm::Target &amp;' data-ref="94T">T</dfn>,</td></tr>
<tr><th id="89">89</th><td>                                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="95STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="95STI">STI</dfn>,</td></tr>
<tr><th id="90">90</th><td>                                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col6 decl" id="96MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="96MRI">MRI</dfn>,</td></tr>
<tr><th id="91">91</th><td>                                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCTargetOptions.h.html#llvm::MCTargetOptions" title='llvm::MCTargetOptions' data-ref="llvm::MCTargetOptions">MCTargetOptions</a> &amp;<dfn class="local col7 decl" id="97Options" title='Options' data-type='const llvm::MCTargetOptions &amp;' data-ref="97Options">Options</dfn>);</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="#llvm::MCObjectTargetWriter" title='llvm::MCObjectTargetWriter' data-ref="llvm::MCObjectTargetWriter">MCObjectTargetWriter</a>&gt; <dfn class="decl" id="_ZN4llvm25createSystemZObjectWriterEh" title='llvm::createSystemZObjectWriter' data-ref="_ZN4llvm25createSystemZObjectWriterEh">createSystemZObjectWriter</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="98OSABI" title='OSABI' data-type='uint8_t' data-ref="98OSABI">OSABI</dfn>);</td></tr>
<tr><th id="94">94</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i>// Defines symbolic names for SystemZ registers.</i></td></tr>
<tr><th id="97">97</th><td><i>// This defines a mapping from register name to register number.</i></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_ENUM" data-ref="_M/GET_REGINFO_ENUM">GET_REGINFO_ENUM</dfn></u></td></tr>
<tr><th id="99">99</th><td><u>#include <span class='error' title="&apos;SystemZGenRegisterInfo.inc&apos; file not found">"SystemZGenRegisterInfo.inc"</span></u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i>// Defines symbolic names for the SystemZ instructions.</i></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_ENUM" data-ref="_M/GET_INSTRINFO_ENUM">GET_INSTRINFO_ENUM</dfn></u></td></tr>
<tr><th id="103">103</th><td><u>#include "SystemZGenInstrInfo.inc"</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_ENUM" data-ref="_M/GET_SUBTARGETINFO_ENUM">GET_SUBTARGETINFO_ENUM</dfn></u></td></tr>
<tr><th id="106">106</th><td><u>#include "SystemZGenSubtargetInfo.inc"</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><u>#<span data-ppcond="9">endif</span></u></td></tr>
<tr><th id="109">109</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../AsmParser/SystemZAsmParser.cpp.html'>llvm/llvm/lib/Target/SystemZ/AsmParser/SystemZAsmParser.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
