<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4485" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4485{left:788px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_4485{left:834px;bottom:68px;letter-spacing:0.1px;}
#t3_4485{left:625px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4485{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_4485{left:96px;bottom:1071px;letter-spacing:-0.13px;}
#t6_4485{left:126px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#t7_4485{left:96px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t8_4485{left:96px;bottom:1030px;}
#t9_4485{left:122px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#ta_4485{left:122px;bottom:1013px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tb_4485{left:96px;bottom:988px;}
#tc_4485{left:122px;bottom:988px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_4485{left:122px;bottom:972px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#te_4485{left:70px;bottom:945px;}
#tf_4485{left:96px;bottom:949px;letter-spacing:-0.12px;}
#tg_4485{left:127px;bottom:949px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#th_4485{left:532px;bottom:949px;letter-spacing:-0.13px;word-spacing:-0.97px;}
#ti_4485{left:96px;bottom:932px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tj_4485{left:70px;bottom:907px;letter-spacing:-0.12px;word-spacing:-1.14px;}
#tk_4485{left:107px;bottom:907px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#tl_4485{left:446px;bottom:907px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#tm_4485{left:70px;bottom:891px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tn_4485{left:229px;bottom:891px;letter-spacing:-0.09px;}
#to_4485{left:252px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tp_4485{left:70px;bottom:864px;}
#tq_4485{left:96px;bottom:868px;letter-spacing:-0.13px;word-spacing:-0.77px;}
#tr_4485{left:96px;bottom:851px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#ts_4485{left:70px;bottom:825px;}
#tt_4485{left:96px;bottom:828px;letter-spacing:-0.12px;}
#tu_4485{left:127px;bottom:828px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tv_4485{left:532px;bottom:828px;letter-spacing:-0.13px;word-spacing:-0.98px;}
#tw_4485{left:96px;bottom:811px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tx_4485{left:70px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_4485{left:70px;bottom:770px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tz_4485{left:70px;bottom:744px;}
#t10_4485{left:96px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_4485{left:96px;bottom:730px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t12_4485{left:96px;bottom:713px;letter-spacing:-0.14px;}
#t13_4485{left:70px;bottom:687px;}
#t14_4485{left:96px;bottom:690px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_4485{left:96px;bottom:674px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#t16_4485{left:96px;bottom:657px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t17_4485{left:96px;bottom:640px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t18_4485{left:70px;bottom:581px;letter-spacing:0.12px;}
#t19_4485{left:152px;bottom:581px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1a_4485{left:70px;bottom:558px;letter-spacing:-0.15px;word-spacing:-1.36px;}
#t1b_4485{left:70px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_4485{left:70px;bottom:516px;letter-spacing:-0.13px;word-spacing:-0.54px;}
#t1d_4485{left:70px;bottom:499px;letter-spacing:-0.13px;word-spacing:-1.34px;}
#t1e_4485{left:258px;bottom:499px;letter-spacing:-0.14px;word-spacing:-1.31px;}
#t1f_4485{left:70px;bottom:483px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#t1g_4485{left:70px;bottom:458px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_4485{left:70px;bottom:441px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1i_4485{left:70px;bottom:417px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1j_4485{left:70px;bottom:400px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1k_4485{left:70px;bottom:332px;letter-spacing:0.14px;}
#t1l_4485{left:151px;bottom:332px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t1m_4485{left:70px;bottom:307px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1n_4485{left:638px;bottom:307px;letter-spacing:-0.19px;}
#t1o_4485{left:681px;bottom:307px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1p_4485{left:70px;bottom:290px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1q_4485{left:70px;bottom:264px;}
#t1r_4485{left:96px;bottom:267px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1s_4485{left:96px;bottom:250px;letter-spacing:-0.12px;word-spacing:-0.63px;}
#t1t_4485{left:96px;bottom:228px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#t1u_4485{left:793px;bottom:228px;letter-spacing:-0.12px;word-spacing:-1.26px;}
#t1v_4485{left:96px;bottom:211px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1w_4485{left:96px;bottom:194px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1x_4485{left:96px;bottom:169px;}
#t1y_4485{left:122px;bottom:169px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1z_4485{left:122px;bottom:153px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t20_4485{left:96px;bottom:128px;}
#t21_4485{left:122px;bottom:128px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t22_4485{left:122px;bottom:111px;letter-spacing:-0.16px;word-spacing:-0.38px;}

.s1_4485{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4485{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4485{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4485{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_4485{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_4485{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4485{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4485" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4485Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4485" style="-webkit-user-select: none;"><object width="935" height="1210" data="4485/4485.svg" type="image/svg+xml" id="pdf4485" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4485" class="t s1_4485">Vol. 3D </span><span id="t2_4485" class="t s1_4485">A-5 </span>
<span id="t3_4485" class="t s2_4485">VMX CAPABILITY REPORTING FACILITY </span>
<span id="t4_4485" class="t s3_4485">Exceptions are made for the primary VM-exit controls in the default1 class (see Appendix A.2). These are </span>
<span id="t5_4485" class="t s3_4485">bits </span><span id="t6_4485" class="t s3_4485">0–8, 10, 11, 13, 14, 16, and 17; the corresponding bits of the IA32_VMX_EXIT_CTLS MSR are always read </span>
<span id="t7_4485" class="t s3_4485">as 1. The treatment of these controls by VM entry is determined by bit 55 in the IA32_VMX_BASIC MSR: </span>
<span id="t8_4485" class="t s3_4485">— </span><span id="t9_4485" class="t s3_4485">If bit 55 in the IA32_VMX_BASIC MSR is read as 0, VM entry fails if any primary VM-exit control in the </span>
<span id="ta_4485" class="t s3_4485">default1 class is 0. </span>
<span id="tb_4485" class="t s3_4485">— </span><span id="tc_4485" class="t s3_4485">If bit 55 in the IA32_VMX_BASIC MSR is read as 1, the IA32_VMX_TRUE_EXIT_CTLS MSR (see below) </span>
<span id="td_4485" class="t s3_4485">reports which of the primary VM-exit controls in the default1 class can be 0 on VM entry. </span>
<span id="te_4485" class="t s4_4485">• </span><span id="tf_4485" class="t s3_4485">Bits </span><span id="tg_4485" class="t s3_4485">63:32 indicate the allowed 1-settings of these controls. VM </span><span id="th_4485" class="t s3_4485">entry allows control 32+X to be 1 if bit X in the </span>
<span id="ti_4485" class="t s3_4485">MSR is set to 1; if bit 32+X in the MSR is cleared to 0, VM entry fails if control X is 1. </span>
<span id="tj_4485" class="t s3_4485">If bit </span><span id="tk_4485" class="t s3_4485">55 in the IA32_VMX_BASIC MSR is read as 1, the </span><span id="tl_4485" class="t s3_4485">IA32_VMX_TRUE_EXIT_CTLS MSR (index 48FH) reports on </span>
<span id="tm_4485" class="t s3_4485">the allowed settings of </span><span id="tn_4485" class="t s5_4485">all </span><span id="to_4485" class="t s3_4485">of the primary VM-exit controls: </span>
<span id="tp_4485" class="t s4_4485">• </span><span id="tq_4485" class="t s3_4485">Bits 31:0 indicate the allowed 0-settings of these controls. VM entry allows control X to be 0 if bit X in the MSR </span>
<span id="tr_4485" class="t s3_4485">is cleared to 0; if bit X in the MSR is set to 1, VM entry fails if control X is 0. There are no exceptions. </span>
<span id="ts_4485" class="t s4_4485">• </span><span id="tt_4485" class="t s3_4485">Bits </span><span id="tu_4485" class="t s3_4485">63:32 indicate the allowed 1-settings of these controls. VM </span><span id="tv_4485" class="t s3_4485">entry allows control X to be 1 if bit 32+X in the </span>
<span id="tw_4485" class="t s3_4485">MSR is set to 1; if bit 32+X in the MSR is cleared to 0, VM entry fails if control X is 1. </span>
<span id="tx_4485" class="t s3_4485">It is necessary for software to consult only one of the capability MSRs to determine the allowed settings of the </span>
<span id="ty_4485" class="t s3_4485">primary VM-exit controls: </span>
<span id="tz_4485" class="t s4_4485">• </span><span id="t10_4485" class="t s3_4485">If bit 55 in the IA32_VMX_BASIC MSR is read as 0, all information about the allowed settings of the primary </span>
<span id="t11_4485" class="t s3_4485">VM-exit controls is contained in the IA32_VMX_EXIT_CTLS MSR. (The IA32_VMX_TRUE_EXIT_CTLS MSR is not </span>
<span id="t12_4485" class="t s3_4485">supported.) </span>
<span id="t13_4485" class="t s4_4485">• </span><span id="t14_4485" class="t s3_4485">If bit 55 in the IA32_VMX_BASIC MSR is read as 1, all information about the allowed settings of the primary </span>
<span id="t15_4485" class="t s3_4485">VM-exit controls is contained in the IA32_VMX_TRUE_EXIT_CTLS MSR. Assuming that software knows that the </span>
<span id="t16_4485" class="t s3_4485">default1 class of primary VM-exit controls contains bits 0–8, 10, 11, 13, 14, 16, and 17, there is no need for </span>
<span id="t17_4485" class="t s3_4485">software to consult the IA32_VMX_EXIT_CTLS MSR. </span>
<span id="t18_4485" class="t s6_4485">A.4.2 </span><span id="t19_4485" class="t s6_4485">Secondary VM-Exit Controls </span>
<span id="t1a_4485" class="t s3_4485">The IA32_VMX_EXIT_CTLS2 MSR (index 493H) reports on the allowed 1-settings of the secondary VM-exit controls </span>
<span id="t1b_4485" class="t s3_4485">(see Section 25.7.1); the 1-setting is not allowed for any reserved bit. </span>
<span id="t1c_4485" class="t s3_4485">VM entry allows control X (bit X of the secondary VM-exit controls) to be 1 if bit X in the MSR is set to 1; if bit X in </span>
<span id="t1d_4485" class="t s3_4485">the MSR is cleared to 0, VM </span><span id="t1e_4485" class="t s3_4485">entry fails if control X and the “activate secondary controls” primary VM-exit control are </span>
<span id="t1f_4485" class="t s3_4485">both 1. </span>
<span id="t1g_4485" class="t s3_4485">The IA32_VMX_EXIT_CTLS2 MSR exists only on processors that support the 1-setting of the “activate secondary </span>
<span id="t1h_4485" class="t s3_4485">controls” VM-exit control (only if bit 63 of the IA32_VMX_EXIT_CTLS MSR is 1). </span>
<span id="t1i_4485" class="t s3_4485">Notice that the organization of this MSR differs from that of IA32_VMX_EXIT_CTLS (Appendix A.4.1). This is </span>
<span id="t1j_4485" class="t s3_4485">because there are 64 secondary VM-exit controls, while there were only 32 primary VM-exit controls. </span>
<span id="t1k_4485" class="t s7_4485">A.5 </span><span id="t1l_4485" class="t s7_4485">VM-ENTRY CONTROLS </span>
<span id="t1m_4485" class="t s3_4485">The IA32_VMX_ENTRY_CTLS MSR (index 484H) reports on the allowed settings of </span><span id="t1n_4485" class="t s5_4485">most </span><span id="t1o_4485" class="t s3_4485">of the VM-entry controls </span>
<span id="t1p_4485" class="t s3_4485">(see Section 25.8.1): </span>
<span id="t1q_4485" class="t s4_4485">• </span><span id="t1r_4485" class="t s3_4485">Bits 31:0 indicate the allowed 0-settings of these controls. VM entry allows control X (bit X of the VM-entry </span>
<span id="t1s_4485" class="t s3_4485">controls) to be 0 if bit X in the MSR is cleared to 0; if bit X in the MSR is set to 1, VM entry fails if control X is 0. </span>
<span id="t1t_4485" class="t s3_4485">Exceptions are made for the VM-entry controls in the default1 class (see Appendix A.2). These are bits </span><span id="t1u_4485" class="t s3_4485">0–8 and </span>
<span id="t1v_4485" class="t s3_4485">12; the corresponding bits of the IA32_VMX_ENTRY_CTLS MSR are always read as 1. The treatment of these </span>
<span id="t1w_4485" class="t s3_4485">controls by VM entry is determined by bit 55 in the IA32_VMX_BASIC MSR: </span>
<span id="t1x_4485" class="t s3_4485">— </span><span id="t1y_4485" class="t s3_4485">If bit 55 in the IA32_VMX_BASIC MSR is read as 0, VM entry fails if any VM-entry control in the default1 </span>
<span id="t1z_4485" class="t s3_4485">class is 0. </span>
<span id="t20_4485" class="t s3_4485">— </span><span id="t21_4485" class="t s3_4485">If bit 55 in the IA32_VMX_BASIC MSR is read as 1, the IA32_VMX_TRUE_ENTRY_CTLS MSR (see below) </span>
<span id="t22_4485" class="t s3_4485">reports which of the VM-entry controls in the default1 class can be 0 on VM entry. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
