
*** Running vivado
    with args -log vio_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source vio_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source vio_wrapper.tcl -notrace
Command: link_design -top vio_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/adi/repo/notes/sem3/ELD2024_LAB/lab5/lab5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 't1/cmt'
INFO: [Project 1-454] Reading design checkpoint '/home/adi/repo/notes/sem3/ELD2024_LAB/lab5/lab5.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 't1/vio'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: t1/vio UUID: 6bce1fb9-87c2-5f32-8a41-2029b7f244e7 
Parsing XDC File [/home/adi/repo/notes/sem3/ELD2024_LAB/lab5/lab5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 't1/cmt/inst'
Finished Parsing XDC File [/home/adi/repo/notes/sem3/ELD2024_LAB/lab5/lab5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 't1/cmt/inst'
Parsing XDC File [/home/adi/repo/notes/sem3/ELD2024_LAB/lab5/lab5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 't1/cmt/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/adi/repo/notes/sem3/ELD2024_LAB/lab5/lab5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/adi/repo/notes/sem3/ELD2024_LAB/lab5/lab5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/adi/repo/notes/sem3/ELD2024_LAB/lab5/lab5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 't1/cmt/inst'
Parsing XDC File [/home/adi/repo/notes/sem3/ELD2024_LAB/lab5/lab5.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 't1/vio'
Finished Parsing XDC File [/home/adi/repo/notes/sem3/ELD2024_LAB/lab5/lab5.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 't1/vio'
Parsing XDC File [/home/adi/repo/notes/sem3/ELD2024_LAB/lab5/lab5.srcs/constrs_1/imports/Downloads/Zed_cons.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/adi/repo/notes/sem3/ELD2024_LAB/lab5/lab5.srcs/constrs_1/imports/Downloads/Zed_cons.xdc:362]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adi/repo/notes/sem3/ELD2024_LAB/lab5/lab5.srcs/constrs_1/imports/Downloads/Zed_cons.xdc:362]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/adi/repo/notes/sem3/ELD2024_LAB/lab5/lab5.srcs/constrs_1/imports/Downloads/Zed_cons.xdc:367]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adi/repo/notes/sem3/ELD2024_LAB/lab5/lab5.srcs/constrs_1/imports/Downloads/Zed_cons.xdc:367]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/adi/repo/notes/sem3/ELD2024_LAB/lab5/lab5.srcs/constrs_1/imports/Downloads/Zed_cons.xdc:372]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adi/repo/notes/sem3/ELD2024_LAB/lab5/lab5.srcs/constrs_1/imports/Downloads/Zed_cons.xdc:372]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/adi/repo/notes/sem3/ELD2024_LAB/lab5/lab5.srcs/constrs_1/imports/Downloads/Zed_cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2344.426 ; gain = 0.000 ; free physical = 7557 ; free virtual = 10143
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 2344.426 ; gain = 936.332 ; free physical = 7557 ; free virtual = 10143
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net <const0> has multiple drivers: GND/G, t1/vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q, t1/vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q, and t1/vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/Q.
INFO: [Project 1-461] DRC finished with 1 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:01 . Memory (MB): peak = 2408.457 ; gain = 64.031 ; free physical = 7548 ; free virtual = 10134
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 3 Warnings, 3 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Thu Sep 26 15:00:02 2024...
