{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540870707248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540870707252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 29 23:38:27 2018 " "Processing started: Mon Oct 29 23:38:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540870707252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540870707252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540870707253 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1540870707411 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1540870707411 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll.qip " "Tcl Script File pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll.qip " "set_global_assignment -name QIP_FILE pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1540870707411 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1540870707411 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540870707605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540870707605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_DRIVER.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_DRIVER.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "/media/psf/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540870720394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540870720394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_NANO.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_NANO.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "/media/psf/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/DE0_NANO.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540870720403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540870720403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dual_Port_RAM_M9K.v 1 1 " "Found 1 design units, including 1 entities, in source file Dual_Port_RAM_M9K.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Port_RAM_M9K " "Found entity 1: Dual_Port_RAM_M9K" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "/media/psf/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/Dual_Port_RAM_M9K.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540870720410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540870720410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IMAGE_PROCESSOR.v 1 1 " "Found 1 design units, including 1 entities, in source file IMAGE_PROCESSOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGE_PROCESSOR " "Found entity 1: IMAGE_PROCESSOR" {  } { { "IMAGE_PROCESSOR.v" "" { Text "/media/psf/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/IMAGE_PROCESSOR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540870720421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540870720421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sweetPLL.v 1 1 " "Found 1 design units, including 1 entities, in source file sweetPLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 sweetPLL " "Found entity 1: sweetPLL" {  } { { "sweetPLL.v" "" { Text "/media/psf/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/sweetPLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540870720432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540870720432 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "RESULT IMAGE_PROCESSOR.v(31) " "Verilog HDL Procedural Assignment error at IMAGE_PROCESSOR.v(31): object \"RESULT\" on left-hand side of assignment must have a variable data type" {  } { { "IMAGE_PROCESSOR.v" "" { Text "/media/psf/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/IMAGE_PROCESSOR.v" 31 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1540870720434 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "RESULT IMAGE_PROCESSOR.v(34) " "Verilog HDL Procedural Assignment error at IMAGE_PROCESSOR.v(34): object \"RESULT\" on left-hand side of assignment must have a variable data type" {  } { { "IMAGE_PROCESSOR.v" "" { Text "/media/psf/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/IMAGE_PROCESSOR.v" 34 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1540870720434 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "885 " "Peak virtual memory: 885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540870720601 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 29 23:38:40 2018 " "Processing ended: Mon Oct 29 23:38:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540870720601 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540870720601 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540870720601 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540870720601 ""}
