

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Thu Mar 21 20:53:59 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_3 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  6.00 ns|  5.000 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      113|      113|  0.678 us|  0.678 us|  114|  114|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_32_s_fu_404  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        |grp_sqrt_fixed_32_32_s_fu_409  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        |grp_sqrt_fixed_32_32_s_fu_414  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        |grp_sqrt_fixed_32_32_s_fu_419  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |      112|      112|        56|          -|          -|     2|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     637|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   24|    7692|    7836|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     258|    -|
|Register         |        -|    -|    1406|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   24|    9098|    8731|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    3|       3|       6|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------------+---------+----+-----+------+-----+
    |            Instance            |           Module           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------+----------------------------+---------+----+-----+------+-----+
    |mul_32s_32s_32_3_1_U2           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U3           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U4           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U5           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U6           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U7           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U8           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U9           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U10  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U11  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U12  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U13  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U14  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U15  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U16  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U17  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |grp_sqrt_fixed_32_32_s_fu_404   |sqrt_fixed_32_32_s          |        0|   0|  803|  1385|    0|
    |grp_sqrt_fixed_32_32_s_fu_409   |sqrt_fixed_32_32_s          |        0|   0|  803|  1385|    0|
    |grp_sqrt_fixed_32_32_s_fu_414   |sqrt_fixed_32_32_s          |        0|   0|  803|  1385|    0|
    |grp_sqrt_fixed_32_32_s_fu_419   |sqrt_fixed_32_32_s          |        0|   0|  803|  1385|    0|
    +--------------------------------+----------------------------+---------+----+-----+------+-----+
    |Total                           |                            |        0|  24| 7692|  7836|    0|
    +--------------------------------+----------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln19_1_fu_567_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln19_2_fu_580_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln19_3_fu_593_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln19_fu_554_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln8_fu_464_p2     |         +|   0|  0|  13|           4|           3|
    |D_0_d0                |         -|   0|  0|  39|          32|          32|
    |D_1_d0                |         -|   0|  0|  39|          32|          32|
    |D_2_d0                |         -|   0|  0|  39|          32|          32|
    |D_3_d0                |         -|   0|  0|  39|          32|          32|
    |X1_0_d0               |         -|   0|  0|  39|           1|          32|
    |X1_1_d0               |         -|   0|  0|  39|           1|          32|
    |X1_2_d0               |         -|   0|  0|  39|           1|          32|
    |X1_3_d0               |         -|   0|  0|  39|           1|          32|
    |sub_ln20_1_fu_572_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln20_2_fu_585_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln20_3_fu_598_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln20_fu_559_p2    |         -|   0|  0|  39|          32|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 637|         392|         515|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  249|         58|    1|         58|
    |i_fu_88    |    9|          2|    4|          8|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  258|         60|    5|         66|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |C_0_load_reg_787      |  32|   0|   32|          0|
    |C_1_load_reg_806      |  32|   0|   32|          0|
    |C_2_load_reg_825      |  32|   0|   32|          0|
    |C_3_load_reg_844      |  32|   0|   32|          0|
    |add_ln19_1_reg_939    |  32|   0|   32|          0|
    |add_ln19_2_reg_949    |  32|   0|   32|          0|
    |add_ln19_3_reg_959    |  32|   0|   32|          0|
    |add_ln19_reg_929      |  32|   0|   32|          0|
    |ap_CS_fsm             |  57|   0|   57|          0|
    |i_fu_88               |   4|   0|    4|          0|
    |mul_ln13_1_reg_854    |  32|   0|   32|          0|
    |mul_ln13_2_reg_859    |  32|   0|   32|          0|
    |mul_ln13_3_reg_864    |  32|   0|   32|          0|
    |mul_ln13_4_reg_869    |  32|   0|   32|          0|
    |mul_ln13_5_reg_874    |  32|   0|   32|          0|
    |mul_ln13_6_reg_879    |  32|   0|   32|          0|
    |mul_ln13_7_reg_884    |  32|   0|   32|          0|
    |mul_ln13_reg_849      |  32|   0|   32|          0|
    |p_Val2_33_reg_914     |  16|   0|   16|          0|
    |p_Val2_34_reg_919     |  16|   0|   16|          0|
    |p_Val2_35_reg_924     |  16|   0|   16|          0|
    |p_Val2_s_reg_909      |  16|   0|   16|          0|
    |sdiv_ln19_1_reg_993   |  32|   0|   32|          0|
    |sdiv_ln19_2_reg_1013  |  32|   0|   32|          0|
    |sdiv_ln19_3_reg_1023  |  32|   0|   32|          0|
    |sdiv_ln19_reg_1003    |  32|   0|   32|          0|
    |sdiv_ln20_1_reg_1008  |  32|   0|   32|          0|
    |sdiv_ln20_2_reg_1018  |  32|   0|   32|          0|
    |sdiv_ln20_3_reg_1028  |  32|   0|   32|          0|
    |sdiv_ln20_reg_998     |  32|   0|   32|          0|
    |sub_ln20_1_reg_944    |  32|   0|   32|          0|
    |sub_ln20_2_reg_954    |  32|   0|   32|          0|
    |sub_ln20_3_reg_964    |  32|   0|   32|          0|
    |sub_ln20_reg_934      |  32|   0|   32|          0|
    |temp_A_1_reg_800      |  32|   0|   32|          0|
    |temp_A_2_reg_819      |  32|   0|   32|          0|
    |temp_A_3_reg_838      |  32|   0|   32|          0|
    |temp_A_reg_781        |  32|   0|   32|          0|
    |temp_B_1_reg_792      |  32|   0|   32|          0|
    |temp_B_2_reg_811      |  32|   0|   32|          0|
    |temp_B_3_reg_830      |  32|   0|   32|          0|
    |temp_B_reg_773        |  32|   0|   32|          0|
    |xf_V_1_reg_894        |  32|   0|   32|          0|
    |xf_V_2_reg_899        |  32|   0|   32|          0|
    |xf_V_3_reg_904        |  32|   0|   32|          0|
    |xf_V_reg_889          |  32|   0|   32|          0|
    |zext_ln9_reg_697      |   1|   0|   64|         63|
    +----------------------+----+----+-----+-----------+
    |Total                 |1406|   0| 1469|         63|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|A_0_address0       |  out|    1|   ap_memory|           A_0|         array|
|A_0_ce0            |  out|    1|   ap_memory|           A_0|         array|
|A_0_q0             |   in|   32|   ap_memory|           A_0|         array|
|A_1_address0       |  out|    1|   ap_memory|           A_1|         array|
|A_1_ce0            |  out|    1|   ap_memory|           A_1|         array|
|A_1_q0             |   in|   32|   ap_memory|           A_1|         array|
|A_2_address0       |  out|    1|   ap_memory|           A_2|         array|
|A_2_ce0            |  out|    1|   ap_memory|           A_2|         array|
|A_2_q0             |   in|   32|   ap_memory|           A_2|         array|
|A_3_address0       |  out|    1|   ap_memory|           A_3|         array|
|A_3_ce0            |  out|    1|   ap_memory|           A_3|         array|
|A_3_q0             |   in|   32|   ap_memory|           A_3|         array|
|B_0_address0       |  out|    1|   ap_memory|           B_0|         array|
|B_0_ce0            |  out|    1|   ap_memory|           B_0|         array|
|B_0_q0             |   in|   32|   ap_memory|           B_0|         array|
|B_1_address0       |  out|    1|   ap_memory|           B_1|         array|
|B_1_ce0            |  out|    1|   ap_memory|           B_1|         array|
|B_1_q0             |   in|   32|   ap_memory|           B_1|         array|
|B_2_address0       |  out|    1|   ap_memory|           B_2|         array|
|B_2_ce0            |  out|    1|   ap_memory|           B_2|         array|
|B_2_q0             |   in|   32|   ap_memory|           B_2|         array|
|B_3_address0       |  out|    1|   ap_memory|           B_3|         array|
|B_3_ce0            |  out|    1|   ap_memory|           B_3|         array|
|B_3_q0             |   in|   32|   ap_memory|           B_3|         array|
|C_0_address0       |  out|    1|   ap_memory|           C_0|         array|
|C_0_ce0            |  out|    1|   ap_memory|           C_0|         array|
|C_0_q0             |   in|   32|   ap_memory|           C_0|         array|
|C_1_address0       |  out|    1|   ap_memory|           C_1|         array|
|C_1_ce0            |  out|    1|   ap_memory|           C_1|         array|
|C_1_q0             |   in|   32|   ap_memory|           C_1|         array|
|C_2_address0       |  out|    1|   ap_memory|           C_2|         array|
|C_2_ce0            |  out|    1|   ap_memory|           C_2|         array|
|C_2_q0             |   in|   32|   ap_memory|           C_2|         array|
|C_3_address0       |  out|    1|   ap_memory|           C_3|         array|
|C_3_ce0            |  out|    1|   ap_memory|           C_3|         array|
|C_3_q0             |   in|   32|   ap_memory|           C_3|         array|
|X1_0_address0      |  out|    1|   ap_memory|          X1_0|         array|
|X1_0_ce0           |  out|    1|   ap_memory|          X1_0|         array|
|X1_0_we0           |  out|    1|   ap_memory|          X1_0|         array|
|X1_0_d0            |  out|   32|   ap_memory|          X1_0|         array|
|X1_1_address0      |  out|    1|   ap_memory|          X1_1|         array|
|X1_1_ce0           |  out|    1|   ap_memory|          X1_1|         array|
|X1_1_we0           |  out|    1|   ap_memory|          X1_1|         array|
|X1_1_d0            |  out|   32|   ap_memory|          X1_1|         array|
|X1_2_address0      |  out|    1|   ap_memory|          X1_2|         array|
|X1_2_ce0           |  out|    1|   ap_memory|          X1_2|         array|
|X1_2_we0           |  out|    1|   ap_memory|          X1_2|         array|
|X1_2_d0            |  out|   32|   ap_memory|          X1_2|         array|
|X1_3_address0      |  out|    1|   ap_memory|          X1_3|         array|
|X1_3_ce0           |  out|    1|   ap_memory|          X1_3|         array|
|X1_3_we0           |  out|    1|   ap_memory|          X1_3|         array|
|X1_3_d0            |  out|   32|   ap_memory|          X1_3|         array|
|X2_0_address0      |  out|    1|   ap_memory|          X2_0|         array|
|X2_0_ce0           |  out|    1|   ap_memory|          X2_0|         array|
|X2_0_we0           |  out|    1|   ap_memory|          X2_0|         array|
|X2_0_d0            |  out|   32|   ap_memory|          X2_0|         array|
|X2_1_address0      |  out|    1|   ap_memory|          X2_1|         array|
|X2_1_ce0           |  out|    1|   ap_memory|          X2_1|         array|
|X2_1_we0           |  out|    1|   ap_memory|          X2_1|         array|
|X2_1_d0            |  out|   32|   ap_memory|          X2_1|         array|
|X2_2_address0      |  out|    1|   ap_memory|          X2_2|         array|
|X2_2_ce0           |  out|    1|   ap_memory|          X2_2|         array|
|X2_2_we0           |  out|    1|   ap_memory|          X2_2|         array|
|X2_2_d0            |  out|   32|   ap_memory|          X2_2|         array|
|X2_3_address0      |  out|    1|   ap_memory|          X2_3|         array|
|X2_3_ce0           |  out|    1|   ap_memory|          X2_3|         array|
|X2_3_we0           |  out|    1|   ap_memory|          X2_3|         array|
|X2_3_d0            |  out|   32|   ap_memory|          X2_3|         array|
|D_0_address0       |  out|    1|   ap_memory|           D_0|         array|
|D_0_ce0            |  out|    1|   ap_memory|           D_0|         array|
|D_0_we0            |  out|    1|   ap_memory|           D_0|         array|
|D_0_d0             |  out|   32|   ap_memory|           D_0|         array|
|D_1_address0       |  out|    1|   ap_memory|           D_1|         array|
|D_1_ce0            |  out|    1|   ap_memory|           D_1|         array|
|D_1_we0            |  out|    1|   ap_memory|           D_1|         array|
|D_1_d0             |  out|   32|   ap_memory|           D_1|         array|
|D_2_address0       |  out|    1|   ap_memory|           D_2|         array|
|D_2_ce0            |  out|    1|   ap_memory|           D_2|         array|
|D_2_we0            |  out|    1|   ap_memory|           D_2|         array|
|D_2_d0             |  out|   32|   ap_memory|           D_2|         array|
|D_3_address0       |  out|    1|   ap_memory|           D_3|         array|
|D_3_ce0            |  out|    1|   ap_memory|           D_3|         array|
|D_3_we0            |  out|    1|   ap_memory|           D_3|         array|
|D_3_d0             |  out|   32|   ap_memory|           D_3|         array|
+-------------------+-----+-----+------------+--------------+--------------+

