
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035108                       # Number of seconds simulated
sim_ticks                                 35108444721                       # Number of ticks simulated
final_tick                               563156905392                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 281227                       # Simulator instruction rate (inst/s)
host_op_rate                                   364710                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3073613                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906492                       # Number of bytes of host memory used
host_seconds                                 11422.53                       # Real time elapsed on the host
sim_insts                                  3212319652                       # Number of instructions simulated
sim_ops                                    4165914634                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       775936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1786880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1816576                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4384384                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1291392                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1291392                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6062                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13960                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14192                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34253                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10089                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10089                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51042                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     22101121                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        36458                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     50896017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        54688                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     51741853                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               124881180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51042                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        36458                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        54688                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             142188                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36782945                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36782945                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36782945                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51042                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     22101121                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        36458                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     50896017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        54688                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     51741853                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              161664125                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84192914                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31113268                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25365189                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2078435                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13064390                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12154658                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3352969                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91960                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31124902                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170946516                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31113268                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15507627                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37972215                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11051639                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5184245                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15363884                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1007604                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83229010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.545695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45256795     54.38%     54.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2511811      3.02%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4701199      5.65%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4662748      5.60%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2906888      3.49%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2306265      2.77%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1445657      1.74%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1360792      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18076855     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83229010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.369547                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.030415                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32453618                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5125745                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36478072                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224210                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8947357                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5263614                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205135336                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1401                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8947357                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34810100                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         989250                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       912717                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34300793                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3268785                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197822159                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1357209                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1002274                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277748490                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922930601                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922930601                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       106043921                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35321                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9113775                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18312524                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9352079                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       116987                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3079564                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186460032                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148498512                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       291004                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63094853                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    193001402                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83229010                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.784216                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898376                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28431384     34.16%     34.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18147080     21.80%     55.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11906878     14.31%     70.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7852329      9.43%     79.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8279581      9.95%     89.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3995687      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3163403      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717832      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       734836      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83229010                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         925329     72.34%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177896     13.91%     86.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175842     13.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124211210     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994916      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14357065      9.67%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7918415      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148498512                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.763789                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1279067                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008613                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381796105                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249589022                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145097596                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149777579                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       463233                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7119089                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          326                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2261037                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8947357                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         513388                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        89231                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186493849                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       371821                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18312524                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9352079                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         70068                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          326                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1297110                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1158324                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2455434                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146520476                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13699270                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1978036                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21426788                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20776429                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7727518                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.740295                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145139152                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145097596                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92486612                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265440285                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.723394                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348427                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63364842                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2103553                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74281653                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.657602                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.150763                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28073691     37.79%     37.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20864119     28.09%     65.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8671094     11.67%     77.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4320014      5.82%     83.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4307345      5.80%     89.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1735493      2.34%     91.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1743769      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       935416      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3630712      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74281653                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3630712                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257145199                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381941711                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32579                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 963904                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.841929                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.841929                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.187748                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.187748                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658188707                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201544341                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188409694                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84192914                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30645161                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25140486                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1994807                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12928039                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11959395                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3123668                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86261                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31675374                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168418734                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30645161                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15083063                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36192109                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10685863                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6493162                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15497373                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       798250                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83019496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.492695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.335105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46827387     56.41%     56.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3613802      4.35%     60.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3164364      3.81%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3408588      4.11%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2968075      3.58%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1557833      1.88%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1020471      1.23%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2682099      3.23%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17776877     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83019496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363987                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.000391                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33318765                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6082193                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34427912                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       538153                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8652469                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5017162                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6405                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     199712735                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50477                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8652469                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34970881                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2626794                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       795917                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33283562                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2689870                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     192946049                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        12738                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1677413                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       740974                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           93                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    268054248                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    899740569                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    899740569                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166409852                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101644349                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33544                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17694                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7155236                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19007814                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9901869                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       241408                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3459866                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         181875171                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33532                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146138700                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       274416                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60312611                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    184412550                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1832                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83019496                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760294                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.907379                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29378284     35.39%     35.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17580989     21.18%     56.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11989335     14.44%     71.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7562904      9.11%     80.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7395065      8.91%     89.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4388136      5.29%     94.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3348889      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       731097      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       644797      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83019496                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1071444     70.23%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            35      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        200056     13.11%     83.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       254139     16.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120246995     82.28%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1996606      1.37%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15850      0.01%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15573144     10.66%     94.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8306105      5.68%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146138700                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.735760                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1525674                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010440                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    377096985                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    242222361                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142052045                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147664374                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       262460                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6939557                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          463                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1072                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2252117                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          564                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8652469                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1876957                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       159989                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    181908703                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       315897                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19007814                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9901869                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17682                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        115970                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7547                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1072                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1222274                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1113816                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2336090                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143604828                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14631248                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2533871                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22711473                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20354678                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8080225                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.705664                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142197360                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142052045                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92694718                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        258915982                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.687221                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358011                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98888831                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121064448                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60847217                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31700                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2019891                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74367027                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627932                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.171316                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29554931     39.74%     39.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20224698     27.20%     66.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8277045     11.13%     78.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4238946      5.70%     83.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3659929      4.92%     88.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1799510      2.42%     91.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1981646      2.66%     93.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1000896      1.35%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3629426      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74367027                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98888831                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121064448                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19718009                       # Number of memory references committed
system.switch_cpus1.commit.loads             12068257                       # Number of loads committed
system.switch_cpus1.commit.membars              15850                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17380058                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108925210                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2387298                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3629426                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           252649266                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          372483937                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40856                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1173418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98888831                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121064448                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98888831                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851390                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851390                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174551                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174551                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       648382822                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194907537                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187302186                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31700                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84192914                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30723766                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26865472                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1945146                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15363531                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14781883                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2208136                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        61355                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36230941                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170958323                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30723766                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16990019                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35195641                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9551037                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4077568                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17859865                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       771047                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83099012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.367943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.171739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47903371     57.65%     57.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1741922      2.10%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3196556      3.85%     63.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2989682      3.60%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4933834      5.94%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5130402      6.17%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1214895      1.46%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          913867      1.10%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15074483     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83099012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364921                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.030555                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        37371350                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3940093                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34063169                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       135180                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7589212                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3337856                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5626                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     191250399                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1576                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7589212                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        38939416                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1334040                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       451145                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32615682                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2169509                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     186219406                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        741562                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       875167                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    247172995                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    847606163                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    847606163                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    160977063                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        86195929                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        21950                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10724                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5812279                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     28682471                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6228748                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       102597                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2049129                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         176264366                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21436                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        148826013                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       197697                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     52806823                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    144968385                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83099012                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.790948                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.840809                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28673605     34.51%     34.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15530937     18.69%     53.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13529562     16.28%     69.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8296312      9.98%     79.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8686076     10.45%     89.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5118836      6.16%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2250645      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       599650      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       413389      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83099012                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         584675     66.25%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        188874     21.40%     87.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       109033     12.35%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116704991     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1171955      0.79%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10712      0.01%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25644964     17.23%     96.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5293391      3.56%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     148826013                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.767679                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             882582                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005930                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    381831316                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    229093076                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143975977                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149708595                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       363647                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8180482                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          965                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          452                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1523787                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7589212                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         707390                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        62390                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    176285808                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       206233                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     28682471                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6228748                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10724                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33057                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          224                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          452                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1036012                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1145444                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2181456                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146049804                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24651906                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2776208                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            29815554                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22077279                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5163648                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.734704                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144137052                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143975977                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         88460641                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        215796415                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.710072                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409926                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108164489                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122859962                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     53426576                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21424                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1950268                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75509800                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.627073                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.321525                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     34642489     45.88%     45.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16038896     21.24%     67.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8979353     11.89%     79.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3040777      4.03%     83.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2909951      3.85%     86.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1213360      1.61%     88.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3250539      4.30%     92.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       945289      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4489146      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75509800                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108164489                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122859962                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25206950                       # Number of memory references committed
system.switch_cpus2.commit.loads             20501989                       # Number of loads committed
system.switch_cpus2.commit.membars              10712                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19240187                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107247248                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1660059                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4489146                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           247307192                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          360168833                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31055                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1093902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108164489                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122859962                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108164489                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.778379                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.778379                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.284722                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.284722                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       675667046                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      188664333                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      197193554                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21424                       # number of misc regfile writes
system.l2.replacements                          34254                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1054021                       # Total number of references to valid blocks.
system.l2.sampled_refs                          67022                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.726493                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           610.834067                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.287952                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2692.619608                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.943234                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6405.080074                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.886566                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6255.317584                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4028.737469                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6878.224041                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5870.069404                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.018641                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000283                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.082172                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000242                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.195468                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000302                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.190897                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.122947                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.209907                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.179140                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        32791                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        80758                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        39405                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  152954                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            37689                       # number of Writeback hits
system.l2.Writeback_hits::total                 37689                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        32791                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        80758                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        39405                       # number of demand (read+write) hits
system.l2.demand_hits::total                   152954                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        32791                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        80758                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        39405                       # number of overall hits
system.l2.overall_hits::total                  152954                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         6062                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13960                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14192                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 34253                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         6062                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13960                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14192                       # number of demand (read+write) misses
system.l2.demand_misses::total                  34253                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         6062                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13960                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14192                       # number of overall misses
system.l2.overall_misses::total                 34253                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       701650                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    338800222                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       492591                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    755877388                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       632744                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    750507555                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1847012150                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       701650                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    338800222                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       492591                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    755877388                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       632744                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    750507555                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1847012150                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       701650                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    338800222                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       492591                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    755877388                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       632744                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    750507555                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1847012150                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38853                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        94718                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        53597                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              187207                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        37689                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             37689                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38853                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        94718                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        53597                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               187207                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38853                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        94718                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        53597                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              187207                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.156024                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.147385                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.264791                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.182969                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.156024                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.147385                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.264791                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.182969                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.156024                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.147385                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.264791                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.182969                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 50117.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55889.182118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 49259.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54145.944699                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42182.933333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52882.437641                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53922.638893                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 50117.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55889.182118                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 49259.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54145.944699                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42182.933333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52882.437641                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53922.638893                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 50117.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55889.182118                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 49259.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54145.944699                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42182.933333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52882.437641                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53922.638893                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10089                       # number of writebacks
system.l2.writebacks::total                     10089                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         6062                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13960                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14192                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            34253                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         6062                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             34253                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         6062                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            34253                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       621714                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    303832216                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       435583                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    675638687                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       546582                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    668221643                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1649296425                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       621714                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    303832216                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       435583                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    675638687                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       546582                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    668221643                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1649296425                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       621714                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    303832216                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       435583                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    675638687                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       546582                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    668221643                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1649296425                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.156024                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.147385                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.264791                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.182969                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.156024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.147385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.264791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.182969                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.156024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.147385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.264791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.182969                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44408.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50120.787859                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43558.300000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48398.186748                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 36438.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47084.388599                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48150.422591                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 44408.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50120.787859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 43558.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48398.186748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 36438.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47084.388599                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48150.422591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 44408.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50120.787859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 43558.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48398.186748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 36438.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47084.388599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48150.422591                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996377                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015371517                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193027.034557                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996377                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15363868                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15363868                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15363868                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15363868                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15363868                       # number of overall hits
system.cpu0.icache.overall_hits::total       15363868                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       928864                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       928864                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       928864                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       928864                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       928864                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       928864                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15363884                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15363884                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15363884                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15363884                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15363884                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15363884                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        58054                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        58054                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        58054                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        58054                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        58054                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        58054                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       795708                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       795708                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       795708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       795708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       795708                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       795708                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 56836.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56836.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 56836.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56836.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 56836.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56836.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38853                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169193069                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39109                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.192667                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.598545                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.401455                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904682                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095318                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10451193                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10451193                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17508970                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17508970                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17508970                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17508970                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       101657                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       101657                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       101657                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        101657                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       101657                       # number of overall misses
system.cpu0.dcache.overall_misses::total       101657                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3319825012                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3319825012                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3319825012                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3319825012                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3319825012                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3319825012                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10552850                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10552850                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17610627                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17610627                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17610627                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17610627                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009633                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009633                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005772                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005772                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005772                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005772                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32657.121615                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32657.121615                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32657.121615                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32657.121615                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32657.121615                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32657.121615                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8799                       # number of writebacks
system.cpu0.dcache.writebacks::total             8799                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        62804                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        62804                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        62804                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        62804                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        62804                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        62804                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38853                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38853                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38853                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38853                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38853                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38853                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    589903462                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    589903462                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    589903462                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    589903462                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    589903462                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    589903462                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15182.957867                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15182.957867                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15182.957867                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15182.957867                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15182.957867                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15182.957867                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.996538                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012533924                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1840970.770909                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.996538                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016020                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15497361                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15497361                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15497361                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15497361                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15497361                       # number of overall hits
system.cpu1.icache.overall_hits::total       15497361                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.cpu1.icache.overall_misses::total           12                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       621233                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       621233                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       621233                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       621233                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       621233                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       621233                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15497373                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15497373                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15497373                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15497373                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15497373                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15497373                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51769.416667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51769.416667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51769.416667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51769.416667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51769.416667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51769.416667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       505931                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       505931                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       505931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       505931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       505931                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       505931                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50593.100000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50593.100000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50593.100000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50593.100000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50593.100000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50593.100000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 94718                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191195549                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 94974                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2013.135690                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.877811                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.122189                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.917491                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.082509                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11499327                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11499327                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7617907                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7617907                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16873                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16873                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15850                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15850                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19117234                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19117234                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19117234                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19117234                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       352737                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       352737                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           45                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       352782                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        352782                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       352782                       # number of overall misses
system.cpu1.dcache.overall_misses::total       352782                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9960101848                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9960101848                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2007404                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2007404                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9962109252                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9962109252                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9962109252                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9962109252                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11852064                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11852064                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7617952                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7617952                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15850                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15850                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19470016                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19470016                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19470016                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19470016                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029762                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029762                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000006                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018119                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018119                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018119                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018119                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28236.623456                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28236.623456                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 44608.977778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44608.977778                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28238.711873                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28238.711873                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28238.711873                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28238.711873                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17099                       # number of writebacks
system.cpu1.dcache.writebacks::total            17099                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       258019                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       258019                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       258064                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       258064                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       258064                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       258064                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        94718                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        94718                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        94718                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        94718                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        94718                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        94718                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1520921212                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1520921212                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1520921212                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1520921212                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1520921212                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1520921212                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007992                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007992                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004865                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004865                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004865                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004865                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16057.361980                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16057.361980                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16057.361980                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16057.361980                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16057.361980                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16057.361980                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.996594                       # Cycle average of tags in use
system.cpu2.icache.total_refs               926129388                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1708725.808118                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.996594                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024033                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868584                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17859847                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17859847                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17859847                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17859847                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17859847                       # number of overall hits
system.cpu2.icache.overall_hits::total       17859847                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       793510                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       793510                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       793510                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       793510                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       793510                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       793510                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17859865                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17859865                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17859865                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17859865                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17859865                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17859865                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 44083.888889                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 44083.888889                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 44083.888889                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 44083.888889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 44083.888889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 44083.888889                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       648414                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       648414                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       648414                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       648414                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       648414                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       648414                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43227.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 43227.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 43227.600000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 43227.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 43227.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 43227.600000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53597                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               231454380                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53853                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4297.892039                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   212.469832                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    43.530168                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.829960                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.170040                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22388612                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22388612                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4683517                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4683517                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10723                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10723                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10712                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10712                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27072129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27072129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27072129                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27072129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       167819                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       167819                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       167819                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        167819                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       167819                       # number of overall misses
system.cpu2.dcache.overall_misses::total       167819                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6668291257                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6668291257                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6668291257                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6668291257                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6668291257                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6668291257                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22556431                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22556431                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4683517                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4683517                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10712                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10712                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27239948                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27239948                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27239948                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27239948                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007440                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007440                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006161                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006161                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006161                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006161                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39735.019616                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39735.019616                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39735.019616                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39735.019616                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39735.019616                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39735.019616                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11791                       # number of writebacks
system.cpu2.dcache.writebacks::total            11791                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       114222                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       114222                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       114222                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       114222                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       114222                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       114222                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53597                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53597                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53597                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53597                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53597                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53597                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1083689474                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1083689474                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1083689474                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1083689474                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1083689474                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1083689474                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001968                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001968                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20219.218874                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20219.218874                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20219.218874                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20219.218874                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20219.218874                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20219.218874                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
