<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="TLB-test01.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TLB.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TLB.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TLB.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TLB.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TLB.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TLB.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TLB.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TLB.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TLB_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TLB_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="testbench01.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1484792745" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1484792745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489405958" xil_pn:in_ck="-1343809511693304066" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1489405958">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TLB.v"/>
      <outfile xil_pn:name="addr_prot_check.v"/>
      <outfile xil_pn:name="cacheable_check.v"/>
      <outfile xil_pn:name="except_detec.v"/>
      <outfile xil_pn:name="plru.v"/>
      <outfile xil_pn:name="ppn_generate.v"/>
      <outfile xil_pn:name="standard_TLB.v"/>
      <outfile xil_pn:name="testbench01.v"/>
      <outfile xil_pn:name="tlb_attri_change.v"/>
      <outfile xil_pn:name="tlb_lookup.v"/>
      <outfile xil_pn:name="tlb_replace.v"/>
      <outfile xil_pn:name="tlb_req_trans.v"/>
      <outfile xil_pn:name="v_addr_check.v"/>
      <outfile xil_pn:name="v_p_trans_arbi.v"/>
    </transform>
    <transform xil_pn:end_ts="1484792745" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8480749010599449192" xil_pn:start_ts="1484792745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1484792745" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6224807290251528874" xil_pn:start_ts="1484792745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1484792745" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5674187096034643961" xil_pn:start_ts="1484792745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489405958" xil_pn:in_ck="-1343809511693304066" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1489405958">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TLB.v"/>
      <outfile xil_pn:name="addr_prot_check.v"/>
      <outfile xil_pn:name="cacheable_check.v"/>
      <outfile xil_pn:name="except_detec.v"/>
      <outfile xil_pn:name="plru.v"/>
      <outfile xil_pn:name="ppn_generate.v"/>
      <outfile xil_pn:name="standard_TLB.v"/>
      <outfile xil_pn:name="testbench01.v"/>
      <outfile xil_pn:name="tlb_attri_change.v"/>
      <outfile xil_pn:name="tlb_lookup.v"/>
      <outfile xil_pn:name="tlb_replace.v"/>
      <outfile xil_pn:name="tlb_req_trans.v"/>
      <outfile xil_pn:name="v_addr_check.v"/>
      <outfile xil_pn:name="v_p_trans_arbi.v"/>
    </transform>
    <transform xil_pn:end_ts="1489405959" xil_pn:in_ck="-1343809511693304066" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3955124671757855930" xil_pn:start_ts="1489405958">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="testbench01.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1483701635" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1483701635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1483701635" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4410723787550418359" xil_pn:start_ts="1483701635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1483701635" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5674187096034643961" xil_pn:start_ts="1483701635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1483701635" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1483701635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1483701635" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4313992614312410745" xil_pn:start_ts="1483701635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1483701635" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1483701635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1483701635" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7326738348094288495" xil_pn:start_ts="1483701635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1483701645" xil_pn:in_ck="5684725679761115719" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7497152637258527690" xil_pn:start_ts="1483701635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
