<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>RISC-V | Computer System Architecture Lab</title>
    <link>https://ku-csarch.github.io/tag/risc-v/</link>
      <atom:link href="https://ku-csarch.github.io/tag/risc-v/index.xml" rel="self" type="application/rss+xml" />
    <description>RISC-V</description>
    <generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Fri, 28 Jun 2024 00:00:00 +0000</lastBuildDate>
    <image>
      <url>https://ku-csarch.github.io/media/icon_hufc4ea502f7977d2b250399d95297f953_357528_512x512_fill_lanczos_center_3.png</url>
      <title>RISC-V</title>
      <link>https://ku-csarch.github.io/tag/risc-v/</link>
    </image>
    
    <item>
      <title>Cache Side-Channel Attacks Exploiting RoCC Interface on RISC-V SoC Platform</title>
      <link>https://ku-csarch.github.io/publication/sec_rocc_kcc24/</link>
      <pubDate>Fri, 28 Jun 2024 00:00:00 +0000</pubDate>
      <guid>https://ku-csarch.github.io/publication/sec_rocc_kcc24/</guid>
      <description></description>
    </item>
    
  </channel>
</rss>
