Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/study/sogang/18y6s/adca/Project/PCFG_18/avrager/tb_avg_isim_beh.exe -prj D:/study/sogang/18y6s/adca/Project/PCFG_18/avrager/tb_avg_beh.prj work.tb_avg 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/study/sogang/18y6s/adca/Project/PCFG_18/avrager/CompSub.vhd" into library work
Parsing VHDL file "D:/study/sogang/18y6s/adca/Project/PCFG_18/avrager/Averager.vhd" into library work
Parsing VHDL file "D:/study/sogang/18y6s/adca/Project/PCFG_18/avrager/tb_avg.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vcomponents
Compiling architecture behavioral of entity CompSub [compsub_default]
Compiling architecture behavioral of entity Averager [averager_default]
Compiling architecture behavior of entity tb_avg
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable D:/study/sogang/18y6s/adca/Project/PCFG_18/avrager/tb_avg_isim_beh.exe
Fuse Memory Usage: 47492 KB
Fuse CPU Usage: 639 ms
