{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758137280955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758137280955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 17 13:28:00 2025 " "Processing started: Wed Sep 17 13:28:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758137280955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758137280955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador_con_div -c contador_con_div " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador_con_div -c contador_con_div" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758137280955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758137281087 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758137281087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a contador_con_div.v(46) " "Verilog HDL Declaration information at contador_con_div.v(46): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "../Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758137286096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b contador_con_div.v(46) " "Verilog HDL Declaration information at contador_con_div.v(46): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "../Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758137286096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c contador_con_div.v(46) " "Verilog HDL Declaration information at contador_con_div.v(46): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "../Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758137286096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d contador_con_div.v(46) " "Verilog HDL Declaration information at contador_con_div.v(46): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "../Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758137286096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/1EFC8AD1FC8AA31F/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v 5 5 " "Found 5 design units, including 5 entities, in source file /mnt/1EFC8AD1FC8AA31F/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "../Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758137286097 ""} { "Info" "ISGN_ENTITY_NAME" "2 contador_ascendente " "Found entity 2: contador_ascendente" {  } { { "../Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758137286097 ""} { "Info" "ISGN_ENTITY_NAME" "3 binary_to_hex_cathode_comun " "Found entity 3: binary_to_hex_cathode_comun" {  } { { "../Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758137286097 ""} { "Info" "ISGN_ENTITY_NAME" "4 binary_to_hex_decoder " "Found entity 4: binary_to_hex_decoder" {  } { { "../Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758137286097 ""} { "Info" "ISGN_ENTITY_NAME" "5 contador_con_div " "Found entity 5: contador_con_div" {  } { { "../Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758137286097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758137286097 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador_con_div " "Elaborating entity \"contador_con_div\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758137286130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:div1 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:div1\"" {  } { { "../Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" "div1" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758137286131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 contador_con_div.v(19) " "Verilog HDL assignment warning at contador_con_div.v(19): truncated value with size 32 to match size of target (26)" {  } { { "../Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758137286132 "|contador_con_div|freq_div:div1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_ascendente contador_ascendente:contador1 " "Elaborating entity \"contador_ascendente\" for hierarchy \"contador_ascendente:contador1\"" {  } { { "../Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" "contador1" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758137286132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_hex_decoder binary_to_hex_decoder:decoder " "Elaborating entity \"binary_to_hex_decoder\" for hierarchy \"binary_to_hex_decoder:decoder\"" {  } { { "../Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" "decoder" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Active/contador_con_div/contador_con_div/src/contador_con_div.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758137286133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1758137286569 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/1EFC8AD1FC8AA31F/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Quartus/output_files/contador_con_div.map.smsg " "Generated suppressed messages file /mnt/1EFC8AD1FC8AA31F/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Quartus/output_files/contador_con_div.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758137286892 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1758137286950 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758137286950 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758137286974 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758137286974 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758137286974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758137286974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758137286979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 17 13:28:06 2025 " "Processing ended: Wed Sep 17 13:28:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758137286979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758137286979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758137286979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758137286979 ""}
