Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Sep  8 15:40:16 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soc_txtlcd_wrapper_timing_summary_routed.rpt -pb soc_txtlcd_wrapper_timing_summary_routed.pb -rpx soc_txtlcd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_txtlcd_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   2           
TIMING-9   Warning   Unknown CDC Logic              1           
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.119       -0.237                      2                 7257        0.035        0.000                      0                 7257        3.000        0.000                       0                  2492  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                ------------       ----------      --------------
soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                            {0.000 16.666}     33.333          30.000          
  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {0.000 33.333}     66.666          15.000          
soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                         {0.000 16.666}     33.333          30.000          
sys_clock                                                                                            {0.000 5.000}      10.000          100.000         
  clk_out1_soc_txtlcd_clk_wiz_0                                                                      {0.000 5.000}      10.000          100.000         
  clkfbout_soc_txtlcd_clk_wiz_0                                                                      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                                  7.376        0.000                      0                  428        0.132        0.000                      0                  428       15.686        0.000                       0                   282  
  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O       55.478        0.000                      0                   88        0.202        0.000                      0                   88       32.833        0.000                       0                    99  
sys_clock                                                                                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_soc_txtlcd_clk_wiz_0                                                                           -0.119       -0.237                      2                 6649        0.035        0.000                      0                 6649        3.750        0.000                       0                  2107  
  clkfbout_soc_txtlcd_clk_wiz_0                                                                                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_soc_txtlcd_clk_wiz_0  clk_out1_soc_txtlcd_clk_wiz_0        1.289        0.000                      0                   92        0.696        0.000                      0                   92  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                         From Clock                                                                                         To Clock                                                                                         
----------                                                                                         ----------                                                                                         --------                                                                                         
(none)                                                                                                                                                                                                clk_out1_soc_txtlcd_clk_wiz_0                                                                      
(none)                                                                                             clk_out1_soc_txtlcd_clk_wiz_0                                                                      clk_out1_soc_txtlcd_clk_wiz_0                                                                      
(none)                                                                                             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  clk_out1_soc_txtlcd_clk_wiz_0                                                                      
(none)                                                                                             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          clk_out1_soc_txtlcd_clk_wiz_0                                                                      
(none)                                                                                             clk_out1_soc_txtlcd_clk_wiz_0                                                                      soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  
(none)                                                                                             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  
(none)                                                                                                                                                                                                soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                             clk_out1_soc_txtlcd_clk_wiz_0                                                                      soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                       soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                 From Clock                                                 To Clock                                                 
----------                                                 ----------                                                 --------                                                 
(none)                                                     clk_out1_soc_txtlcd_clk_wiz_0                                                                                         
(none)                                                     clkfbout_soc_txtlcd_clk_wiz_0                                                                                         
(none)                                                                                                                soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Setup :            0  Failing Endpoints,  Worst Slack        7.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        9.153ns  (logic 2.867ns (31.325%)  route 6.286ns (68.675%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 36.240 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592    18.258    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.354 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567    19.921    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459    20.380 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.143    21.523    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I2_O)        0.150    21.673 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943    22.616    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352    22.968 r  <hidden>
                         net (fo=2, routed)           0.494    23.462    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321    23.783 f  <hidden>
                         net (fo=3, routed)           0.642    24.425    <hidden>
    SLICE_X49Y35         LUT6 (Prop_lut6_I5_O)        0.348    24.773 r  <hidden>
                         net (fo=1, routed)           0.000    24.773    <hidden>
    SLICE_X49Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    24.985 r  <hidden>
                         net (fo=1, routed)           0.471    25.456    <hidden>
    SLICE_X50Y35         LUT6 (Prop_lut6_I2_O)        0.299    25.755 r  <hidden>
                         net (fo=1, routed)           0.452    26.206    <hidden>
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.150    26.356 r  <hidden>
                         net (fo=3, routed)           0.761    27.117    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X52Y41         LUT6 (Prop_lut6_I1_O)        0.328    27.445 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8/O
                         net (fo=1, routed)           0.563    28.008    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.124    28.132 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4/O
                         net (fo=1, routed)           0.449    28.582    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I2_O)        0.124    28.706 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.368    29.074    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm__0
    SLICE_X49Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365    34.698    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.789 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.451    36.240    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/C
                         clock pessimism              0.312    36.552    
                         clock uncertainty           -0.035    36.517    
    SLICE_X49Y45         FDRE (Setup_fdre_C_D)       -0.067    36.450    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                         -29.074    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.521ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        9.337ns  (logic 2.983ns (31.949%)  route 6.354ns (68.051%))
  Logic Levels:           11  (LUT4=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns = ( 36.465 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592    18.258    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.354 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567    19.921    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459    20.380 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.143    21.523    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I2_O)        0.150    21.673 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943    22.616    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352    22.968 r  <hidden>
                         net (fo=2, routed)           0.494    23.462    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321    23.783 f  <hidden>
                         net (fo=3, routed)           0.642    24.425    <hidden>
    SLICE_X49Y35         LUT6 (Prop_lut6_I5_O)        0.348    24.773 r  <hidden>
                         net (fo=1, routed)           0.000    24.773    <hidden>
    SLICE_X49Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    24.985 r  <hidden>
                         net (fo=1, routed)           0.471    25.456    <hidden>
    SLICE_X50Y35         LUT6 (Prop_lut6_I2_O)        0.299    25.755 r  <hidden>
                         net (fo=1, routed)           0.452    26.206    <hidden>
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.150    26.356 r  <hidden>
                         net (fo=3, routed)           0.761    27.117    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X52Y41         LUT6 (Prop_lut6_I1_O)        0.328    27.445 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8/O
                         net (fo=1, routed)           0.563    28.008    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.124    28.132 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4/O
                         net (fo=1, routed)           0.449    28.582    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I2_O)        0.124    28.706 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.436    29.142    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm__0
    SLICE_X52Y43         LUT4 (Prop_lut4_I0_O)        0.116    29.258 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1/O
                         net (fo=1, routed)           0.000    29.258    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1_n_0
    SLICE_X52Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365    34.698    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.789 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.922    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.013 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.452    36.465    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X52Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/C
                         clock pessimism              0.232    36.697    
                         clock uncertainty           -0.035    36.662    
    SLICE_X52Y43         FDRE (Setup_fdre_C_D)        0.118    36.780    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]
  -------------------------------------------------------------------
                         required time                         36.780    
                         arrival time                         -29.258    
  -------------------------------------------------------------------
                         slack                                  7.521    

Slack (MET) :             9.295ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        7.209ns  (logic 2.291ns (31.781%)  route 4.918ns (68.219%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 36.463 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592    18.258    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.354 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567    19.921    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459    20.380 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.143    21.523    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I2_O)        0.150    21.673 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943    22.616    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352    22.968 r  <hidden>
                         net (fo=2, routed)           0.494    23.462    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321    23.783 f  <hidden>
                         net (fo=3, routed)           0.642    24.425    <hidden>
    SLICE_X49Y35         LUT6 (Prop_lut6_I5_O)        0.348    24.773 r  <hidden>
                         net (fo=1, routed)           0.000    24.773    <hidden>
    SLICE_X49Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    24.985 r  <hidden>
                         net (fo=1, routed)           0.471    25.456    <hidden>
    SLICE_X50Y35         LUT6 (Prop_lut6_I2_O)        0.299    25.755 r  <hidden>
                         net (fo=1, routed)           0.452    26.206    <hidden>
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.150    26.356 r  <hidden>
                         net (fo=3, routed)           0.774    27.130    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X52Y40         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365    34.698    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.789 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.922    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.013 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.450    36.463    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X52Y40         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/C
                         clock pessimism              0.232    36.695    
                         clock uncertainty           -0.035    36.660    
    SLICE_X52Y40         FDRE (Setup_fdre_C_D)       -0.235    36.425    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]
  -------------------------------------------------------------------
                         required time                         36.425    
                         arrival time                         -27.130    
  -------------------------------------------------------------------
                         slack                                  9.295    

Slack (MET) :             12.123ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        4.399ns  (logic 0.459ns (10.435%)  route 3.940ns (89.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 36.452 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592    18.258    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.354 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567    19.921    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459    20.380 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         3.940    24.320    <hidden>
    SLICE_X35Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365    34.698    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.789 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.922    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.013 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.439    36.452    <hidden>
    SLICE_X35Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.232    36.684    
                         clock uncertainty           -0.035    36.649    
    SLICE_X35Y14         FDRE (Setup_fdre_C_CE)      -0.205    36.444    <hidden>
  -------------------------------------------------------------------
                         required time                         36.444    
                         arrival time                         -24.320    
  -------------------------------------------------------------------
                         slack                                 12.123    

Slack (MET) :             12.123ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        4.399ns  (logic 0.459ns (10.435%)  route 3.940ns (89.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 36.452 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592    18.258    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.354 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567    19.921    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459    20.380 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         3.940    24.320    <hidden>
    SLICE_X35Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365    34.698    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.789 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.922    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.013 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.439    36.452    <hidden>
    SLICE_X35Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.232    36.684    
                         clock uncertainty           -0.035    36.649    
    SLICE_X35Y14         FDRE (Setup_fdre_C_CE)      -0.205    36.444    <hidden>
  -------------------------------------------------------------------
                         required time                         36.444    
                         arrival time                         -24.320    
  -------------------------------------------------------------------
                         slack                                 12.123    

Slack (MET) :             12.123ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        4.399ns  (logic 0.459ns (10.435%)  route 3.940ns (89.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 36.452 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592    18.258    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.354 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567    19.921    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459    20.380 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         3.940    24.320    <hidden>
    SLICE_X35Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365    34.698    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.789 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.922    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.013 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.439    36.452    <hidden>
    SLICE_X35Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.232    36.684    
                         clock uncertainty           -0.035    36.649    
    SLICE_X35Y14         FDRE (Setup_fdre_C_CE)      -0.205    36.444    <hidden>
  -------------------------------------------------------------------
                         required time                         36.444    
                         arrival time                         -24.320    
  -------------------------------------------------------------------
                         slack                                 12.123    

Slack (MET) :             12.123ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        4.399ns  (logic 0.459ns (10.435%)  route 3.940ns (89.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 36.452 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592    18.258    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.354 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567    19.921    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459    20.380 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         3.940    24.320    <hidden>
    SLICE_X35Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365    34.698    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.789 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.922    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.013 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.439    36.452    <hidden>
    SLICE_X35Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.232    36.684    
                         clock uncertainty           -0.035    36.649    
    SLICE_X35Y14         FDRE (Setup_fdre_C_CE)      -0.205    36.444    <hidden>
  -------------------------------------------------------------------
                         required time                         36.444    
                         arrival time                         -24.320    
  -------------------------------------------------------------------
                         slack                                 12.123    

Slack (MET) :             12.127ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        4.392ns  (logic 0.459ns (10.451%)  route 3.933ns (89.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 36.449 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592    18.258    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.354 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567    19.921    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459    20.380 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         3.933    24.313    <hidden>
    SLICE_X35Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365    34.698    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.789 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.922    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.013 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.436    36.449    <hidden>
    SLICE_X35Y17         FDRE                                         r  <hidden>
                         clock pessimism              0.232    36.681    
                         clock uncertainty           -0.035    36.646    
    SLICE_X35Y17         FDRE (Setup_fdre_C_CE)      -0.205    36.441    <hidden>
  -------------------------------------------------------------------
                         required time                         36.441    
                         arrival time                         -24.313    
  -------------------------------------------------------------------
                         slack                                 12.127    

Slack (MET) :             12.127ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        4.392ns  (logic 0.459ns (10.451%)  route 3.933ns (89.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 36.449 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592    18.258    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.354 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567    19.921    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459    20.380 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         3.933    24.313    <hidden>
    SLICE_X35Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365    34.698    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.789 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.922    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.013 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.436    36.449    <hidden>
    SLICE_X35Y17         FDRE                                         r  <hidden>
                         clock pessimism              0.232    36.681    
                         clock uncertainty           -0.035    36.646    
    SLICE_X35Y17         FDRE (Setup_fdre_C_CE)      -0.205    36.441    <hidden>
  -------------------------------------------------------------------
                         required time                         36.441    
                         arrival time                         -24.313    
  -------------------------------------------------------------------
                         slack                                 12.127    

Slack (MET) :             12.127ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        4.392ns  (logic 0.459ns (10.451%)  route 3.933ns (89.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 36.449 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592    18.258    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.354 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567    19.921    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459    20.380 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         3.933    24.313    <hidden>
    SLICE_X35Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365    34.698    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.789 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.922    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.013 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.436    36.449    <hidden>
    SLICE_X35Y17         FDRE                                         r  <hidden>
                         clock pessimism              0.232    36.681    
                         clock uncertainty           -0.035    36.646    
    SLICE_X35Y17         FDRE (Setup_fdre_C_CE)      -0.205    36.441    <hidden>
  -------------------------------------------------------------------
                         required time                         36.441    
                         arrival time                         -24.313    
  -------------------------------------------------------------------
                         slack                                 12.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.659    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.566     1.250    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X55Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     1.391 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_reg[10]/Q
                         net (fo=1, routed)           0.087     1.478    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode[10]
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.048     1.526 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode[9]_i_1/O
                         net (fo=1, routed)           0.000     1.526    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode[9]_i_1_n_0
    SLICE_X54Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.764    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.793 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.837     1.629    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X54Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_reg[9]/C
                         clock pessimism             -0.366     1.263    
    SLICE_X54Y45         FDRE (Hold_fdre_C_D)         0.131     1.394    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.781%)  route 0.332ns (70.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.659    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.556     1.240    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     1.381 r  <hidden>
                         net (fo=4, routed)           0.332     1.714    <hidden>
    SLICE_X39Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.764    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.793 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.828     1.620    <hidden>
    SLICE_X39Y12         FDRE                                         r  <hidden>
                         clock pessimism             -0.113     1.507    
    SLICE_X39Y12         FDRE (Hold_fdre_C_D)         0.070     1.577    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.656     0.656    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.682 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.569     1.250    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.141     1.391 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/Q
                         net (fo=1, routed)           0.112     1.503    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid__0[11]
    SLICE_X57Y49         FDSE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.631    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y49         FDSE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/C
                         clock pessimism             -0.365     1.266    
    SLICE_X57Y49         FDSE (Hold_fdse_C_D)         0.070     1.336    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.659    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.563     1.247    <hidden>
    SLICE_X48Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141     1.388 f  <hidden>
                         net (fo=1, routed)           0.086     1.474    <hidden>
    SLICE_X49Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.519 r  <hidden>
                         net (fo=1, routed)           0.000     1.519    <hidden>
    SLICE_X49Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.764    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.793 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.832     1.624    <hidden>
    SLICE_X49Y37         FDRE                                         r  <hidden>
                         clock pessimism             -0.364     1.260    
    SLICE_X49Y37         FDRE (Hold_fdre_C_D)         0.091     1.351    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.758%)  route 0.131ns (48.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.659    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.560     1.244    <hidden>
    SLICE_X44Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.141     1.385 r  <hidden>
                         net (fo=4, routed)           0.131     1.517    <hidden>
    SLICE_X42Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.764    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.793 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.828     1.620    <hidden>
    SLICE_X42Y13         FDRE                                         r  <hidden>
                         clock pessimism             -0.342     1.278    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.063     1.341    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_14/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_15/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.656     0.656    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.682 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.567     1.248    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X55Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.389 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_14/Q
                         net (fo=1, routed)           0.112     1.501    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_14_n_0
    SLICE_X54Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_15/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.631    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X54Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_15/C
                         clock pessimism             -0.370     1.261    
    SLICE_X54Y49         FDRE (Hold_fdre_C_D)         0.060     1.321    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_15
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.746%)  route 0.103ns (42.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.656     0.656    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.682 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.569     1.250    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.391 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/Q
                         net (fo=1, routed)           0.103     1.494    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid__0[22]
    SLICE_X57Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.631    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/C
                         clock pessimism             -0.365     1.266    
    SLICE_X57Y48         FDRE (Hold_fdre_C_D)         0.047     1.313    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.717%)  route 0.174ns (55.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.659    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.565     1.249    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X51Y41         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     1.390 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[34]/Q
                         net (fo=4, routed)           0.174     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[0]
    SLICE_X52Y41         SRL16E                                       r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.764    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.793 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.836     1.628    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X52Y41         SRL16E                                       r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
                         clock pessimism             -0.363     1.265    
    SLICE_X52Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.382    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.257%)  route 0.140ns (49.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.659    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.560     1.244    <hidden>
    SLICE_X39Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     1.385 r  <hidden>
                         net (fo=4, routed)           0.140     1.525    <hidden>
    SLICE_X42Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.764    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.793 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.829     1.621    <hidden>
    SLICE_X42Y12         FDRE                                         r  <hidden>
                         clock pessimism             -0.342     1.279    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.059     1.338    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_17/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_18/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.216%)  route 0.113ns (40.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.656     0.656    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.682 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.567     1.248    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X54Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.412 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_17/Q
                         net (fo=1, routed)           0.113     1.525    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_17_n_0
    SLICE_X56Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_18/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.631    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X56Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_18/C
                         clock pessimism             -0.346     1.285    
    SLICE_X56Y49         FDRE (Hold_fdre_C_D)         0.052     1.337    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_18
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y4  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X46Y46   soc_txtlcd_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X46Y46   soc_txtlcd_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X50Y48   soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X51Y48   soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X51Y48   soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X51Y48   soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X51Y48   soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X56Y48   soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_19/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y48   soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_19/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X56Y48   soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_15/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y48   soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_15/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X56Y48   soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_18/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y48   soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_18/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y41   soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y41   soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y41   soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y41   soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y48   soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_19/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y48   soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_19/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y48   soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_15/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y48   soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_15/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y48   soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_18/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y48   soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_18/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y41   soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y41   soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y41   soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y41   soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Setup :            0  Failing Endpoints,  Worst Slack       55.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.478ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        10.902ns  (logic 1.999ns (18.336%)  route 8.903ns (81.664%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 72.151 - 66.666 ) 
    Source Clock Delay      (SCD):    6.144ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.569     6.144    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X53Y40         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.456     6.600 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/Q
                         net (fo=4, routed)           0.891     7.491    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[7]
    SLICE_X53Y41         LUT4 (Prop_lut4_I3_O)        0.150     7.641 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943     8.584    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352     8.936 f  <hidden>
                         net (fo=2, routed)           0.494     9.430    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321     9.751 r  <hidden>
                         net (fo=3, routed)           1.060    10.811    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.348    11.159 r  <hidden>
                         net (fo=3, routed)           0.808    11.967    <hidden>
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124    12.091 f  <hidden>
                         net (fo=4, routed)           0.605    12.696    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.820 f  <hidden>
                         net (fo=2, routed)           0.808    13.628    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.752 r  <hidden>
                         net (fo=32, routed)          3.294    17.046    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365    68.031    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.122 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448    69.570    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370    69.940 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677    70.617    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.708 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443    72.151    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.613    72.764    
                         clock uncertainty           -0.035    72.729    
    SLICE_X45Y14         FDRE (Setup_fdre_C_CE)      -0.205    72.524    <hidden>
  -------------------------------------------------------------------
                         required time                         72.524    
                         arrival time                         -17.046    
  -------------------------------------------------------------------
                         slack                                 55.478    

Slack (MET) :             55.478ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        10.902ns  (logic 1.999ns (18.336%)  route 8.903ns (81.664%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 72.151 - 66.666 ) 
    Source Clock Delay      (SCD):    6.144ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.569     6.144    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X53Y40         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.456     6.600 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/Q
                         net (fo=4, routed)           0.891     7.491    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[7]
    SLICE_X53Y41         LUT4 (Prop_lut4_I3_O)        0.150     7.641 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943     8.584    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352     8.936 f  <hidden>
                         net (fo=2, routed)           0.494     9.430    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321     9.751 r  <hidden>
                         net (fo=3, routed)           1.060    10.811    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.348    11.159 r  <hidden>
                         net (fo=3, routed)           0.808    11.967    <hidden>
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124    12.091 f  <hidden>
                         net (fo=4, routed)           0.605    12.696    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.820 f  <hidden>
                         net (fo=2, routed)           0.808    13.628    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.752 r  <hidden>
                         net (fo=32, routed)          3.294    17.046    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365    68.031    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.122 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448    69.570    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370    69.940 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677    70.617    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.708 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443    72.151    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.613    72.764    
                         clock uncertainty           -0.035    72.729    
    SLICE_X45Y14         FDRE (Setup_fdre_C_CE)      -0.205    72.524    <hidden>
  -------------------------------------------------------------------
                         required time                         72.524    
                         arrival time                         -17.046    
  -------------------------------------------------------------------
                         slack                                 55.478    

Slack (MET) :             55.478ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        10.902ns  (logic 1.999ns (18.336%)  route 8.903ns (81.664%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 72.151 - 66.666 ) 
    Source Clock Delay      (SCD):    6.144ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.569     6.144    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X53Y40         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.456     6.600 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/Q
                         net (fo=4, routed)           0.891     7.491    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[7]
    SLICE_X53Y41         LUT4 (Prop_lut4_I3_O)        0.150     7.641 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943     8.584    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352     8.936 f  <hidden>
                         net (fo=2, routed)           0.494     9.430    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321     9.751 r  <hidden>
                         net (fo=3, routed)           1.060    10.811    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.348    11.159 r  <hidden>
                         net (fo=3, routed)           0.808    11.967    <hidden>
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124    12.091 f  <hidden>
                         net (fo=4, routed)           0.605    12.696    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.820 f  <hidden>
                         net (fo=2, routed)           0.808    13.628    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.752 r  <hidden>
                         net (fo=32, routed)          3.294    17.046    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365    68.031    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.122 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448    69.570    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370    69.940 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677    70.617    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.708 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443    72.151    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.613    72.764    
                         clock uncertainty           -0.035    72.729    
    SLICE_X45Y14         FDRE (Setup_fdre_C_CE)      -0.205    72.524    <hidden>
  -------------------------------------------------------------------
                         required time                         72.524    
                         arrival time                         -17.046    
  -------------------------------------------------------------------
                         slack                                 55.478    

Slack (MET) :             55.478ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        10.902ns  (logic 1.999ns (18.336%)  route 8.903ns (81.664%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 72.151 - 66.666 ) 
    Source Clock Delay      (SCD):    6.144ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.569     6.144    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X53Y40         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.456     6.600 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/Q
                         net (fo=4, routed)           0.891     7.491    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[7]
    SLICE_X53Y41         LUT4 (Prop_lut4_I3_O)        0.150     7.641 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943     8.584    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352     8.936 f  <hidden>
                         net (fo=2, routed)           0.494     9.430    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321     9.751 r  <hidden>
                         net (fo=3, routed)           1.060    10.811    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.348    11.159 r  <hidden>
                         net (fo=3, routed)           0.808    11.967    <hidden>
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124    12.091 f  <hidden>
                         net (fo=4, routed)           0.605    12.696    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.820 f  <hidden>
                         net (fo=2, routed)           0.808    13.628    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.752 r  <hidden>
                         net (fo=32, routed)          3.294    17.046    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365    68.031    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.122 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448    69.570    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370    69.940 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677    70.617    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.708 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443    72.151    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.613    72.764    
                         clock uncertainty           -0.035    72.729    
    SLICE_X45Y14         FDRE (Setup_fdre_C_CE)      -0.205    72.524    <hidden>
  -------------------------------------------------------------------
                         required time                         72.524    
                         arrival time                         -17.046    
  -------------------------------------------------------------------
                         slack                                 55.478    

Slack (MET) :             55.646ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        10.732ns  (logic 1.999ns (18.626%)  route 8.733ns (81.374%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 72.150 - 66.666 ) 
    Source Clock Delay      (SCD):    6.144ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.569     6.144    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X53Y40         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.456     6.600 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/Q
                         net (fo=4, routed)           0.891     7.491    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[7]
    SLICE_X53Y41         LUT4 (Prop_lut4_I3_O)        0.150     7.641 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943     8.584    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352     8.936 f  <hidden>
                         net (fo=2, routed)           0.494     9.430    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321     9.751 r  <hidden>
                         net (fo=3, routed)           1.060    10.811    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.348    11.159 r  <hidden>
                         net (fo=3, routed)           0.808    11.967    <hidden>
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124    12.091 f  <hidden>
                         net (fo=4, routed)           0.605    12.696    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.820 f  <hidden>
                         net (fo=2, routed)           0.808    13.628    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.752 r  <hidden>
                         net (fo=32, routed)          3.125    16.877    <hidden>
    SLICE_X47Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365    68.031    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.122 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448    69.570    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370    69.940 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677    70.617    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.708 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.442    72.150    <hidden>
    SLICE_X47Y15         FDRE                                         r  <hidden>
                         clock pessimism              0.613    72.763    
                         clock uncertainty           -0.035    72.728    
    SLICE_X47Y15         FDRE (Setup_fdre_C_CE)      -0.205    72.523    <hidden>
  -------------------------------------------------------------------
                         required time                         72.523    
                         arrival time                         -16.877    
  -------------------------------------------------------------------
                         slack                                 55.646    

Slack (MET) :             55.646ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        10.732ns  (logic 1.999ns (18.626%)  route 8.733ns (81.374%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 72.150 - 66.666 ) 
    Source Clock Delay      (SCD):    6.144ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.569     6.144    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X53Y40         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.456     6.600 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/Q
                         net (fo=4, routed)           0.891     7.491    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[7]
    SLICE_X53Y41         LUT4 (Prop_lut4_I3_O)        0.150     7.641 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943     8.584    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352     8.936 f  <hidden>
                         net (fo=2, routed)           0.494     9.430    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321     9.751 r  <hidden>
                         net (fo=3, routed)           1.060    10.811    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.348    11.159 r  <hidden>
                         net (fo=3, routed)           0.808    11.967    <hidden>
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124    12.091 f  <hidden>
                         net (fo=4, routed)           0.605    12.696    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.820 f  <hidden>
                         net (fo=2, routed)           0.808    13.628    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.752 r  <hidden>
                         net (fo=32, routed)          3.125    16.877    <hidden>
    SLICE_X47Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365    68.031    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.122 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448    69.570    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370    69.940 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677    70.617    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.708 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.442    72.150    <hidden>
    SLICE_X47Y15         FDRE                                         r  <hidden>
                         clock pessimism              0.613    72.763    
                         clock uncertainty           -0.035    72.728    
    SLICE_X47Y15         FDRE (Setup_fdre_C_CE)      -0.205    72.523    <hidden>
  -------------------------------------------------------------------
                         required time                         72.523    
                         arrival time                         -16.877    
  -------------------------------------------------------------------
                         slack                                 55.646    

Slack (MET) :             55.667ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        10.713ns  (logic 1.999ns (18.660%)  route 8.714ns (81.340%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 72.151 - 66.666 ) 
    Source Clock Delay      (SCD):    6.144ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.569     6.144    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X53Y40         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.456     6.600 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/Q
                         net (fo=4, routed)           0.891     7.491    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[7]
    SLICE_X53Y41         LUT4 (Prop_lut4_I3_O)        0.150     7.641 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943     8.584    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352     8.936 f  <hidden>
                         net (fo=2, routed)           0.494     9.430    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321     9.751 r  <hidden>
                         net (fo=3, routed)           1.060    10.811    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.348    11.159 r  <hidden>
                         net (fo=3, routed)           0.808    11.967    <hidden>
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124    12.091 f  <hidden>
                         net (fo=4, routed)           0.605    12.696    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.820 f  <hidden>
                         net (fo=2, routed)           0.808    13.628    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.752 r  <hidden>
                         net (fo=32, routed)          3.105    16.857    <hidden>
    SLICE_X44Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365    68.031    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.122 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448    69.570    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370    69.940 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677    70.617    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.708 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443    72.151    <hidden>
    SLICE_X44Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.613    72.764    
                         clock uncertainty           -0.035    72.729    
    SLICE_X44Y14         FDRE (Setup_fdre_C_CE)      -0.205    72.524    <hidden>
  -------------------------------------------------------------------
                         required time                         72.524    
                         arrival time                         -16.857    
  -------------------------------------------------------------------
                         slack                                 55.667    

Slack (MET) :             55.904ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        10.399ns  (logic 1.999ns (19.223%)  route 8.400ns (80.777%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns = ( 72.146 - 66.666 ) 
    Source Clock Delay      (SCD):    6.144ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.569     6.144    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X53Y40         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.456     6.600 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/Q
                         net (fo=4, routed)           0.891     7.491    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[7]
    SLICE_X53Y41         LUT4 (Prop_lut4_I3_O)        0.150     7.641 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943     8.584    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352     8.936 f  <hidden>
                         net (fo=2, routed)           0.494     9.430    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321     9.751 r  <hidden>
                         net (fo=3, routed)           1.060    10.811    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.348    11.159 r  <hidden>
                         net (fo=3, routed)           0.808    11.967    <hidden>
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124    12.091 f  <hidden>
                         net (fo=4, routed)           0.605    12.696    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.820 f  <hidden>
                         net (fo=2, routed)           0.808    13.628    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.752 r  <hidden>
                         net (fo=32, routed)          2.791    16.543    <hidden>
    SLICE_X35Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365    68.031    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.122 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448    69.570    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370    69.940 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677    70.617    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.708 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.438    72.146    <hidden>
    SLICE_X35Y15         FDRE                                         r  <hidden>
                         clock pessimism              0.541    72.687    
                         clock uncertainty           -0.035    72.652    
    SLICE_X35Y15         FDRE (Setup_fdre_C_CE)      -0.205    72.447    <hidden>
  -------------------------------------------------------------------
                         required time                         72.447    
                         arrival time                         -16.543    
  -------------------------------------------------------------------
                         slack                                 55.904    

Slack (MET) :             55.904ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        10.399ns  (logic 1.999ns (19.223%)  route 8.400ns (80.777%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns = ( 72.146 - 66.666 ) 
    Source Clock Delay      (SCD):    6.144ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.569     6.144    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X53Y40         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.456     6.600 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/Q
                         net (fo=4, routed)           0.891     7.491    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[7]
    SLICE_X53Y41         LUT4 (Prop_lut4_I3_O)        0.150     7.641 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943     8.584    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352     8.936 f  <hidden>
                         net (fo=2, routed)           0.494     9.430    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321     9.751 r  <hidden>
                         net (fo=3, routed)           1.060    10.811    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.348    11.159 r  <hidden>
                         net (fo=3, routed)           0.808    11.967    <hidden>
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124    12.091 f  <hidden>
                         net (fo=4, routed)           0.605    12.696    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.820 f  <hidden>
                         net (fo=2, routed)           0.808    13.628    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.752 r  <hidden>
                         net (fo=32, routed)          2.791    16.543    <hidden>
    SLICE_X35Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365    68.031    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.122 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448    69.570    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370    69.940 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677    70.617    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.708 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.438    72.146    <hidden>
    SLICE_X35Y15         FDRE                                         r  <hidden>
                         clock pessimism              0.541    72.687    
                         clock uncertainty           -0.035    72.652    
    SLICE_X35Y15         FDRE (Setup_fdre_C_CE)      -0.205    72.447    <hidden>
  -------------------------------------------------------------------
                         required time                         72.447    
                         arrival time                         -16.543    
  -------------------------------------------------------------------
                         slack                                 55.904    

Slack (MET) :             55.966ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        10.412ns  (logic 1.999ns (19.199%)  route 8.413ns (80.801%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 72.150 - 66.666 ) 
    Source Clock Delay      (SCD):    6.144ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.569     6.144    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X53Y40         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.456     6.600 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/Q
                         net (fo=4, routed)           0.891     7.491    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[7]
    SLICE_X53Y41         LUT4 (Prop_lut4_I3_O)        0.150     7.641 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943     8.584    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352     8.936 f  <hidden>
                         net (fo=2, routed)           0.494     9.430    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321     9.751 r  <hidden>
                         net (fo=3, routed)           1.060    10.811    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.348    11.159 r  <hidden>
                         net (fo=3, routed)           0.808    11.967    <hidden>
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124    12.091 f  <hidden>
                         net (fo=4, routed)           0.605    12.696    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.820 f  <hidden>
                         net (fo=2, routed)           0.808    13.628    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.752 r  <hidden>
                         net (fo=32, routed)          2.805    16.557    <hidden>
    SLICE_X45Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365    68.031    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.122 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448    69.570    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370    69.940 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677    70.617    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.708 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.442    72.150    <hidden>
    SLICE_X45Y15         FDRE                                         r  <hidden>
                         clock pessimism              0.613    72.763    
                         clock uncertainty           -0.035    72.728    
    SLICE_X45Y15         FDRE (Setup_fdre_C_CE)      -0.205    72.523    <hidden>
  -------------------------------------------------------------------
                         required time                         72.523    
                         arrival time                         -16.557    
  -------------------------------------------------------------------
                         slack                                 55.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.211    <hidden>
    SLICE_X44Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDRE (Prop_fdre_C_Q)         0.141     2.352 f  <hidden>
                         net (fo=8, routed)           0.120     2.472    <hidden>
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.045     2.517 r  <hidden>
                         net (fo=1, routed)           0.000     2.517    <hidden>
    SLICE_X45Y33         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.834     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.325     2.071    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.100 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.827     2.927    <hidden>
    SLICE_X45Y33         FDPE                                         r  <hidden>
                         clock pessimism             -0.703     2.224    
    SLICE_X45Y33         FDPE (Hold_fdpe_C_D)         0.091     2.315    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.212    <hidden>
    SLICE_X45Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.141     2.353 r  <hidden>
                         net (fo=2, routed)           0.123     2.475    <hidden>
    SLICE_X45Y34         LUT5 (Prop_lut5_I2_O)        0.045     2.520 r  <hidden>
                         net (fo=1, routed)           0.000     2.520    <hidden>
    SLICE_X45Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.834     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.325     2.071    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.100 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.828     2.928    <hidden>
    SLICE_X45Y34         FDRE                                         r  <hidden>
                         clock pessimism             -0.716     2.212    
    SLICE_X45Y34         FDRE (Hold_fdre_C_D)         0.092     2.304    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.565     2.217    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X54Y41         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164     2.381 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.186     2.567    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X54Y41         LUT4 (Prop_lut4_I1_O)        0.043     2.610 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_i_1/O
                         net (fo=1, routed)           0.000     2.610    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_i_1_n_0
    SLICE_X54Y41         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.834     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.325     2.071    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.100 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.836     2.936    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X54Y41         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                         clock pessimism             -0.719     2.217    
    SLICE_X54Y41         FDRE (Hold_fdre_C_D)         0.131     2.348    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.212    <hidden>
    SLICE_X45Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.141     2.353 r  <hidden>
                         net (fo=6, routed)           0.168     2.521    <hidden>
    SLICE_X45Y34         LUT5 (Prop_lut5_I4_O)        0.045     2.566 r  <hidden>
                         net (fo=1, routed)           0.000     2.566    <hidden>
    SLICE_X45Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.834     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.325     2.071    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.100 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.828     2.928    <hidden>
    SLICE_X45Y34         FDRE                                         r  <hidden>
                         clock pessimism             -0.716     2.212    
    SLICE_X45Y34         FDRE (Hold_fdre_C_D)         0.091     2.303    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.211    <hidden>
    SLICE_X43Y34         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     2.352 r  <hidden>
                         net (fo=2, routed)           0.168     2.520    <hidden>
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.045     2.565 r  <hidden>
                         net (fo=1, routed)           0.000     2.565    <hidden>
    SLICE_X43Y34         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.834     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.325     2.071    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.100 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.827     2.927    <hidden>
    SLICE_X43Y34         FDCE                                         r  <hidden>
                         clock pessimism             -0.716     2.211    
    SLICE_X43Y34         FDCE (Hold_fdce_C_D)         0.091     2.302    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.565     2.217    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X54Y41         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164     2.381 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.186     2.567    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X54Y41         LUT4 (Prop_lut4_I0_O)        0.045     2.612 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_i_1/O
                         net (fo=1, routed)           0.000     2.612    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_i_1_n_0
    SLICE_X54Y41         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.834     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.325     2.071    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.100 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.836     2.936    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X54Y41         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
                         clock pessimism             -0.719     2.217    
    SLICE_X54Y41         FDRE (Hold_fdre_C_D)         0.121     2.338    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.565     2.217    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X54Y41         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164     2.381 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.186     2.567    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X54Y41         LUT3 (Prop_lut3_I2_O)        0.045     2.612 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_i_1/O
                         net (fo=1, routed)           0.000     2.612    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_i_1_n_0
    SLICE_X54Y41         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.834     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.325     2.071    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.100 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.836     2.936    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X54Y41         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                         clock pessimism             -0.719     2.217    
    SLICE_X54Y41         FDRE (Hold_fdre_C_D)         0.120     2.337    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.558     2.210    <hidden>
    SLICE_X44Y32         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDCE (Prop_fdce_C_Q)         0.141     2.351 r  <hidden>
                         net (fo=7, routed)           0.185     2.535    <hidden>
    SLICE_X44Y32         LUT3 (Prop_lut3_I2_O)        0.045     2.580 r  <hidden>
                         net (fo=1, routed)           0.000     2.580    <hidden>
    SLICE_X44Y32         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.834     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.325     2.071    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.100 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.826     2.926    <hidden>
    SLICE_X44Y32         FDCE                                         r  <hidden>
                         clock pessimism             -0.716     2.210    
    SLICE_X44Y32         FDCE (Hold_fdce_C_D)         0.091     2.301    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.688%)  route 0.196ns (51.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.211    <hidden>
    SLICE_X44Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDRE (Prop_fdre_C_Q)         0.141     2.352 r  <hidden>
                         net (fo=8, routed)           0.196     2.548    <hidden>
    SLICE_X44Y33         LUT5 (Prop_lut5_I1_O)        0.045     2.593 r  <hidden>
                         net (fo=1, routed)           0.000     2.593    <hidden>
    SLICE_X44Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.834     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.325     2.071    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.100 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.827     2.927    <hidden>
    SLICE_X44Y33         FDRE                                         r  <hidden>
                         clock pessimism             -0.716     2.211    
    SLICE_X44Y33         FDRE (Hold_fdre_C_D)         0.092     2.303    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.212    <hidden>
    SLICE_X44Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     2.353 r  <hidden>
                         net (fo=7, routed)           0.196     2.549    <hidden>
    SLICE_X44Y34         LUT4 (Prop_lut4_I3_O)        0.045     2.594 r  <hidden>
                         net (fo=1, routed)           0.000     2.594    <hidden>
    SLICE_X44Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.834     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.325     2.071    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.100 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.828     2.928    <hidden>
    SLICE_X44Y34         FDRE                                         r  <hidden>
                         clock pessimism             -0.716     2.212    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.091     2.303    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X50Y41  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X51Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X51Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X51Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X51Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X50Y41  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X53Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X53Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X54Y41  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X54Y41  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X50Y41  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X50Y41  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X51Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X51Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X51Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X51Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X51Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X51Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X51Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X51Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X50Y41  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X50Y41  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X51Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X51Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X51Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X51Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X51Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X51Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X51Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X51Y40  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_soc_txtlcd_clk_wiz_0
  To Clock:  clk_out1_soc_txtlcd_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.119ns,  Total Violation       -0.237ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.119ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_txtlcd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@10.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.746ns  (logic 2.597ns (26.648%)  route 7.149ns (73.352%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.555    -0.957    <hidden>
    SLICE_X46Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  <hidden>
                         net (fo=141, routed)         1.169     0.691    <hidden>
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.295     0.986 f  <hidden>
                         net (fo=71, routed)          0.802     1.788    <hidden>
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.912 r  <hidden>
                         net (fo=18, routed)          1.312     3.224    <hidden>
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.152     3.376 r  <hidden>
                         net (fo=4, routed)           0.632     4.007    <hidden>
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.332     4.339 r  <hidden>
                         net (fo=24, routed)          0.513     4.853    <hidden>
    SLICE_X42Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.977 r  <hidden>
                         net (fo=1, routed)           0.789     5.766    <hidden>
    SLICE_X41Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.890 r  <hidden>
                         net (fo=1, routed)           0.000     5.890    <hidden>
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.426 r  <hidden>
                         net (fo=256, routed)         0.853     7.278    <hidden>
    SLICE_X39Y28         LUT6 (Prop_lut6_I0_O)        0.313     7.591 r  <hidden>
                         net (fo=6, routed)           0.604     8.195    <hidden>
    SLICE_X39Y27         LUT4 (Prop_lut4_I1_O)        0.119     8.314 r  <hidden>
                         net (fo=1, routed)           0.475     8.789    <hidden>
    SLICE_X39Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.431     8.436    <hidden>
    SLICE_X39Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.564     8.999    
                         clock uncertainty           -0.074     8.925    
    SLICE_X39Y27         FDRE (Setup_fdre_C_D)       -0.255     8.670    <hidden>
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -8.789    
  -------------------------------------------------------------------
                         slack                                 -0.119    

Slack (VIOLATED) :        -0.118ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_txtlcd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@10.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 2.473ns (26.687%)  route 6.794ns (73.313%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.555    -0.957    <hidden>
    SLICE_X46Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  <hidden>
                         net (fo=141, routed)         1.169     0.691    <hidden>
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.295     0.986 f  <hidden>
                         net (fo=71, routed)          0.802     1.788    <hidden>
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.912 r  <hidden>
                         net (fo=18, routed)          1.312     3.224    <hidden>
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.152     3.376 r  <hidden>
                         net (fo=4, routed)           0.632     4.007    <hidden>
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.332     4.339 r  <hidden>
                         net (fo=24, routed)          0.513     4.853    <hidden>
    SLICE_X42Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.977 r  <hidden>
                         net (fo=1, routed)           0.789     5.766    <hidden>
    SLICE_X41Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.890 r  <hidden>
                         net (fo=1, routed)           0.000     5.890    <hidden>
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.426 r  <hidden>
                         net (fo=256, routed)         0.718     7.144    <hidden>
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.308     7.452 r  <hidden>
                         net (fo=20, routed)          0.859     8.310    <hidden>
    SLICE_X31Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.430     8.435    <hidden>
    SLICE_X31Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.492     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X31Y23         FDRE (Setup_fdre_C_R)       -0.660     8.192    <hidden>
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -8.310    
  -------------------------------------------------------------------
                         slack                                 -0.118    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_txtlcd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@10.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.320ns  (logic 2.478ns (26.588%)  route 6.842ns (73.412%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.555    -0.957    <hidden>
    SLICE_X46Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  <hidden>
                         net (fo=141, routed)         1.169     0.691    <hidden>
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.295     0.986 f  <hidden>
                         net (fo=71, routed)          0.802     1.788    <hidden>
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.912 r  <hidden>
                         net (fo=18, routed)          1.312     3.224    <hidden>
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.152     3.376 r  <hidden>
                         net (fo=4, routed)           0.632     4.007    <hidden>
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.332     4.339 r  <hidden>
                         net (fo=24, routed)          0.513     4.853    <hidden>
    SLICE_X42Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.977 r  <hidden>
                         net (fo=1, routed)           0.789     5.766    <hidden>
    SLICE_X41Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.890 r  <hidden>
                         net (fo=1, routed)           0.000     5.890    <hidden>
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.426 r  <hidden>
                         net (fo=256, routed)         0.977     7.403    <hidden>
    SLICE_X46Y22         LUT2 (Prop_lut2_I0_O)        0.313     7.716 r  <hidden>
                         net (fo=25, routed)          0.648     8.364    <hidden>
    SLICE_X52Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.437     8.442    <hidden>
    SLICE_X52Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X52Y23         FDRE (Setup_fdre_C_R)       -0.524     8.407    <hidden>
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_txtlcd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@10.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.320ns  (logic 2.478ns (26.588%)  route 6.842ns (73.412%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.555    -0.957    <hidden>
    SLICE_X46Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  <hidden>
                         net (fo=141, routed)         1.169     0.691    <hidden>
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.295     0.986 f  <hidden>
                         net (fo=71, routed)          0.802     1.788    <hidden>
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.912 r  <hidden>
                         net (fo=18, routed)          1.312     3.224    <hidden>
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.152     3.376 r  <hidden>
                         net (fo=4, routed)           0.632     4.007    <hidden>
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.332     4.339 r  <hidden>
                         net (fo=24, routed)          0.513     4.853    <hidden>
    SLICE_X42Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.977 r  <hidden>
                         net (fo=1, routed)           0.789     5.766    <hidden>
    SLICE_X41Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.890 r  <hidden>
                         net (fo=1, routed)           0.000     5.890    <hidden>
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.426 r  <hidden>
                         net (fo=256, routed)         0.977     7.403    <hidden>
    SLICE_X46Y22         LUT2 (Prop_lut2_I0_O)        0.313     7.716 r  <hidden>
                         net (fo=25, routed)          0.648     8.364    <hidden>
    SLICE_X52Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.437     8.442    <hidden>
    SLICE_X52Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X52Y23         FDRE (Setup_fdre_C_R)       -0.524     8.407    <hidden>
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_txtlcd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@10.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.392ns  (logic 2.478ns (26.385%)  route 6.914ns (73.615%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.555    -0.957    <hidden>
    SLICE_X46Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  <hidden>
                         net (fo=141, routed)         1.169     0.691    <hidden>
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.295     0.986 f  <hidden>
                         net (fo=71, routed)          0.802     1.788    <hidden>
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.912 r  <hidden>
                         net (fo=18, routed)          1.312     3.224    <hidden>
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.152     3.376 r  <hidden>
                         net (fo=4, routed)           0.632     4.007    <hidden>
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.332     4.339 r  <hidden>
                         net (fo=24, routed)          0.513     4.853    <hidden>
    SLICE_X42Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.977 r  <hidden>
                         net (fo=1, routed)           0.789     5.766    <hidden>
    SLICE_X41Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.890 r  <hidden>
                         net (fo=1, routed)           0.000     5.890    <hidden>
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.426 r  <hidden>
                         net (fo=256, routed)         0.977     7.403    <hidden>
    SLICE_X46Y22         LUT2 (Prop_lut2_I0_O)        0.313     7.716 r  <hidden>
                         net (fo=25, routed)          0.720     8.435    <hidden>
    SLICE_X43Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.433     8.438    <hidden>
    SLICE_X43Y22         FDRE                                         r  <hidden>
                         clock pessimism              0.564     9.001    
                         clock uncertainty           -0.074     8.927    
    SLICE_X43Y22         FDRE (Setup_fdre_C_R)       -0.429     8.498    <hidden>
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_txtlcd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@10.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.392ns  (logic 2.478ns (26.385%)  route 6.914ns (73.615%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.555    -0.957    <hidden>
    SLICE_X46Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  <hidden>
                         net (fo=141, routed)         1.169     0.691    <hidden>
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.295     0.986 f  <hidden>
                         net (fo=71, routed)          0.802     1.788    <hidden>
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.912 r  <hidden>
                         net (fo=18, routed)          1.312     3.224    <hidden>
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.152     3.376 r  <hidden>
                         net (fo=4, routed)           0.632     4.007    <hidden>
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.332     4.339 r  <hidden>
                         net (fo=24, routed)          0.513     4.853    <hidden>
    SLICE_X42Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.977 r  <hidden>
                         net (fo=1, routed)           0.789     5.766    <hidden>
    SLICE_X41Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.890 r  <hidden>
                         net (fo=1, routed)           0.000     5.890    <hidden>
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.426 r  <hidden>
                         net (fo=256, routed)         0.977     7.403    <hidden>
    SLICE_X46Y22         LUT2 (Prop_lut2_I0_O)        0.313     7.716 r  <hidden>
                         net (fo=25, routed)          0.720     8.435    <hidden>
    SLICE_X43Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.433     8.438    <hidden>
    SLICE_X43Y22         FDRE                                         r  <hidden>
                         clock pessimism              0.564     9.001    
                         clock uncertainty           -0.074     8.927    
    SLICE_X43Y22         FDRE (Setup_fdre_C_R)       -0.429     8.498    <hidden>
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_txtlcd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@10.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.462ns  (logic 2.472ns (26.124%)  route 6.990ns (73.876%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.555    -0.957    <hidden>
    SLICE_X46Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  <hidden>
                         net (fo=141, routed)         1.169     0.691    <hidden>
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.295     0.986 f  <hidden>
                         net (fo=71, routed)          0.802     1.788    <hidden>
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.912 r  <hidden>
                         net (fo=18, routed)          1.312     3.224    <hidden>
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.152     3.376 r  <hidden>
                         net (fo=4, routed)           0.632     4.007    <hidden>
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.332     4.339 r  <hidden>
                         net (fo=24, routed)          0.513     4.853    <hidden>
    SLICE_X42Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.977 r  <hidden>
                         net (fo=1, routed)           0.789     5.766    <hidden>
    SLICE_X41Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.890 r  <hidden>
                         net (fo=1, routed)           0.000     5.890    <hidden>
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.426 f  <hidden>
                         net (fo=256, routed)         1.297     7.722    <hidden>
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.307     8.029 r  <hidden>
                         net (fo=1, routed)           0.476     8.506    <hidden>
    SLICE_X31Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.428     8.433    <hidden>
    SLICE_X31Y24         FDRE                                         r  <hidden>
                         clock pessimism              0.492     8.924    
                         clock uncertainty           -0.074     8.850    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)       -0.249     8.601    <hidden>
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_txtlcd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@10.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 2.473ns (27.108%)  route 6.650ns (72.892%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.555    -0.957    <hidden>
    SLICE_X46Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  <hidden>
                         net (fo=141, routed)         1.169     0.691    <hidden>
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.295     0.986 f  <hidden>
                         net (fo=71, routed)          0.802     1.788    <hidden>
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.912 r  <hidden>
                         net (fo=18, routed)          1.312     3.224    <hidden>
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.152     3.376 r  <hidden>
                         net (fo=4, routed)           0.632     4.007    <hidden>
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.332     4.339 r  <hidden>
                         net (fo=24, routed)          0.513     4.853    <hidden>
    SLICE_X42Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.977 r  <hidden>
                         net (fo=1, routed)           0.789     5.766    <hidden>
    SLICE_X41Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.890 r  <hidden>
                         net (fo=1, routed)           0.000     5.890    <hidden>
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.426 r  <hidden>
                         net (fo=256, routed)         0.718     7.144    <hidden>
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.308     7.452 r  <hidden>
                         net (fo=20, routed)          0.715     8.166    <hidden>
    SLICE_X43Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.437     8.442    <hidden>
    SLICE_X43Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X43Y18         FDRE (Setup_fdre_C_R)       -0.660     8.271    <hidden>
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_txtlcd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@10.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 2.473ns (27.108%)  route 6.650ns (72.892%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.555    -0.957    <hidden>
    SLICE_X46Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  <hidden>
                         net (fo=141, routed)         1.169     0.691    <hidden>
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.295     0.986 f  <hidden>
                         net (fo=71, routed)          0.802     1.788    <hidden>
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.912 r  <hidden>
                         net (fo=18, routed)          1.312     3.224    <hidden>
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.152     3.376 r  <hidden>
                         net (fo=4, routed)           0.632     4.007    <hidden>
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.332     4.339 r  <hidden>
                         net (fo=24, routed)          0.513     4.853    <hidden>
    SLICE_X42Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.977 r  <hidden>
                         net (fo=1, routed)           0.789     5.766    <hidden>
    SLICE_X41Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.890 r  <hidden>
                         net (fo=1, routed)           0.000     5.890    <hidden>
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.426 r  <hidden>
                         net (fo=256, routed)         0.718     7.144    <hidden>
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.308     7.452 r  <hidden>
                         net (fo=20, routed)          0.715     8.166    <hidden>
    SLICE_X43Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.437     8.442    <hidden>
    SLICE_X43Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X43Y18         FDRE (Setup_fdre_C_R)       -0.660     8.271    <hidden>
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_txtlcd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@10.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 2.473ns (27.108%)  route 6.650ns (72.892%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.555    -0.957    <hidden>
    SLICE_X46Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  <hidden>
                         net (fo=141, routed)         1.169     0.691    <hidden>
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.295     0.986 f  <hidden>
                         net (fo=71, routed)          0.802     1.788    <hidden>
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.912 r  <hidden>
                         net (fo=18, routed)          1.312     3.224    <hidden>
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.152     3.376 r  <hidden>
                         net (fo=4, routed)           0.632     4.007    <hidden>
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.332     4.339 r  <hidden>
                         net (fo=24, routed)          0.513     4.853    <hidden>
    SLICE_X42Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.977 r  <hidden>
                         net (fo=1, routed)           0.789     5.766    <hidden>
    SLICE_X41Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.890 r  <hidden>
                         net (fo=1, routed)           0.000     5.890    <hidden>
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.426 r  <hidden>
                         net (fo=256, routed)         0.718     7.144    <hidden>
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.308     7.452 r  <hidden>
                         net (fo=20, routed)          0.715     8.166    <hidden>
    SLICE_X43Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.437     8.442    <hidden>
    SLICE_X43Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X43Y18         FDRE (Setup_fdre_C_R)       -0.660     8.271    <hidden>
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                  0.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_txtlcd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.249ns (61.859%)  route 0.154ns (38.141%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.554    -0.627    <hidden>
    SLICE_X35Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  <hidden>
                         net (fo=3, routed)           0.154    -0.333    <hidden>
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.045    -0.288 r  <hidden>
                         net (fo=1, routed)           0.000    -0.288    <hidden>
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.225 r  <hidden>
                         net (fo=1, routed)           0.000    -0.225    <hidden>
    SLICE_X37Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.822    -0.868    <hidden>
    SLICE_X37Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.364    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.105    -0.259    <hidden>
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_txtlcd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.249ns (61.859%)  route 0.154ns (38.141%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.549    -0.632    <hidden>
    SLICE_X35Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  <hidden>
                         net (fo=3, routed)           0.154    -0.338    <hidden>
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.045    -0.293 r  <hidden>
                         net (fo=1, routed)           0.000    -0.293    <hidden>
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.230 r  <hidden>
                         net (fo=1, routed)           0.000    -0.230    <hidden>
    SLICE_X37Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.816    -0.874    <hidden>
    SLICE_X37Y24         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.370    
    SLICE_X37Y24         FDRE (Hold_fdre_C_D)         0.105    -0.265    <hidden>
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_txtlcd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.249ns (61.387%)  route 0.157ns (38.613%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.553    -0.628    <hidden>
    SLICE_X35Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  <hidden>
                         net (fo=3, routed)           0.157    -0.331    <hidden>
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.045    -0.286 r  <hidden>
                         net (fo=1, routed)           0.000    -0.286    <hidden>
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.223 r  <hidden>
                         net (fo=1, routed)           0.000    -0.223    <hidden>
    SLICE_X37Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.821    -0.869    <hidden>
    SLICE_X37Y20         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.365    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.105    -0.260    <hidden>
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg4_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_txtlcd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.392%)  route 0.217ns (60.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.562    -0.619    <hidden>
    SLICE_X40Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  <hidden>
                         net (fo=7, routed)           0.217    -0.261    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/s00_axi_wdata[24]
    SLICE_X32Y7          FDRE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg4_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.831    -0.859    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y7          FDRE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg4_reg[24]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X32Y7          FDRE (Hold_fdre_C_D)         0.046    -0.309    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg4_reg[24]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_txtlcd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.146%)  route 0.239ns (62.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.560    -0.621    <hidden>
    SLICE_X35Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  <hidden>
                         net (fo=7, routed)           0.239    -0.242    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/s00_axi_wdata[11]
    SLICE_X36Y9          FDRE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.831    -0.859    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y9          FDRE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.047    -0.308    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_txtlcd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.121%)  route 0.184ns (41.879%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.553    -0.628    <hidden>
    SLICE_X36Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  <hidden>
                         net (fo=36, routed)          0.184    -0.303    <hidden>
    SLICE_X35Y21         LUT3 (Prop_lut3_I1_O)        0.045    -0.258 r  <hidden>
                         net (fo=1, routed)           0.000    -0.258    <hidden>
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.188 r  <hidden>
                         net (fo=2, routed)           0.000    -0.188    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.819    -0.871    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.367    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.102    -0.265    <hidden>
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_txtlcd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.251ns (54.839%)  route 0.207ns (45.161%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.550    -0.631    <hidden>
    SLICE_X35Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  <hidden>
                         net (fo=3, routed)           0.207    -0.284    <hidden>
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.045    -0.239 r  <hidden>
                         net (fo=1, routed)           0.000    -0.239    <hidden>
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.174 r  <hidden>
                         net (fo=1, routed)           0.000    -0.174    <hidden>
    SLICE_X37Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.817    -0.873    <hidden>
    SLICE_X37Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.369    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.105    -0.264    <hidden>
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_txtlcd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.251ns (54.839%)  route 0.207ns (45.161%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.550    -0.631    <hidden>
    SLICE_X35Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  <hidden>
                         net (fo=3, routed)           0.207    -0.284    <hidden>
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.045    -0.239 r  <hidden>
                         net (fo=1, routed)           0.000    -0.239    <hidden>
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.174 r  <hidden>
                         net (fo=1, routed)           0.000    -0.174    <hidden>
    SLICE_X37Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.817    -0.873    <hidden>
    SLICE_X37Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.369    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.105    -0.264    <hidden>
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_txtlcd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.593%)  route 0.267ns (65.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.562    -0.619    <hidden>
    SLICE_X40Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  <hidden>
                         net (fo=7, routed)           0.267    -0.212    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/s00_axi_wdata[26]
    SLICE_X34Y7          FDRE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.830    -0.860    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y7          FDRE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.052    -0.304    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[26]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_txtlcd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.203%)  route 0.271ns (65.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.562    -0.619    <hidden>
    SLICE_X40Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  <hidden>
                         net (fo=7, routed)           0.271    -0.207    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/s00_axi_wdata[24]
    SLICE_X33Y8          FDRE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.831    -0.859    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y8          FDRE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X33Y8          FDRE (Hold_fdre_C_D)         0.046    -0.309    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[24]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_soc_txtlcd_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18     <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_soc_txtlcd_clk_wiz_0
  To Clock:  clkfbout_soc_txtlcd_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_soc_txtlcd_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    soc_txtlcd_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_soc_txtlcd_clk_wiz_0
  To Clock:  clk_out1_soc_txtlcd_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.696ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 fall@5.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.608ns (20.874%)  route 2.305ns (79.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 3.449 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    soc_txtlcd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y42         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.064     0.575    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/s00_axi_aresetn
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.152     0.727 f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/scl_i_2/O
                         net (fo=328, routed)         1.241     1.967    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X31Y41         FDCE                                         f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.005 f  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.444     3.449    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/s00_axi_aclk
    SLICE_X31Y41         FDCE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.492     3.940    
                         clock uncertainty           -0.074     3.866    
    SLICE_X31Y41         FDCE (Recov_fdce_C_CLR)     -0.610     3.256    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.256    
                         arrival time                          -1.967    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 fall@5.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.608ns (20.874%)  route 2.305ns (79.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 3.449 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    soc_txtlcd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y42         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.064     0.575    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/s00_axi_aresetn
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.152     0.727 f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/scl_i_2/O
                         net (fo=328, routed)         1.241     1.967    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X31Y41         FDCE                                         f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.005 f  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.444     3.449    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/s00_axi_aclk
    SLICE_X31Y41         FDCE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/state_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.492     3.940    
                         clock uncertainty           -0.074     3.866    
    SLICE_X31Y41         FDCE (Recov_fdce_C_CLR)     -0.610     3.256    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/state_reg[6]
  -------------------------------------------------------------------
                         required time                          3.256    
                         arrival time                          -1.967    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/count_usec_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 fall@5.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.608ns (23.030%)  route 2.032ns (76.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 3.451 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    soc_txtlcd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y42         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.064     0.575    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/s00_axi_aresetn
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.152     0.727 f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/scl_i_2/O
                         net (fo=328, routed)         0.968     1.694    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/SR[0]
    SLICE_X29Y41         FDCE                                         f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/count_usec_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.005 f  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.446     3.451    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X29Y41         FDCE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/count_usec_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.492     3.942    
                         clock uncertainty           -0.074     3.868    
    SLICE_X29Y41         FDCE (Recov_fdce_C_CLR)     -0.610     3.258    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/count_usec_reg[16]
  -------------------------------------------------------------------
                         required time                          3.258    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/count_usec_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 fall@5.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.608ns (23.030%)  route 2.032ns (76.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 3.451 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    soc_txtlcd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y42         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.064     0.575    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/s00_axi_aresetn
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.152     0.727 f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/scl_i_2/O
                         net (fo=328, routed)         0.968     1.694    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/SR[0]
    SLICE_X29Y41         FDCE                                         f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/count_usec_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.005 f  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.446     3.451    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X29Y41         FDCE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/count_usec_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.492     3.942    
                         clock uncertainty           -0.074     3.868    
    SLICE_X29Y41         FDCE (Recov_fdce_C_CLR)     -0.610     3.258    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/count_usec_reg[17]
  -------------------------------------------------------------------
                         required time                          3.258    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/count_usec_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 fall@5.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.608ns (23.030%)  route 2.032ns (76.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 3.451 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    soc_txtlcd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y42         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.064     0.575    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/s00_axi_aresetn
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.152     0.727 f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/scl_i_2/O
                         net (fo=328, routed)         0.968     1.694    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/SR[0]
    SLICE_X29Y41         FDCE                                         f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/count_usec_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.005 f  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.446     3.451    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X29Y41         FDCE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/count_usec_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.492     3.942    
                         clock uncertainty           -0.074     3.868    
    SLICE_X29Y41         FDCE (Recov_fdce_C_CLR)     -0.610     3.258    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/count_usec_reg[18]
  -------------------------------------------------------------------
                         required time                          3.258    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/count_usec_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 fall@5.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.608ns (23.030%)  route 2.032ns (76.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 3.451 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    soc_txtlcd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y42         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.064     0.575    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/s00_axi_aresetn
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.152     0.727 f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/scl_i_2/O
                         net (fo=328, routed)         0.968     1.694    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/SR[0]
    SLICE_X29Y41         FDCE                                         f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/count_usec_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.005 f  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.446     3.451    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X29Y41         FDCE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/count_usec_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.492     3.942    
                         clock uncertainty           -0.074     3.868    
    SLICE_X29Y41         FDCE (Recov_fdce_C_CLR)     -0.610     3.258    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/count_usec_reg[19]
  -------------------------------------------------------------------
                         required time                          3.258    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 fall@5.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.608ns (23.486%)  route 1.981ns (76.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 3.447 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    soc_txtlcd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y42         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.064     0.575    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/s00_axi_aresetn
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.152     0.727 f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/scl_i_2/O
                         net (fo=328, routed)         0.917     1.643    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/SR[0]
    SLICE_X29Y36         FDCE                                         f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.005 f  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.442     3.447    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X29Y36         FDCE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.492     3.938    
                         clock uncertainty           -0.074     3.864    
    SLICE_X29Y36         FDCE (Recov_fdce_C_CLR)     -0.610     3.254    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.254    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 fall@5.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.608ns (23.486%)  route 1.981ns (76.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 3.447 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    soc_txtlcd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y42         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.064     0.575    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/s00_axi_aresetn
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.152     0.727 f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/scl_i_2/O
                         net (fo=328, routed)         0.917     1.643    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/SR[0]
    SLICE_X29Y36         FDCE                                         f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.005 f  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.442     3.447    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X29Y36         FDCE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.492     3.938    
                         clock uncertainty           -0.074     3.864    
    SLICE_X29Y36         FDCE (Recov_fdce_C_CLR)     -0.610     3.254    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.254    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 fall@5.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.608ns (23.486%)  route 1.981ns (76.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 3.447 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    soc_txtlcd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y42         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.064     0.575    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/s00_axi_aresetn
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.152     0.727 f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/scl_i_2/O
                         net (fo=328, routed)         0.917     1.643    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/SR[0]
    SLICE_X29Y36         FDCE                                         f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.005 f  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.442     3.447    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X29Y36         FDCE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.492     3.938    
                         clock uncertainty           -0.074     3.864    
    SLICE_X29Y36         FDCE (Recov_fdce_C_CLR)     -0.610     3.254    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.254    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 fall@5.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.608ns (23.486%)  route 1.981ns (76.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 3.447 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    soc_txtlcd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y42         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.064     0.575    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/s00_axi_aresetn
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.152     0.727 f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/scl_i_2/O
                         net (fo=328, routed)         0.917     1.643    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/SR[0]
    SLICE_X29Y36         FDCE                                         f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.005 f  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.442     3.447    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X29Y36         FDCE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/state_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.492     3.938    
                         clock uncertainty           -0.074     3.864    
    SLICE_X29Y36         FDCE (Recov_fdce_C_CLR)     -0.610     3.254    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/state_reg[4]
  -------------------------------------------------------------------
                         required time                          3.254    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                  1.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/scl_e_reg/CLR
                            (removal check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.184ns (23.025%)  route 0.615ns (76.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.563    -0.618    soc_txtlcd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y42         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.412    -0.065    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/s00_axi_aresetn
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.043    -0.022 f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/scl_i_2/O
                         net (fo=328, routed)         0.203     0.181    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X31Y39         FDCE                                         f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/scl_e_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.830    -0.860    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/s00_axi_aclk
    SLICE_X31Y39         FDCE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/scl_e_reg/C
                         clock pessimism              0.503    -0.356    
    SLICE_X31Y39         FDCE (Remov_fdce_C_CLR)     -0.159    -0.515    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/scl_e_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/stop_flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.184ns (23.025%)  route 0.615ns (76.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.563    -0.618    soc_txtlcd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y42         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.412    -0.065    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/s00_axi_aresetn
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.043    -0.022 f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/scl_i_2/O
                         net (fo=328, routed)         0.203     0.181    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X31Y39         FDCE                                         f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/stop_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.830    -0.860    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/s00_axi_aclk
    SLICE_X31Y39         FDCE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/stop_flag_reg/C
                         clock pessimism              0.503    -0.356    
    SLICE_X31Y39         FDCE (Remov_fdce_C_CLR)     -0.159    -0.515    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/stop_flag_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/scl_ed/ff_old_reg/CLR
                            (removal check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.184ns (22.699%)  route 0.627ns (77.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.563    -0.618    soc_txtlcd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y42         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.412    -0.065    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/s00_axi_aresetn
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.043    -0.022 f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/scl_i_2/O
                         net (fo=328, routed)         0.214     0.192    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/scl_ed/ff_old_reg_0
    SLICE_X33Y40         FDCE                                         f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/scl_ed/ff_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.831    -0.859    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/scl_ed/s00_axi_aclk
    SLICE_X33Y40         FDCE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/scl_ed/ff_old_reg/C
                         clock pessimism              0.503    -0.355    
    SLICE_X33Y40         FDCE (Remov_fdce_C_CLR)     -0.159    -0.514    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/scl_ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/enz_0_INST_0/PRE
                            (removal check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.184ns (22.699%)  route 0.627ns (77.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.563    -0.618    soc_txtlcd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y42         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.412    -0.065    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/s00_axi_aresetn
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.043    -0.022 f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/scl_i_2/O
                         net (fo=328, routed)         0.214     0.192    soc_txtlcd_i/myip_iic_txtlcd_0/inst_n_0
    SLICE_X33Y40         FDPE                                         f  soc_txtlcd_i/myip_iic_txtlcd_0/enz_0_INST_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.831    -0.859    soc_txtlcd_i/myip_iic_txtlcd_0/s00_axi_aclk
    SLICE_X33Y40         FDPE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/enz_0_INST_0/C
                         clock pessimism              0.503    -0.355    
    SLICE_X33Y40         FDPE (Remov_fdpe_C_PRE)     -0.162    -0.517    soc_txtlcd_i/myip_iic_txtlcd_0/enz_0_INST_0
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/comm_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.184ns (20.515%)  route 0.713ns (79.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.563    -0.618    soc_txtlcd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y42         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.412    -0.065    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/s00_axi_aresetn
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.043    -0.022 f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/scl_i_2/O
                         net (fo=328, routed)         0.301     0.279    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/SR[0]
    SLICE_X28Y38         FDCE                                         f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/comm_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.831    -0.859    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X28Y38         FDCE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/comm_start_reg/C
                         clock pessimism              0.503    -0.355    
    SLICE_X28Y38         FDCE (Remov_fdce_C_CLR)     -0.159    -0.514    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/comm_start_reg
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/cnt_bit_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.184ns (20.379%)  route 0.719ns (79.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.563    -0.618    soc_txtlcd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y42         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.412    -0.065    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/s00_axi_aresetn
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.043    -0.022 f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/scl_i_2/O
                         net (fo=328, routed)         0.307     0.285    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X28Y39         FDPE                                         f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/cnt_bit_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.831    -0.859    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/s00_axi_aclk
    SLICE_X28Y39         FDPE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/cnt_bit_reg[0]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X28Y39         FDPE (Remov_fdpe_C_PRE)     -0.162    -0.517    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/cnt_bit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/cnt_bit_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.184ns (20.379%)  route 0.719ns (79.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.563    -0.618    soc_txtlcd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y42         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.412    -0.065    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/s00_axi_aresetn
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.043    -0.022 f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/scl_i_2/O
                         net (fo=328, routed)         0.307     0.285    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X28Y39         FDPE                                         f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/cnt_bit_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.831    -0.859    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/s00_axi_aclk
    SLICE_X28Y39         FDPE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/cnt_bit_reg[1]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X28Y39         FDPE (Remov_fdpe_C_PRE)     -0.162    -0.517    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/cnt_bit_reg[1]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/cnt_bit_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.184ns (20.379%)  route 0.719ns (79.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.563    -0.618    soc_txtlcd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y42         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.412    -0.065    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/s00_axi_aresetn
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.043    -0.022 f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/scl_i_2/O
                         net (fo=328, routed)         0.307     0.285    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X28Y39         FDPE                                         f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/cnt_bit_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.831    -0.859    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/s00_axi_aclk
    SLICE_X28Y39         FDPE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/cnt_bit_reg[2]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X28Y39         FDPE (Remov_fdpe_C_PRE)     -0.162    -0.517    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/cnt_bit_reg[2]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/next_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.184ns (18.647%)  route 0.803ns (81.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.563    -0.618    soc_txtlcd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y42         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.412    -0.065    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/s00_axi_aresetn
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.043    -0.022 f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/scl_i_2/O
                         net (fo=328, routed)         0.391     0.368    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X30Y40         FDCE                                         f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/next_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.831    -0.859    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/s00_axi_aclk
    SLICE_X30Y40         FDCE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/next_state_reg[2]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X30Y40         FDCE (Remov_fdce_C_CLR)     -0.134    -0.489    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/next_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns - clk_out1_soc_txtlcd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.184ns (18.647%)  route 0.803ns (81.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.563    -0.618    soc_txtlcd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y42         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  soc_txtlcd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.412    -0.065    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/s00_axi_aresetn
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.043    -0.022 f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/scl_i_2/O
                         net (fo=328, routed)         0.391     0.368    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X30Y40         FDCE                                         f  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/next_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.831    -0.859    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/s00_axi_aclk
    SLICE_X30Y40         FDCE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/next_state_reg[3]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X30Y40         FDCE (Remov_fdce_C_CLR)     -0.134    -0.489    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.858    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_soc_txtlcd_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.556ns  (logic 1.456ns (26.210%)  route 4.100ns (73.790%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           4.100     5.556    soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X31Y37         FDRE                                         r  soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.441    -1.554    soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y37         FDRE                                         r  soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.095ns  (logic 1.565ns (30.725%)  route 3.529ns (69.275%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.529     4.971    soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.095 r  soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     5.095    soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X56Y40         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.451    -1.544    soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X56Y40         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.814ns  (logic 0.255ns (14.033%)  route 1.559ns (85.967%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.559     1.769    soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.045     1.814 r  soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.814    soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X56Y40         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.836    -0.854    soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X56Y40         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.003ns  (logic 0.224ns (11.197%)  route 1.779ns (88.803%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.779     2.003    soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X31Y37         FDRE                                         r  soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.828    -0.862    soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y37         FDRE                                         r  soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_soc_txtlcd_clk_wiz_0
  To Clock:  clk_out1_soc_txtlcd_clk_wiz_0

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.261ns  (logic 0.580ns (17.785%)  route 2.681ns (82.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y45         FDRE                                         r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.907     1.418    <hidden>
    SLICE_X39Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.542 f  <hidden>
                         net (fo=3, routed)           0.774     2.316    <hidden>
    SLICE_X39Y43         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.445    -1.550    <hidden>
    SLICE_X39Y43         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.261ns  (logic 0.580ns (17.785%)  route 2.681ns (82.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y45         FDRE                                         r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.907     1.418    <hidden>
    SLICE_X39Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.542 f  <hidden>
                         net (fo=3, routed)           0.774     2.316    <hidden>
    SLICE_X39Y43         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.445    -1.550    <hidden>
    SLICE_X39Y43         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.261ns  (logic 0.580ns (17.785%)  route 2.681ns (82.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y45         FDRE                                         r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.907     1.418    <hidden>
    SLICE_X39Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.542 f  <hidden>
                         net (fo=3, routed)           0.774     2.316    <hidden>
    SLICE_X39Y43         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.445    -1.550    <hidden>
    SLICE_X39Y43         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.176ns  (logic 0.609ns (19.175%)  route 2.567ns (80.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y45         FDRE                                         r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.923     1.433    <hidden>
    SLICE_X40Y45         LUT1 (Prop_lut1_I0_O)        0.153     1.586 f  <hidden>
                         net (fo=3, routed)           0.644     2.230    <hidden>
    SLICE_X40Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.447    -1.548    <hidden>
    SLICE_X40Y45         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.176ns  (logic 0.609ns (19.175%)  route 2.567ns (80.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y45         FDRE                                         r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.923     1.433    <hidden>
    SLICE_X40Y45         LUT1 (Prop_lut1_I0_O)        0.153     1.586 f  <hidden>
                         net (fo=3, routed)           0.644     2.230    <hidden>
    SLICE_X40Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.447    -1.548    <hidden>
    SLICE_X40Y45         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.176ns  (logic 0.609ns (19.175%)  route 2.567ns (80.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y45         FDRE                                         r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.923     1.433    <hidden>
    SLICE_X40Y45         LUT1 (Prop_lut1_I0_O)        0.153     1.586 f  <hidden>
                         net (fo=3, routed)           0.644     2.230    <hidden>
    SLICE_X40Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.447    -1.548    <hidden>
    SLICE_X40Y45         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.157ns  (logic 0.609ns (19.288%)  route 2.548ns (80.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y45         FDRE                                         r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.012     1.523    <hidden>
    SLICE_X44Y43         LUT1 (Prop_lut1_I0_O)        0.153     1.676 f  <hidden>
                         net (fo=3, routed)           0.536     2.212    <hidden>
    SLICE_X44Y43         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.448    -1.547    <hidden>
    SLICE_X44Y43         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.157ns  (logic 0.609ns (19.288%)  route 2.548ns (80.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y45         FDRE                                         r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.012     1.523    <hidden>
    SLICE_X44Y43         LUT1 (Prop_lut1_I0_O)        0.153     1.676 f  <hidden>
                         net (fo=3, routed)           0.536     2.212    <hidden>
    SLICE_X44Y43         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.448    -1.547    <hidden>
    SLICE_X44Y43         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.157ns  (logic 0.609ns (19.288%)  route 2.548ns (80.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y45         FDRE                                         r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.012     1.523    <hidden>
    SLICE_X44Y43         LUT1 (Prop_lut1_I0_O)        0.153     1.676 f  <hidden>
                         net (fo=3, routed)           0.536     2.212    <hidden>
    SLICE_X44Y43         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.448    -1.547    <hidden>
    SLICE_X44Y43         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.125ns  (logic 0.580ns (18.557%)  route 2.545ns (81.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y45         FDRE                                         r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.012     1.523    <hidden>
    SLICE_X44Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.647 f  <hidden>
                         net (fo=3, routed)           0.533     2.180    <hidden>
    SLICE_X44Y41         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.447    -1.548    <hidden>
    SLICE_X44Y41         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_txtlcd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.028ns  (logic 0.467ns (45.411%)  route 0.561ns (54.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.944ns
    Source Clock Delay      (SCD):    -1.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.449    -1.546    soc_txtlcd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y40         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.367    -1.179 r  soc_txtlcd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.561    -0.618    <hidden>
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.100    -0.518 r  <hidden>
                         net (fo=1, routed)           0.000    -0.518    <hidden>
    SLICE_X49Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.568    -0.944    <hidden>
    SLICE_X49Y40         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.564ns  (logic 0.467ns (29.851%)  route 1.097ns (70.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.447    -1.548    soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y45         FDRE                                         r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.367    -1.181 r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.809    -0.372    <hidden>
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.100    -0.272 f  <hidden>
                         net (fo=3, routed)           0.288     0.016    <hidden>
    SLICE_X32Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    <hidden>
    SLICE_X32Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.564ns  (logic 0.467ns (29.851%)  route 1.097ns (70.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.447    -1.548    soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y45         FDRE                                         r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.367    -1.181 r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.809    -0.372    <hidden>
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.100    -0.272 f  <hidden>
                         net (fo=3, routed)           0.288     0.016    <hidden>
    SLICE_X32Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    <hidden>
    SLICE_X32Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.564ns  (logic 0.467ns (29.851%)  route 1.097ns (70.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.447    -1.548    soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y45         FDRE                                         r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.367    -1.181 r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.809    -0.372    <hidden>
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.100    -0.272 f  <hidden>
                         net (fo=3, routed)           0.288     0.016    <hidden>
    SLICE_X32Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.566    -0.946    <hidden>
    SLICE_X32Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.576ns  (logic 0.467ns (29.628%)  route 1.109ns (70.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.447    -1.548    soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y45         FDRE                                         r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.367    -1.181 r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.691    -0.490    <hidden>
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.100    -0.390 f  <hidden>
                         net (fo=3, routed)           0.418     0.028    <hidden>
    SLICE_X31Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.565    -0.947    <hidden>
    SLICE_X31Y45         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.576ns  (logic 0.467ns (29.628%)  route 1.109ns (70.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.447    -1.548    soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y45         FDRE                                         r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.367    -1.181 r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.691    -0.490    <hidden>
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.100    -0.390 f  <hidden>
                         net (fo=3, routed)           0.418     0.028    <hidden>
    SLICE_X31Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.565    -0.947    <hidden>
    SLICE_X31Y45         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.576ns  (logic 0.467ns (29.628%)  route 1.109ns (70.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.447    -1.548    soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y45         FDRE                                         r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.367    -1.181 r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.691    -0.490    <hidden>
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.100    -0.390 f  <hidden>
                         net (fo=3, routed)           0.418     0.028    <hidden>
    SLICE_X31Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.565    -0.947    <hidden>
    SLICE_X31Y45         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.185ns (27.511%)  route 0.487ns (72.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.563    -0.618    soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y45         FDRE                                         r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.306    -0.171    <hidden>
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.044    -0.127 f  <hidden>
                         net (fo=3, routed)           0.181     0.054    <hidden>
    SLICE_X32Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.832    -0.858    <hidden>
    SLICE_X32Y45         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.185ns (27.511%)  route 0.487ns (72.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.563    -0.618    soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y45         FDRE                                         r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.306    -0.171    <hidden>
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.044    -0.127 f  <hidden>
                         net (fo=3, routed)           0.181     0.054    <hidden>
    SLICE_X32Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.832    -0.858    <hidden>
    SLICE_X32Y45         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.185ns (27.511%)  route 0.487ns (72.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.563    -0.618    soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y45         FDRE                                         r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.306    -0.171    <hidden>
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.044    -0.127 f  <hidden>
                         net (fo=3, routed)           0.181     0.054    <hidden>
    SLICE_X32Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.832    -0.858    <hidden>
    SLICE_X32Y45         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  clk_out1_soc_txtlcd_clk_wiz_0

Max Delay           943 Endpoints
Min Delay           943 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.767ns  (logic 0.773ns (43.737%)  route 0.994ns (56.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    6.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.570     6.145    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X54Y41         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.478     6.623 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=3, routed)           0.994     7.618    soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.295     7.913 r  soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     7.913    soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X56Y40         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.451    -1.544    soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X56Y40         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.680ns  (logic 0.828ns (17.693%)  route 3.852ns (82.307%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -7.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.563     6.138    <hidden>
    SLICE_X45Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.456     6.594 r  <hidden>
                         net (fo=2, routed)           0.727     7.322    <hidden>
    SLICE_X47Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.446 r  <hidden>
                         net (fo=2, routed)           1.499     8.945    <hidden>
    SLICE_X47Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.069 r  <hidden>
                         net (fo=2, routed)           1.626    10.694    <hidden>
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.818 r  <hidden>
                         net (fo=1, routed)           0.000    10.818    <hidden>
    SLICE_X52Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.441    -1.554    <hidden>
    SLICE_X52Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.432ns  (logic 0.748ns (16.879%)  route 3.684ns (83.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.560     6.135    <hidden>
    SLICE_X36Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.419     6.554 r  <hidden>
                         net (fo=2, routed)           0.858     7.413    <hidden>
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329     7.742 r  <hidden>
                         net (fo=128, routed)         2.825    10.567    <hidden>
    SLICE_X42Y15         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.441    -1.554    <hidden>
    SLICE_X42Y15         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.432ns  (logic 0.748ns (16.879%)  route 3.684ns (83.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.560     6.135    <hidden>
    SLICE_X36Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.419     6.554 r  <hidden>
                         net (fo=2, routed)           0.858     7.413    <hidden>
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329     7.742 r  <hidden>
                         net (fo=128, routed)         2.825    10.567    <hidden>
    SLICE_X42Y15         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.441    -1.554    <hidden>
    SLICE_X42Y15         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.432ns  (logic 0.748ns (16.879%)  route 3.684ns (83.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.560     6.135    <hidden>
    SLICE_X36Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.419     6.554 r  <hidden>
                         net (fo=2, routed)           0.858     7.413    <hidden>
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329     7.742 r  <hidden>
                         net (fo=128, routed)         2.825    10.567    <hidden>
    SLICE_X42Y15         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.441    -1.554    <hidden>
    SLICE_X42Y15         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.432ns  (logic 0.748ns (16.879%)  route 3.684ns (83.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.560     6.135    <hidden>
    SLICE_X36Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.419     6.554 r  <hidden>
                         net (fo=2, routed)           0.858     7.413    <hidden>
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329     7.742 r  <hidden>
                         net (fo=128, routed)         2.825    10.567    <hidden>
    SLICE_X42Y15         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.441    -1.554    <hidden>
    SLICE_X42Y15         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.432ns  (logic 0.748ns (16.879%)  route 3.684ns (83.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.560     6.135    <hidden>
    SLICE_X36Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.419     6.554 r  <hidden>
                         net (fo=2, routed)           0.858     7.413    <hidden>
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329     7.742 r  <hidden>
                         net (fo=128, routed)         2.825    10.567    <hidden>
    SLICE_X42Y15         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.441    -1.554    <hidden>
    SLICE_X42Y15         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.432ns  (logic 0.748ns (16.879%)  route 3.684ns (83.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.560     6.135    <hidden>
    SLICE_X36Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.419     6.554 r  <hidden>
                         net (fo=2, routed)           0.858     7.413    <hidden>
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329     7.742 r  <hidden>
                         net (fo=128, routed)         2.825    10.567    <hidden>
    SLICE_X42Y15         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.441    -1.554    <hidden>
    SLICE_X42Y15         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.432ns  (logic 0.748ns (16.879%)  route 3.684ns (83.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.560     6.135    <hidden>
    SLICE_X36Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.419     6.554 r  <hidden>
                         net (fo=2, routed)           0.858     7.413    <hidden>
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329     7.742 r  <hidden>
                         net (fo=128, routed)         2.825    10.567    <hidden>
    SLICE_X42Y15         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.441    -1.554    <hidden>
    SLICE_X42Y15         RAMS32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.432ns  (logic 0.748ns (16.879%)  route 3.684ns (83.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.560     6.135    <hidden>
    SLICE_X36Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.419     6.554 r  <hidden>
                         net (fo=2, routed)           0.858     7.413    <hidden>
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329     7.742 r  <hidden>
                         net (fo=128, routed)         2.825    10.567    <hidden>
    SLICE_X42Y15         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.441    -1.554    <hidden>
    SLICE_X42Y15         RAMS32                                       r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.246ns (39.911%)  route 0.370ns (60.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.565     2.217    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X54Y41         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.148     2.365 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=3, routed)           0.370     2.735    soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.098     2.833 r  soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.833    soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X56Y40         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.836    -0.854    soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X56Y40         FDRE                                         r  soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.141ns (59.956%)  route 0.094ns (40.044%))
  Logic Levels:           0  
  Clock Path Skew:        -3.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.558     2.210    <hidden>
    SLICE_X43Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     2.351 r  <hidden>
                         net (fo=1, routed)           0.094     2.445    <hidden>
    SLICE_X41Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.826    -0.864    <hidden>
    SLICE_X41Y33         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.512%)  route 0.133ns (48.488%))
  Logic Levels:           0  
  Clock Path Skew:        -3.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.211    <hidden>
    SLICE_X44Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDRE (Prop_fdre_C_Q)         0.141     2.352 r  <hidden>
                         net (fo=2, routed)           0.133     2.484    <hidden>
    SLICE_X40Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.826    -0.864    <hidden>
    SLICE_X40Y33         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.973%)  route 0.119ns (42.027%))
  Logic Levels:           0  
  Clock Path Skew:        -3.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.555     2.207    <hidden>
    SLICE_X38Y30         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDCE (Prop_fdce_C_Q)         0.164     2.371 r  <hidden>
                         net (fo=1, routed)           0.119     2.490    <hidden>
    SLICE_X41Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.823    -0.867    <hidden>
    SLICE_X41Y30         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.863%)  route 0.160ns (53.137%))
  Logic Levels:           0  
  Clock Path Skew:        -3.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.556     2.208    <hidden>
    SLICE_X36Y31         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDCE (Prop_fdce_C_Q)         0.141     2.349 r  <hidden>
                         net (fo=1, routed)           0.160     2.509    <hidden>
    SLICE_X37Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.824    -0.866    <hidden>
    SLICE_X37Y32         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.183%)  route 0.150ns (47.817%))
  Logic Levels:           0  
  Clock Path Skew:        -3.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.554     2.206    <hidden>
    SLICE_X38Y29         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.164     2.370 r  <hidden>
                         net (fo=1, routed)           0.150     2.520    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.822    -0.868    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.455%)  route 0.155ns (48.545%))
  Logic Levels:           0  
  Clock Path Skew:        -3.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.558     2.210    <hidden>
    SLICE_X42Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDCE (Prop_fdce_C_Q)         0.164     2.374 r  <hidden>
                         net (fo=1, routed)           0.155     2.528    <hidden>
    SLICE_X41Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.826    -0.864    <hidden>
    SLICE_X41Y33         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.752%)  route 0.197ns (58.248%))
  Logic Levels:           0  
  Clock Path Skew:        -3.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.211    <hidden>
    SLICE_X43Y34         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     2.352 r  <hidden>
                         net (fo=2, routed)           0.197     2.548    <hidden>
    SLICE_X40Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.827    -0.863    <hidden>
    SLICE_X40Y34         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.169%)  route 0.184ns (52.831%))
  Logic Levels:           0  
  Clock Path Skew:        -3.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.555     2.207    <hidden>
    SLICE_X38Y30         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDCE (Prop_fdce_C_Q)         0.164     2.371 r  <hidden>
                         net (fo=1, routed)           0.184     2.554    <hidden>
    SLICE_X38Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.823    -0.867    <hidden>
    SLICE_X38Y31         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.148ns (41.979%)  route 0.205ns (58.021%))
  Logic Levels:           0  
  Clock Path Skew:        -3.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.555     2.207    <hidden>
    SLICE_X38Y30         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDCE (Prop_fdce_C_Q)         0.148     2.355 r  <hidden>
                         net (fo=1, routed)           0.205     2.559    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.822    -0.868    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  clk_out1_soc_txtlcd_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.095ns  (logic 0.518ns (47.324%)  route 0.577ns (52.676%))
  Logic Levels:           0  
  Clock Path Skew:        -5.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    3.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.828    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.924 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.566     3.490    <hidden>
    SLICE_X50Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.518     4.008 f  <hidden>
                         net (fo=1, routed)           0.577     4.585    <hidden>
    SLICE_X50Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.446    -1.549    <hidden>
    SLICE_X50Y34         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.732%)  route 0.180ns (52.268%))
  Logic Levels:           0  
  Clock Path Skew:        -2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.659    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.562     1.246    <hidden>
    SLICE_X50Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164     1.410 f  <hidden>
                         net (fo=1, routed)           0.180     1.590    <hidden>
    SLICE_X50Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.831    -0.859    <hidden>
    SLICE_X50Y34         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_soc_txtlcd_clk_wiz_0
  To Clock:  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.251ns  (logic 1.396ns (13.618%)  route 8.855ns (86.382%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        6.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.545    -0.967    <hidden>
    SLICE_X33Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  <hidden>
                         net (fo=12, routed)          1.575     1.064    <hidden>
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     1.188 r  <hidden>
                         net (fo=6, routed)           1.070     2.259    <hidden>
    SLICE_X36Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.383 f  <hidden>
                         net (fo=2, routed)           0.427     2.809    <hidden>
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.933 r  <hidden>
                         net (fo=23, routed)          1.105     4.039    <hidden>
    SLICE_X42Y33         LUT2 (Prop_lut2_I1_O)        0.116     4.155 r  <hidden>
                         net (fo=2, routed)           0.576     4.731    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I3_O)        0.328     5.059 f  <hidden>
                         net (fo=2, routed)           0.808     5.867    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.991 r  <hidden>
                         net (fo=32, routed)          3.294     9.285    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448     2.904    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370     3.274 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677     3.951    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.042 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443     5.485    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.251ns  (logic 1.396ns (13.618%)  route 8.855ns (86.382%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        6.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.545    -0.967    <hidden>
    SLICE_X33Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  <hidden>
                         net (fo=12, routed)          1.575     1.064    <hidden>
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     1.188 r  <hidden>
                         net (fo=6, routed)           1.070     2.259    <hidden>
    SLICE_X36Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.383 f  <hidden>
                         net (fo=2, routed)           0.427     2.809    <hidden>
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.933 r  <hidden>
                         net (fo=23, routed)          1.105     4.039    <hidden>
    SLICE_X42Y33         LUT2 (Prop_lut2_I1_O)        0.116     4.155 r  <hidden>
                         net (fo=2, routed)           0.576     4.731    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I3_O)        0.328     5.059 f  <hidden>
                         net (fo=2, routed)           0.808     5.867    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.991 r  <hidden>
                         net (fo=32, routed)          3.294     9.285    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448     2.904    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370     3.274 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677     3.951    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.042 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443     5.485    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.251ns  (logic 1.396ns (13.618%)  route 8.855ns (86.382%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        6.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.545    -0.967    <hidden>
    SLICE_X33Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  <hidden>
                         net (fo=12, routed)          1.575     1.064    <hidden>
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     1.188 r  <hidden>
                         net (fo=6, routed)           1.070     2.259    <hidden>
    SLICE_X36Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.383 f  <hidden>
                         net (fo=2, routed)           0.427     2.809    <hidden>
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.933 r  <hidden>
                         net (fo=23, routed)          1.105     4.039    <hidden>
    SLICE_X42Y33         LUT2 (Prop_lut2_I1_O)        0.116     4.155 r  <hidden>
                         net (fo=2, routed)           0.576     4.731    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I3_O)        0.328     5.059 f  <hidden>
                         net (fo=2, routed)           0.808     5.867    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.991 r  <hidden>
                         net (fo=32, routed)          3.294     9.285    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448     2.904    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370     3.274 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677     3.951    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.042 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443     5.485    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.251ns  (logic 1.396ns (13.618%)  route 8.855ns (86.382%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        6.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.545    -0.967    <hidden>
    SLICE_X33Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  <hidden>
                         net (fo=12, routed)          1.575     1.064    <hidden>
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     1.188 r  <hidden>
                         net (fo=6, routed)           1.070     2.259    <hidden>
    SLICE_X36Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.383 f  <hidden>
                         net (fo=2, routed)           0.427     2.809    <hidden>
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.933 r  <hidden>
                         net (fo=23, routed)          1.105     4.039    <hidden>
    SLICE_X42Y33         LUT2 (Prop_lut2_I1_O)        0.116     4.155 r  <hidden>
                         net (fo=2, routed)           0.576     4.731    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I3_O)        0.328     5.059 f  <hidden>
                         net (fo=2, routed)           0.808     5.867    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.991 r  <hidden>
                         net (fo=32, routed)          3.294     9.285    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448     2.904    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370     3.274 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677     3.951    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.042 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443     5.485    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.082ns  (logic 1.396ns (13.846%)  route 8.686ns (86.154%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        6.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.545    -0.967    <hidden>
    SLICE_X33Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  <hidden>
                         net (fo=12, routed)          1.575     1.064    <hidden>
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     1.188 r  <hidden>
                         net (fo=6, routed)           1.070     2.259    <hidden>
    SLICE_X36Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.383 f  <hidden>
                         net (fo=2, routed)           0.427     2.809    <hidden>
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.933 r  <hidden>
                         net (fo=23, routed)          1.105     4.039    <hidden>
    SLICE_X42Y33         LUT2 (Prop_lut2_I1_O)        0.116     4.155 r  <hidden>
                         net (fo=2, routed)           0.576     4.731    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I3_O)        0.328     5.059 f  <hidden>
                         net (fo=2, routed)           0.808     5.867    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.991 r  <hidden>
                         net (fo=32, routed)          3.125     9.116    <hidden>
    SLICE_X47Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448     2.904    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370     3.274 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677     3.951    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.042 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.442     5.484    <hidden>
    SLICE_X47Y15         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.082ns  (logic 1.396ns (13.846%)  route 8.686ns (86.154%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        6.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.545    -0.967    <hidden>
    SLICE_X33Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  <hidden>
                         net (fo=12, routed)          1.575     1.064    <hidden>
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     1.188 r  <hidden>
                         net (fo=6, routed)           1.070     2.259    <hidden>
    SLICE_X36Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.383 f  <hidden>
                         net (fo=2, routed)           0.427     2.809    <hidden>
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.933 r  <hidden>
                         net (fo=23, routed)          1.105     4.039    <hidden>
    SLICE_X42Y33         LUT2 (Prop_lut2_I1_O)        0.116     4.155 r  <hidden>
                         net (fo=2, routed)           0.576     4.731    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I3_O)        0.328     5.059 f  <hidden>
                         net (fo=2, routed)           0.808     5.867    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.991 r  <hidden>
                         net (fo=32, routed)          3.125     9.116    <hidden>
    SLICE_X47Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448     2.904    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370     3.274 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677     3.951    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.042 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.442     5.484    <hidden>
    SLICE_X47Y15         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.062ns  (logic 1.396ns (13.874%)  route 8.666ns (86.126%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        6.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.545    -0.967    <hidden>
    SLICE_X33Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  <hidden>
                         net (fo=12, routed)          1.575     1.064    <hidden>
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     1.188 r  <hidden>
                         net (fo=6, routed)           1.070     2.259    <hidden>
    SLICE_X36Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.383 f  <hidden>
                         net (fo=2, routed)           0.427     2.809    <hidden>
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.933 r  <hidden>
                         net (fo=23, routed)          1.105     4.039    <hidden>
    SLICE_X42Y33         LUT2 (Prop_lut2_I1_O)        0.116     4.155 r  <hidden>
                         net (fo=2, routed)           0.576     4.731    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I3_O)        0.328     5.059 f  <hidden>
                         net (fo=2, routed)           0.808     5.867    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.991 r  <hidden>
                         net (fo=32, routed)          3.105     9.096    <hidden>
    SLICE_X44Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448     2.904    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370     3.274 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677     3.951    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.042 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443     5.485    <hidden>
    SLICE_X44Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.762ns  (logic 1.396ns (14.300%)  route 8.366ns (85.700%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        6.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.545    -0.967    <hidden>
    SLICE_X33Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  <hidden>
                         net (fo=12, routed)          1.575     1.064    <hidden>
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     1.188 r  <hidden>
                         net (fo=6, routed)           1.070     2.259    <hidden>
    SLICE_X36Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.383 f  <hidden>
                         net (fo=2, routed)           0.427     2.809    <hidden>
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.933 r  <hidden>
                         net (fo=23, routed)          1.105     4.039    <hidden>
    SLICE_X42Y33         LUT2 (Prop_lut2_I1_O)        0.116     4.155 r  <hidden>
                         net (fo=2, routed)           0.576     4.731    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I3_O)        0.328     5.059 f  <hidden>
                         net (fo=2, routed)           0.808     5.867    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.991 r  <hidden>
                         net (fo=32, routed)          2.805     8.795    <hidden>
    SLICE_X45Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448     2.904    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370     3.274 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677     3.951    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.042 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.442     5.484    <hidden>
    SLICE_X45Y15         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.753ns  (logic 1.396ns (14.314%)  route 8.357ns (85.686%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        6.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.482ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.545    -0.967    <hidden>
    SLICE_X33Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  <hidden>
                         net (fo=12, routed)          1.575     1.064    <hidden>
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     1.188 r  <hidden>
                         net (fo=6, routed)           1.070     2.259    <hidden>
    SLICE_X36Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.383 f  <hidden>
                         net (fo=2, routed)           0.427     2.809    <hidden>
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.933 r  <hidden>
                         net (fo=23, routed)          1.105     4.039    <hidden>
    SLICE_X42Y33         LUT2 (Prop_lut2_I1_O)        0.116     4.155 r  <hidden>
                         net (fo=2, routed)           0.576     4.731    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I3_O)        0.328     5.059 f  <hidden>
                         net (fo=2, routed)           0.808     5.867    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.991 r  <hidden>
                         net (fo=32, routed)          2.795     8.786    <hidden>
    SLICE_X39Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448     2.904    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370     3.274 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677     3.951    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.042 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.440     5.482    <hidden>
    SLICE_X39Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.749ns  (logic 1.396ns (14.320%)  route 8.353ns (85.680%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        6.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.545    -0.967    <hidden>
    SLICE_X33Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  <hidden>
                         net (fo=12, routed)          1.575     1.064    <hidden>
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     1.188 r  <hidden>
                         net (fo=6, routed)           1.070     2.259    <hidden>
    SLICE_X36Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.383 f  <hidden>
                         net (fo=2, routed)           0.427     2.809    <hidden>
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.933 r  <hidden>
                         net (fo=23, routed)          1.105     4.039    <hidden>
    SLICE_X42Y33         LUT2 (Prop_lut2_I1_O)        0.116     4.155 r  <hidden>
                         net (fo=2, routed)           0.576     4.731    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I3_O)        0.328     5.059 f  <hidden>
                         net (fo=2, routed)           0.808     5.867    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.991 r  <hidden>
                         net (fo=32, routed)          2.791     8.782    <hidden>
    SLICE_X35Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448     2.904    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370     3.274 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677     3.951    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.042 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.438     5.480    <hidden>
    SLICE_X35Y15         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.798ns  (logic 0.367ns (46.008%)  route 0.431ns (53.992%))
  Logic Levels:           0  
  Clock Path Skew:        7.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.133ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.438    -1.557    <hidden>
    SLICE_X39Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.367    -1.190 f  <hidden>
                         net (fo=6, routed)           0.431    -0.759    <hidden>
    SLICE_X42Y33         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.558     6.133    <hidden>
    SLICE_X42Y33         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.869ns  (logic 0.418ns (48.118%)  route 0.451ns (51.882%))
  Logic Levels:           0  
  Clock Path Skew:        7.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.129ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.435    -1.560    <hidden>
    SLICE_X38Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.418    -1.142 f  <hidden>
                         net (fo=33, routed)          0.451    -0.691    <hidden>
    SLICE_X36Y31         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     6.129    <hidden>
    SLICE_X36Y31         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.936ns  (logic 0.367ns (39.224%)  route 0.569ns (60.776%))
  Logic Levels:           0  
  Clock Path Skew:        7.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.127ns
    Source Clock Delay      (SCD):    -1.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.434    -1.561    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.367    -1.194 f  <hidden>
                         net (fo=34, routed)          0.569    -0.625    <hidden>
    SLICE_X38Y29         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.552     6.127    <hidden>
    SLICE_X38Y29         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.995ns  (logic 0.367ns (36.881%)  route 0.628ns (63.119%))
  Logic Levels:           0  
  Clock Path Skew:        7.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.134ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.439    -1.556    <hidden>
    SLICE_X41Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.189 f  <hidden>
                         net (fo=11, routed)          0.628    -0.561    <hidden>
    SLICE_X43Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.559     6.134    <hidden>
    SLICE_X43Y34         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.195ns  (logic 0.418ns (34.989%)  route 0.777ns (65.011%))
  Logic Levels:           0  
  Clock Path Skew:        7.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.128ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.435    -1.560    <hidden>
    SLICE_X38Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.418    -1.142 f  <hidden>
                         net (fo=5, routed)           0.777    -0.365    <hidden>
    SLICE_X38Y30         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.553     6.128    <hidden>
    SLICE_X38Y30         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.195ns  (logic 0.418ns (34.989%)  route 0.777ns (65.011%))
  Logic Levels:           0  
  Clock Path Skew:        7.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.128ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.435    -1.560    <hidden>
    SLICE_X38Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.418    -1.142 f  <hidden>
                         net (fo=5, routed)           0.777    -0.365    <hidden>
    SLICE_X38Y30         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.553     6.128    <hidden>
    SLICE_X38Y30         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.195ns  (logic 0.418ns (34.989%)  route 0.777ns (65.011%))
  Logic Levels:           0  
  Clock Path Skew:        7.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.128ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.435    -1.560    <hidden>
    SLICE_X38Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.418    -1.142 f  <hidden>
                         net (fo=5, routed)           0.777    -0.365    <hidden>
    SLICE_X38Y30         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.553     6.128    <hidden>
    SLICE_X38Y30         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.349ns  (logic 0.337ns (24.975%)  route 1.012ns (75.025%))
  Logic Levels:           0  
  Clock Path Skew:        7.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.133ns
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.436    -1.559    <hidden>
    SLICE_X41Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.337    -1.222 f  <hidden>
                         net (fo=7, routed)           1.012    -0.210    <hidden>
    SLICE_X43Y33         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.558     6.133    <hidden>
    SLICE_X43Y33         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.516ns  (logic 0.489ns (32.245%)  route 1.027ns (67.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.134ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.439    -1.556    <hidden>
    SLICE_X41Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.189 f  <hidden>
                         net (fo=11, routed)          0.605    -0.584    <hidden>
    SLICE_X41Y32         LUT2 (Prop_lut2_I0_O)        0.122    -0.462 f  <hidden>
                         net (fo=2, routed)           0.423    -0.040    <hidden>
    SLICE_X45Y33         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.559     6.134    <hidden>
    SLICE_X45Y33         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.231ns (32.327%)  route 0.484ns (67.673%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.557    -0.624    <hidden>
    SLICE_X43Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  <hidden>
                         net (fo=4, routed)           0.193    -0.291    <hidden>
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.045    -0.246 r  <hidden>
                         net (fo=1, routed)           0.291     0.045    <hidden>
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.045     0.090 r  <hidden>
                         net (fo=1, routed)           0.000     0.090    <hidden>
    SLICE_X44Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.834     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.325     2.071    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.100 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.828     2.928    <hidden>
    SLICE_X44Y34         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.157ns  (logic 2.002ns (17.944%)  route 9.155ns (82.056%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592    18.258    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.354 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567    19.921    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459    20.380 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.143    21.523    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I2_O)        0.150    21.673 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943    22.616    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352    22.968 f  <hidden>
                         net (fo=2, routed)           0.494    23.462    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321    23.783 r  <hidden>
                         net (fo=3, routed)           1.060    24.843    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.348    25.191 r  <hidden>
                         net (fo=3, routed)           0.808    25.999    <hidden>
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124    26.123 f  <hidden>
                         net (fo=4, routed)           0.605    26.728    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    26.852 f  <hidden>
                         net (fo=2, routed)           0.808    27.660    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124    27.784 r  <hidden>
                         net (fo=32, routed)          3.294    31.078    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448     2.904    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370     3.274 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677     3.951    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.042 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443     5.485    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.157ns  (logic 2.002ns (17.944%)  route 9.155ns (82.056%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592    18.258    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.354 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567    19.921    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459    20.380 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.143    21.523    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I2_O)        0.150    21.673 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943    22.616    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352    22.968 f  <hidden>
                         net (fo=2, routed)           0.494    23.462    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321    23.783 r  <hidden>
                         net (fo=3, routed)           1.060    24.843    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.348    25.191 r  <hidden>
                         net (fo=3, routed)           0.808    25.999    <hidden>
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124    26.123 f  <hidden>
                         net (fo=4, routed)           0.605    26.728    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    26.852 f  <hidden>
                         net (fo=2, routed)           0.808    27.660    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124    27.784 r  <hidden>
                         net (fo=32, routed)          3.294    31.078    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448     2.904    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370     3.274 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677     3.951    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.042 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443     5.485    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.157ns  (logic 2.002ns (17.944%)  route 9.155ns (82.056%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592    18.258    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.354 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567    19.921    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459    20.380 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.143    21.523    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I2_O)        0.150    21.673 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943    22.616    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352    22.968 f  <hidden>
                         net (fo=2, routed)           0.494    23.462    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321    23.783 r  <hidden>
                         net (fo=3, routed)           1.060    24.843    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.348    25.191 r  <hidden>
                         net (fo=3, routed)           0.808    25.999    <hidden>
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124    26.123 f  <hidden>
                         net (fo=4, routed)           0.605    26.728    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    26.852 f  <hidden>
                         net (fo=2, routed)           0.808    27.660    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124    27.784 r  <hidden>
                         net (fo=32, routed)          3.294    31.078    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448     2.904    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370     3.274 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677     3.951    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.042 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443     5.485    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.157ns  (logic 2.002ns (17.944%)  route 9.155ns (82.056%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592    18.258    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.354 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567    19.921    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459    20.380 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.143    21.523    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I2_O)        0.150    21.673 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943    22.616    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352    22.968 f  <hidden>
                         net (fo=2, routed)           0.494    23.462    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321    23.783 r  <hidden>
                         net (fo=3, routed)           1.060    24.843    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.348    25.191 r  <hidden>
                         net (fo=3, routed)           0.808    25.999    <hidden>
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124    26.123 f  <hidden>
                         net (fo=4, routed)           0.605    26.728    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    26.852 f  <hidden>
                         net (fo=2, routed)           0.808    27.660    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124    27.784 r  <hidden>
                         net (fo=32, routed)          3.294    31.078    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448     2.904    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370     3.274 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677     3.951    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.042 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443     5.485    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.987ns  (logic 2.002ns (18.221%)  route 8.985ns (81.779%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        2.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592    18.258    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.354 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567    19.921    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459    20.380 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.143    21.523    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I2_O)        0.150    21.673 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943    22.616    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352    22.968 f  <hidden>
                         net (fo=2, routed)           0.494    23.462    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321    23.783 r  <hidden>
                         net (fo=3, routed)           1.060    24.843    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.348    25.191 r  <hidden>
                         net (fo=3, routed)           0.808    25.999    <hidden>
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124    26.123 f  <hidden>
                         net (fo=4, routed)           0.605    26.728    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    26.852 f  <hidden>
                         net (fo=2, routed)           0.808    27.660    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124    27.784 r  <hidden>
                         net (fo=32, routed)          3.125    30.909    <hidden>
    SLICE_X47Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448     2.904    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370     3.274 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677     3.951    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.042 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.442     5.484    <hidden>
    SLICE_X47Y15         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.987ns  (logic 2.002ns (18.221%)  route 8.985ns (81.779%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        2.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592    18.258    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.354 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567    19.921    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459    20.380 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.143    21.523    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I2_O)        0.150    21.673 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943    22.616    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352    22.968 f  <hidden>
                         net (fo=2, routed)           0.494    23.462    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321    23.783 r  <hidden>
                         net (fo=3, routed)           1.060    24.843    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.348    25.191 r  <hidden>
                         net (fo=3, routed)           0.808    25.999    <hidden>
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124    26.123 f  <hidden>
                         net (fo=4, routed)           0.605    26.728    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    26.852 f  <hidden>
                         net (fo=2, routed)           0.808    27.660    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124    27.784 r  <hidden>
                         net (fo=32, routed)          3.125    30.909    <hidden>
    SLICE_X47Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448     2.904    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370     3.274 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677     3.951    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.042 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.442     5.484    <hidden>
    SLICE_X47Y15         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.968ns  (logic 2.002ns (18.254%)  route 8.965ns (81.746%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592    18.258    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.354 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567    19.921    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459    20.380 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.143    21.523    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I2_O)        0.150    21.673 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943    22.616    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352    22.968 f  <hidden>
                         net (fo=2, routed)           0.494    23.462    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321    23.783 r  <hidden>
                         net (fo=3, routed)           1.060    24.843    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.348    25.191 r  <hidden>
                         net (fo=3, routed)           0.808    25.999    <hidden>
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124    26.123 f  <hidden>
                         net (fo=4, routed)           0.605    26.728    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    26.852 f  <hidden>
                         net (fo=2, routed)           0.808    27.660    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124    27.784 r  <hidden>
                         net (fo=32, routed)          3.105    30.889    <hidden>
    SLICE_X44Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448     2.904    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370     3.274 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677     3.951    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.042 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443     5.485    <hidden>
    SLICE_X44Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.667ns  (logic 2.002ns (18.768%)  route 8.665ns (81.232%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        2.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592    18.258    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.354 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567    19.921    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459    20.380 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.143    21.523    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I2_O)        0.150    21.673 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943    22.616    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352    22.968 f  <hidden>
                         net (fo=2, routed)           0.494    23.462    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321    23.783 r  <hidden>
                         net (fo=3, routed)           1.060    24.843    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.348    25.191 r  <hidden>
                         net (fo=3, routed)           0.808    25.999    <hidden>
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124    26.123 f  <hidden>
                         net (fo=4, routed)           0.605    26.728    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    26.852 f  <hidden>
                         net (fo=2, routed)           0.808    27.660    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124    27.784 r  <hidden>
                         net (fo=32, routed)          2.805    30.589    <hidden>
    SLICE_X45Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448     2.904    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370     3.274 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677     3.951    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.042 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.442     5.484    <hidden>
    SLICE_X45Y15         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.658ns  (logic 2.002ns (18.784%)  route 8.656ns (81.216%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        2.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.482ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592    18.258    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.354 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567    19.921    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459    20.380 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.143    21.523    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I2_O)        0.150    21.673 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943    22.616    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352    22.968 f  <hidden>
                         net (fo=2, routed)           0.494    23.462    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321    23.783 r  <hidden>
                         net (fo=3, routed)           1.060    24.843    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.348    25.191 r  <hidden>
                         net (fo=3, routed)           0.808    25.999    <hidden>
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124    26.123 f  <hidden>
                         net (fo=4, routed)           0.605    26.728    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    26.852 f  <hidden>
                         net (fo=2, routed)           0.808    27.660    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124    27.784 r  <hidden>
                         net (fo=32, routed)          2.795    30.579    <hidden>
    SLICE_X39Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448     2.904    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370     3.274 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677     3.951    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.042 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.440     5.482    <hidden>
    SLICE_X39Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.654ns  (logic 2.002ns (18.791%)  route 8.652ns (81.209%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        2.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592    18.258    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.354 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567    19.921    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459    20.380 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.143    21.523    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I2_O)        0.150    21.673 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.943    22.616    <hidden>
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.352    22.968 f  <hidden>
                         net (fo=2, routed)           0.494    23.462    <hidden>
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.321    23.783 r  <hidden>
                         net (fo=3, routed)           1.060    24.843    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.348    25.191 r  <hidden>
                         net (fo=3, routed)           0.808    25.999    <hidden>
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124    26.123 f  <hidden>
                         net (fo=4, routed)           0.605    26.728    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    26.852 f  <hidden>
                         net (fo=2, routed)           0.808    27.660    <hidden>
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124    27.784 r  <hidden>
                         net (fo=32, routed)          2.791    30.575    <hidden>
    SLICE_X35Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.448     2.904    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.370     3.274 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.677     3.951    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.042 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.438     5.480    <hidden>
    SLICE_X35Y15         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.929ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.659    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.560     1.244    <hidden>
    SLICE_X45Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDRE (Prop_fdre_C_Q)         0.141     1.385 r  <hidden>
                         net (fo=4, routed)           0.124     1.509    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.834     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.325     2.071    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.100 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.829     2.929    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.068%)  route 0.135ns (48.932%))
  Logic Levels:           0  
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.929ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.659    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.560     1.244    <hidden>
    SLICE_X45Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDRE (Prop_fdre_C_Q)         0.141     1.385 r  <hidden>
                         net (fo=4, routed)           0.135     1.520    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.834     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.325     2.071    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.100 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.829     2.929    <hidden>
    SLICE_X45Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.592%)  route 0.120ns (36.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.566     1.194    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X50Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.358 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_reg/Q
                         net (fo=4, routed)           0.120     1.478    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_reg_n_0
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.045     1.523 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_i_1/O
                         net (fo=1, routed)           0.000     1.523    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset
    SLICE_X52Y44         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.834     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.325     2.071    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.100 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.837     2.937    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X52Y44         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.809%)  route 0.142ns (50.191%))
  Logic Levels:           0  
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.659    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.556     1.240    <hidden>
    SLICE_X39Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.381 r  <hidden>
                         net (fo=5, routed)           0.142     1.523    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.834     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.325     2.071    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.100 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.824     2.924    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.257%)  route 0.140ns (49.743%))
  Logic Levels:           0  
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.929ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.659    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.560     1.244    <hidden>
    SLICE_X39Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     1.385 r  <hidden>
                         net (fo=4, routed)           0.140     1.525    <hidden>
    SLICE_X43Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.834     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.325     2.071    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.100 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.829     2.929    <hidden>
    SLICE_X43Y12         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.223%)  route 0.145ns (50.777%))
  Logic Levels:           0  
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.659    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.556     1.240    <hidden>
    SLICE_X39Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.381 r  <hidden>
                         net (fo=4, routed)           0.145     1.527    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.834     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.325     2.071    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.100 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.824     2.924    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.223%)  route 0.145ns (50.777%))
  Logic Levels:           0  
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.659    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.556     1.240    <hidden>
    SLICE_X39Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.381 r  <hidden>
                         net (fo=4, routed)           0.145     1.527    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.834     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.325     2.071    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.100 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.824     2.924    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.927%)  route 0.124ns (43.073%))
  Logic Levels:           0  
  Clock Path Skew:        1.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.659    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.559     1.243    <hidden>
    SLICE_X42Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.164     1.407 r  <hidden>
                         net (fo=5, routed)           0.124     1.531    <hidden>
    SLICE_X44Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.834     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.325     2.071    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.100 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.830     2.930    <hidden>
    SLICE_X44Y12         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.075%)  route 0.172ns (54.925%))
  Logic Levels:           0  
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.659    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.556     1.240    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     1.381 r  <hidden>
                         net (fo=4, routed)           0.172     1.553    <hidden>
    SLICE_X29Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.834     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.325     2.071    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.100 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.823     2.923    <hidden>
    SLICE_X29Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.448%)  route 0.149ns (47.552%))
  Logic Levels:           0  
  Clock Path Skew:        1.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.659    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.559     1.243    <hidden>
    SLICE_X42Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.164     1.407 r  <hidden>
                         net (fo=4, routed)           0.149     1.556    <hidden>
    SLICE_X44Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.834     1.564    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.325     2.071    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.100 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.830     2.930    <hidden>
    SLICE_X44Y12         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.480ns  (logic 0.605ns (13.504%)  route 3.875ns (86.496%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.770     1.770    soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X46Y36         LUT1 (Prop_lut1_I0_O)        0.124     1.894 r  soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          1.666     3.560    soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.lut1_o
    SLICE_X48Y47         LUT5 (Prop_lut5_I1_O)        0.149     3.709 r  soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg_i_2/O
                         net (fo=1, routed)           0.439     4.148    soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg5_out
    SLICE_X48Y47         LUT3 (Prop_lut3_I1_O)        0.332     4.480 r  soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg_i_1/O
                         net (fo=1, routed)           0.000     4.480    soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I_n_0
    SLICE_X48Y47         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.452     3.025    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X48Y47         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 0.488ns (11.278%)  route 3.839ns (88.722%))
  Logic Levels:           4  (LUT1=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.770     1.770    soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X46Y36         LUT1 (Prop_lut1_I0_O)        0.124     1.894 r  soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          0.922     2.816    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/O
    SLICE_X50Y44         LUT4 (Prop_lut4_I1_O)        0.124     2.940 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_2/O
                         net (fo=1, routed)           0.710     3.651    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_2_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.775 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.436     4.211    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm__0
    SLICE_X52Y43         LUT4 (Prop_lut4_I0_O)        0.116     4.327 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1/O
                         net (fo=1, routed)           0.000     4.327    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1_n_0
    SLICE_X52Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.589    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.680 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.452     3.132    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X52Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.143ns  (logic 0.372ns (8.980%)  route 3.771ns (91.020%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.770     1.770    soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X46Y36         LUT1 (Prop_lut1_I0_O)        0.124     1.894 r  soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          0.922     2.816    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/O
    SLICE_X50Y44         LUT4 (Prop_lut4_I1_O)        0.124     2.940 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_2/O
                         net (fo=1, routed)           0.710     3.651    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_2_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.775 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.368     4.143    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm__0
    SLICE_X49Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.451     2.907    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_15/D
                            (rising edge-triggered cell SRL16E clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.965ns  (logic 0.124ns (3.128%)  route 3.841ns (96.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.770     1.770    soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X46Y36         LUT1 (Prop_lut1_I0_O)        0.124     1.894 r  soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          2.071     3.965    soc_txtlcd_i/mdm_1/U0/Dbg_TDI_0
    SLICE_X56Y48         SRL16E                                       r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_15/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.454     3.027    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X56Y48         SRL16E                                       r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_15/CLK

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.940ns  (logic 0.124ns (3.147%)  route 3.816ns (96.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           2.588     2.588    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X49Y46         LUT5 (Prop_lut5_I2_O)        0.124     2.712 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.228     3.940    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X55Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.453     3.026    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X55Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.940ns  (logic 0.124ns (3.147%)  route 3.816ns (96.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           2.588     2.588    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X49Y46         LUT5 (Prop_lut5_I2_O)        0.124     2.712 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.228     3.940    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X55Y49         FDSE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.453     3.026    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X55Y49         FDSE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.940ns  (logic 0.124ns (3.147%)  route 3.816ns (96.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           2.588     2.588    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X49Y46         LUT5 (Prop_lut5_I2_O)        0.124     2.712 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.228     3.940    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X54Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.453     3.026    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X54Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.940ns  (logic 0.124ns (3.147%)  route 3.816ns (96.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           2.588     2.588    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X49Y46         LUT5 (Prop_lut5_I2_O)        0.124     2.712 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.228     3.940    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X55Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.453     3.026    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X55Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_14/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.940ns  (logic 0.124ns (3.147%)  route 3.816ns (96.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           2.588     2.588    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X49Y46         LUT5 (Prop_lut5_I2_O)        0.124     2.712 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.228     3.940    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X55Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_14/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.453     3.026    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X55Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_14/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_15/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.940ns  (logic 0.124ns (3.147%)  route 3.816ns (96.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           2.588     2.588    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X49Y46         LUT5 (Prop_lut5_I2_O)        0.124     2.712 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.228     3.940    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X54Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_15/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.453     3.026    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X54Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_15/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.045ns (6.399%)  route 0.658ns (93.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.658     0.658    soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X46Y36         LUT1 (Prop_lut1_I0_O)        0.045     0.703 r  soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          0.000     0.703    <hidden>
    SLICE_X46Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.764    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.793 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.829     1.621    <hidden>
    SLICE_X46Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.045ns (4.724%)  route 0.908ns (95.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=2, routed)           0.908     0.908    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.045     0.953 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_sel_i_1/O
                         net (fo=1, routed)           0.000     0.953    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_14
    SLICE_X46Y46         FDCE                                         r  soc_txtlcd_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.627    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X46Y46         FDCE                                         r  soc_txtlcd_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.090ns (8.967%)  route 0.914ns (91.033%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           0.700     0.700    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X46Y46         LUT5 (Prop_lut5_I2_O)        0.045     0.745 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.214     0.959    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.004 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_reg_i_1/O
                         net (fo=1, routed)           0.000     1.004    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_13
    SLICE_X49Y46         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.836     1.629    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X49Y46         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.046ns (4.413%)  route 0.996ns (95.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.996     0.996    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X49Y46         LUT4 (Prop_lut4_I1_O)        0.046     1.042 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_i_1/O
                         net (fo=1, routed)           0.000     1.042    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_12
    SLICE_X49Y46         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.836     1.629    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X49Y46         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.045ns (4.206%)  route 1.025ns (95.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.658     0.658    soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X46Y36         LUT1 (Prop_lut1_I0_O)        0.045     0.703 r  soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          0.367     1.070    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/O
    SLICE_X53Y41         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.764    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.793 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.836     1.628    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X53Y41         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[41]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.090ns (8.371%)  route 0.985ns (91.629%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           0.700     0.700    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X46Y46         LUT5 (Prop_lut5_I2_O)        0.045     0.745 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.285     1.030    soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I/SR[0]
    SLICE_X48Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.075 r  soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg_i_1/O
                         net (fo=1, routed)           0.000     1.075    soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I_n_0
    SLICE_X48Y47         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.837     1.630    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X48Y47         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.045ns (4.122%)  route 1.047ns (95.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           0.700     0.700    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X46Y46         LUT5 (Prop_lut5_I2_O)        0.045     0.745 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.347     1.092    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X50Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.631    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X50Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.045ns (4.122%)  route 1.047ns (95.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           0.700     0.700    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X46Y46         LUT5 (Prop_lut5_I2_O)        0.045     0.745 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.347     1.092    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X51Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.631    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X51Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.045ns (4.122%)  route 1.047ns (95.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           0.700     0.700    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X46Y46         LUT5 (Prop_lut5_I2_O)        0.045     0.745 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.347     1.092    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X51Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.631    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X51Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.045ns (4.122%)  route 1.047ns (95.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           0.700     0.700    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X46Y46         LUT5 (Prop_lut5_I2_O)        0.045     0.745 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.347     1.092    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X51Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.631    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X51Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_soc_txtlcd_clk_wiz_0
  To Clock:  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.839ns  (logic 0.478ns (25.996%)  route 1.361ns (74.004%))
  Logic Levels:           0  
  Clock Path Skew:        4.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.552    -0.960    <hidden>
    SLICE_X38Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.478    -0.482 r  <hidden>
                         net (fo=1, routed)           1.361     0.879    <hidden>
    SLICE_X34Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.589    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.680 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.436     3.116    <hidden>
    SLICE_X34Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.697ns  (logic 0.478ns (28.173%)  route 1.219ns (71.827%))
  Logic Levels:           0  
  Clock Path Skew:        4.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.554    -0.958    <hidden>
    SLICE_X42Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.480 r  <hidden>
                         net (fo=1, routed)           1.219     0.739    <hidden>
    SLICE_X34Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.589    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.680 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.436     3.116    <hidden>
    SLICE_X34Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.492ns  (logic 0.456ns (30.566%)  route 1.036ns (69.434%))
  Logic Levels:           0  
  Clock Path Skew:        4.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.553    -0.959    <hidden>
    SLICE_X51Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  <hidden>
                         net (fo=2, routed)           1.036     0.533    <hidden>
    SLICE_X46Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.589    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.680 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.441     3.121    <hidden>
    SLICE_X46Y33         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.435ns  (logic 0.518ns (36.105%)  route 0.917ns (63.895%))
  Logic Levels:           0  
  Clock Path Skew:        4.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.564    -0.948    <hidden>
    SLICE_X50Y34         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  <hidden>
                         net (fo=4, routed)           0.917     0.487    <hidden>
    SLICE_X48Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.589    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.680 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.447     3.127    <hidden>
    SLICE_X48Y37         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.426ns  (logic 0.478ns (33.525%)  route 0.948ns (66.475%))
  Logic Levels:           0  
  Clock Path Skew:        4.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.557    -0.955    <hidden>
    SLICE_X38Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.478    -0.477 r  <hidden>
                         net (fo=1, routed)           0.948     0.471    <hidden>
    SLICE_X35Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.589    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.680 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.437     3.117    <hidden>
    SLICE_X35Y16         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.420ns  (logic 0.518ns (36.476%)  route 0.902ns (63.524%))
  Logic Levels:           0  
  Clock Path Skew:        4.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.554    -0.958    <hidden>
    SLICE_X38Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  <hidden>
                         net (fo=1, routed)           0.902     0.463    <hidden>
    SLICE_X38Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.589    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.680 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.437     3.117    <hidden>
    SLICE_X38Y32         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.376ns  (logic 0.478ns (34.733%)  route 0.898ns (65.267%))
  Logic Levels:           0  
  Clock Path Skew:        4.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.554    -0.958    <hidden>
    SLICE_X38Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478    -0.480 r  <hidden>
                         net (fo=1, routed)           0.898     0.419    <hidden>
    SLICE_X38Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.589    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.680 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.437     3.117    <hidden>
    SLICE_X38Y32         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.357ns  (logic 0.478ns (35.220%)  route 0.879ns (64.780%))
  Logic Levels:           0  
  Clock Path Skew:        4.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.555    -0.957    <hidden>
    SLICE_X42Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  <hidden>
                         net (fo=1, routed)           0.879     0.401    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.589    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.680 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.437     3.117    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.342ns  (logic 0.518ns (38.596%)  route 0.824ns (61.404%))
  Logic Levels:           0  
  Clock Path Skew:        4.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.554    -0.958    <hidden>
    SLICE_X42Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  <hidden>
                         net (fo=1, routed)           0.824     0.385    <hidden>
    SLICE_X36Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.589    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.680 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.434     3.114    <hidden>
    SLICE_X36Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.317ns  (logic 0.419ns (31.805%)  route 0.898ns (68.195%))
  Logic Levels:           0  
  Clock Path Skew:        4.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.557    -0.955    <hidden>
    SLICE_X40Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  <hidden>
                         net (fo=9, routed)           0.898     0.363    <hidden>
    SLICE_X48Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.589    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.680 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.445     3.125    <hidden>
    SLICE_X48Y34         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.700ns  (logic 0.418ns (59.694%)  route 0.282ns (40.306%))
  Logic Levels:           0  
  Clock Path Skew:        5.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.484ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.440    -1.555    <hidden>
    SLICE_X38Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.418    -1.137 r  <hidden>
                         net (fo=1, routed)           0.282    -0.855    <hidden>
    SLICE_X37Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.828    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.924 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.560     3.484    <hidden>
    SLICE_X37Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.785ns  (logic 0.418ns (53.227%)  route 0.367ns (46.773%))
  Logic Levels:           0  
  Clock Path Skew:        5.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.437    -1.558    <hidden>
    SLICE_X38Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.418    -1.140 r  <hidden>
                         net (fo=1, routed)           0.367    -0.773    <hidden>
    SLICE_X35Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.828    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.924 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.555     3.479    <hidden>
    SLICE_X35Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.790ns  (logic 0.385ns (48.758%)  route 0.405ns (51.242%))
  Logic Levels:           0  
  Clock Path Skew:        5.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.437    -1.558    <hidden>
    SLICE_X38Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.385    -1.173 r  <hidden>
                         net (fo=1, routed)           0.405    -0.768    <hidden>
    SLICE_X35Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.828    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.924 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.555     3.479    <hidden>
    SLICE_X35Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.788ns  (logic 0.385ns (48.883%)  route 0.403ns (51.117%))
  Logic Levels:           0  
  Clock Path Skew:        5.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.484ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.440    -1.555    <hidden>
    SLICE_X38Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.385    -1.170 r  <hidden>
                         net (fo=1, routed)           0.403    -0.767    <hidden>
    SLICE_X37Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.828    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.924 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.560     3.484    <hidden>
    SLICE_X37Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.791ns  (logic 0.385ns (48.700%)  route 0.406ns (51.300%))
  Logic Levels:           0  
  Clock Path Skew:        5.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.440    -1.555    <hidden>
    SLICE_X38Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.385    -1.170 r  <hidden>
                         net (fo=1, routed)           0.406    -0.765    <hidden>
    SLICE_X35Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.828    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.924 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.559     3.483    <hidden>
    SLICE_X35Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.816ns  (logic 0.385ns (47.182%)  route 0.431ns (52.818%))
  Logic Levels:           0  
  Clock Path Skew:        5.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.439    -1.556    <hidden>
    SLICE_X42Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.385    -1.171 r  <hidden>
                         net (fo=1, routed)           0.431    -0.740    <hidden>
    SLICE_X34Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.828    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.924 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.555     3.479    <hidden>
    SLICE_X34Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.818ns  (logic 0.418ns (51.092%)  route 0.400ns (48.908%))
  Logic Levels:           0  
  Clock Path Skew:        5.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.484ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.440    -1.555    <hidden>
    SLICE_X38Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.418    -1.137 r  <hidden>
                         net (fo=1, routed)           0.400    -0.737    <hidden>
    SLICE_X37Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.828    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.924 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.560     3.484    <hidden>
    SLICE_X37Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.820ns  (logic 0.418ns (50.966%)  route 0.402ns (49.034%))
  Logic Levels:           0  
  Clock Path Skew:        5.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.480ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.438    -1.557    <hidden>
    SLICE_X38Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.418    -1.139 r  <hidden>
                         net (fo=1, routed)           0.402    -0.737    <hidden>
    SLICE_X35Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.828    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.924 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.556     3.480    <hidden>
    SLICE_X35Y16         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.851ns  (logic 0.418ns (49.101%)  route 0.433ns (50.898%))
  Logic Levels:           0  
  Clock Path Skew:        5.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.441    -1.554    <hidden>
    SLICE_X42Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.418    -1.136 r  <hidden>
                         net (fo=1, routed)           0.433    -0.703    <hidden>
    SLICE_X37Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.828    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.924 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.558     3.482    <hidden>
    SLICE_X37Y15         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.871ns  (logic 0.418ns (48.012%)  route 0.453ns (51.988%))
  Logic Levels:           0  
  Clock Path Skew:        5.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    -1.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.434    -1.561    <hidden>
    SLICE_X38Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.418    -1.143 r  <hidden>
                         net (fo=1, routed)           0.453    -0.690    <hidden>
    SLICE_X34Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.828    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.924 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.555     3.479    <hidden>
    SLICE_X34Y17         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.100ns  (logic 2.568ns (28.221%)  route 6.532ns (71.779%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -3.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.563     6.138    <hidden>
    SLICE_X47Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.456     6.594 r  <hidden>
                         net (fo=2, routed)           1.033     7.628    <hidden>
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124     7.752 r  <hidden>
                         net (fo=1, routed)           0.867     8.619    <hidden>
    SLICE_X46Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.743 r  <hidden>
                         net (fo=1, routed)           0.000     8.743    <hidden>
    SLICE_X46Y12         MUXF7 (Prop_muxf7_I0_O)      0.209     8.952 r  <hidden>
                         net (fo=1, routed)           1.499    10.450    <hidden>
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.297    10.747 r  <hidden>
                         net (fo=1, routed)           0.000    10.747    <hidden>
    SLICE_X49Y35         MUXF7 (Prop_muxf7_I1_O)      0.217    10.964 r  <hidden>
                         net (fo=1, routed)           0.471    11.435    <hidden>
    SLICE_X50Y35         LUT6 (Prop_lut6_I2_O)        0.299    11.734 r  <hidden>
                         net (fo=1, routed)           0.452    12.186    <hidden>
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.150    12.336 r  <hidden>
                         net (fo=3, routed)           0.761    13.097    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X52Y41         LUT6 (Prop_lut6_I1_O)        0.328    13.425 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8/O
                         net (fo=1, routed)           0.563    13.988    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.124    14.112 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4/O
                         net (fo=1, routed)           0.449    14.562    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I2_O)        0.124    14.686 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.436    15.122    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm__0
    SLICE_X52Y43         LUT4 (Prop_lut4_I0_O)        0.116    15.238 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1/O
                         net (fo=1, routed)           0.000    15.238    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1_n_0
    SLICE_X52Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.589    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.680 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.452     3.132    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X52Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.915ns  (logic 2.452ns (27.503%)  route 6.463ns (72.497%))
  Logic Levels:           10  (LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -3.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.563     6.138    <hidden>
    SLICE_X47Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.456     6.594 r  <hidden>
                         net (fo=2, routed)           1.033     7.628    <hidden>
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124     7.752 r  <hidden>
                         net (fo=1, routed)           0.867     8.619    <hidden>
    SLICE_X46Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.743 r  <hidden>
                         net (fo=1, routed)           0.000     8.743    <hidden>
    SLICE_X46Y12         MUXF7 (Prop_muxf7_I0_O)      0.209     8.952 r  <hidden>
                         net (fo=1, routed)           1.499    10.450    <hidden>
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.297    10.747 r  <hidden>
                         net (fo=1, routed)           0.000    10.747    <hidden>
    SLICE_X49Y35         MUXF7 (Prop_muxf7_I1_O)      0.217    10.964 r  <hidden>
                         net (fo=1, routed)           0.471    11.435    <hidden>
    SLICE_X50Y35         LUT6 (Prop_lut6_I2_O)        0.299    11.734 r  <hidden>
                         net (fo=1, routed)           0.452    12.186    <hidden>
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.150    12.336 r  <hidden>
                         net (fo=3, routed)           0.761    13.097    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X52Y41         LUT6 (Prop_lut6_I1_O)        0.328    13.425 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8/O
                         net (fo=1, routed)           0.563    13.988    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.124    14.112 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4/O
                         net (fo=1, routed)           0.449    14.562    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I2_O)        0.124    14.686 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.368    15.054    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm__0
    SLICE_X49Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.451     2.907    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y45         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.971ns  (logic 1.876ns (26.910%)  route 5.095ns (73.090%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -3.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.563     6.138    <hidden>
    SLICE_X47Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.456     6.594 r  <hidden>
                         net (fo=2, routed)           1.033     7.628    <hidden>
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124     7.752 r  <hidden>
                         net (fo=1, routed)           0.867     8.619    <hidden>
    SLICE_X46Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.743 r  <hidden>
                         net (fo=1, routed)           0.000     8.743    <hidden>
    SLICE_X46Y12         MUXF7 (Prop_muxf7_I0_O)      0.209     8.952 r  <hidden>
                         net (fo=1, routed)           1.499    10.450    <hidden>
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.297    10.747 r  <hidden>
                         net (fo=1, routed)           0.000    10.747    <hidden>
    SLICE_X49Y35         MUXF7 (Prop_muxf7_I1_O)      0.217    10.964 r  <hidden>
                         net (fo=1, routed)           0.471    11.435    <hidden>
    SLICE_X50Y35         LUT6 (Prop_lut6_I2_O)        0.299    11.734 r  <hidden>
                         net (fo=1, routed)           0.452    12.186    <hidden>
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.150    12.336 r  <hidden>
                         net (fo=3, routed)           0.774    13.110    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X52Y40         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.589    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.680 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.450     3.130    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X52Y40         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.931ns  (logic 1.061ns (36.203%)  route 1.870ns (63.797%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    6.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.570     6.145    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X53Y42         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDRE (Prop_fdre_C_Q)         0.456     6.601 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/Q
                         net (fo=3, routed)           0.826     7.428    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg
    SLICE_X53Y43         LUT5 (Prop_lut5_I0_O)        0.154     7.582 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_3/O
                         net (fo=1, routed)           0.363     7.945    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_3_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.327     8.272 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2/O
                         net (fo=2, routed)           0.680     8.952    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2_n_0
    SLICE_X52Y43         LUT4 (Prop_lut4_I2_O)        0.124     9.076 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[0]_i_1/O
                         net (fo=1, routed)           0.000     9.076    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[0]_i_1_n_0
    SLICE_X52Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.589    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.680 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.452     3.132    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X52Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.903ns  (logic 0.766ns (40.259%)  route 1.137ns (59.741%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.571     6.146    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X52Y44         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.518     6.664 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/Q
                         net (fo=4, routed)           0.700     7.364    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg_n_0
    SLICE_X53Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.488 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_2/O
                         net (fo=2, routed)           0.437     7.925    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.049 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.049    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1_n_0
    SLICE_X53Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.589    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.680 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.452     3.132    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X53Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.900ns  (logic 0.766ns (40.323%)  route 1.134ns (59.677%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.571     6.146    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X52Y44         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.518     6.664 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/Q
                         net (fo=4, routed)           0.700     7.364    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg_n_0
    SLICE_X53Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.488 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_2/O
                         net (fo=2, routed)           0.434     7.922    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current
    SLICE_X53Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.046 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.046    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1_n_0
    SLICE_X53Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.589    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.680 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.452     3.132    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X53Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 0.456ns (26.266%)  route 1.280ns (73.734%))
  Logic Levels:           0  
  Clock Path Skew:        -3.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.558     6.133    <hidden>
    SLICE_X44Y32         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDCE (Prop_fdce_C_Q)         0.456     6.589 r  <hidden>
                         net (fo=7, routed)           1.280     7.869    <hidden>
    SLICE_X46Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.589    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.680 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.443     3.123    <hidden>
    SLICE_X46Y35         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.610ns  (logic 0.773ns (47.998%)  route 0.837ns (52.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns
    Source Clock Delay      (SCD):    6.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.570     6.145    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X54Y41         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.478     6.623 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=3, routed)           0.837     7.461    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst
    SLICE_X54Y40         LUT3 (Prop_lut3_I0_O)        0.295     7.756 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[3]_i_1/O
                         net (fo=1, routed)           0.000     7.756    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[3]_i_1_n_0
    SLICE_X54Y40         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.589    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.680 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.450     3.130    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X54Y40         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.532ns  (logic 0.642ns (41.909%)  route 0.890ns (58.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.571     6.146    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X52Y44         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.518     6.664 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/Q
                         net (fo=4, routed)           0.890     7.554    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.678 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1/O
                         net (fo=1, routed)           0.000     7.678    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1_n_0
    SLICE_X52Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.589    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.680 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.452     3.132    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X52Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.482ns  (logic 0.642ns (43.310%)  route 0.840ns (56.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.592     1.592    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.688 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.567     3.255    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.765     4.479    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.575 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.571     6.146    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X52Y44         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.518     6.664 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/Q
                         net (fo=4, routed)           0.840     7.505    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.629 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1/O
                         net (fo=1, routed)           0.000     7.629    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1_n_0
    SLICE_X52Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.365     1.365    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.456 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.589    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.680 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.452     3.132    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X52Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.011%)  route 0.203ns (58.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.212    <hidden>
    SLICE_X44Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141     2.353 r  <hidden>
                         net (fo=6, routed)           0.203     2.556    <hidden>
    SLICE_X46Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.764    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.793 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.829     1.621    <hidden>
    SLICE_X46Y35         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.347%)  route 0.156ns (45.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.565     2.217    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X53Y42         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDRE (Prop_fdre_C_Q)         0.141     2.358 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/Q
                         net (fo=3, routed)           0.156     2.514    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg
    SLICE_X53Y43         LUT6 (Prop_lut6_I4_O)        0.045     2.559 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.559    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1_n_0
    SLICE_X53Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.764    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.793 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.837     1.629    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X53Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.188%)  route 0.157ns (45.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.565     2.217    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X53Y42         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDRE (Prop_fdre_C_Q)         0.141     2.358 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/Q
                         net (fo=3, routed)           0.157     2.515    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg
    SLICE_X53Y43         LUT6 (Prop_lut6_I5_O)        0.045     2.560 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.560    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1_n_0
    SLICE_X53Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.764    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.793 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.837     1.629    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X53Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.519%)  route 0.174ns (45.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.566     2.218    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X52Y44         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.164     2.382 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/Q
                         net (fo=4, routed)           0.174     2.556    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I3_O)        0.045     2.601 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1/O
                         net (fo=1, routed)           0.000     2.601    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1_n_0
    SLICE_X52Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.764    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.793 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.837     1.629    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X52Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.740%)  route 0.203ns (49.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.566     2.218    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X52Y44         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.164     2.382 f  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/Q
                         net (fo=4, routed)           0.203     2.585    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I4_O)        0.045     2.630 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1/O
                         net (fo=1, routed)           0.000     2.630    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1_n_0
    SLICE_X52Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.764    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.793 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.837     1.629    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X52Y43         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.670%)  route 0.278ns (66.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.212    <hidden>
    SLICE_X44Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     2.353 r  <hidden>
                         net (fo=7, routed)           0.278     2.631    <hidden>
    SLICE_X46Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.764    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.793 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.829     1.621    <hidden>
    SLICE_X46Y35         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.300%)  route 0.309ns (68.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.212    <hidden>
    SLICE_X45Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.141     2.353 r  <hidden>
                         net (fo=2, routed)           0.309     2.662    <hidden>
    SLICE_X48Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.764    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.793 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.831     1.623    <hidden>
    SLICE_X48Y35         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.612%)  route 0.239ns (53.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.565     2.217    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X54Y41         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164     2.381 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.239     2.620    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X54Y40         LUT3 (Prop_lut3_I0_O)        0.045     2.665 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[2]_i_1/O
                         net (fo=1, routed)           0.000     2.665    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[2]_i_1_n_0
    SLICE_X54Y40         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.764    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.793 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.836     1.628    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X54Y40         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[2]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.527%)  route 0.240ns (53.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.565     2.217    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X54Y41         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164     2.381 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/Q
                         net (fo=3, routed)           0.240     2.621    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Rst_0
    SLICE_X54Y40         LUT3 (Prop_lut3_I0_O)        0.045     2.666 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1/O
                         net (fo=1, routed)           0.000     2.666    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1_n_0
    SLICE_X54Y40         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.764    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.793 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.836     1.628    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X54Y40         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.981%)  route 0.382ns (73.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.603     0.603    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.629 f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.192    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.146     1.338 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.288     1.626    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.652 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.211    <hidden>
    SLICE_X45Y33         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.141     2.352 r  <hidden>
                         net (fo=2, routed)           0.382     2.733    <hidden>
    SLICE_X46Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.702     0.702    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.764    soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.793 r  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.829     1.621    <hidden>
    SLICE_X46Y35         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.063ns  (logic 0.248ns (8.098%)  route 2.815ns (91.902%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.980    18.647    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X46Y46         LUT5 (Prop_lut5_I1_O)        0.124    18.771 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.834    19.605    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.729 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok_i_1/O
                         net (fo=1, routed)           0.000    19.729    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_4
    SLICE_X48Y47         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.452     3.025    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X48Y47         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.970ns  (logic 0.153ns (5.151%)  route 2.817ns (94.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.980    18.647    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X46Y46         LUT4 (Prop_lut4_I1_O)        0.153    18.800 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.837    19.637    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X50Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.453     3.026    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X50Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.970ns  (logic 0.153ns (5.151%)  route 2.817ns (94.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.980    18.647    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X46Y46         LUT4 (Prop_lut4_I1_O)        0.153    18.800 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.837    19.637    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X50Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.453     3.026    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X50Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.970ns  (logic 0.153ns (5.151%)  route 2.817ns (94.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.980    18.647    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X46Y46         LUT4 (Prop_lut4_I1_O)        0.153    18.800 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.837    19.637    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X50Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.453     3.026    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X50Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.970ns  (logic 0.153ns (5.151%)  route 2.817ns (94.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.980    18.647    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X46Y46         LUT4 (Prop_lut4_I1_O)        0.153    18.800 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.837    19.637    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X50Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.453     3.026    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X50Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.921ns  (logic 0.153ns (5.239%)  route 2.768ns (94.761%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.980    18.647    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X46Y46         LUT4 (Prop_lut4_I1_O)        0.153    18.800 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.787    19.587    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X50Y50         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.443     3.015    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X50Y50         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.921ns  (logic 0.153ns (5.239%)  route 2.768ns (94.761%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.980    18.647    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X46Y46         LUT4 (Prop_lut4_I1_O)        0.153    18.800 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.787    19.587    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X50Y50         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.443     3.015    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X50Y50         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.921ns  (logic 0.153ns (5.239%)  route 2.768ns (94.761%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.980    18.647    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X46Y46         LUT4 (Prop_lut4_I1_O)        0.153    18.800 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.787    19.587    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X50Y50         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.443     3.015    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X50Y50         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.921ns  (logic 0.153ns (5.239%)  route 2.768ns (94.761%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.980    18.647    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X46Y46         LUT4 (Prop_lut4_I1_O)        0.153    18.800 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.787    19.587    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X50Y50         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.443     3.015    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X50Y50         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.865ns  (logic 0.150ns (5.236%)  route 2.715ns (94.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           2.240    18.906    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X46Y46         LUT4 (Prop_lut4_I1_O)        0.150    19.056 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_i_1/O
                         net (fo=1, routed)           0.475    19.531    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_7
    SLICE_X47Y46         FDRE                                         f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.448     3.021    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X47Y46         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.045ns (6.112%)  route 0.691ns (93.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.691     0.691    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X46Y46         LUT4 (Prop_lut4_I0_O)        0.045     0.736 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_sel_i_1/O
                         net (fo=1, routed)           0.000     0.736    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_14
    SLICE_X46Y46         FDCE                                         f  soc_txtlcd_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.627    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X46Y46         FDCE                                         r  soc_txtlcd_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/D
                            (rising edge-triggered cell FDCE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.045ns (4.979%)  route 0.859ns (95.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.859     0.859    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X46Y46         LUT2 (Prop_lut2_I0_O)        0.045     0.904 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_done_i_1/O
                         net (fo=1, routed)           0.000     0.904    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_15
    SLICE_X46Y46         FDCE                                         r  soc_txtlcd_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.627    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X46Y46         FDCE                                         r  soc_txtlcd_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.043ns (4.092%)  route 1.008ns (95.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.859     0.859    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X46Y46         LUT4 (Prop_lut4_I1_O)        0.043     0.902 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_i_1/O
                         net (fo=1, routed)           0.149     1.051    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_7
    SLICE_X47Y46         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.627    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X47Y46         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.090ns (8.355%)  route 0.987ns (91.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.773     0.773    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X46Y46         LUT5 (Prop_lut5_I1_O)        0.045     0.818 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.214     1.032    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.077 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_reg_i_1/O
                         net (fo=1, routed)           0.000     1.077    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_13
    SLICE_X49Y46         FDRE                                         f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.836     1.629    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X49Y46         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.149ns  (logic 0.090ns (7.835%)  route 1.059ns (92.165%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.773     0.773    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X46Y46         LUT5 (Prop_lut5_I1_O)        0.045     0.818 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.285     1.104    soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I/SR[0]
    SLICE_X48Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.149 f  soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg_i_1/O
                         net (fo=1, routed)           0.000     1.149    soc_txtlcd_i/mdm_1/U0/Use_E2.LUT1_I_n_0
    SLICE_X48Y47         FDRE                                         f  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.837     1.630    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X48Y47         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.045ns (3.862%)  route 1.120ns (96.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.773     0.773    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X46Y46         LUT5 (Prop_lut5_I1_O)        0.045     0.818 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.347     1.165    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X50Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.631    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X50Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.045ns (3.862%)  route 1.120ns (96.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.773     0.773    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X46Y46         LUT5 (Prop_lut5_I1_O)        0.045     0.818 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.347     1.165    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X51Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.631    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X51Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.045ns (3.862%)  route 1.120ns (96.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.773     0.773    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X46Y46         LUT5 (Prop_lut5_I1_O)        0.045     0.818 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.347     1.165    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X51Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.631    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X51Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.045ns (3.862%)  route 1.120ns (96.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.773     0.773    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X46Y46         LUT5 (Prop_lut5_I1_O)        0.045     0.818 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.347     1.165    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X51Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.631    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X51Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.045ns (3.862%)  route 1.120ns (96.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.773     0.773    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X46Y46         LUT5 (Prop_lut5_I1_O)        0.045     0.818 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.347     1.165    soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X51Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.631    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X51Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_soc_txtlcd_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/scl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scl_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.993ns  (logic 4.038ns (40.408%)  route 5.955ns (59.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.564    -0.948    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/s00_axi_aclk
    SLICE_X30Y41         FDCE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/scl_reg/Q
                         net (fo=3, routed)           5.955     5.525    scl_0_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520     9.045 r  scl_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.045    scl_0
    A14                                                               r  scl_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_txtlcd_i/myip_iic_txtlcd_0/enz_0_INST_0/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sda_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.346ns  (logic 4.107ns (43.943%)  route 5.239ns (56.057%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.563    -0.949    soc_txtlcd_i/myip_iic_txtlcd_0/s00_axi_aclk
    SLICE_X33Y40         FDPE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/enz_0_INST_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDPE (Prop_fdpe_C_Q)         0.456    -0.493 r  soc_txtlcd_i/myip_iic_txtlcd_0/enz_0_INST_0/Q
                         net (fo=2, routed)           0.997     0.505    soc_txtlcd_i_n_19
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.629 f  sda_0_OBUFT_inst_i_1/O
                         net (fo=1, routed)           4.242     4.871    sda_0_TRI
    A16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.527     8.398 r  sda_0_OBUFT_inst/O
                         net (fo=0)                   0.000     8.398    sda_0
    A16                                                               r  sda_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.690ns  (logic 3.974ns (45.727%)  route 4.717ns (54.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        1.560    -0.952    soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X31Y36         FDSE                                         r  soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDSE (Prop_fdse_C_Q)         0.456    -0.496 r  soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           4.717     4.221    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     7.739 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     7.739    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/sda_tristate_oe_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sda_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.797ns  (logic 1.354ns (48.402%)  route 1.443ns (51.598%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.562    -0.619    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/s00_axi_aclk
    SLICE_X28Y40         FDPE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/sda_tristate_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/sda_tristate_oe_reg/Q
                         net (fo=2, routed)           1.443     0.965    sda_0_OBUF
    A16                  OBUFT (Prop_obuft_I_O)       1.213     2.178 r  sda_0_OBUFT_inst/O
                         net (fo=0)                   0.000     2.178    sda_0
    A16                                                               r  sda_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.121ns  (logic 1.360ns (43.565%)  route 1.762ns (56.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.559    -0.622    soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X31Y36         FDSE                                         r  soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDSE (Prop_fdse_C_Q)         0.141    -0.481 r  soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.762     1.280    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     2.499 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     2.499    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/scl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_soc_txtlcd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scl_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.781ns  (logic 1.385ns (36.630%)  route 2.396ns (63.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_txtlcd_i/clk_wiz/inst/clk_out1_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_txtlcd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2107, routed)        0.562    -0.619    soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/s00_axi_aclk
    SLICE_X30Y41         FDCE                                         r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/scl_reg/Q
                         net (fo=3, routed)           2.396     1.941    scl_0_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.161 r  scl_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.161    scl_0
    A14                                                               r  scl_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_soc_txtlcd_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_soc_txtlcd_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_soc_txtlcd_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    soc_txtlcd_i/clk_wiz/inst/clkfbout_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.311 f  soc_txtlcd_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    soc_txtlcd_i/clk_wiz/inst/clkfbout_buf_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_soc_txtlcd_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_soc_txtlcd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_txtlcd_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_txtlcd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_txtlcd_i/clk_wiz/inst/clk_in1_soc_txtlcd_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    soc_txtlcd_i/clk_wiz/inst/clkfbout_soc_txtlcd_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_txtlcd_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    soc_txtlcd_i/clk_wiz/inst/clkfbout_buf_soc_txtlcd_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  soc_txtlcd_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.354ns  (logic 0.124ns (3.697%)  route 3.230ns (96.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           2.002     2.002    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.126 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.228     3.354    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X55Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.453     3.026    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X55Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.354ns  (logic 0.124ns (3.697%)  route 3.230ns (96.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           2.002     2.002    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.126 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.228     3.354    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X55Y49         FDSE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.453     3.026    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X55Y49         FDSE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.354ns  (logic 0.124ns (3.697%)  route 3.230ns (96.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           2.002     2.002    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.126 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.228     3.354    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X54Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.453     3.026    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X54Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.354ns  (logic 0.124ns (3.697%)  route 3.230ns (96.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           2.002     2.002    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.126 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.228     3.354    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X55Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.453     3.026    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X55Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_14/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.354ns  (logic 0.124ns (3.697%)  route 3.230ns (96.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           2.002     2.002    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.126 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.228     3.354    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X55Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_14/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.453     3.026    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X55Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_14/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_15/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.354ns  (logic 0.124ns (3.697%)  route 3.230ns (96.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           2.002     2.002    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.126 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.228     3.354    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X54Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_15/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.453     3.026    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X54Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_15/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_16/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.354ns  (logic 0.124ns (3.697%)  route 3.230ns (96.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           2.002     2.002    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.126 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.228     3.354    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X54Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_16/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.453     3.026    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X54Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_16/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_17/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.354ns  (logic 0.124ns (3.697%)  route 3.230ns (96.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           2.002     2.002    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.126 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.228     3.354    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X54Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_17/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.453     3.026    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X54Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_17/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.206ns  (logic 0.124ns (3.868%)  route 3.082ns (96.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           2.002     2.002    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.126 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.080     3.206    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X57Y49         FDSE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.454     3.027    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y49         FDSE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.206ns  (logic 0.124ns (3.868%)  route 3.082ns (96.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           2.002     2.002    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.126 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.080     3.206    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X57Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.482     1.482    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.573 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.454     3.027    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y49         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.048ns (5.407%)  route 0.840ns (94.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.840     0.840    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X49Y46         LUT4 (Prop_lut4_I0_O)        0.048     0.888 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_i_1/O
                         net (fo=1, routed)           0.000     0.888    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_12
    SLICE_X49Y46         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.836     1.629    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X49Y46         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/CLR
                            (removal check against rising-edge clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.000ns (0.000%)  route 0.921ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.921     0.921    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_0
    SLICE_X46Y46         FDCE                                         f  soc_txtlcd_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.627    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X46Y46         FDCE                                         r  soc_txtlcd_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/CLR
                            (removal check against rising-edge clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.000ns (0.000%)  route 0.921ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.921     0.921    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_0
    SLICE_X46Y46         FDCE                                         f  soc_txtlcd_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.627    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X46Y46         FDCE                                         r  soc_txtlcd_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.047ns (3.932%)  route 1.148ns (96.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.999     0.999    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I3_O)        0.047     1.046 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_i_1/O
                         net (fo=1, routed)           0.149     1.195    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_7
    SLICE_X47Y46         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.627    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X47Y46         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.045ns (3.618%)  route 1.199ns (96.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.840     0.840    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.045     0.885 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.359     1.244    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X57Y48         FDSE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.631    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y48         FDSE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.045ns (3.618%)  route 1.199ns (96.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.840     0.840    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.045     0.885 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.359     1.244    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X57Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.631    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.045ns (3.618%)  route 1.199ns (96.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.840     0.840    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.045     0.885 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.359     1.244    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X57Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.631    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.045ns (3.618%)  route 1.199ns (96.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.840     0.840    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.045     0.885 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.359     1.244    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X57Y48         FDSE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.631    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y48         FDSE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.045ns (3.618%)  route 1.199ns (96.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.840     0.840    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.045     0.885 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.359     1.244    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X57Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.631    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y48         FDRE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/C

Slack:                    inf
  Source:                 soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.045ns (3.618%)  route 1.199ns (96.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.840     0.840    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.045     0.885 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.359     1.244    soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X57Y48         FDSE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.765     0.765    soc_txtlcd_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.794 r  soc_txtlcd_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.631    soc_txtlcd_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y48         FDSE                                         r  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[9]/C





