{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4308, "design__instance__area": 74636.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 81, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 5, "power__internal__total": 0.05784404277801514, "power__switching__total": 0.021884607151150703, "power__leakage__total": 1.1086085578426719e-06, "power__total": 0.07972975820302963, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.54602901523548, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5543896609811774, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5847956728834347, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.6679423869729093, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.584796, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.201898, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 81, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 6, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7792514631907211, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7941419968627317, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.017361224060887297, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.2728308767242735, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -66.89116294643873, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.2728308767242735, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.324651, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 62, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.272831, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 51, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 81, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 5, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4422208557843565, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4475109576240072, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26450187233567285, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.239185567011454, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.264502, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.86779, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 81, "design__max_cap_violation__count": 8, "clock__skew__worst_hold": -0.4395524346692018, "clock__skew__worst_setup": 0.4445317295643185, "timing__hold__ws": -0.025933922410285373, "timing__setup__ws": -2.484309717149582, "timing__hold__tns": -0.025933922410285373, "timing__setup__tns": -76.17814861201579, "timing__hold__wns": -0.025933922410285373, "timing__setup__wns": -2.484309717149582, "timing__hold_vio__count": 1, "timing__hold_r2r__ws": 0.263054, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 191, "timing__setup_r2r__ws": -2.48431, "timing__setup_r2r_vio__count": 158, "design__die__bbox": "0.0 0.0 412.325 430.245", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__io": 55, "design__die__area": 177401, "design__core__area": 157861, "design__instance__count__stdcell": 4308, "design__instance__area__stdcell": 74636.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.4728, "design__instance__utilization__stdcell": 0.4728, "design__instance__count__class:tie_cell": 4, "design__instance__count__class:buffer": 3, "design__instance__count__class:inverter": 506, "design__instance__count__class:sequential_cell": 302, "design__instance__count__class:multi_input_combinational_cell": 1063, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 202, "design__instance__count__class:tap_cell": 1030, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 11407647, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 75544.2, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 201, "design__instance__count__class:clock_buffer": 121, "design__instance__count__class:clock_inverter": 50, "design__instance__count__setup_buffer": 74, "design__instance__count__hold_buffer": 4, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 826, "antenna_diodes_count": 0, "route__net": 2197, "route__net__special": 2, "route__drc_errors__iter:1": 299, "route__wirelength__iter:1": 85881, "route__drc_errors__iter:2": 42, "route__wirelength__iter:2": 85100, "route__drc_errors__iter:3": 36, "route__wirelength__iter:3": 85053, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 85006, "route__drc_errors": 0, "route__wirelength": 85006, "route__vias": 14558, "route__vias__singlecut": 14558, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 608.86, "design__instance__count__class:fill_cell": 6768, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 81, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 81, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 81, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 81, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 5, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5420682944831129, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5499175714892055, "timing__hold__ws__corner:min_tt_025C_5v00": 0.582545028704262, "timing__setup__ws__corner:min_tt_025C_5v00": 2.731000392019761, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.582545, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.30603, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 81, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 81, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 5, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7721282720632685, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7862927198566391, "timing__hold__ws__corner:min_ss_125C_4v50": 0.0558366702012468, "timing__setup__ws__corner:min_ss_125C_4v50": -2.0975755059924843, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -59.65647344973726, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.0975755059924843, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.320733, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 61, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.097575, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 50, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 81, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 81, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 5, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4395524346692018, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4445317295643185, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.263054141470617, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.268614027512881, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.263054, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.906659, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 81, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 81, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 7, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.550777550268402, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5597569233232218, "timing__hold__ws__corner:max_tt_025C_5v00": 0.587642617865998, "timing__setup__ws__corner:max_tt_025C_5v00": 2.594086352483164, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.587643, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 3.076228, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 81, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 81, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 8, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7878432573766828, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8035442538795912, "timing__hold__ws__corner:max_ss_125C_4v50": -0.025933922410285373, "timing__setup__ws__corner:max_ss_125C_4v50": -2.484309717149582, "timing__hold__tns__corner:max_ss_125C_4v50": -0.025933922410285373, "timing__setup__tns__corner:max_ss_125C_4v50": -76.17814861201579, "timing__hold__wns__corner:max_ss_125C_4v50": -0.025933922410285373, "timing__setup__wns__corner:max_ss_125C_4v50": -2.484309717149582, "timing__hold_vio__count__corner:max_ss_125C_4v50": 1, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.329603, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 68, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.48431, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 57, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 81, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 81, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 7, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4454055861317153, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.45107482914499836, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26633440651194673, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.204192668553231, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.266334, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.821077, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 81, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 81, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99854, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99959, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00146333, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00126162, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000399132, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00126162, "design_powergrid__voltage__worst": 0.00126162, "design_powergrid__voltage__worst__net:VDD": 4.99854, "design_powergrid__drop__worst": 0.00146333, "design_powergrid__drop__worst__net:VDD": 0.00146333, "design_powergrid__voltage__worst__net:VSS": 0.00126162, "design_powergrid__drop__worst__net:VSS": 0.00126162, "ir__voltage__worst": 5, "ir__drop__avg": 0.000408, "ir__drop__worst": 0.00146, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}